-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
-- Date        : Wed May 17 12:10:21 2023
-- Host        : teddy01.dhcp.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
-- Command     : write_vhdl -force -mode funcsim
--               /home/mdifeder/repos/fpga_ip/axis_tnet/src/aurora_64b66b_SL/aurora_64b66b_SL_sim_netlist.vhdl
-- Design      : aurora_64b66b_SL
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu49dr-ffvf1760-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_BLOCK_SYNC_SM is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    blocksync_out_i : out STD_LOGIC;
    BLOCKSYNC_OUT_reg_0 : out STD_LOGIC;
    rxlossofsync_out_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_i : in STD_LOGIC;
    allow_block_sync_propagation_inrxclk : in STD_LOGIC
  );
end aurora_64b66b_SL_BLOCK_SYNC_SM;

architecture STRUCTURE of aurora_64b66b_SL_BLOCK_SYNC_SM is
  signal BLOCKSYNC_OUT_i_1_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RXGEARBOXSLIP_OUT_i_1_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_2_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_3_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \begin_r_i_2__0_n_0\ : STD_LOGIC;
  signal \begin_r_i_3__0_n_0\ : STD_LOGIC;
  signal begin_r_i_4_n_0 : STD_LOGIC;
  signal \^blocksync_out_i\ : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_sh_invalid_c : STD_LOGIC;
  signal next_sh_valid_c : STD_LOGIC;
  signal next_slip_c : STD_LOGIC;
  signal next_sync_done_c : STD_LOGIC;
  signal next_test_sh_c : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sh_valid_r_i_2_n_0 : STD_LOGIC;
  signal \slip_count_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[9]\ : STD_LOGIC;
  signal slip_done_i : STD_LOGIC;
  signal sync_done_r : STD_LOGIC;
  signal sync_done_r_i_2_n_0 : STD_LOGIC;
  signal sync_done_r_i_3_n_0 : STD_LOGIC;
  signal sync_done_r_i_4_n_0 : STD_LOGIC;
  signal sync_done_r_i_5_n_0 : STD_LOGIC;
  signal sync_done_r_i_6_n_0 : STD_LOGIC;
  signal sync_done_r_i_7_n_0 : STD_LOGIC;
  signal sync_done_r_i_8_n_0 : STD_LOGIC;
  signal sync_header_count_i0 : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_7\ : STD_LOGIC;
  signal sync_header_count_i0_carry_n_0 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_1 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_2 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_3 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_4 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_5 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_6 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_7 : STD_LOGIC;
  signal sync_header_count_i_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sync_header_invalid_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal sync_header_invalid_count_i_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal system_reset_r : STD_LOGIC;
  signal system_reset_r2 : STD_LOGIC;
  signal test_sh_r : STD_LOGIC;
  signal test_sh_r_i_2_n_0 : STD_LOGIC;
  signal \NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sync_header_count_i0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BLOCKSYNC_OUT_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \begin_r_i_2__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \begin_r_i_3__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of begin_r_i_4 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of reset_r_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of rxlossofsync_out_q_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of sh_invalid_r_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of sh_valid_r_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of slip_r_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of sync_done_r_i_8 : label is "soft_lutpair73";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sync_header_count_i0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sync_header_count_i0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \sync_header_count_i[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[9]_i_1\ : label is "soft_lutpair70";
begin
  D(0) <= \^d\(0);
  blocksync_out_i <= \^blocksync_out_i\;
BLOCKSYNC_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => p_1_in(1),
      I1 => sync_done_r,
      I2 => \^blocksync_out_i\,
      I3 => system_reset_r2,
      O => BLOCKSYNC_OUT_i_1_n_0
    );
BLOCKSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => BLOCKSYNC_OUT_i_1_n_0,
      Q => \^blocksync_out_i\,
      R => '0'
    );
RXGEARBOXSLIP_OUT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => p_1_in(1),
      I2 => RXGEARBOXSLIP_OUT_i_3_n_0,
      O => RXGEARBOXSLIP_OUT_i_1_n_0
    );
RXGEARBOXSLIP_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => sync_done_r,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      I4 => test_sh_r,
      I5 => begin_r,
      O => RXGEARBOXSLIP_OUT_i_2_n_0
    );
RXGEARBOXSLIP_OUT_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF02"
    )
        port map (
      I0 => p_1_in(3),
      I1 => sync_done_r_i_2_n_0,
      I2 => sync_done_r_i_4_n_0,
      I3 => p_1_in(2),
      I4 => \begin_r_i_3__0_n_0\,
      O => RXGEARBOXSLIP_OUT_i_3_n_0
    );
RXGEARBOXSLIP_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => RXGEARBOXSLIP_OUT_i_1_n_0,
      Q => \^d\(0),
      R => '0'
    );
\begin_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABABABAAABAAA"
    )
        port map (
      I0 => \begin_r_i_2__0_n_0\,
      I1 => sync_done_r_i_4_n_0,
      I2 => \begin_r_i_3__0_n_0\,
      I3 => p_1_in(2),
      I4 => sync_done_r_i_2_n_0,
      I5 => p_1_in(3),
      O => next_begin_c
    );
\begin_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => slip_done_i,
      I1 => p_1_in(1),
      I2 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I3 => sync_done_r,
      O => \begin_r_i_2__0_n_0\
    );
\begin_r_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => \^blocksync_out_i\,
      I1 => begin_r_i_4_n_0,
      I2 => sync_header_invalid_count_i_reg(4),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_done_r_i_5_n_0,
      O => \begin_r_i_3__0_n_0\
    );
begin_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      O => begin_r_i_4_n_0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => system_reset_r2
    );
reset_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^blocksync_out_i\,
      O => BLOCKSYNC_OUT_reg_0
    );
rxlossofsync_out_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^blocksync_out_i\,
      I1 => allow_block_sync_propagation_inrxclk,
      O => rxlossofsync_out_i
    );
sh_invalid_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => sh_valid_r_i_2_n_0,
      I1 => Q(0),
      I2 => Q(1),
      O => next_sh_invalid_c
    );
sh_invalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sh_invalid_c,
      Q => p_1_in(2),
      R => system_reset_r2
    );
sh_valid_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => sh_valid_r_i_2_n_0,
      I1 => Q(0),
      I2 => Q(1),
      O => next_sh_valid_c
    );
sh_valid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => sync_done_r,
      I1 => rxheadervalid_i,
      I2 => p_1_in(1),
      I3 => begin_r,
      I4 => test_sh_r,
      I5 => sync_header_count_i0,
      O => sh_valid_r_i_2_n_0
    );
sh_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sh_valid_c,
      Q => p_1_in(3),
      R => system_reset_r2
    );
\slip_count_i[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      O => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^d\(0),
      Q => \slip_count_i_reg_n_0_[0]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[9]\,
      Q => \slip_count_i_reg_n_0_[10]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[10]\,
      Q => \slip_count_i_reg_n_0_[11]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[11]\,
      Q => \slip_count_i_reg_n_0_[12]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[12]\,
      Q => \slip_count_i_reg_n_0_[13]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[13]\,
      Q => \slip_count_i_reg_n_0_[14]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[14]\,
      Q => slip_done_i,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[0]\,
      Q => \slip_count_i_reg_n_0_[1]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[1]\,
      Q => \slip_count_i_reg_n_0_[2]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[2]\,
      Q => \slip_count_i_reg_n_0_[3]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[3]\,
      Q => \slip_count_i_reg_n_0_[4]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[4]\,
      Q => \slip_count_i_reg_n_0_[5]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[5]\,
      Q => \slip_count_i_reg_n_0_[6]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[6]\,
      Q => \slip_count_i_reg_n_0_[7]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[7]\,
      Q => \slip_count_i_reg_n_0_[8]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[8]\,
      Q => \slip_count_i_reg_n_0_[9]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
slip_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => p_1_in(1),
      I2 => slip_done_i,
      I3 => RXGEARBOXSLIP_OUT_i_3_n_0,
      O => next_slip_c
    );
slip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_slip_c,
      Q => p_1_in(1),
      R => system_reset_r2
    );
sync_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sync_done_r_i_2_n_0,
      I1 => sync_done_r_i_3_n_0,
      I2 => sync_done_r_i_4_n_0,
      O => next_sync_done_c
    );
sync_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sync_done_r_i_5_n_0,
      I1 => sync_header_invalid_count_i_reg(3),
      I2 => sync_header_invalid_count_i_reg(4),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => sync_header_invalid_count_i_reg(1),
      I5 => sync_header_invalid_count_i_reg(0),
      O => sync_done_r_i_2_n_0
    );
sync_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_1_in(1),
      I1 => begin_r,
      I2 => p_1_in(2),
      I3 => test_sh_r,
      I4 => p_1_in(3),
      I5 => sync_done_r,
      O => sync_done_r_i_3_n_0
    );
sync_done_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => sync_done_r_i_6_n_0,
      I1 => sync_header_count_i_reg(15),
      I2 => sync_header_count_i_reg(4),
      I3 => sync_header_count_i_reg(11),
      I4 => sync_header_count_i_reg(10),
      I5 => sync_done_r_i_7_n_0,
      O => sync_done_r_i_4_n_0
    );
sync_done_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(9),
      I1 => sync_header_invalid_count_i_reg(8),
      I2 => sync_header_invalid_count_i_reg(5),
      I3 => sync_header_invalid_count_i_reg(6),
      I4 => sync_header_invalid_count_i_reg(7),
      O => sync_done_r_i_5_n_0
    );
sync_done_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sync_header_count_i_reg(8),
      I1 => sync_header_count_i_reg(2),
      I2 => sync_header_count_i_reg(6),
      I3 => sync_header_count_i_reg(12),
      O => sync_done_r_i_6_n_0
    );
sync_done_r_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => sync_header_count_i_reg(1),
      I1 => sync_header_count_i_reg(9),
      I2 => sync_header_count_i_reg(13),
      I3 => sync_header_count_i_reg(5),
      I4 => sync_done_r_i_8_n_0,
      O => sync_done_r_i_7_n_0
    );
sync_done_r_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sync_header_count_i_reg(3),
      I1 => sync_header_count_i_reg(0),
      I2 => sync_header_count_i_reg(14),
      I3 => sync_header_count_i_reg(7),
      O => sync_done_r_i_8_n_0
    );
sync_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sync_done_c,
      Q => sync_done_r,
      R => system_reset_r2
    );
sync_header_count_i0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sync_header_count_i_reg(0),
      CI_TOP => '0',
      CO(7) => sync_header_count_i0_carry_n_0,
      CO(6) => sync_header_count_i0_carry_n_1,
      CO(5) => sync_header_count_i0_carry_n_2,
      CO(4) => sync_header_count_i0_carry_n_3,
      CO(3) => sync_header_count_i0_carry_n_4,
      CO(2) => sync_header_count_i0_carry_n_5,
      CO(1) => sync_header_count_i0_carry_n_6,
      CO(0) => sync_header_count_i0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__2\(8 downto 1),
      S(7 downto 0) => sync_header_count_i_reg(8 downto 1)
    );
\sync_header_count_i0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sync_header_count_i0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \sync_header_count_i0_carry__0_n_2\,
      CO(4) => \sync_header_count_i0_carry__0_n_3\,
      CO(3) => \sync_header_count_i0_carry__0_n_4\,
      CO(2) => \sync_header_count_i0_carry__0_n_5\,
      CO(1) => \sync_header_count_i0_carry__0_n_6\,
      CO(0) => \sync_header_count_i0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_sync_header_count_i0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__2\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => sync_header_count_i_reg(15 downto 9)
    );
\sync_header_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_count_i_reg(0),
      O => \p_0_in__2\(0)
    );
\sync_header_count_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(3),
      O => sync_header_count_i0
    );
\sync_header_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(0),
      Q => sync_header_count_i_reg(0),
      R => begin_r
    );
\sync_header_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(10),
      Q => sync_header_count_i_reg(10),
      R => begin_r
    );
\sync_header_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(11),
      Q => sync_header_count_i_reg(11),
      R => begin_r
    );
\sync_header_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(12),
      Q => sync_header_count_i_reg(12),
      R => begin_r
    );
\sync_header_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(13),
      Q => sync_header_count_i_reg(13),
      R => begin_r
    );
\sync_header_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(14),
      Q => sync_header_count_i_reg(14),
      R => begin_r
    );
\sync_header_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(15),
      Q => sync_header_count_i_reg(15),
      R => begin_r
    );
\sync_header_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(1),
      Q => sync_header_count_i_reg(1),
      R => begin_r
    );
\sync_header_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(2),
      Q => sync_header_count_i_reg(2),
      R => begin_r
    );
\sync_header_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(3),
      Q => sync_header_count_i_reg(3),
      R => begin_r
    );
\sync_header_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(4),
      Q => sync_header_count_i_reg(4),
      R => begin_r
    );
\sync_header_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(5),
      Q => sync_header_count_i_reg(5),
      R => begin_r
    );
\sync_header_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(6),
      Q => sync_header_count_i_reg(6),
      R => begin_r
    );
\sync_header_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(7),
      Q => sync_header_count_i_reg(7),
      R => begin_r
    );
\sync_header_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(8),
      Q => sync_header_count_i_reg(8),
      R => begin_r
    );
\sync_header_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__2\(9),
      Q => sync_header_count_i_reg(9),
      R => begin_r
    );
\sync_header_invalid_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      O => \p_0_in__3\(0)
    );
\sync_header_invalid_count_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      O => \p_0_in__3\(1)
    );
\sync_header_invalid_count_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      O => \p_0_in__3\(2)
    );
\sync_header_invalid_count_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(3),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(2),
      O => \p_0_in__3\(3)
    );
\sync_header_invalid_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(4),
      I1 => sync_header_invalid_count_i_reg(2),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(0),
      I4 => sync_header_invalid_count_i_reg(3),
      O => \p_0_in__3\(4)
    );
\sync_header_invalid_count_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(5),
      I1 => sync_header_invalid_count_i_reg(3),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(1),
      I4 => sync_header_invalid_count_i_reg(2),
      I5 => sync_header_invalid_count_i_reg(4),
      O => \p_0_in__3\(5)
    );
\sync_header_invalid_count_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(6),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      O => \p_0_in__3\(6)
    );
\sync_header_invalid_count_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(7),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => sync_header_invalid_count_i_reg(6),
      O => \p_0_in__3\(7)
    );
\sync_header_invalid_count_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(8),
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I3 => sync_header_invalid_count_i_reg(7),
      O => \p_0_in__3\(8)
    );
\sync_header_invalid_count_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(9),
      I1 => sync_header_invalid_count_i_reg(7),
      I2 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I3 => sync_header_invalid_count_i_reg(6),
      I4 => sync_header_invalid_count_i_reg(8),
      O => \p_0_in__3\(9)
    );
\sync_header_invalid_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(5),
      I1 => sync_header_invalid_count_i_reg(3),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(1),
      I4 => sync_header_invalid_count_i_reg(2),
      I5 => sync_header_invalid_count_i_reg(4),
      O => \sync_header_invalid_count_i[9]_i_2_n_0\
    );
\sync_header_invalid_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__3\(0),
      Q => sync_header_invalid_count_i_reg(0),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__3\(1),
      Q => sync_header_invalid_count_i_reg(1),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__3\(2),
      Q => sync_header_invalid_count_i_reg(2),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__3\(3),
      Q => sync_header_invalid_count_i_reg(3),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__3\(4),
      Q => sync_header_invalid_count_i_reg(4),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__3\(5),
      Q => sync_header_invalid_count_i_reg(5),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__3\(6),
      Q => sync_header_invalid_count_i_reg(6),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__3\(7),
      Q => sync_header_invalid_count_i_reg(7),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__3\(8),
      Q => sync_header_invalid_count_i_reg(8),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__3\(9),
      Q => sync_header_invalid_count_i_reg(9),
      R => begin_r
    );
system_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => system_reset_r,
      Q => system_reset_r2,
      R => '0'
    );
system_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => SR(0),
      Q => system_reset_r,
      R => '0'
    );
test_sh_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA800000AAAAAAAA"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => \begin_r_i_3__0_n_0\,
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      I4 => sync_done_r_i_4_n_0,
      I5 => test_sh_r_i_2_n_0,
      O => next_test_sh_c
    );
test_sh_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => test_sh_r,
      I1 => rxheadervalid_i,
      I2 => begin_r,
      O => test_sh_r_i_2_n_0
    );
test_sh_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_test_sh_c,
      Q => test_sh_r,
      R => system_reset_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_DESCRAMBLER_64B66B is
  port (
    \pol_state_reg[0]\ : out STD_LOGIC;
    \unscrambled_data_i_reg[32]_0\ : out STD_LOGIC;
    cur_polarity_reg : out STD_LOGIC;
    \unscrambled_data_i_reg[19]_0\ : out STD_LOGIC;
    CB_detect : out STD_LOGIC;
    CC_detect_pulse_i : out STD_LOGIC;
    \unscrambled_data_i_reg[63]_0\ : out STD_LOGIC;
    \idl_count_r_reg[0]\ : out STD_LOGIC;
    \unscrambled_data_i_reg[54]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNSCRAMBLED_DATA_OUT : out STD_LOGIC_VECTOR ( 63 downto 0 );
    CB_detect0 : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    \unscrambled_data_i_reg[19]_1\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \pol_state_reg[2]\ : in STD_LOGIC;
    \pol_state_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    CB_detect_dlyd0p5 : in STD_LOGIC;
    CC_detect_dlyd1 : in STD_LOGIC;
    \pol_state_reg[1]\ : in STD_LOGIC;
    \pol_state_reg[3]_0\ : in STD_LOGIC;
    \pol_state_reg[3]_1\ : in STD_LOGIC;
    \pol_state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \unscrambled_data_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
end aurora_64b66b_SL_DESCRAMBLER_64B66B;

architecture STRUCTURE of aurora_64b66b_SL_DESCRAMBLER_64B66B is
  signal CB_detect_dlyd0p5_i_2_n_0 : STD_LOGIC;
  signal CB_detect_dlyd0p5_i_3_n_0 : STD_LOGIC;
  signal CB_detect_dlyd0p5_i_4_n_0 : STD_LOGIC;
  signal CC_detect_pulse_r_i_2_n_0 : STD_LOGIC;
  signal CC_detect_pulse_r_i_3_n_0 : STD_LOGIC;
  signal CC_detect_pulse_r_i_4_n_0 : STD_LOGIC;
  signal CC_detect_pulse_r_i_5_n_0 : STD_LOGIC;
  signal \^unscrambled_data_out\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^cur_polarity_reg\ : STD_LOGIC;
  signal \descrambler[57]_i_1_n_0\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_10_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_11_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_12_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_13_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_14_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_15_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_16_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_17_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_18_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_19_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_20_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_21_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_22_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_23_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_6_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_7_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_8_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_9_n_0\ : STD_LOGIC;
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_153_in : STD_LOGIC;
  signal p_157_in : STD_LOGIC;
  signal p_161_in : STD_LOGIC;
  signal p_165_in : STD_LOGIC;
  signal p_169_in : STD_LOGIC;
  signal p_173_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \pol_state[0]_i_10_n_0\ : STD_LOGIC;
  signal \pol_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \pol_state[0]_i_8_n_0\ : STD_LOGIC;
  signal \pol_state[0]_i_9_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_14_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_15_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_16_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_17_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_18_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_19_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_20_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_21_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_22_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_23_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_24_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_9_n_0\ : STD_LOGIC;
  signal unscrambled_data_i0 : STD_LOGIC;
  signal unscrambled_data_i0100_out : STD_LOGIC;
  signal unscrambled_data_i0104_out : STD_LOGIC;
  signal unscrambled_data_i0108_out : STD_LOGIC;
  signal unscrambled_data_i0112_out : STD_LOGIC;
  signal unscrambled_data_i0116_out : STD_LOGIC;
  signal unscrambled_data_i0120_out : STD_LOGIC;
  signal unscrambled_data_i0124_out : STD_LOGIC;
  signal unscrambled_data_i0128_out : STD_LOGIC;
  signal unscrambled_data_i012_out : STD_LOGIC;
  signal unscrambled_data_i0132_out : STD_LOGIC;
  signal unscrambled_data_i0136_out : STD_LOGIC;
  signal unscrambled_data_i0140_out : STD_LOGIC;
  signal unscrambled_data_i0144_out : STD_LOGIC;
  signal unscrambled_data_i0148_out : STD_LOGIC;
  signal unscrambled_data_i0152_out : STD_LOGIC;
  signal unscrambled_data_i0156_out : STD_LOGIC;
  signal unscrambled_data_i0160_out : STD_LOGIC;
  signal unscrambled_data_i0164_out : STD_LOGIC;
  signal unscrambled_data_i0168_out : STD_LOGIC;
  signal unscrambled_data_i016_out : STD_LOGIC;
  signal unscrambled_data_i0172_out : STD_LOGIC;
  signal unscrambled_data_i0176_out : STD_LOGIC;
  signal unscrambled_data_i0180_out : STD_LOGIC;
  signal unscrambled_data_i0184_out : STD_LOGIC;
  signal unscrambled_data_i0188_out : STD_LOGIC;
  signal unscrambled_data_i0192_out : STD_LOGIC;
  signal unscrambled_data_i0196_out : STD_LOGIC;
  signal unscrambled_data_i0200_out : STD_LOGIC;
  signal unscrambled_data_i0204_out : STD_LOGIC;
  signal unscrambled_data_i0208_out : STD_LOGIC;
  signal unscrambled_data_i020_out : STD_LOGIC;
  signal unscrambled_data_i0212_out : STD_LOGIC;
  signal unscrambled_data_i0216_out : STD_LOGIC;
  signal unscrambled_data_i0220_out : STD_LOGIC;
  signal unscrambled_data_i0224_out : STD_LOGIC;
  signal unscrambled_data_i0228_out : STD_LOGIC;
  signal unscrambled_data_i0232_out : STD_LOGIC;
  signal unscrambled_data_i0236_out : STD_LOGIC;
  signal unscrambled_data_i0240_out : STD_LOGIC;
  signal unscrambled_data_i0244_out : STD_LOGIC;
  signal unscrambled_data_i0248_out : STD_LOGIC;
  signal unscrambled_data_i024_out : STD_LOGIC;
  signal unscrambled_data_i0252_out : STD_LOGIC;
  signal unscrambled_data_i028_out : STD_LOGIC;
  signal unscrambled_data_i032_out : STD_LOGIC;
  signal unscrambled_data_i036_out : STD_LOGIC;
  signal unscrambled_data_i040_out : STD_LOGIC;
  signal unscrambled_data_i044_out : STD_LOGIC;
  signal unscrambled_data_i048_out : STD_LOGIC;
  signal unscrambled_data_i04_out : STD_LOGIC;
  signal unscrambled_data_i052_out : STD_LOGIC;
  signal unscrambled_data_i056_out : STD_LOGIC;
  signal unscrambled_data_i060_out : STD_LOGIC;
  signal unscrambled_data_i064_out : STD_LOGIC;
  signal unscrambled_data_i068_out : STD_LOGIC;
  signal unscrambled_data_i072_out : STD_LOGIC;
  signal unscrambled_data_i076_out : STD_LOGIC;
  signal unscrambled_data_i080_out : STD_LOGIC;
  signal unscrambled_data_i084_out : STD_LOGIC;
  signal unscrambled_data_i088_out : STD_LOGIC;
  signal unscrambled_data_i08_out : STD_LOGIC;
  signal unscrambled_data_i092_out : STD_LOGIC;
  signal unscrambled_data_i096_out : STD_LOGIC;
  signal \^unscrambled_data_i_reg[19]_0\ : STD_LOGIC;
  signal \^unscrambled_data_i_reg[32]_0\ : STD_LOGIC;
  signal \^unscrambled_data_i_reg[54]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CB_detect_dlyd0p5_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of CB_detect_dlyd0p5_i_3 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of CB_detect_dlyd0p5_i_4 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of CC_detect_pulse_r_i_2 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of CC_detect_pulse_r_i_3 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of CC_detect_pulse_r_i_4 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \fifo_din_i_reg[70]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \inv_idl_count[5]_i_18\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \inv_idl_count[5]_i_23\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \pol_state[0]_i_10\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \pol_state[0]_i_8\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \pol_state[0]_i_9\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \pol_state[3]_i_16\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \pol_state[3]_i_23\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \pol_state[3]_i_5\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \pol_state[3]_i_7\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \pol_state[3]_i_8\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \pol_state[4]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \unscrambled_data_i[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \unscrambled_data_i[10]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \unscrambled_data_i[11]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \unscrambled_data_i[12]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \unscrambled_data_i[13]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \unscrambled_data_i[14]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \unscrambled_data_i[15]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \unscrambled_data_i[16]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \unscrambled_data_i[17]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \unscrambled_data_i[18]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \unscrambled_data_i[19]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \unscrambled_data_i[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \unscrambled_data_i[20]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \unscrambled_data_i[21]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \unscrambled_data_i[22]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \unscrambled_data_i[23]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \unscrambled_data_i[24]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \unscrambled_data_i[25]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \unscrambled_data_i[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \unscrambled_data_i[39]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \unscrambled_data_i[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \unscrambled_data_i[40]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \unscrambled_data_i[41]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \unscrambled_data_i[42]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \unscrambled_data_i[43]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \unscrambled_data_i[44]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \unscrambled_data_i[45]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \unscrambled_data_i[46]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \unscrambled_data_i[47]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \unscrambled_data_i[48]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \unscrambled_data_i[49]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \unscrambled_data_i[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \unscrambled_data_i[50]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \unscrambled_data_i[51]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \unscrambled_data_i[52]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \unscrambled_data_i[53]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \unscrambled_data_i[54]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \unscrambled_data_i[55]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \unscrambled_data_i[56]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \unscrambled_data_i[57]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \unscrambled_data_i[58]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \unscrambled_data_i[59]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \unscrambled_data_i[5]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \unscrambled_data_i[60]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \unscrambled_data_i[61]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \unscrambled_data_i[62]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \unscrambled_data_i[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \unscrambled_data_i[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \unscrambled_data_i[8]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \unscrambled_data_i[9]_i_1\ : label is "soft_lutpair112";
begin
  UNSCRAMBLED_DATA_OUT(63 downto 0) <= \^unscrambled_data_out\(63 downto 0);
  cur_polarity_reg <= \^cur_polarity_reg\;
  \unscrambled_data_i_reg[19]_0\ <= \^unscrambled_data_i_reg[19]_0\;
  \unscrambled_data_i_reg[32]_0\ <= \^unscrambled_data_i_reg[32]_0\;
  \unscrambled_data_i_reg[54]_0\ <= \^unscrambled_data_i_reg[54]_0\;
CB_detect_dlyd0p5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rxdatavalid_to_fifo_i,
      I3 => CB_detect_dlyd0p5_i_2_n_0,
      O => CB_detect0
    );
CB_detect_dlyd0p5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => CC_detect_pulse_r_i_5_n_0,
      I1 => CB_detect_dlyd0p5_i_3_n_0,
      I2 => CB_detect_dlyd0p5_i_4_n_0,
      I3 => \^unscrambled_data_out\(54),
      I4 => \^unscrambled_data_out\(59),
      I5 => CC_detect_pulse_r_i_4_n_0,
      O => CB_detect_dlyd0p5_i_2_n_0
    );
CB_detect_dlyd0p5_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(50),
      I1 => \^unscrambled_data_out\(56),
      I2 => \^unscrambled_data_out\(58),
      I3 => \^unscrambled_data_out\(57),
      O => CB_detect_dlyd0p5_i_3_n_0
    );
CB_detect_dlyd0p5_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^unscrambled_data_out\(51),
      I1 => \^unscrambled_data_out\(55),
      O => CB_detect_dlyd0p5_i_4_n_0
    );
CC_detect_dlyd1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => CC_detect_pulse_r_i_2_n_0,
      I1 => rxdatavalid_to_fifo_i,
      I2 => Q(1),
      I3 => Q(0),
      I4 => CC_detect_pulse_r_i_3_n_0,
      O => p_15_in
    );
CC_detect_pulse_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => CC_detect_pulse_r_i_2_n_0,
      I1 => rxdatavalid_to_fifo_i,
      I2 => Q(1),
      I3 => Q(0),
      I4 => CC_detect_pulse_r_i_3_n_0,
      I5 => CC_detect_dlyd1,
      O => CC_detect_pulse_i
    );
CC_detect_pulse_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => CC_detect_pulse_r_i_4_n_0,
      I1 => \^unscrambled_data_out\(51),
      I2 => \^unscrambled_data_out\(55),
      I3 => \^unscrambled_data_out\(54),
      I4 => \^unscrambled_data_out\(59),
      O => CC_detect_pulse_r_i_2_n_0
    );
CC_detect_pulse_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(57),
      I1 => \^unscrambled_data_out\(58),
      I2 => \^unscrambled_data_out\(56),
      I3 => \^unscrambled_data_out\(50),
      I4 => CC_detect_pulse_r_i_5_n_0,
      O => CC_detect_pulse_r_i_3_n_0
    );
CC_detect_pulse_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(48),
      I1 => \^unscrambled_data_out\(49),
      I2 => \^unscrambled_data_out\(52),
      I3 => \^unscrambled_data_out\(63),
      O => CC_detect_pulse_r_i_4_n_0
    );
CC_detect_pulse_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(61),
      I1 => \^unscrambled_data_out\(53),
      I2 => \^unscrambled_data_out\(62),
      I3 => \^unscrambled_data_out\(60),
      O => CC_detect_pulse_r_i_5_n_0
    );
\descrambler[57]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in0,
      O => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(0),
      Q => p_97_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(10),
      Q => p_137_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(11),
      Q => p_141_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(12),
      Q => p_145_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(13),
      Q => p_149_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(14),
      Q => p_153_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(15),
      Q => p_157_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(16),
      Q => p_161_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(17),
      Q => p_165_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(18),
      Q => p_169_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(19),
      Q => p_173_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(1),
      Q => p_101_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(20),
      Q => p_177_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(21),
      Q => p_181_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(22),
      Q => p_185_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(23),
      Q => p_189_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(24),
      Q => p_193_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(25),
      Q => p_197_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(26),
      Q => p_201_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(27),
      Q => p_205_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(28),
      Q => p_209_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(29),
      Q => p_213_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(2),
      Q => p_105_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(30),
      Q => p_217_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(31),
      Q => p_221_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(32),
      Q => p_225_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(33),
      Q => p_229_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(34),
      Q => p_233_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(35),
      Q => p_237_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(36),
      Q => p_241_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(37),
      Q => p_245_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(38),
      Q => p_249_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(39),
      Q => \descrambler_reg_n_0_[39]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(3),
      Q => p_109_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(40),
      Q => \descrambler_reg_n_0_[40]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(41),
      Q => \descrambler_reg_n_0_[41]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(42),
      Q => \descrambler_reg_n_0_[42]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(43),
      Q => \descrambler_reg_n_0_[43]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(44),
      Q => \descrambler_reg_n_0_[44]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(45),
      Q => \descrambler_reg_n_0_[45]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(46),
      Q => \descrambler_reg_n_0_[46]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(47),
      Q => \descrambler_reg_n_0_[47]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(48),
      Q => \descrambler_reg_n_0_[48]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(49),
      Q => \descrambler_reg_n_0_[49]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(4),
      Q => p_113_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(50),
      Q => \descrambler_reg_n_0_[50]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(51),
      Q => \descrambler_reg_n_0_[51]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(52),
      Q => \descrambler_reg_n_0_[52]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(53),
      Q => \descrambler_reg_n_0_[53]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(54),
      Q => \descrambler_reg_n_0_[54]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(55),
      Q => \descrambler_reg_n_0_[55]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(56),
      Q => \descrambler_reg_n_0_[56]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(57),
      Q => \descrambler_reg_n_0_[57]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(5),
      Q => p_117_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(6),
      Q => p_121_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(7),
      Q => p_125_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(8),
      Q => p_129_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[63]_1\(9),
      Q => p_133_in,
      R => \descrambler[57]_i_1_n_0\
    );
\fifo_din_i_reg[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rxdatavalid_to_fifo_i,
      I3 => CB_detect_dlyd0p5_i_2_n_0,
      I4 => CB_detect_dlyd0p5,
      O => CB_detect
    );
\inv_idl_count[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(62),
      I1 => Q(1),
      I2 => \^unscrambled_data_out\(53),
      I3 => Q(0),
      I4 => \^unscrambled_data_out\(54),
      I5 => \^unscrambled_data_out\(52),
      O => \inv_idl_count[5]_i_10_n_0\
    );
\inv_idl_count[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \^unscrambled_data_out\(56),
      I1 => \^unscrambled_data_out\(51),
      I2 => \^unscrambled_data_out\(59),
      I3 => \^unscrambled_data_out\(57),
      I4 => \inv_idl_count[5]_i_22_n_0\,
      I5 => \inv_idl_count[5]_i_23_n_0\,
      O => \inv_idl_count[5]_i_11_n_0\
    );
\inv_idl_count[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(32),
      I1 => \^unscrambled_data_out\(33),
      I2 => \^unscrambled_data_out\(42),
      I3 => \^unscrambled_data_out\(46),
      O => \inv_idl_count[5]_i_12_n_0\
    );
\inv_idl_count[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(8),
      I1 => \^unscrambled_data_out\(31),
      I2 => \^unscrambled_data_out\(35),
      I3 => \^unscrambled_data_out\(41),
      O => \inv_idl_count[5]_i_13_n_0\
    );
\inv_idl_count[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(9),
      I1 => \^unscrambled_data_out\(30),
      I2 => \^unscrambled_data_out\(44),
      I3 => \^unscrambled_data_out\(47),
      O => \inv_idl_count[5]_i_14_n_0\
    );
\inv_idl_count[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(40),
      I1 => \^unscrambled_data_out\(43),
      I2 => \^unscrambled_data_out\(20),
      I3 => \^unscrambled_data_out\(23),
      O => \inv_idl_count[5]_i_15_n_0\
    );
\inv_idl_count[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(4),
      I1 => \^unscrambled_data_out\(7),
      I2 => \^unscrambled_data_out\(5),
      I3 => \^unscrambled_data_out\(6),
      O => \inv_idl_count[5]_i_16_n_0\
    );
\inv_idl_count[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(12),
      I1 => \^unscrambled_data_out\(15),
      I2 => \^unscrambled_data_out\(13),
      I3 => \^unscrambled_data_out\(14),
      O => \inv_idl_count[5]_i_17_n_0\
    );
\inv_idl_count[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(0),
      I1 => \^unscrambled_data_out\(3),
      I2 => \^unscrambled_data_out\(1),
      I3 => \^unscrambled_data_out\(2),
      O => \inv_idl_count[5]_i_18_n_0\
    );
\inv_idl_count[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(10),
      I1 => \^unscrambled_data_out\(29),
      I2 => \^unscrambled_data_out\(11),
      I3 => \^unscrambled_data_out\(28),
      O => \inv_idl_count[5]_i_19_n_0\
    );
\inv_idl_count[5]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(21),
      I1 => \^unscrambled_data_out\(22),
      I2 => \^unscrambled_data_out\(24),
      I3 => \^unscrambled_data_out\(27),
      O => \inv_idl_count[5]_i_20_n_0\
    );
\inv_idl_count[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(17),
      I1 => \^unscrambled_data_out\(18),
      I2 => \^unscrambled_data_out\(36),
      I3 => \^unscrambled_data_out\(37),
      O => \inv_idl_count[5]_i_21_n_0\
    );
\inv_idl_count[5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(60),
      I1 => \^unscrambled_data_out\(61),
      I2 => \^unscrambled_data_out\(55),
      I3 => \^unscrambled_data_out\(50),
      O => \inv_idl_count[5]_i_22_n_0\
    );
\inv_idl_count[5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(48),
      I1 => \^unscrambled_data_out\(58),
      I2 => \^unscrambled_data_out\(63),
      I3 => \^unscrambled_data_out\(49),
      O => \inv_idl_count[5]_i_23_n_0\
    );
\inv_idl_count[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \inv_idl_count[5]_i_6_n_0\,
      I1 => \inv_idl_count[5]_i_7_n_0\,
      I2 => \inv_idl_count[5]_i_8_n_0\,
      I3 => \inv_idl_count[5]_i_9_n_0\,
      I4 => \inv_idl_count[5]_i_10_n_0\,
      I5 => \inv_idl_count[5]_i_11_n_0\,
      O => \^unscrambled_data_i_reg[19]_0\
    );
\inv_idl_count[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \inv_idl_count[5]_i_12_n_0\,
      I1 => \inv_idl_count[5]_i_13_n_0\,
      I2 => \inv_idl_count[5]_i_14_n_0\,
      I3 => \inv_idl_count[5]_i_15_n_0\,
      O => \inv_idl_count[5]_i_6_n_0\
    );
\inv_idl_count[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \inv_idl_count[5]_i_16_n_0\,
      I1 => \inv_idl_count[5]_i_17_n_0\,
      I2 => \inv_idl_count[5]_i_18_n_0\,
      I3 => \inv_idl_count[5]_i_19_n_0\,
      O => \inv_idl_count[5]_i_7_n_0\
    );
\inv_idl_count[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^unscrambled_data_out\(19),
      I1 => \^unscrambled_data_out\(16),
      I2 => \^unscrambled_data_out\(26),
      I3 => \^unscrambled_data_out\(25),
      I4 => \inv_idl_count[5]_i_20_n_0\,
      O => \inv_idl_count[5]_i_8_n_0\
    );
\inv_idl_count[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(39),
      I1 => \^unscrambled_data_out\(38),
      I2 => \^unscrambled_data_out\(45),
      I3 => \^unscrambled_data_out\(34),
      I4 => \inv_idl_count[5]_i_21_n_0\,
      O => \inv_idl_count[5]_i_9_n_0\
    );
\pol_state[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(45),
      I1 => \^unscrambled_data_out\(47),
      I2 => \^unscrambled_data_out\(8),
      I3 => \^unscrambled_data_out\(46),
      O => \pol_state[0]_i_10_n_0\
    );
\pol_state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFC"
    )
        port map (
      I0 => \pol_state[3]_i_10_n_0\,
      I1 => \pol_state[3]_i_9_n_0\,
      I2 => \pol_state[0]_i_7_n_0\,
      I3 => \pol_state[3]_i_6_n_0\,
      I4 => CC_detect_pulse_r_i_3_n_0,
      I5 => \pol_state[0]_i_8_n_0\,
      O => \unscrambled_data_i_reg[63]_0\
    );
\pol_state[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pol_state[3]_i_17_n_0\,
      I1 => \pol_state[0]_i_9_n_0\,
      I2 => \pol_state[3]_i_16_n_0\,
      I3 => \pol_state[0]_i_10_n_0\,
      O => \pol_state[0]_i_7_n_0\
    );
\pol_state[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => CC_detect_pulse_r_i_4_n_0,
      I1 => \^unscrambled_data_out\(59),
      I2 => \^unscrambled_data_out\(54),
      I3 => \^unscrambled_data_out\(51),
      I4 => \^unscrambled_data_out\(55),
      O => \pol_state[0]_i_8_n_0\
    );
\pol_state[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(38),
      I1 => \^unscrambled_data_out\(39),
      I2 => \^unscrambled_data_out\(0),
      I3 => \^unscrambled_data_out\(9),
      O => \pol_state[0]_i_9_n_0\
    );
\pol_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^unscrambled_data_i_reg[54]_0\,
      I1 => \pol_state_reg[1]\,
      O => \idl_count_r_reg[0]\
    );
\pol_state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^unscrambled_data_i_reg[32]_0\,
      I1 => \pol_state_reg[2]\,
      O => \pol_state_reg[0]\
    );
\pol_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8888888"
    )
        port map (
      I0 => \^unscrambled_data_i_reg[32]_0\,
      I1 => \pol_state_reg[3]_0\,
      I2 => \pol_state_reg[3]_1\,
      I3 => \^cur_polarity_reg\,
      I4 => \pol_state_reg[3]_2\(0),
      I5 => \pol_state[3]_i_5_n_0\,
      O => D(0)
    );
\pol_state[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(63),
      I1 => \^unscrambled_data_out\(59),
      I2 => \^unscrambled_data_out\(54),
      I3 => \^unscrambled_data_out\(52),
      I4 => \pol_state[3]_i_23_n_0\,
      O => \pol_state[3]_i_10_n_0\
    );
\pol_state[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \inv_idl_count[5]_i_6_n_0\,
      I1 => \inv_idl_count[5]_i_7_n_0\,
      I2 => \inv_idl_count[5]_i_8_n_0\,
      I3 => \inv_idl_count[5]_i_9_n_0\,
      I4 => \pol_state[3]_i_24_n_0\,
      I5 => \inv_idl_count[5]_i_11_n_0\,
      O => \unscrambled_data_i_reg[19]_1\
    );
\pol_state[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => CB_detect_dlyd0p5_i_2_n_0,
      I1 => \pol_state[3]_i_6_n_0\,
      I2 => \pol_state[3]_i_7_n_0\,
      I3 => \pol_state[3]_i_8_n_0\,
      I4 => \pol_state[3]_i_9_n_0\,
      O => \^unscrambled_data_i_reg[54]_0\
    );
\pol_state[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(10),
      I1 => \^unscrambled_data_out\(14),
      I2 => \^unscrambled_data_out\(11),
      I3 => \^unscrambled_data_out\(41),
      O => \pol_state[3]_i_14_n_0\
    );
\pol_state[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(17),
      I1 => \^unscrambled_data_out\(40),
      I2 => \^unscrambled_data_out\(12),
      I3 => \^unscrambled_data_out\(18),
      O => \pol_state[3]_i_15_n_0\
    );
\pol_state[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(1),
      I1 => \^unscrambled_data_out\(3),
      I2 => \^unscrambled_data_out\(2),
      I3 => \^unscrambled_data_out\(44),
      O => \pol_state[3]_i_16_n_0\
    );
\pol_state[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(16),
      I1 => \^unscrambled_data_out\(19),
      I2 => \^unscrambled_data_out\(36),
      I3 => \^unscrambled_data_out\(37),
      O => \pol_state[3]_i_17_n_0\
    );
\pol_state[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^unscrambled_data_out\(6),
      I3 => \^unscrambled_data_out\(5),
      I4 => \^unscrambled_data_out\(7),
      I5 => \^unscrambled_data_out\(4),
      O => \pol_state[3]_i_18_n_0\
    );
\pol_state[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(29),
      I1 => \^unscrambled_data_out\(34),
      I2 => \^unscrambled_data_out\(30),
      I3 => \^unscrambled_data_out\(31),
      O => \pol_state[3]_i_19_n_0\
    );
\pol_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \pol_state[3]_i_6_n_0\,
      I1 => \pol_state[3]_i_7_n_0\,
      I2 => \pol_state[3]_i_8_n_0\,
      I3 => \pol_state[3]_i_9_n_0\,
      I4 => \pol_state[3]_i_10_n_0\,
      I5 => CC_detect_pulse_r_i_3_n_0,
      O => \^unscrambled_data_i_reg[32]_0\
    );
\pol_state[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(22),
      I1 => \^unscrambled_data_out\(23),
      I2 => \^unscrambled_data_out\(28),
      I3 => \^unscrambled_data_out\(35),
      O => \pol_state[3]_i_20_n_0\
    );
\pol_state[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(20),
      I1 => \^unscrambled_data_out\(42),
      I2 => \^unscrambled_data_out\(21),
      I3 => \^unscrambled_data_out\(43),
      O => \pol_state[3]_i_21_n_0\
    );
\pol_state[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(24),
      I1 => \^unscrambled_data_out\(27),
      I2 => \^unscrambled_data_out\(25),
      I3 => \^unscrambled_data_out\(26),
      O => \pol_state[3]_i_22_n_0\
    );
\pol_state[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(48),
      I1 => \^unscrambled_data_out\(49),
      I2 => \^unscrambled_data_out\(55),
      I3 => \^unscrambled_data_out\(51),
      O => \pol_state[3]_i_23_n_0\
    );
\pol_state[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \^unscrambled_data_out\(62),
      I1 => Q(1),
      I2 => \^unscrambled_data_out\(53),
      I3 => Q(0),
      I4 => \^unscrambled_data_out\(52),
      I5 => \^unscrambled_data_out\(54),
      O => \pol_state[3]_i_24_n_0\
    );
\pol_state[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^unscrambled_data_i_reg[19]_0\,
      I1 => \pol_state_reg[2]\,
      O => \pol_state[3]_i_5_n_0\
    );
\pol_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(32),
      I1 => \^unscrambled_data_out\(13),
      I2 => \^unscrambled_data_out\(33),
      I3 => \^unscrambled_data_out\(15),
      I4 => \pol_state[3]_i_14_n_0\,
      I5 => \pol_state[3]_i_15_n_0\,
      O => \pol_state[3]_i_6_n_0\
    );
\pol_state[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(46),
      I1 => \^unscrambled_data_out\(8),
      I2 => \^unscrambled_data_out\(47),
      I3 => \^unscrambled_data_out\(45),
      I4 => \pol_state[3]_i_16_n_0\,
      O => \pol_state[3]_i_7_n_0\
    );
\pol_state[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(9),
      I1 => \^unscrambled_data_out\(0),
      I2 => \^unscrambled_data_out\(39),
      I3 => \^unscrambled_data_out\(38),
      I4 => \pol_state[3]_i_17_n_0\,
      O => \pol_state[3]_i_8_n_0\
    );
\pol_state[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pol_state[3]_i_18_n_0\,
      I1 => \pol_state[3]_i_19_n_0\,
      I2 => \pol_state[3]_i_20_n_0\,
      I3 => \pol_state[3]_i_21_n_0\,
      I4 => \pol_state[3]_i_22_n_0\,
      O => \pol_state[3]_i_9_n_0\
    );
\pol_state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^unscrambled_data_i_reg[19]_0\,
      I1 => \pol_state_reg[3]\,
      O => \^cur_polarity_reg\
    );
\unscrambled_data_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(39),
      I1 => \unscrambled_data_i_reg[63]_1\(0),
      I2 => \unscrambled_data_i_reg[63]_1\(58),
      O => unscrambled_data_i0
    );
\unscrambled_data_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(49),
      I1 => \unscrambled_data_i_reg[63]_1\(10),
      I2 => p_113_in,
      O => unscrambled_data_i040_out
    );
\unscrambled_data_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(50),
      I1 => \unscrambled_data_i_reg[63]_1\(11),
      I2 => p_117_in,
      O => unscrambled_data_i044_out
    );
\unscrambled_data_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(51),
      I1 => \unscrambled_data_i_reg[63]_1\(12),
      I2 => p_121_in,
      O => unscrambled_data_i048_out
    );
\unscrambled_data_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(52),
      I1 => \unscrambled_data_i_reg[63]_1\(13),
      I2 => p_125_in,
      O => unscrambled_data_i052_out
    );
\unscrambled_data_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(53),
      I1 => \unscrambled_data_i_reg[63]_1\(14),
      I2 => p_129_in,
      O => unscrambled_data_i056_out
    );
\unscrambled_data_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(54),
      I1 => \unscrambled_data_i_reg[63]_1\(15),
      I2 => p_133_in,
      O => unscrambled_data_i060_out
    );
\unscrambled_data_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(55),
      I1 => \unscrambled_data_i_reg[63]_1\(16),
      I2 => p_137_in,
      O => unscrambled_data_i064_out
    );
\unscrambled_data_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(56),
      I1 => \unscrambled_data_i_reg[63]_1\(17),
      I2 => p_141_in,
      O => unscrambled_data_i068_out
    );
\unscrambled_data_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(57),
      I1 => \unscrambled_data_i_reg[63]_1\(18),
      I2 => p_145_in,
      O => unscrambled_data_i072_out
    );
\unscrambled_data_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(58),
      I1 => \unscrambled_data_i_reg[63]_1\(19),
      I2 => p_149_in,
      O => unscrambled_data_i076_out
    );
\unscrambled_data_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(40),
      I1 => \unscrambled_data_i_reg[63]_1\(1),
      I2 => \unscrambled_data_i_reg[63]_1\(59),
      O => unscrambled_data_i04_out
    );
\unscrambled_data_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(59),
      I1 => \unscrambled_data_i_reg[63]_1\(20),
      I2 => p_153_in,
      O => unscrambled_data_i080_out
    );
\unscrambled_data_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(60),
      I1 => \unscrambled_data_i_reg[63]_1\(21),
      I2 => p_157_in,
      O => unscrambled_data_i084_out
    );
\unscrambled_data_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(61),
      I1 => \unscrambled_data_i_reg[63]_1\(22),
      I2 => p_161_in,
      O => unscrambled_data_i088_out
    );
\unscrambled_data_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(62),
      I1 => \unscrambled_data_i_reg[63]_1\(23),
      I2 => p_165_in,
      O => unscrambled_data_i092_out
    );
\unscrambled_data_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(63),
      I1 => \unscrambled_data_i_reg[63]_1\(24),
      I2 => p_169_in,
      O => unscrambled_data_i096_out
    );
\unscrambled_data_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \unscrambled_data_i_reg[63]_1\(25),
      I2 => p_173_in,
      O => unscrambled_data_i0100_out
    );
\unscrambled_data_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => \unscrambled_data_i_reg[63]_1\(26),
      I2 => p_177_in,
      O => unscrambled_data_i0104_out
    );
\unscrambled_data_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => \unscrambled_data_i_reg[63]_1\(27),
      I2 => p_181_in,
      O => unscrambled_data_i0108_out
    );
\unscrambled_data_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => \unscrambled_data_i_reg[63]_1\(28),
      I2 => p_185_in,
      O => unscrambled_data_i0112_out
    );
\unscrambled_data_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => \unscrambled_data_i_reg[63]_1\(29),
      I2 => p_189_in,
      O => unscrambled_data_i0116_out
    );
\unscrambled_data_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(41),
      I1 => \unscrambled_data_i_reg[63]_1\(2),
      I2 => \unscrambled_data_i_reg[63]_1\(60),
      O => unscrambled_data_i08_out
    );
\unscrambled_data_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => \unscrambled_data_i_reg[63]_1\(30),
      I2 => p_193_in,
      O => unscrambled_data_i0120_out
    );
\unscrambled_data_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => \unscrambled_data_i_reg[63]_1\(31),
      I2 => p_197_in,
      O => unscrambled_data_i0124_out
    );
\unscrambled_data_i[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => \unscrambled_data_i_reg[63]_1\(32),
      I2 => p_201_in,
      O => unscrambled_data_i0128_out
    );
\unscrambled_data_i[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => \unscrambled_data_i_reg[63]_1\(33),
      I2 => p_205_in,
      O => unscrambled_data_i0132_out
    );
\unscrambled_data_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => \unscrambled_data_i_reg[63]_1\(34),
      I2 => p_209_in,
      O => unscrambled_data_i0136_out
    );
\unscrambled_data_i[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => \unscrambled_data_i_reg[63]_1\(35),
      I2 => p_213_in,
      O => unscrambled_data_i0140_out
    );
\unscrambled_data_i[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => \unscrambled_data_i_reg[63]_1\(36),
      I2 => p_217_in,
      O => unscrambled_data_i0144_out
    );
\unscrambled_data_i[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => \unscrambled_data_i_reg[63]_1\(37),
      I2 => p_221_in,
      O => unscrambled_data_i0148_out
    );
\unscrambled_data_i[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => \unscrambled_data_i_reg[63]_1\(38),
      I2 => p_225_in,
      O => unscrambled_data_i0152_out
    );
\unscrambled_data_i[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_153_in,
      I1 => \unscrambled_data_i_reg[63]_1\(39),
      I2 => p_229_in,
      O => unscrambled_data_i0156_out
    );
\unscrambled_data_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(42),
      I1 => \unscrambled_data_i_reg[63]_1\(3),
      I2 => \unscrambled_data_i_reg[63]_1\(61),
      O => unscrambled_data_i012_out
    );
\unscrambled_data_i[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_157_in,
      I1 => \unscrambled_data_i_reg[63]_1\(40),
      I2 => p_233_in,
      O => unscrambled_data_i0160_out
    );
\unscrambled_data_i[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_161_in,
      I1 => \unscrambled_data_i_reg[63]_1\(41),
      I2 => p_237_in,
      O => unscrambled_data_i0164_out
    );
\unscrambled_data_i[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_165_in,
      I1 => \unscrambled_data_i_reg[63]_1\(42),
      I2 => p_241_in,
      O => unscrambled_data_i0168_out
    );
\unscrambled_data_i[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_169_in,
      I1 => \unscrambled_data_i_reg[63]_1\(43),
      I2 => p_245_in,
      O => unscrambled_data_i0172_out
    );
\unscrambled_data_i[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_173_in,
      I1 => \unscrambled_data_i_reg[63]_1\(44),
      I2 => p_249_in,
      O => unscrambled_data_i0176_out
    );
\unscrambled_data_i[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => \unscrambled_data_i_reg[63]_1\(45),
      I2 => \descrambler_reg_n_0_[39]\,
      O => unscrambled_data_i0180_out
    );
\unscrambled_data_i[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => \unscrambled_data_i_reg[63]_1\(46),
      I2 => \descrambler_reg_n_0_[40]\,
      O => unscrambled_data_i0184_out
    );
\unscrambled_data_i[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => \unscrambled_data_i_reg[63]_1\(47),
      I2 => \descrambler_reg_n_0_[41]\,
      O => unscrambled_data_i0188_out
    );
\unscrambled_data_i[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => \unscrambled_data_i_reg[63]_1\(48),
      I2 => \descrambler_reg_n_0_[42]\,
      O => unscrambled_data_i0192_out
    );
\unscrambled_data_i[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => \unscrambled_data_i_reg[63]_1\(49),
      I2 => \descrambler_reg_n_0_[43]\,
      O => unscrambled_data_i0196_out
    );
\unscrambled_data_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(43),
      I1 => \unscrambled_data_i_reg[63]_1\(4),
      I2 => \unscrambled_data_i_reg[63]_1\(62),
      O => unscrambled_data_i016_out
    );
\unscrambled_data_i[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => \unscrambled_data_i_reg[63]_1\(50),
      I2 => \descrambler_reg_n_0_[44]\,
      O => unscrambled_data_i0200_out
    );
\unscrambled_data_i[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => \unscrambled_data_i_reg[63]_1\(51),
      I2 => \descrambler_reg_n_0_[45]\,
      O => unscrambled_data_i0204_out
    );
\unscrambled_data_i[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => \unscrambled_data_i_reg[63]_1\(52),
      I2 => \descrambler_reg_n_0_[46]\,
      O => unscrambled_data_i0208_out
    );
\unscrambled_data_i[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => \unscrambled_data_i_reg[63]_1\(53),
      I2 => \descrambler_reg_n_0_[47]\,
      O => unscrambled_data_i0212_out
    );
\unscrambled_data_i[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => \unscrambled_data_i_reg[63]_1\(54),
      I2 => \descrambler_reg_n_0_[48]\,
      O => unscrambled_data_i0216_out
    );
\unscrambled_data_i[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => \unscrambled_data_i_reg[63]_1\(55),
      I2 => \descrambler_reg_n_0_[49]\,
      O => unscrambled_data_i0220_out
    );
\unscrambled_data_i[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => \unscrambled_data_i_reg[63]_1\(56),
      I2 => \descrambler_reg_n_0_[50]\,
      O => unscrambled_data_i0224_out
    );
\unscrambled_data_i[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => \unscrambled_data_i_reg[63]_1\(57),
      I2 => \descrambler_reg_n_0_[51]\,
      O => unscrambled_data_i0228_out
    );
\unscrambled_data_i[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => \unscrambled_data_i_reg[63]_1\(58),
      I2 => \descrambler_reg_n_0_[52]\,
      O => unscrambled_data_i0232_out
    );
\unscrambled_data_i[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => \unscrambled_data_i_reg[63]_1\(59),
      I2 => \descrambler_reg_n_0_[53]\,
      O => unscrambled_data_i0236_out
    );
\unscrambled_data_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(44),
      I1 => \unscrambled_data_i_reg[63]_1\(5),
      I2 => \unscrambled_data_i_reg[63]_1\(63),
      O => unscrambled_data_i020_out
    );
\unscrambled_data_i[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => \unscrambled_data_i_reg[63]_1\(60),
      I2 => \descrambler_reg_n_0_[54]\,
      O => unscrambled_data_i0240_out
    );
\unscrambled_data_i[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => \unscrambled_data_i_reg[63]_1\(61),
      I2 => \descrambler_reg_n_0_[55]\,
      O => unscrambled_data_i0244_out
    );
\unscrambled_data_i[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => \unscrambled_data_i_reg[63]_1\(62),
      I2 => \descrambler_reg_n_0_[56]\,
      O => unscrambled_data_i0248_out
    );
\unscrambled_data_i[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => \unscrambled_data_i_reg[63]_1\(63),
      I2 => \descrambler_reg_n_0_[57]\,
      O => unscrambled_data_i0252_out
    );
\unscrambled_data_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(45),
      I1 => \unscrambled_data_i_reg[63]_1\(6),
      I2 => p_97_in,
      O => unscrambled_data_i024_out
    );
\unscrambled_data_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(46),
      I1 => \unscrambled_data_i_reg[63]_1\(7),
      I2 => p_101_in,
      O => unscrambled_data_i028_out
    );
\unscrambled_data_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(47),
      I1 => \unscrambled_data_i_reg[63]_1\(8),
      I2 => p_105_in,
      O => unscrambled_data_i032_out
    );
\unscrambled_data_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unscrambled_data_i_reg[63]_1\(48),
      I1 => \unscrambled_data_i_reg[63]_1\(9),
      I2 => p_109_in,
      O => unscrambled_data_i036_out
    );
\unscrambled_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0,
      Q => \^unscrambled_data_out\(0),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i040_out,
      Q => \^unscrambled_data_out\(10),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i044_out,
      Q => \^unscrambled_data_out\(11),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i048_out,
      Q => \^unscrambled_data_out\(12),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i052_out,
      Q => \^unscrambled_data_out\(13),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i056_out,
      Q => \^unscrambled_data_out\(14),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i060_out,
      Q => \^unscrambled_data_out\(15),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i064_out,
      Q => \^unscrambled_data_out\(16),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i068_out,
      Q => \^unscrambled_data_out\(17),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i072_out,
      Q => \^unscrambled_data_out\(18),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i076_out,
      Q => \^unscrambled_data_out\(19),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i04_out,
      Q => \^unscrambled_data_out\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i080_out,
      Q => \^unscrambled_data_out\(20),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i084_out,
      Q => \^unscrambled_data_out\(21),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i088_out,
      Q => \^unscrambled_data_out\(22),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i092_out,
      Q => \^unscrambled_data_out\(23),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i096_out,
      Q => \^unscrambled_data_out\(24),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0100_out,
      Q => \^unscrambled_data_out\(25),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0104_out,
      Q => \^unscrambled_data_out\(26),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0108_out,
      Q => \^unscrambled_data_out\(27),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0112_out,
      Q => \^unscrambled_data_out\(28),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0116_out,
      Q => \^unscrambled_data_out\(29),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i08_out,
      Q => \^unscrambled_data_out\(2),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0120_out,
      Q => \^unscrambled_data_out\(30),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0124_out,
      Q => \^unscrambled_data_out\(31),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0128_out,
      Q => \^unscrambled_data_out\(32),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0132_out,
      Q => \^unscrambled_data_out\(33),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0136_out,
      Q => \^unscrambled_data_out\(34),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0140_out,
      Q => \^unscrambled_data_out\(35),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0144_out,
      Q => \^unscrambled_data_out\(36),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0148_out,
      Q => \^unscrambled_data_out\(37),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0152_out,
      Q => \^unscrambled_data_out\(38),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0156_out,
      Q => \^unscrambled_data_out\(39),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i012_out,
      Q => \^unscrambled_data_out\(3),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0160_out,
      Q => \^unscrambled_data_out\(40),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0164_out,
      Q => \^unscrambled_data_out\(41),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0168_out,
      Q => \^unscrambled_data_out\(42),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0172_out,
      Q => \^unscrambled_data_out\(43),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0176_out,
      Q => \^unscrambled_data_out\(44),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0180_out,
      Q => \^unscrambled_data_out\(45),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0184_out,
      Q => \^unscrambled_data_out\(46),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0188_out,
      Q => \^unscrambled_data_out\(47),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0192_out,
      Q => \^unscrambled_data_out\(48),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0196_out,
      Q => \^unscrambled_data_out\(49),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i016_out,
      Q => \^unscrambled_data_out\(4),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0200_out,
      Q => \^unscrambled_data_out\(50),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0204_out,
      Q => \^unscrambled_data_out\(51),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0208_out,
      Q => \^unscrambled_data_out\(52),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0212_out,
      Q => \^unscrambled_data_out\(53),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0216_out,
      Q => \^unscrambled_data_out\(54),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0220_out,
      Q => \^unscrambled_data_out\(55),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0224_out,
      Q => \^unscrambled_data_out\(56),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0228_out,
      Q => \^unscrambled_data_out\(57),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0232_out,
      Q => \^unscrambled_data_out\(58),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0236_out,
      Q => \^unscrambled_data_out\(59),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i020_out,
      Q => \^unscrambled_data_out\(5),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0240_out,
      Q => \^unscrambled_data_out\(60),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0244_out,
      Q => \^unscrambled_data_out\(61),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0248_out,
      Q => \^unscrambled_data_out\(62),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0252_out,
      Q => \^unscrambled_data_out\(63),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i024_out,
      Q => \^unscrambled_data_out\(6),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i028_out,
      Q => \^unscrambled_data_out\(7),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i032_out,
      Q => \^unscrambled_data_out\(8),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i036_out,
      Q => \^unscrambled_data_out\(9),
      R => \descrambler[57]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_POLARITY_CHECK is
  port (
    HLD_POLARITY_OUT_reg_0 : out STD_LOGIC;
    \pol_state_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_polarity_reg_0 : out STD_LOGIC;
    \pol_state_reg[1]_0\ : out STD_LOGIC;
    \idl_count_r_reg[0]_0\ : out STD_LOGIC;
    \inv_idl_count_r_reg[0]_0\ : out STD_LOGIC;
    reset_r_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    \pol_state_reg[0]_1\ : in STD_LOGIC;
    \inv_idl_count_reg[0]_0\ : in STD_LOGIC;
    \pol_state_reg[0]_2\ : in STD_LOGIC;
    \pol_state_reg[0]_3\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \idl_count_reg[0]_0\ : in STD_LOGIC;
    \pol_state_reg[1]_1\ : in STD_LOGIC;
    \pol_state_reg[2]_0\ : in STD_LOGIC;
    \pol_state_reg[2]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end aurora_64b66b_SL_POLARITY_CHECK;

architecture STRUCTURE of aurora_64b66b_SL_POLARITY_CHECK is
  signal HLD_POLARITY_OUT0 : STD_LOGIC;
  signal HLD_POLARITY_OUT_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cur_polarity_i_1_n_0 : STD_LOGIC;
  signal \^cur_polarity_reg_0\ : STD_LOGIC;
  signal idl_count0 : STD_LOGIC;
  signal \idl_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \idl_count[5]_i_4_n_0\ : STD_LOGIC;
  signal idl_count_i : STD_LOGIC;
  signal idl_count_r : STD_LOGIC;
  signal \idl_count_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \^idl_count_r_reg[0]_0\ : STD_LOGIC;
  signal idl_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal inv_idl_count0 : STD_LOGIC;
  signal \inv_idl_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \inv_idl_count[5]_i_4_n_0\ : STD_LOGIC;
  signal inv_idl_count_i : STD_LOGIC;
  signal inv_idl_count_r : STD_LOGIC;
  signal \^inv_idl_count_r_reg[0]_0\ : STD_LOGIC;
  signal inv_idl_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \inv_pol_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_6_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_7_n_0\ : STD_LOGIC;
  signal \inv_pol_count__0\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[7]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \pol_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \pol_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \pol_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \pol_count__0\ : STD_LOGIC;
  signal pol_count_r2 : STD_LOGIC;
  signal pol_count_r3 : STD_LOGIC;
  signal pol_count_r4 : STD_LOGIC;
  signal \pol_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \pol_count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \pol_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \pol_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \pol_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \pol_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \pol_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \pol_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \pol_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \pol_count_reg_n_0_[7]\ : STD_LOGIC;
  signal pol_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \pol_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \pol_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \pol_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \pol_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \pol_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \pol_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \pol_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \pol_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \pol_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \pol_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \^pol_state_reg[0]_0\ : STD_LOGIC;
  signal \^pol_state_reg[1]_0\ : STD_LOGIC;
  signal reset_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of HLD_POLARITY_OUT_i_2 : label is "soft_lutpair132";
  attribute shift_extract : string;
  attribute shift_extract of HLD_POLARITY_OUT_reg : label is "{no}";
  attribute SOFT_HLUTNM of cur_polarity_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \idl_count[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \idl_count[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \idl_count[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \idl_count[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \idl_count[5]_i_4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \idl_count_r[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \inv_idl_count[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \inv_idl_count[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \inv_idl_count[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \inv_idl_count[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \inv_idl_count[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \inv_idl_count[5]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \inv_pol_count[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \inv_pol_count[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \inv_pol_count[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \inv_pol_count[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \inv_pol_count[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \inv_pol_count[6]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \inv_pol_count[7]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \inv_pol_count[7]_i_5\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \inv_pol_count[7]_i_7\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of nxt_pol_state : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \pol_count[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \pol_count[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \pol_count[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pol_count[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pol_count[6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pol_count[7]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pol_count[7]_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \pol_count_r[0]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \pol_state[0]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \pol_state[0]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \pol_state[1]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \pol_state[1]_i_5\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \pol_state[1]_i_7\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \pol_state[3]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \pol_state[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \pol_state[4]_i_3\ : label is "soft_lutpair144";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \pol_state_reg[0]\ : label is "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001";
  attribute FSM_ENCODED_STATES of \pol_state_reg[1]\ : label is "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001";
  attribute FSM_ENCODED_STATES of \pol_state_reg[2]\ : label is "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001";
  attribute FSM_ENCODED_STATES of \pol_state_reg[3]\ : label is "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001";
  attribute FSM_ENCODED_STATES of \pol_state_reg[4]\ : label is "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001";
begin
  Q(0) <= \^q\(0);
  cur_polarity_reg_0 <= \^cur_polarity_reg_0\;
  \idl_count_r_reg[0]_0\ <= \^idl_count_r_reg[0]_0\;
  \inv_idl_count_r_reg[0]_0\ <= \^inv_idl_count_r_reg[0]_0\;
  \pol_state_reg[0]_0\ <= \^pol_state_reg[0]_0\;
  \pol_state_reg[1]_0\ <= \^pol_state_reg[1]_0\;
HLD_POLARITY_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => HLD_POLARITY_OUT_i_2_n_0,
      I1 => pol_count_r4,
      I2 => \pol_count_r_reg_n_0_[0]\,
      I3 => pol_count_r2,
      I4 => pol_count_r3,
      O => HLD_POLARITY_OUT0
    );
HLD_POLARITY_OUT_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => pol_state(0),
      I1 => pol_state(1),
      I2 => pol_state(4),
      I3 => pol_state(2),
      I4 => \^q\(0),
      O => HLD_POLARITY_OUT_i_2_n_0
    );
HLD_POLARITY_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => HLD_POLARITY_OUT0,
      Q => HLD_POLARITY_OUT_reg_0,
      R => '0'
    );
cur_polarity_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \inv_pol_count[7]_i_4_n_0\,
      I1 => \^cur_polarity_reg_0\,
      O => cur_polarity_i_1_n_0
    );
cur_polarity_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => cur_polarity_i_1_n_0,
      Q => \^cur_polarity_reg_0\,
      R => reset_r
    );
\idl_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idl_count_reg(0),
      O => \p_0_in__7\(0)
    );
\idl_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idl_count_reg(0),
      I1 => idl_count_reg(1),
      O => \p_0_in__7\(1)
    );
\idl_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idl_count_reg(2),
      I1 => idl_count_reg(1),
      I2 => idl_count_reg(0),
      O => \p_0_in__7\(2)
    );
\idl_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idl_count_reg(3),
      I1 => idl_count_reg(0),
      I2 => idl_count_reg(1),
      I3 => idl_count_reg(2),
      O => \p_0_in__7\(3)
    );
\idl_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => idl_count_reg(4),
      I1 => idl_count_reg(2),
      I2 => idl_count_reg(1),
      I3 => idl_count_reg(0),
      I4 => idl_count_reg(3),
      O => \p_0_in__7\(4)
    );
\idl_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \idl_count[5]_i_4_n_0\,
      I1 => reset_r,
      I2 => \idl_count_r[0]_i_2_n_0\,
      I3 => \pol_count[7]_i_4_n_0\,
      O => \idl_count[5]_i_1_n_0\
    );
\idl_count[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(0),
      I1 => pol_state(2),
      I2 => pol_state(4),
      I3 => pol_state(0),
      I4 => pol_state(1),
      I5 => \idl_count_reg[0]_0\,
      O => idl_count0
    );
\idl_count[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => idl_count_reg(5),
      I1 => idl_count_reg(3),
      I2 => idl_count_reg(0),
      I3 => idl_count_reg(1),
      I4 => idl_count_reg(2),
      I5 => idl_count_reg(4),
      O => \p_0_in__7\(5)
    );
\idl_count[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => idl_count_reg(3),
      I1 => idl_count_reg(0),
      I2 => idl_count_reg(1),
      I3 => idl_count_reg(2),
      O => \idl_count[5]_i_4_n_0\
    );
\idl_count_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => idl_count_reg(3),
      I1 => idl_count_reg(2),
      I2 => idl_count_reg(1),
      I3 => idl_count_reg(0),
      I4 => \idl_count_r[0]_i_2_n_0\,
      O => idl_count_i
    );
\idl_count_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => idl_count_reg(4),
      I1 => idl_count_reg(5),
      O => \idl_count_r[0]_i_2_n_0\
    );
\idl_count_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => idl_count_i,
      Q => idl_count_r,
      R => reset_r
    );
\idl_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => idl_count0,
      D => \p_0_in__7\(0),
      Q => idl_count_reg(0),
      R => \idl_count[5]_i_1_n_0\
    );
\idl_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => idl_count0,
      D => \p_0_in__7\(1),
      Q => idl_count_reg(1),
      R => \idl_count[5]_i_1_n_0\
    );
\idl_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => idl_count0,
      D => \p_0_in__7\(2),
      Q => idl_count_reg(2),
      R => \idl_count[5]_i_1_n_0\
    );
\idl_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => idl_count0,
      D => \p_0_in__7\(3),
      Q => idl_count_reg(3),
      R => \idl_count[5]_i_1_n_0\
    );
\idl_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => idl_count0,
      D => \p_0_in__7\(4),
      Q => idl_count_reg(4),
      R => \idl_count[5]_i_1_n_0\
    );
\idl_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => idl_count0,
      D => \p_0_in__7\(5),
      Q => idl_count_reg(5),
      R => \idl_count[5]_i_1_n_0\
    );
\inv_idl_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_idl_count_reg(0),
      O => \p_0_in__6\(0)
    );
\inv_idl_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inv_idl_count_reg(0),
      I1 => inv_idl_count_reg(1),
      O => \p_0_in__6\(1)
    );
\inv_idl_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => inv_idl_count_reg(2),
      I1 => inv_idl_count_reg(1),
      I2 => inv_idl_count_reg(0),
      O => \p_0_in__6\(2)
    );
\inv_idl_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => inv_idl_count_reg(3),
      I1 => inv_idl_count_reg(0),
      I2 => inv_idl_count_reg(1),
      I3 => inv_idl_count_reg(2),
      O => \p_0_in__6\(3)
    );
\inv_idl_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => inv_idl_count_reg(4),
      I1 => inv_idl_count_reg(2),
      I2 => inv_idl_count_reg(1),
      I3 => inv_idl_count_reg(0),
      I4 => inv_idl_count_reg(3),
      O => \p_0_in__6\(4)
    );
\inv_idl_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => inv_idl_count_reg(4),
      I1 => inv_idl_count_reg(5),
      I2 => \inv_idl_count[5]_i_4_n_0\,
      I3 => reset_r,
      I4 => \inv_pol_count[7]_i_5_n_0\,
      O => \inv_idl_count[5]_i_1_n_0\
    );
\inv_idl_count[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => pol_state(2),
      I1 => \^q\(0),
      I2 => pol_state(4),
      I3 => pol_state(0),
      I4 => pol_state(1),
      I5 => \inv_idl_count_reg[0]_0\,
      O => inv_idl_count0
    );
\inv_idl_count[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => inv_idl_count_reg(5),
      I1 => inv_idl_count_reg(3),
      I2 => inv_idl_count_reg(0),
      I3 => inv_idl_count_reg(1),
      I4 => inv_idl_count_reg(2),
      I5 => inv_idl_count_reg(4),
      O => \p_0_in__6\(5)
    );
\inv_idl_count[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => inv_idl_count_reg(3),
      I1 => inv_idl_count_reg(0),
      I2 => inv_idl_count_reg(1),
      I3 => inv_idl_count_reg(2),
      O => \inv_idl_count[5]_i_4_n_0\
    );
\inv_idl_count_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => inv_idl_count_reg(4),
      I1 => inv_idl_count_reg(5),
      I2 => inv_idl_count_reg(3),
      I3 => inv_idl_count_reg(2),
      I4 => inv_idl_count_reg(1),
      I5 => inv_idl_count_reg(0),
      O => inv_idl_count_i
    );
\inv_idl_count_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => inv_idl_count_i,
      Q => inv_idl_count_r,
      R => reset_r
    );
\inv_idl_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => inv_idl_count0,
      D => \p_0_in__6\(0),
      Q => inv_idl_count_reg(0),
      R => \inv_idl_count[5]_i_1_n_0\
    );
\inv_idl_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => inv_idl_count0,
      D => \p_0_in__6\(1),
      Q => inv_idl_count_reg(1),
      R => \inv_idl_count[5]_i_1_n_0\
    );
\inv_idl_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => inv_idl_count0,
      D => \p_0_in__6\(2),
      Q => inv_idl_count_reg(2),
      R => \inv_idl_count[5]_i_1_n_0\
    );
\inv_idl_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => inv_idl_count0,
      D => \p_0_in__6\(3),
      Q => inv_idl_count_reg(3),
      R => \inv_idl_count[5]_i_1_n_0\
    );
\inv_idl_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => inv_idl_count0,
      D => \p_0_in__6\(4),
      Q => inv_idl_count_reg(4),
      R => \inv_idl_count[5]_i_1_n_0\
    );
\inv_idl_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => inv_idl_count0,
      D => \p_0_in__6\(5),
      Q => inv_idl_count_reg(5),
      R => \inv_idl_count[5]_i_1_n_0\
    );
\inv_pol_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \inv_pol_count[7]_i_4_n_0\,
      I1 => \inv_pol_count_reg_n_0_[0]\,
      O => \inv_pol_count[0]_i_1_n_0\
    );
\inv_pol_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[0]\,
      I1 => \inv_pol_count_reg_n_0_[1]\,
      O => \inv_pol_count[1]_i_1_n_0\
    );
\inv_pol_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \inv_pol_count[7]_i_4_n_0\,
      I1 => \inv_pol_count_reg_n_0_[0]\,
      I2 => \inv_pol_count_reg_n_0_[1]\,
      I3 => \inv_pol_count_reg_n_0_[2]\,
      O => \inv_pol_count[2]_i_1_n_0\
    );
\inv_pol_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[3]\,
      I1 => \inv_pol_count_reg_n_0_[2]\,
      I2 => \inv_pol_count_reg_n_0_[0]\,
      I3 => \inv_pol_count_reg_n_0_[1]\,
      O => \inv_pol_count[3]_i_1_n_0\
    );
\inv_pol_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[4]\,
      I1 => \inv_pol_count_reg_n_0_[1]\,
      I2 => \inv_pol_count_reg_n_0_[0]\,
      I3 => \inv_pol_count_reg_n_0_[2]\,
      I4 => \inv_pol_count_reg_n_0_[3]\,
      O => \inv_pol_count[4]_i_1_n_0\
    );
\inv_pol_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[5]\,
      I1 => \inv_pol_count_reg_n_0_[3]\,
      I2 => \inv_pol_count_reg_n_0_[2]\,
      I3 => \inv_pol_count_reg_n_0_[0]\,
      I4 => \inv_pol_count_reg_n_0_[1]\,
      I5 => \inv_pol_count_reg_n_0_[4]\,
      O => \inv_pol_count[5]_i_1_n_0\
    );
\inv_pol_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[6]\,
      I1 => \inv_pol_count[7]_i_6_n_0\,
      O => \inv_pol_count[6]_i_1_n_0\
    );
\inv_pol_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => reset_r,
      I1 => \^q\(0),
      I2 => pol_state(2),
      I3 => pol_state(4),
      I4 => pol_state(0),
      I5 => pol_state(1),
      O => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \inv_pol_count[7]_i_4_n_0\,
      I1 => \inv_pol_count[7]_i_5_n_0\,
      I2 => \^inv_idl_count_r_reg[0]_0\,
      O => \inv_pol_count__0\
    );
\inv_pol_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[7]\,
      I1 => \inv_pol_count[7]_i_6_n_0\,
      I2 => \inv_pol_count_reg_n_0_[6]\,
      O => \inv_pol_count[7]_i_3_n_0\
    );
\inv_pol_count[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[6]\,
      I1 => \inv_pol_count_reg_n_0_[3]\,
      I2 => \inv_pol_count_reg_n_0_[4]\,
      I3 => \inv_pol_count_reg_n_0_[2]\,
      I4 => \inv_pol_count[7]_i_7_n_0\,
      O => \inv_pol_count[7]_i_4_n_0\
    );
\inv_pol_count[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => pol_state(1),
      I1 => pol_state(0),
      I2 => pol_state(4),
      I3 => \^q\(0),
      I4 => pol_state(2),
      O => \inv_pol_count[7]_i_5_n_0\
    );
\inv_pol_count[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[5]\,
      I1 => \inv_pol_count_reg_n_0_[3]\,
      I2 => \inv_pol_count_reg_n_0_[2]\,
      I3 => \inv_pol_count_reg_n_0_[0]\,
      I4 => \inv_pol_count_reg_n_0_[1]\,
      I5 => \inv_pol_count_reg_n_0_[4]\,
      O => \inv_pol_count[7]_i_6_n_0\
    );
\inv_pol_count[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[1]\,
      I1 => \inv_pol_count_reg_n_0_[0]\,
      I2 => \inv_pol_count_reg_n_0_[5]\,
      I3 => \inv_pol_count_reg_n_0_[7]\,
      O => \inv_pol_count[7]_i_7_n_0\
    );
\inv_pol_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \inv_pol_count__0\,
      D => \inv_pol_count[0]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[0]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \inv_pol_count__0\,
      D => \inv_pol_count[1]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[1]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \inv_pol_count__0\,
      D => \inv_pol_count[2]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[2]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \inv_pol_count__0\,
      D => \inv_pol_count[3]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[3]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \inv_pol_count__0\,
      D => \inv_pol_count[4]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[4]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \inv_pol_count__0\,
      D => \inv_pol_count[5]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[5]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \inv_pol_count__0\,
      D => \inv_pol_count[6]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[6]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \inv_pol_count__0\,
      D => \inv_pol_count[7]_i_3_n_0\,
      Q => \inv_pol_count_reg_n_0_[7]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
nxt_pol_state: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => pol_state(0),
      I1 => pol_state(1),
      I2 => pol_state(2),
      I3 => \^q\(0),
      I4 => pol_state(4),
      O => \^pol_state_reg[0]_0\
    );
\pol_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pol_count_reg_n_0_[0]\,
      I1 => \pol_count_r[0]_i_1_n_0\,
      O => \pol_count[0]_i_1_n_0\
    );
\pol_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pol_count_reg_n_0_[1]\,
      I1 => \pol_count_reg_n_0_[0]\,
      O => \pol_count[1]_i_1_n_0\
    );
\pol_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \pol_count_reg_n_0_[1]\,
      I1 => \pol_count_reg_n_0_[0]\,
      I2 => \pol_count_reg_n_0_[2]\,
      I3 => \pol_count_r[0]_i_1_n_0\,
      O => \pol_count[2]_i_1_n_0\
    );
\pol_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \pol_count_reg_n_0_[3]\,
      I1 => \pol_count_reg_n_0_[1]\,
      I2 => \pol_count_reg_n_0_[0]\,
      I3 => \pol_count_reg_n_0_[2]\,
      O => \pol_count[3]_i_1_n_0\
    );
\pol_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \pol_count_reg_n_0_[4]\,
      I1 => \pol_count_reg_n_0_[2]\,
      I2 => \pol_count_reg_n_0_[0]\,
      I3 => \pol_count_reg_n_0_[1]\,
      I4 => \pol_count_reg_n_0_[3]\,
      O => \pol_count[4]_i_1_n_0\
    );
\pol_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \pol_count_reg_n_0_[5]\,
      I1 => \pol_count_reg_n_0_[3]\,
      I2 => \pol_count_reg_n_0_[1]\,
      I3 => \pol_count_reg_n_0_[0]\,
      I4 => \pol_count_reg_n_0_[2]\,
      I5 => \pol_count_reg_n_0_[4]\,
      O => \pol_count[5]_i_1_n_0\
    );
\pol_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pol_count_reg_n_0_[6]\,
      I1 => \pol_count[7]_i_5_n_0\,
      O => \pol_count[6]_i_1_n_0\
    );
\pol_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => reset_r,
      I1 => pol_state(2),
      I2 => \^q\(0),
      I3 => pol_state(4),
      I4 => pol_state(0),
      I5 => pol_state(1),
      O => \pol_count[7]_i_1_n_0\
    );
\pol_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \pol_count_r[0]_i_1_n_0\,
      I1 => \^idl_count_r_reg[0]_0\,
      I2 => \pol_count[7]_i_4_n_0\,
      O => \pol_count__0\
    );
\pol_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \pol_count_reg_n_0_[7]\,
      I1 => \pol_count[7]_i_5_n_0\,
      I2 => \pol_count_reg_n_0_[6]\,
      O => \pol_count[7]_i_3_n_0\
    );
\pol_count[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => pol_state(1),
      I1 => pol_state(0),
      I2 => pol_state(4),
      I3 => pol_state(2),
      I4 => \^q\(0),
      O => \pol_count[7]_i_4_n_0\
    );
\pol_count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \pol_count_reg_n_0_[5]\,
      I1 => \pol_count_reg_n_0_[3]\,
      I2 => \pol_count_reg_n_0_[1]\,
      I3 => \pol_count_reg_n_0_[0]\,
      I4 => \pol_count_reg_n_0_[2]\,
      I5 => \pol_count_reg_n_0_[4]\,
      O => \pol_count[7]_i_5_n_0\
    );
\pol_count_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \pol_count_r_reg_n_0_[0]\,
      Q => pol_count_r2,
      R => reset_r
    );
\pol_count_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => pol_count_r2,
      Q => pol_count_r3,
      R => reset_r
    );
\pol_count_r4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => pol_count_r3,
      Q => pol_count_r4,
      R => reset_r
    );
\pol_count_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \pol_count_reg_n_0_[6]\,
      I1 => \pol_count_reg_n_0_[4]\,
      I2 => \pol_count_reg_n_0_[2]\,
      I3 => \pol_count_reg_n_0_[3]\,
      I4 => \pol_count_r[0]_i_2_n_0\,
      O => \pol_count_r[0]_i_1_n_0\
    );
\pol_count_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pol_count_reg_n_0_[0]\,
      I1 => \pol_count_reg_n_0_[1]\,
      I2 => \pol_count_reg_n_0_[7]\,
      I3 => \pol_count_reg_n_0_[5]\,
      O => \pol_count_r[0]_i_2_n_0\
    );
\pol_count_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \pol_count_r[0]_i_1_n_0\,
      Q => \pol_count_r_reg_n_0_[0]\,
      R => reset_r
    );
\pol_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \pol_count__0\,
      D => \pol_count[0]_i_1_n_0\,
      Q => \pol_count_reg_n_0_[0]\,
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \pol_count__0\,
      D => \pol_count[1]_i_1_n_0\,
      Q => \pol_count_reg_n_0_[1]\,
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \pol_count__0\,
      D => \pol_count[2]_i_1_n_0\,
      Q => \pol_count_reg_n_0_[2]\,
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \pol_count__0\,
      D => \pol_count[3]_i_1_n_0\,
      Q => \pol_count_reg_n_0_[3]\,
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \pol_count__0\,
      D => \pol_count[4]_i_1_n_0\,
      Q => \pol_count_reg_n_0_[4]\,
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \pol_count__0\,
      D => \pol_count[5]_i_1_n_0\,
      Q => \pol_count_reg_n_0_[5]\,
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \pol_count__0\,
      D => \pol_count[6]_i_1_n_0\,
      Q => \pol_count_reg_n_0_[6]\,
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \pol_count__0\,
      D => \pol_count[7]_i_3_n_0\,
      Q => \pol_count_reg_n_0_[7]\,
      R => \pol_count[7]_i_1_n_0\
    );
\pol_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAA8AAA8AA"
    )
        port map (
      I0 => \^pol_state_reg[0]_0\,
      I1 => \pol_state[0]_i_2_n_0\,
      I2 => \pol_state[0]_i_3_n_0\,
      I3 => \pol_state[0]_i_4_n_0\,
      I4 => \pol_state[0]_i_5_n_0\,
      I5 => pol_state(2),
      O => p_0_in(0)
    );
\pol_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222200000002000"
    )
        port map (
      I0 => pol_state(1),
      I1 => \pol_count_r[0]_i_1_n_0\,
      I2 => \pol_state_reg[0]_1\,
      I3 => \inv_idl_count_reg[0]_0\,
      I4 => \pol_state_reg[0]_2\,
      I5 => \^cur_polarity_reg_0\,
      O => \pol_state[0]_i_2_n_0\
    );
\pol_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8A0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^inv_idl_count_r_reg[0]_0\,
      I2 => \inv_idl_count_reg[0]_0\,
      I3 => \pol_state_reg[0]_2\,
      I4 => \^cur_polarity_reg_0\,
      O => \pol_state[0]_i_3_n_0\
    );
\pol_state[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => pol_state(4),
      I1 => \out\,
      I2 => pol_state(0),
      O => \pol_state[0]_i_4_n_0\
    );
\pol_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDD0DDDD"
    )
        port map (
      I0 => \^cur_polarity_reg_0\,
      I1 => \inv_idl_count_reg[0]_0\,
      I2 => \pol_count_r[0]_i_1_n_0\,
      I3 => \^idl_count_r_reg[0]_0\,
      I4 => \idl_count_reg[0]_0\,
      I5 => \pol_state_reg[0]_3\,
      O => \pol_state[0]_i_5_n_0\
    );
\pol_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^pol_state_reg[0]_0\,
      I1 => \pol_state[1]_i_2_n_0\,
      I2 => \pol_state[1]_i_3_n_0\,
      I3 => \pol_state[1]_i_4_n_0\,
      I4 => \pol_state[1]_i_5_n_0\,
      I5 => \pol_state_reg[1]_1\,
      O => p_0_in(1)
    );
\pol_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^inv_idl_count_r_reg[0]_0\,
      I1 => \pol_state_reg[0]_2\,
      O => \pol_state[1]_i_2_n_0\
    );
\pol_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^cur_polarity_reg_0\,
      I2 => \inv_idl_count_reg[0]_0\,
      O => \pol_state[1]_i_3_n_0\
    );
\pol_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F8F8F88888F88"
    )
        port map (
      I0 => pol_state(0),
      I1 => \out\,
      I2 => \pol_state[1]_i_7_n_0\,
      I3 => \pol_state_reg[0]_2\,
      I4 => \^cur_polarity_reg_0\,
      I5 => \pol_state_reg[0]_3\,
      O => \pol_state[1]_i_4_n_0\
    );
\pol_state[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => \pol_count_r[0]_i_1_n_0\,
      I1 => \inv_idl_count_reg[0]_0\,
      I2 => \^cur_polarity_reg_0\,
      I3 => pol_state(2),
      O => \pol_state[1]_i_5_n_0\
    );
\pol_state[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pol_count_r[0]_i_1_n_0\,
      I1 => pol_state(1),
      O => \pol_state[1]_i_7_n_0\
    );
\pol_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0008"
    )
        port map (
      I0 => pol_state(2),
      I1 => \pol_state_reg[2]_0\,
      I2 => \pol_count_r[0]_i_1_n_0\,
      I3 => \^idl_count_r_reg[0]_0\,
      I4 => \^pol_state_reg[1]_0\,
      I5 => \pol_state_reg[2]_1\,
      O => p_0_in(2)
    );
\pol_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => idl_count_r,
      I1 => idl_count_reg(3),
      I2 => idl_count_reg(2),
      I3 => idl_count_reg(1),
      I4 => idl_count_reg(0),
      I5 => \idl_count_r[0]_i_2_n_0\,
      O => \^idl_count_r_reg[0]_0\
    );
\pol_state[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => inv_idl_count_reg(4),
      I1 => inv_idl_count_reg(5),
      I2 => inv_idl_count_reg(0),
      I3 => inv_idl_count_reg(1),
      I4 => inv_idl_count_reg(2),
      I5 => inv_idl_count_reg(3),
      O => \pol_state[3]_i_13_n_0\
    );
\pol_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => pol_state(1),
      I1 => \pol_count_r[0]_i_1_n_0\,
      I2 => \pol_state_reg[0]_2\,
      I3 => \pol_state_reg[0]_3\,
      O => \^pol_state_reg[1]_0\
    );
\pol_state[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \inv_pol_count[7]_i_4_n_0\,
      I1 => \pol_state[3]_i_13_n_0\,
      I2 => inv_idl_count_r,
      O => \^inv_idl_count_r_reg[0]_0\
    );
\pol_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \pol_state_reg[2]_0\,
      I1 => pol_state(2),
      I2 => pol_state(1),
      I3 => \pol_count_r[0]_i_1_n_0\,
      I4 => \pol_state[4]_i_3_n_0\,
      O => p_0_in(4)
    );
\pol_state[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \out\,
      I1 => pol_state(4),
      I2 => \^pol_state_reg[0]_0\,
      O => \pol_state[4]_i_3_n_0\
    );
\pol_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => p_0_in(0),
      Q => pol_state(0),
      R => reset_r
    );
\pol_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => p_0_in(1),
      Q => pol_state(1),
      R => reset_r
    );
\pol_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => p_0_in(2),
      Q => pol_state(2),
      R => reset_r
    );
\pol_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => reset_r
    );
\pol_state_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => p_0_in(4),
      Q => pol_state(4),
      S => reset_r
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => reset_r_reg_0,
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_SIMPLEX_RX_CHANNEL_ERR_DETECT is
  port (
    rx_hard_err : out STD_LOGIC;
    rx_hard_err_i : in STD_LOGIC;
    RX_CHANNEL_HARD_ERR_reg_0 : in STD_LOGIC
  );
end aurora_64b66b_SL_SIMPLEX_RX_CHANNEL_ERR_DETECT;

architecture STRUCTURE of aurora_64b66b_SL_SIMPLEX_RX_CHANNEL_ERR_DETECT is
begin
RX_CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => RX_CHANNEL_HARD_ERR_reg_0,
      CE => '1',
      D => rx_hard_err_i,
      Q => rx_hard_err,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_SIMPLEX_RX_CHANNEL_INIT_SM is
  port (
    reset_lanes_i : out STD_LOGIC;
    wait_for_lane_up_r : out STD_LOGIC;
    RX_CHANNEL_UP_reg_0 : out STD_LOGIC;
    rx_sep_c : out STD_LOGIC;
    reset_lanes_c : in STD_LOGIC;
    RX_CHANNEL_UP_reg_1 : in STD_LOGIC;
    remote_ready_i : in STD_LOGIC;
    wait_for_lane_up_r0 : in STD_LOGIC;
    RX_CHANNEL_UP_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end aurora_64b66b_SL_SIMPLEX_RX_CHANNEL_INIT_SM;

architecture STRUCTURE of aurora_64b66b_SL_SIMPLEX_RX_CHANNEL_INIT_SM is
  signal \^rx_channel_up_reg_0\ : STD_LOGIC;
  signal chan_bond_timeout_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of chan_bond_timeout_val : signal is "true";
  signal next_ready_c : STD_LOGIC;
  signal next_wait_for_remote_c : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal remote_ready_r : STD_LOGIC;
  signal \^wait_for_lane_up_r\ : STD_LOGIC;
  signal wait_for_remote_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ready_r_i_1__0\ : label is "soft_lutpair179";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_lanes_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_0_i : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_lanes_flop_0_i : label is "VCC:CE GND:R";
  attribute SOFT_HLUTNM of wait_for_remote_r_i_1 : label is "soft_lutpair179";
begin
  RX_CHANNEL_UP_reg_0 <= \^rx_channel_up_reg_0\;
  wait_for_lane_up_r <= \^wait_for_lane_up_r\;
RX_CHANNEL_UP_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RX_CHANNEL_UP_reg_1,
      CE => '1',
      D => ready_r,
      Q => \^rx_channel_up_reg_0\,
      R => RX_CHANNEL_UP_reg_2
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(8)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(7)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(5)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(3)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(0)
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => remote_ready_r,
      I1 => ready_r,
      I2 => wait_for_remote_r,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RX_CHANNEL_UP_reg_1,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => wait_for_lane_up_r0
    );
remote_ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RX_CHANNEL_UP_reg_1,
      CE => '1',
      D => remote_ready_i,
      Q => remote_ready_r,
      R => '0'
    );
reset_lanes_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => RX_CHANNEL_UP_reg_1,
      CE => '1',
      D => reset_lanes_c,
      Q => reset_lanes_i,
      R => '0'
    );
rx_sep_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rx_channel_up_reg_0\,
      I1 => D(0),
      O => rx_sep_c
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RX_CHANNEL_UP_reg_1,
      CE => '1',
      D => wait_for_lane_up_r0,
      Q => \^wait_for_lane_up_r\,
      R => '0'
    );
wait_for_remote_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFE"
    )
        port map (
      I0 => \^wait_for_lane_up_r\,
      I1 => wait_for_remote_r,
      I2 => ready_r,
      I3 => remote_ready_r,
      O => next_wait_for_remote_c
    );
wait_for_remote_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RX_CHANNEL_UP_reg_1,
      CE => '1',
      D => next_wait_for_remote_c,
      Q => wait_for_remote_r,
      R => wait_for_lane_up_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_SIMPLEX_RX_ERR_DETECT is
  port (
    rx_header_err_r : out STD_LOGIC;
    rx_hard_err_i : out STD_LOGIC;
    RX_SOFT_ERR_reg_0 : out STD_LOGIC;
    ready_r_reg0 : out STD_LOGIC;
    CC_RX_HEADER_OUT_ERR : in STD_LOGIC;
    RX_SOFT_ERR_reg_1 : in STD_LOGIC;
    RX_SOFT_ERR0 : in STD_LOGIC;
    RX_HARD_ERR_reg_0 : in STD_LOGIC;
    rx_soft_err_reg : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC
  );
end aurora_64b66b_SL_SIMPLEX_RX_ERR_DETECT;

architecture STRUCTURE of aurora_64b66b_SL_SIMPLEX_RX_ERR_DETECT is
  signal \^rx_hard_err_i\ : STD_LOGIC;
  signal rx_soft_err_i : STD_LOGIC;
begin
  rx_hard_err_i <= \^rx_hard_err_i\;
RX_HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => RX_SOFT_ERR_reg_1,
      CE => '1',
      D => RX_HARD_ERR_reg_0,
      Q => \^rx_hard_err_i\,
      R => '0'
    );
rx_soft_err_reg_RnM: unisim.vcomponents.FDRE
     port map (
      C => RX_SOFT_ERR_reg_1,
      CE => '1',
      D => RX_SOFT_ERR0,
      Q => rx_soft_err_i,
      R => '0'
    );
ready_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rx_hard_err_i\,
      I1 => ready_r_reg,
      O => ready_r_reg0
    );
rx_header_err_r_reg: unisim.vcomponents.FDRE
     port map (
      C => RX_SOFT_ERR_reg_1,
      CE => '1',
      D => CC_RX_HEADER_OUT_ERR,
      Q => rx_header_err_r,
      R => '0'
    );
rx_soft_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_soft_err_i,
      I1 => rx_soft_err_reg,
      O => RX_SOFT_ERR_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_SIMPLEX_RX_LL_DATAPATH is
  port (
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 7 );
    got_cc_i : in STD_LOGIC;
    \m_axi_rx_tkeep_reg[0]_0\ : in STD_LOGIC;
    rx_pe_data_v_c : in STD_LOGIC;
    rxdatavalid_to_ll_i : in STD_LOGIC;
    rx_sep_c : in STD_LOGIC;
    m_axi_rx_tlast_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
end aurora_64b66b_SL_SIMPLEX_RX_LL_DATAPATH;

architecture STRUCTURE of aurora_64b66b_SL_SIMPLEX_RX_LL_DATAPATH is
  signal \hold_valid11_out__3\ : STD_LOGIC;
  signal \hold_valid__0\ : STD_LOGIC;
  signal hold_valid_r : STD_LOGIC;
  signal hold_valid_r_i_1_n_0 : STD_LOGIC;
  signal \m_axi_rx_tdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[7]_i_1_n_0\ : STD_LOGIC;
  signal m_axi_rx_tlast_i_1_n_0 : STD_LOGIC;
  signal m_axi_rx_tvalid_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal pipe2_rx_pe_data_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal pipe2_rx_sep_r : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[35]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[36]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[37]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[38]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[39]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[40]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[41]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[42]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[43]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[44]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[45]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[46]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[47]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[48]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[49]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[50]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[51]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[52]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[53]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[54]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[55]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[56]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[57]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[58]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[59]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[60]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[61]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[62]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[63]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[64]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[65]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[66]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[67]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[68]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[69]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[70]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[71]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[72]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[73]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal rx_cc_r1 : STD_LOGIC;
  signal rx_cc_r2 : STD_LOGIC;
  signal rx_ll_dv_r1 : STD_LOGIC;
  signal rx_ll_dv_r2 : STD_LOGIC;
  signal rx_pdu_ok : STD_LOGIC;
  signal rx_pe_data_v_r : STD_LOGIC;
  signal rx_pe_data_v_r2 : STD_LOGIC;
  signal rx_sep_r : STD_LOGIC;
  signal rx_tvalid_c : STD_LOGIC;
  signal \sep0_detect__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axi_rx_tdata[0]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \m_axi_rx_tdata[0]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[6]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of m_axi_rx_tlast_i_1 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of m_axi_rx_tlast_i_2 : label is "soft_lutpair181";
begin
hold_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA2A0000"
    )
        port map (
      I0 => m_axi_rx_tlast_reg_0,
      I1 => rx_pe_data_v_r2,
      I2 => rx_ll_dv_r2,
      I3 => rx_cc_r2,
      I4 => hold_valid_r,
      I5 => \hold_valid11_out__3\,
      O => hold_valid_r_i_1_n_0
    );
hold_valid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF15FF00000000"
    )
        port map (
      I0 => rx_pe_data_v_r,
      I1 => \raw_data_r_reg_n_0_[2]\,
      I2 => rx_sep_r,
      I3 => rx_ll_dv_r1,
      I4 => rx_cc_r1,
      I5 => rx_pdu_ok,
      O => \hold_valid11_out__3\
    );
hold_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => hold_valid_r_i_1_n_0,
      Q => hold_valid_r,
      R => '0'
    );
\m_axi_rx_tdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => rx_pdu_ok,
      I1 => \m_axi_rx_tdata[0]_i_2_n_0\,
      I2 => rx_cc_r1,
      I3 => rx_pe_data_v_r,
      I4 => rx_ll_dv_r1,
      I5 => \sep0_detect__0\,
      O => rx_tvalid_c
    );
\m_axi_rx_tdata[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \hold_valid__0\,
      I1 => \raw_data_r2_reg_n_0_[0]\,
      I2 => pipe2_rx_sep_r,
      O => \m_axi_rx_tdata[0]_i_2_n_0\
    );
\m_axi_rx_tdata[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[2]\,
      I1 => rx_sep_r,
      O => \sep0_detect__0\
    );
\m_axi_rx_tdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEEEE"
    )
        port map (
      I0 => \hold_valid11_out__3\,
      I1 => hold_valid_r,
      I2 => rx_cc_r2,
      I3 => rx_ll_dv_r2,
      I4 => rx_pe_data_v_r2,
      O => \hold_valid__0\
    );
\m_axi_rx_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(63),
      Q => m_axi_rx_tdata(0),
      R => '0'
    );
\m_axi_rx_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(53),
      Q => m_axi_rx_tdata(10),
      R => '0'
    );
\m_axi_rx_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(52),
      Q => m_axi_rx_tdata(11),
      R => '0'
    );
\m_axi_rx_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(51),
      Q => m_axi_rx_tdata(12),
      R => '0'
    );
\m_axi_rx_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(50),
      Q => m_axi_rx_tdata(13),
      R => '0'
    );
\m_axi_rx_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(49),
      Q => m_axi_rx_tdata(14),
      R => '0'
    );
\m_axi_rx_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(48),
      Q => m_axi_rx_tdata(15),
      R => '0'
    );
\m_axi_rx_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(47),
      Q => m_axi_rx_tdata(16),
      R => '0'
    );
\m_axi_rx_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(46),
      Q => m_axi_rx_tdata(17),
      R => '0'
    );
\m_axi_rx_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(45),
      Q => m_axi_rx_tdata(18),
      R => '0'
    );
\m_axi_rx_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(44),
      Q => m_axi_rx_tdata(19),
      R => '0'
    );
\m_axi_rx_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(62),
      Q => m_axi_rx_tdata(1),
      R => '0'
    );
\m_axi_rx_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(43),
      Q => m_axi_rx_tdata(20),
      R => '0'
    );
\m_axi_rx_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(42),
      Q => m_axi_rx_tdata(21),
      R => '0'
    );
\m_axi_rx_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(41),
      Q => m_axi_rx_tdata(22),
      R => '0'
    );
\m_axi_rx_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(40),
      Q => m_axi_rx_tdata(23),
      R => '0'
    );
\m_axi_rx_tdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(39),
      Q => m_axi_rx_tdata(24),
      R => '0'
    );
\m_axi_rx_tdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(38),
      Q => m_axi_rx_tdata(25),
      R => '0'
    );
\m_axi_rx_tdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(37),
      Q => m_axi_rx_tdata(26),
      R => '0'
    );
\m_axi_rx_tdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(36),
      Q => m_axi_rx_tdata(27),
      R => '0'
    );
\m_axi_rx_tdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(35),
      Q => m_axi_rx_tdata(28),
      R => '0'
    );
\m_axi_rx_tdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(34),
      Q => m_axi_rx_tdata(29),
      R => '0'
    );
\m_axi_rx_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(61),
      Q => m_axi_rx_tdata(2),
      R => '0'
    );
\m_axi_rx_tdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(33),
      Q => m_axi_rx_tdata(30),
      R => '0'
    );
\m_axi_rx_tdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(32),
      Q => m_axi_rx_tdata(31),
      R => '0'
    );
\m_axi_rx_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(31),
      Q => m_axi_rx_tdata(32),
      R => '0'
    );
\m_axi_rx_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(30),
      Q => m_axi_rx_tdata(33),
      R => '0'
    );
\m_axi_rx_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(29),
      Q => m_axi_rx_tdata(34),
      R => '0'
    );
\m_axi_rx_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(28),
      Q => m_axi_rx_tdata(35),
      R => '0'
    );
\m_axi_rx_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(27),
      Q => m_axi_rx_tdata(36),
      R => '0'
    );
\m_axi_rx_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(26),
      Q => m_axi_rx_tdata(37),
      R => '0'
    );
\m_axi_rx_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(25),
      Q => m_axi_rx_tdata(38),
      R => '0'
    );
\m_axi_rx_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(24),
      Q => m_axi_rx_tdata(39),
      R => '0'
    );
\m_axi_rx_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(60),
      Q => m_axi_rx_tdata(3),
      R => '0'
    );
\m_axi_rx_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(23),
      Q => m_axi_rx_tdata(40),
      R => '0'
    );
\m_axi_rx_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(22),
      Q => m_axi_rx_tdata(41),
      R => '0'
    );
\m_axi_rx_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(21),
      Q => m_axi_rx_tdata(42),
      R => '0'
    );
\m_axi_rx_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(20),
      Q => m_axi_rx_tdata(43),
      R => '0'
    );
\m_axi_rx_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(19),
      Q => m_axi_rx_tdata(44),
      R => '0'
    );
\m_axi_rx_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(18),
      Q => m_axi_rx_tdata(45),
      R => '0'
    );
\m_axi_rx_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(17),
      Q => m_axi_rx_tdata(46),
      R => '0'
    );
\m_axi_rx_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(16),
      Q => m_axi_rx_tdata(47),
      R => '0'
    );
\m_axi_rx_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(15),
      Q => m_axi_rx_tdata(48),
      R => '0'
    );
\m_axi_rx_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(14),
      Q => m_axi_rx_tdata(49),
      R => '0'
    );
\m_axi_rx_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(59),
      Q => m_axi_rx_tdata(4),
      R => '0'
    );
\m_axi_rx_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(13),
      Q => m_axi_rx_tdata(50),
      R => '0'
    );
\m_axi_rx_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(12),
      Q => m_axi_rx_tdata(51),
      R => '0'
    );
\m_axi_rx_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(11),
      Q => m_axi_rx_tdata(52),
      R => '0'
    );
\m_axi_rx_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(10),
      Q => m_axi_rx_tdata(53),
      R => '0'
    );
\m_axi_rx_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(9),
      Q => m_axi_rx_tdata(54),
      R => '0'
    );
\m_axi_rx_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(8),
      Q => m_axi_rx_tdata(55),
      R => '0'
    );
\m_axi_rx_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(7),
      Q => m_axi_rx_tdata(56),
      R => '0'
    );
\m_axi_rx_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(6),
      Q => m_axi_rx_tdata(57),
      R => '0'
    );
\m_axi_rx_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(5),
      Q => m_axi_rx_tdata(58),
      R => '0'
    );
\m_axi_rx_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(4),
      Q => m_axi_rx_tdata(59),
      R => '0'
    );
\m_axi_rx_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(58),
      Q => m_axi_rx_tdata(5),
      R => '0'
    );
\m_axi_rx_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(3),
      Q => m_axi_rx_tdata(60),
      R => '0'
    );
\m_axi_rx_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(2),
      Q => m_axi_rx_tdata(61),
      R => '0'
    );
\m_axi_rx_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(1),
      Q => m_axi_rx_tdata(62),
      R => '0'
    );
\m_axi_rx_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(0),
      Q => m_axi_rx_tdata(63),
      R => '0'
    );
\m_axi_rx_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(57),
      Q => m_axi_rx_tdata(6),
      R => '0'
    );
\m_axi_rx_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(56),
      Q => m_axi_rx_tdata(7),
      R => '0'
    );
\m_axi_rx_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(55),
      Q => m_axi_rx_tdata(8),
      R => '0'
    );
\m_axi_rx_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(54),
      Q => m_axi_rx_tdata(9),
      R => '0'
    );
\m_axi_rx_tkeep[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007077"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[2]\,
      I1 => rx_sep_r,
      I2 => \raw_data_r2_reg_n_0_[2]\,
      I3 => pipe2_rx_sep_r,
      I4 => \raw_data_r2_reg_n_0_[0]\,
      O => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[9]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[9]\,
      O => \m_axi_rx_tkeep[0]_i_2_n_0\
    );
\m_axi_rx_tkeep[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[8]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[8]\,
      O => \m_axi_rx_tkeep[1]_i_1_n_0\
    );
\m_axi_rx_tkeep[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[7]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[7]\,
      O => \m_axi_rx_tkeep[2]_i_1_n_0\
    );
\m_axi_rx_tkeep[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[6]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[6]\,
      O => \m_axi_rx_tkeep[3]_i_1_n_0\
    );
\m_axi_rx_tkeep[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[5]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[5]\,
      O => \m_axi_rx_tkeep[4]_i_1_n_0\
    );
\m_axi_rx_tkeep[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[4]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[4]\,
      O => \m_axi_rx_tkeep[5]_i_1_n_0\
    );
\m_axi_rx_tkeep[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[3]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[3]\,
      O => \m_axi_rx_tkeep[6]_i_1_n_0\
    );
\m_axi_rx_tkeep[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA0"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[2]\,
      I1 => pipe2_rx_sep_r,
      I2 => \raw_data_r2_reg_n_0_[0]\,
      I3 => \raw_data_r_reg_n_0_[2]\,
      O => \m_axi_rx_tkeep[7]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \m_axi_rx_tkeep[0]_i_2_n_0\,
      Q => m_axi_rx_tkeep(0),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \m_axi_rx_tkeep[1]_i_1_n_0\,
      Q => m_axi_rx_tkeep(1),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \m_axi_rx_tkeep[2]_i_1_n_0\,
      Q => m_axi_rx_tkeep(2),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \m_axi_rx_tkeep[3]_i_1_n_0\,
      Q => m_axi_rx_tkeep(3),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \m_axi_rx_tkeep[4]_i_1_n_0\,
      Q => m_axi_rx_tkeep(4),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \m_axi_rx_tkeep[5]_i_1_n_0\,
      Q => m_axi_rx_tkeep(5),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \m_axi_rx_tkeep[6]_i_1_n_0\,
      Q => m_axi_rx_tkeep(6),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \m_axi_rx_tkeep[7]_i_1_n_0\,
      Q => m_axi_rx_tkeep(7),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
m_axi_rx_tlast_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[2]\,
      I1 => rx_sep_r,
      I2 => p_0_in,
      I3 => rx_tvalid_c,
      I4 => m_axi_rx_tlast_reg_0,
      O => m_axi_rx_tlast_i_1_n_0
    );
m_axi_rx_tlast_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[2]\,
      I1 => pipe2_rx_sep_r,
      I2 => \raw_data_r2_reg_n_0_[0]\,
      O => p_0_in
    );
m_axi_rx_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => m_axi_rx_tlast_i_1_n_0,
      Q => m_axi_rx_tlast,
      R => '0'
    );
m_axi_rx_tvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => rx_tvalid_c,
      I1 => m_axi_rx_tlast_reg_0,
      I2 => \m_axi_rx_tdata[0]_i_2_n_0\,
      I3 => rx_pe_data_v_r2,
      O => m_axi_rx_tvalid_i_1_n_0
    );
m_axi_rx_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => m_axi_rx_tvalid_i_1_n_0,
      Q => m_axi_rx_tvalid,
      R => '0'
    );
\raw_data_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r2_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => pipe2_rx_pe_data_r(0),
      R => '0'
    );
\raw_data_r2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => pipe2_rx_pe_data_r(1),
      R => '0'
    );
\raw_data_r2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => pipe2_rx_pe_data_r(2),
      R => '0'
    );
\raw_data_r2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => pipe2_rx_pe_data_r(3),
      R => '0'
    );
\raw_data_r2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => pipe2_rx_pe_data_r(4),
      R => '0'
    );
\raw_data_r2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => pipe2_rx_pe_data_r(5),
      R => '0'
    );
\raw_data_r2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => pipe2_rx_pe_data_r(6),
      R => '0'
    );
\raw_data_r2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => pipe2_rx_pe_data_r(7),
      R => '0'
    );
\raw_data_r2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => pipe2_rx_pe_data_r(8),
      R => '0'
    );
\raw_data_r2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => pipe2_rx_pe_data_r(9),
      R => '0'
    );
\raw_data_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => pipe2_rx_sep_r,
      R => '0'
    );
\raw_data_r2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => pipe2_rx_pe_data_r(10),
      R => '0'
    );
\raw_data_r2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => pipe2_rx_pe_data_r(11),
      R => '0'
    );
\raw_data_r2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => pipe2_rx_pe_data_r(12),
      R => '0'
    );
\raw_data_r2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => pipe2_rx_pe_data_r(13),
      R => '0'
    );
\raw_data_r2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => pipe2_rx_pe_data_r(14),
      R => '0'
    );
\raw_data_r2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => pipe2_rx_pe_data_r(15),
      R => '0'
    );
\raw_data_r2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => pipe2_rx_pe_data_r(16),
      R => '0'
    );
\raw_data_r2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => pipe2_rx_pe_data_r(17),
      R => '0'
    );
\raw_data_r2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => pipe2_rx_pe_data_r(18),
      R => '0'
    );
\raw_data_r2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => pipe2_rx_pe_data_r(19),
      R => '0'
    );
\raw_data_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r2_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => pipe2_rx_pe_data_r(20),
      R => '0'
    );
\raw_data_r2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => pipe2_rx_pe_data_r(21),
      R => '0'
    );
\raw_data_r2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => pipe2_rx_pe_data_r(22),
      R => '0'
    );
\raw_data_r2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => pipe2_rx_pe_data_r(23),
      R => '0'
    );
\raw_data_r2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[34]\,
      Q => pipe2_rx_pe_data_r(24),
      R => '0'
    );
\raw_data_r2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[35]\,
      Q => pipe2_rx_pe_data_r(25),
      R => '0'
    );
\raw_data_r2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[36]\,
      Q => pipe2_rx_pe_data_r(26),
      R => '0'
    );
\raw_data_r2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[37]\,
      Q => pipe2_rx_pe_data_r(27),
      R => '0'
    );
\raw_data_r2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[38]\,
      Q => pipe2_rx_pe_data_r(28),
      R => '0'
    );
\raw_data_r2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[39]\,
      Q => pipe2_rx_pe_data_r(29),
      R => '0'
    );
\raw_data_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r2_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[40]\,
      Q => pipe2_rx_pe_data_r(30),
      R => '0'
    );
\raw_data_r2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[41]\,
      Q => pipe2_rx_pe_data_r(31),
      R => '0'
    );
\raw_data_r2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[42]\,
      Q => pipe2_rx_pe_data_r(32),
      R => '0'
    );
\raw_data_r2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[43]\,
      Q => pipe2_rx_pe_data_r(33),
      R => '0'
    );
\raw_data_r2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[44]\,
      Q => pipe2_rx_pe_data_r(34),
      R => '0'
    );
\raw_data_r2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[45]\,
      Q => pipe2_rx_pe_data_r(35),
      R => '0'
    );
\raw_data_r2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[46]\,
      Q => pipe2_rx_pe_data_r(36),
      R => '0'
    );
\raw_data_r2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[47]\,
      Q => pipe2_rx_pe_data_r(37),
      R => '0'
    );
\raw_data_r2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[48]\,
      Q => pipe2_rx_pe_data_r(38),
      R => '0'
    );
\raw_data_r2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[49]\,
      Q => pipe2_rx_pe_data_r(39),
      R => '0'
    );
\raw_data_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r2_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[50]\,
      Q => pipe2_rx_pe_data_r(40),
      R => '0'
    );
\raw_data_r2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[51]\,
      Q => pipe2_rx_pe_data_r(41),
      R => '0'
    );
\raw_data_r2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[52]\,
      Q => pipe2_rx_pe_data_r(42),
      R => '0'
    );
\raw_data_r2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[53]\,
      Q => pipe2_rx_pe_data_r(43),
      R => '0'
    );
\raw_data_r2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[54]\,
      Q => pipe2_rx_pe_data_r(44),
      R => '0'
    );
\raw_data_r2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[55]\,
      Q => pipe2_rx_pe_data_r(45),
      R => '0'
    );
\raw_data_r2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[56]\,
      Q => pipe2_rx_pe_data_r(46),
      R => '0'
    );
\raw_data_r2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[57]\,
      Q => pipe2_rx_pe_data_r(47),
      R => '0'
    );
\raw_data_r2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[58]\,
      Q => pipe2_rx_pe_data_r(48),
      R => '0'
    );
\raw_data_r2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[59]\,
      Q => pipe2_rx_pe_data_r(49),
      R => '0'
    );
\raw_data_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r2_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[60]\,
      Q => pipe2_rx_pe_data_r(50),
      R => '0'
    );
\raw_data_r2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[61]\,
      Q => pipe2_rx_pe_data_r(51),
      R => '0'
    );
\raw_data_r2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[62]\,
      Q => pipe2_rx_pe_data_r(52),
      R => '0'
    );
\raw_data_r2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[63]\,
      Q => pipe2_rx_pe_data_r(53),
      R => '0'
    );
\raw_data_r2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[64]\,
      Q => pipe2_rx_pe_data_r(54),
      R => '0'
    );
\raw_data_r2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[65]\,
      Q => pipe2_rx_pe_data_r(55),
      R => '0'
    );
\raw_data_r2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[66]\,
      Q => pipe2_rx_pe_data_r(56),
      R => '0'
    );
\raw_data_r2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[67]\,
      Q => pipe2_rx_pe_data_r(57),
      R => '0'
    );
\raw_data_r2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[68]\,
      Q => pipe2_rx_pe_data_r(58),
      R => '0'
    );
\raw_data_r2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[69]\,
      Q => pipe2_rx_pe_data_r(59),
      R => '0'
    );
\raw_data_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r2_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[70]\,
      Q => pipe2_rx_pe_data_r(60),
      R => '0'
    );
\raw_data_r2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[71]\,
      Q => pipe2_rx_pe_data_r(61),
      R => '0'
    );
\raw_data_r2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[72]\,
      Q => pipe2_rx_pe_data_r(62),
      R => '0'
    );
\raw_data_r2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[73]\,
      Q => pipe2_rx_pe_data_r(63),
      R => '0'
    );
\raw_data_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r2_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r2_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r2_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(34),
      Q => \raw_data_r_reg_n_0_[34]\,
      R => '0'
    );
\raw_data_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(35),
      Q => \raw_data_r_reg_n_0_[35]\,
      R => '0'
    );
\raw_data_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(36),
      Q => \raw_data_r_reg_n_0_[36]\,
      R => '0'
    );
\raw_data_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(37),
      Q => \raw_data_r_reg_n_0_[37]\,
      R => '0'
    );
\raw_data_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(38),
      Q => \raw_data_r_reg_n_0_[38]\,
      R => '0'
    );
\raw_data_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(39),
      Q => \raw_data_r_reg_n_0_[39]\,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(40),
      Q => \raw_data_r_reg_n_0_[40]\,
      R => '0'
    );
\raw_data_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(41),
      Q => \raw_data_r_reg_n_0_[41]\,
      R => '0'
    );
\raw_data_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(42),
      Q => \raw_data_r_reg_n_0_[42]\,
      R => '0'
    );
\raw_data_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(43),
      Q => \raw_data_r_reg_n_0_[43]\,
      R => '0'
    );
\raw_data_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(44),
      Q => \raw_data_r_reg_n_0_[44]\,
      R => '0'
    );
\raw_data_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(45),
      Q => \raw_data_r_reg_n_0_[45]\,
      R => '0'
    );
\raw_data_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(46),
      Q => \raw_data_r_reg_n_0_[46]\,
      R => '0'
    );
\raw_data_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(47),
      Q => \raw_data_r_reg_n_0_[47]\,
      R => '0'
    );
\raw_data_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(48),
      Q => \raw_data_r_reg_n_0_[48]\,
      R => '0'
    );
\raw_data_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(49),
      Q => \raw_data_r_reg_n_0_[49]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(50),
      Q => \raw_data_r_reg_n_0_[50]\,
      R => '0'
    );
\raw_data_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(51),
      Q => \raw_data_r_reg_n_0_[51]\,
      R => '0'
    );
\raw_data_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(52),
      Q => \raw_data_r_reg_n_0_[52]\,
      R => '0'
    );
\raw_data_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(53),
      Q => \raw_data_r_reg_n_0_[53]\,
      R => '0'
    );
\raw_data_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(54),
      Q => \raw_data_r_reg_n_0_[54]\,
      R => '0'
    );
\raw_data_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(55),
      Q => \raw_data_r_reg_n_0_[55]\,
      R => '0'
    );
\raw_data_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(56),
      Q => \raw_data_r_reg_n_0_[56]\,
      R => '0'
    );
\raw_data_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(57),
      Q => \raw_data_r_reg_n_0_[57]\,
      R => '0'
    );
\raw_data_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(58),
      Q => \raw_data_r_reg_n_0_[58]\,
      R => '0'
    );
\raw_data_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(59),
      Q => \raw_data_r_reg_n_0_[59]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(60),
      Q => \raw_data_r_reg_n_0_[60]\,
      R => '0'
    );
\raw_data_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(61),
      Q => \raw_data_r_reg_n_0_[61]\,
      R => '0'
    );
\raw_data_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(62),
      Q => \raw_data_r_reg_n_0_[62]\,
      R => '0'
    );
\raw_data_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(63),
      Q => \raw_data_r_reg_n_0_[63]\,
      R => '0'
    );
\raw_data_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(64),
      Q => \raw_data_r_reg_n_0_[64]\,
      R => '0'
    );
\raw_data_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(65),
      Q => \raw_data_r_reg_n_0_[65]\,
      R => '0'
    );
\raw_data_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(66),
      Q => \raw_data_r_reg_n_0_[66]\,
      R => '0'
    );
\raw_data_r_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(67),
      Q => \raw_data_r_reg_n_0_[67]\,
      R => '0'
    );
\raw_data_r_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(68),
      Q => \raw_data_r_reg_n_0_[68]\,
      R => '0'
    );
\raw_data_r_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(69),
      Q => \raw_data_r_reg_n_0_[69]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(70),
      Q => \raw_data_r_reg_n_0_[70]\,
      R => '0'
    );
\raw_data_r_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(71),
      Q => \raw_data_r_reg_n_0_[71]\,
      R => '0'
    );
\raw_data_r_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(72),
      Q => \raw_data_r_reg_n_0_[72]\,
      R => '0'
    );
\raw_data_r_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(73),
      Q => \raw_data_r_reg_n_0_[73]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => E(0),
      D => D(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
rx_cc_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => got_cc_i,
      Q => rx_cc_r1,
      R => '0'
    );
rx_cc_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => rx_cc_r1,
      Q => rx_cc_r2,
      R => '0'
    );
rx_ll_dv_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => rxdatavalid_to_ll_i,
      Q => rx_ll_dv_r1,
      R => '0'
    );
rx_ll_dv_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => rx_ll_dv_r1,
      Q => rx_ll_dv_r2,
      R => '0'
    );
rx_pdu_ok_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => rx_pe_data_v_r,
      Q => rx_pdu_ok,
      R => '0'
    );
rx_pe_data_v_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => rx_pe_data_v_r,
      Q => rx_pe_data_v_r2,
      R => '0'
    );
rx_pe_data_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => rx_pe_data_v_c,
      Q => rx_pe_data_v_r,
      R => '0'
    );
rx_sep_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]_0\,
      CE => '1',
      D => rx_sep_c,
      Q => rx_sep_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_SYM_DEC is
  port (
    RX_SEP_reg_0 : out STD_LOGIC;
    RX_SEP7_reg_0 : out STD_LOGIC;
    rxdatavalid_to_ll_i : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    got_cc_i : out STD_LOGIC;
    reset2fc_r : out STD_LOGIC;
    RXDATAVALID_IN_REG_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_pe_data_v_c : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 71 downto 0 );
    remote_ready_i : out STD_LOGIC;
    rxdatavalid_i : in STD_LOGIC;
    \rx_na_idles_cntr_reg[4]_0\ : in STD_LOGIC;
    reset2fc_r_reg_0 : in STD_LOGIC;
    \RX_DATA_REG_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 65 downto 0 );
    remote_ready_det_reg_0 : in STD_LOGIC;
    \raw_data_r_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end aurora_64b66b_SL_SYM_DEC;

architecture STRUCTURE of aurora_64b66b_SL_SYM_DEC is
  signal CB_detect0 : STD_LOGIC;
  signal ILLEGAL_BTF0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_2_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_3_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_4_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_5_n_0 : STD_LOGIC;
  signal RXDATAVALID_IN_REG : STD_LOGIC;
  signal \^rxdatavalid_in_reg_reg_0\ : STD_LOGIC;
  signal RX_CC_i_2_n_0 : STD_LOGIC;
  signal RX_CC_i_3_n_0 : STD_LOGIC;
  signal RX_CC_i_4_n_0 : STD_LOGIC;
  signal RX_CC_i_5_n_0 : STD_LOGIC;
  signal RX_NA_IDLE : STD_LOGIC;
  signal RX_NA_IDLE_i_2_n_0 : STD_LOGIC;
  signal RX_NA_IDLE_i_3_n_0 : STD_LOGIC;
  signal RX_PE_DATA : STD_LOGIC_VECTOR ( 0 to 56 );
  signal \RX_PE_DATA[48]_i_2_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[49]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[50]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[51]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[52]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[53]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[54]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[55]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[56]_i_2_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[57]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[58]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[63]_i_1_n_0\ : STD_LOGIC;
  signal RX_PE_DATA_V116_in : STD_LOGIC;
  signal RX_SEP7_i_2_n_0 : STD_LOGIC;
  signal \^rx_sep7_reg_0\ : STD_LOGIC;
  signal \RX_SEP_NB[0]_i_1_n_0\ : STD_LOGIC;
  signal \RX_SEP_NB[1]_i_1_n_0\ : STD_LOGIC;
  signal \RX_SEP_NB[2]_i_1_n_0\ : STD_LOGIC;
  signal RX_SEP_i_2_n_0 : STD_LOGIC;
  signal RX_SEP_i_3_n_0 : STD_LOGIC;
  signal \^rx_sep_reg_0\ : STD_LOGIC;
  signal Shift4Reset2FC : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Shift4Reset2FC[0]_i_2_n_0\ : STD_LOGIC;
  signal \Shift4Reset2FC[15]_i_3_n_0\ : STD_LOGIC;
  signal \^got_cc_i\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in5_out : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal remote_rdy_cntr : STD_LOGIC_VECTOR ( 0 to 2 );
  signal remote_rdy_cntr01_out : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal remote_ready_det : STD_LOGIC;
  signal remote_ready_det0 : STD_LOGIC;
  signal \^reset2fc_r\ : STD_LOGIC;
  signal reset2fc_r_i_1_n_0 : STD_LOGIC;
  signal reset2fc_r_i_2_n_0 : STD_LOGIC;
  signal reset2fc_r_i_3_n_0 : STD_LOGIC;
  signal reset2fc_r_i_4_n_0 : STD_LOGIC;
  signal reset2fc_r_i_5_n_0 : STD_LOGIC;
  signal rx_cc_c : STD_LOGIC;
  signal rx_na_idle_c : STD_LOGIC;
  signal \rx_na_idles_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal rx_na_idles_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rx_pe_data_v_i : STD_LOGIC;
  signal rx_sep_c : STD_LOGIC;
  signal rx_sep_nb_i : STD_LOGIC_VECTOR ( 0 to 2 );
  signal rxdata_s : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \^rxdatavalid_to_ll_i\ : STD_LOGIC;
  signal sync_header_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sync_header_r : STD_LOGIC_VECTOR ( 0 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ILLEGAL_BTF_i_5 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of RX_CC_i_3 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of RX_CC_i_4 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of RX_CC_i_5 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of RX_NA_IDLE_i_3 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \RX_PE_DATA[48]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \RX_PE_DATA[49]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \RX_PE_DATA[50]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \RX_PE_DATA[51]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \RX_PE_DATA[52]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \RX_PE_DATA[53]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \RX_PE_DATA[54]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \RX_PE_DATA[55]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \RX_PE_DATA[56]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \RX_PE_DATA[57]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \RX_PE_DATA[63]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \RX_SEP_NB[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \RX_SEP_NB[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \RX_SEP_NB[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of RX_SEP_i_2 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of RX_SEP_i_3 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Shift4Reset2FC[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Shift4Reset2FC[15]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \raw_data_r[73]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \raw_data_r[9]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of remote_ready_det_i_1 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of remote_ready_r_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[4]_i_2\ : label is "soft_lutpair164";
begin
  RXDATAVALID_IN_REG_reg_0 <= \^rxdatavalid_in_reg_reg_0\;
  RX_SEP7_reg_0 <= \^rx_sep7_reg_0\;
  RX_SEP_reg_0 <= \^rx_sep_reg_0\;
  got_cc_i <= \^got_cc_i\;
  reset2fc_r <= \^reset2fc_r\;
  rxdatavalid_to_ll_i <= \^rxdatavalid_to_ll_i\;
ILLEGAL_BTF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400000004"
    )
        port map (
      I0 => rx_cc_c,
      I1 => ILLEGAL_BTF_i_2_n_0,
      I2 => CB_detect0,
      I3 => rx_na_idle_c,
      I4 => RXDATAVALID_IN_REG,
      I5 => ILLEGAL_BTF_i_3_n_0,
      O => ILLEGAL_BTF0
    );
ILLEGAL_BTF_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => remote_ready_det_reg_0,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      I3 => RXDATAVALID_IN_REG,
      I4 => rx_sep_c,
      I5 => p_0_in5_out,
      O => ILLEGAL_BTF_i_2_n_0
    );
ILLEGAL_BTF_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ILLEGAL_BTF_i_4_n_0,
      I1 => RX_NA_IDLE_i_3_n_0,
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(6),
      I5 => ILLEGAL_BTF_i_5_n_0,
      O => ILLEGAL_BTF_i_3_n_0
    );
ILLEGAL_BTF_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(10),
      I1 => p_0_in(2),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(3),
      I5 => p_0_in(15),
      O => ILLEGAL_BTF_i_4_n_0
    );
ILLEGAL_BTF_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => sync_header_c(1),
      I3 => sync_header_c(0),
      I4 => p_0_in(5),
      O => ILLEGAL_BTF_i_5_n_0
    );
ILLEGAL_BTF_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => ILLEGAL_BTF0,
      Q => illegal_btf_i,
      R => reset2fc_r_reg_0
    );
RXDATAVALID_IN_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdatavalid_i,
      Q => RXDATAVALID_IN_REG,
      R => '0'
    );
RX_CC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => RX_CC_i_2_n_0,
      I1 => RX_CC_i_3_n_0,
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(6),
      I5 => RX_SEP_i_2_n_0,
      O => rx_cc_c
    );
RX_CC_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in(11),
      I2 => RX_CC_i_4_n_0,
      I3 => p_0_in(5),
      I4 => p_0_in(7),
      I5 => RX_CC_i_5_n_0,
      O => RX_CC_i_2_n_0
    );
RX_CC_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(9),
      I1 => p_0_in(8),
      I2 => p_0_in(2),
      I3 => p_0_in(10),
      O => RX_CC_i_3_n_0
    );
RX_CC_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(15),
      I1 => p_0_in(3),
      O => RX_CC_i_4_n_0
    );
RX_CC_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(12),
      O => RX_CC_i_5_n_0
    );
RX_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rx_cc_c,
      Q => \^got_cc_i\,
      R => reset2fc_r_reg_0
    );
\RX_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(0),
      Q => rxdata_s(56),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(10),
      Q => rxdata_s(50),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(11),
      Q => rxdata_s(51),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(12),
      Q => rxdata_s(52),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(13),
      Q => rxdata_s(53),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(14),
      Q => rxdata_s(54),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(15),
      Q => rxdata_s(55),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(16),
      Q => rxdata_s(40),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(17),
      Q => rxdata_s(41),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(18),
      Q => rxdata_s(42),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(19),
      Q => rxdata_s(43),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(1),
      Q => rxdata_s(57),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(20),
      Q => rxdata_s(44),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(21),
      Q => rxdata_s(45),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(22),
      Q => rxdata_s(46),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(23),
      Q => rxdata_s(47),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(24),
      Q => rxdata_s(32),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(25),
      Q => rxdata_s(33),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(26),
      Q => rxdata_s(34),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(27),
      Q => rxdata_s(35),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(28),
      Q => rxdata_s(36),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(29),
      Q => rxdata_s(37),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(2),
      Q => rxdata_s(58),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(30),
      Q => rxdata_s(38),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(31),
      Q => rxdata_s(39),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(32),
      Q => rxdata_s(24),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(33),
      Q => rxdata_s(25),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(34),
      Q => rxdata_s(26),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(35),
      Q => rxdata_s(27),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(36),
      Q => rxdata_s(28),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(37),
      Q => rxdata_s(29),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(38),
      Q => rxdata_s(30),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(39),
      Q => rxdata_s(31),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(3),
      Q => rxdata_s(59),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(40),
      Q => rxdata_s(16),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(41),
      Q => rxdata_s(17),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(42),
      Q => rxdata_s(18),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(43),
      Q => rxdata_s(19),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(44),
      Q => rxdata_s(20),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(45),
      Q => rxdata_s(21),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(46),
      Q => rxdata_s(22),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(47),
      Q => rxdata_s(23),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(48),
      Q => p_0_in(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(49),
      Q => p_0_in(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(4),
      Q => rxdata_s(60),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(50),
      Q => p_0_in(2),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(51),
      Q => p_0_in(3),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(52),
      Q => p_0_in(4),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(53),
      Q => p_0_in(5),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(54),
      Q => p_0_in(6),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(55),
      Q => p_0_in(7),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(56),
      Q => p_0_in(8),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(57),
      Q => p_0_in(9),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(58),
      Q => p_0_in(10),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(59),
      Q => p_0_in(11),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(5),
      Q => rxdata_s(61),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(60),
      Q => p_0_in(12),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(61),
      Q => p_0_in(13),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(62),
      Q => p_0_in(14),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(63),
      Q => p_0_in(15),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(6),
      Q => rxdata_s(62),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(7),
      Q => rxdata_s(63),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(8),
      Q => rxdata_s(48),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(9),
      Q => rxdata_s(49),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(64),
      Q => sync_header_c(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_1_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Q(65),
      Q => sync_header_c(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_NA_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => RX_NA_IDLE_i_2_n_0,
      I1 => p_0_in(12),
      I2 => p_0_in(13),
      I3 => p_0_in(5),
      I4 => p_0_in(6),
      I5 => RX_NA_IDLE_i_3_n_0,
      O => rx_na_idle_c
    );
RX_NA_IDLE_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => ILLEGAL_BTF_i_4_n_0,
      I3 => RXDATAVALID_IN_REG,
      I4 => sync_header_c(1),
      I5 => sync_header_c(0),
      O => RX_NA_IDLE_i_2_n_0
    );
RX_NA_IDLE_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(11),
      I1 => p_0_in(7),
      I2 => p_0_in(14),
      I3 => p_0_in(4),
      O => RX_NA_IDLE_i_3_n_0
    );
RX_NA_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rx_na_idle_c,
      Q => RX_NA_IDLE,
      R => reset2fc_r_reg_0
    );
\RX_PE_DATA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABAAABABAB"
    )
        port map (
      I0 => reset2fc_r_reg_0,
      I1 => rx_sep_c,
      I2 => p_0_in5_out,
      I3 => RXDATAVALID_IN_REG,
      I4 => sync_header_c(1),
      I5 => sync_header_c(0),
      O => RX_PE_DATA(0)
    );
\RX_PE_DATA[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFFF"
    )
        port map (
      I0 => reset2fc_r_reg_0,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      I3 => RXDATAVALID_IN_REG,
      I4 => p_0_in5_out,
      O => RX_PE_DATA(48)
    );
\RX_PE_DATA[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(7),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[48]_i_2_n_0\
    );
\RX_PE_DATA[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(6),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[49]_i_1_n_0\
    );
\RX_PE_DATA[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(5),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[50]_i_1_n_0\
    );
\RX_PE_DATA[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(4),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[51]_i_1_n_0\
    );
\RX_PE_DATA[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(3),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[52]_i_1_n_0\
    );
\RX_PE_DATA[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(2),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[53]_i_1_n_0\
    );
\RX_PE_DATA[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(1),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[54]_i_1_n_0\
    );
\RX_PE_DATA[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(0),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[55]_i_1_n_0\
    );
\RX_PE_DATA[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => RXDATAVALID_IN_REG,
      I1 => sync_header_c(1),
      I2 => sync_header_c(0),
      I3 => rx_sep_c,
      I4 => reset2fc_r_reg_0,
      O => RX_PE_DATA(56)
    );
\RX_PE_DATA[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(15),
      I1 => p_0_in5_out,
      O => \RX_PE_DATA[56]_i_2_n_0\
    );
\RX_PE_DATA[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in5_out,
      O => \RX_PE_DATA[57]_i_1_n_0\
    );
\RX_PE_DATA[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in5_out,
      O => \RX_PE_DATA[58]_i_1_n_0\
    );
\RX_PE_DATA[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_0_in5_out,
      O => \RX_PE_DATA[63]_i_1_n_0\
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(63),
      Q => D(71),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(53),
      Q => D(61),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(52),
      Q => D(60),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(51),
      Q => D(59),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(50),
      Q => D(58),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(49),
      Q => D(57),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(48),
      Q => D(56),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(47),
      Q => D(55),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(46),
      Q => D(54),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(45),
      Q => D(53),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(44),
      Q => D(52),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(62),
      Q => D(70),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(43),
      Q => D(51),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(42),
      Q => D(50),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(41),
      Q => D(49),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(40),
      Q => D(48),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(39),
      Q => D(47),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(38),
      Q => D(46),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(37),
      Q => D(45),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(36),
      Q => D(44),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(35),
      Q => D(43),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(34),
      Q => D(42),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(61),
      Q => D(69),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(33),
      Q => D(41),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(32),
      Q => D(40),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(31),
      Q => D(39),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(30),
      Q => D(38),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(29),
      Q => D(37),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(28),
      Q => D(36),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(27),
      Q => D(35),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(26),
      Q => D(34),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(25),
      Q => D(33),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(24),
      Q => D(32),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(60),
      Q => D(68),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(23),
      Q => D(31),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(22),
      Q => D(30),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(21),
      Q => D(29),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(20),
      Q => D(28),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(19),
      Q => D(27),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(18),
      Q => D(26),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(17),
      Q => D(25),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(16),
      Q => D(24),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_PE_DATA[48]_i_2_n_0\,
      Q => D(23),
      R => RX_PE_DATA(48)
    );
\RX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_PE_DATA[49]_i_1_n_0\,
      Q => D(22),
      R => RX_PE_DATA(48)
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(59),
      Q => D(67),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_PE_DATA[50]_i_1_n_0\,
      Q => D(21),
      R => RX_PE_DATA(48)
    );
\RX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_PE_DATA[51]_i_1_n_0\,
      Q => D(20),
      R => RX_PE_DATA(48)
    );
\RX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_PE_DATA[52]_i_1_n_0\,
      Q => D(19),
      R => RX_PE_DATA(48)
    );
\RX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_PE_DATA[53]_i_1_n_0\,
      Q => D(18),
      R => RX_PE_DATA(48)
    );
\RX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_PE_DATA[54]_i_1_n_0\,
      Q => D(17),
      R => RX_PE_DATA(48)
    );
\RX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_PE_DATA[55]_i_1_n_0\,
      Q => D(16),
      R => RX_PE_DATA(48)
    );
\RX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_PE_DATA[56]_i_2_n_0\,
      Q => D(15),
      R => RX_PE_DATA(56)
    );
\RX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_PE_DATA[57]_i_1_n_0\,
      Q => D(14),
      R => RX_PE_DATA(56)
    );
\RX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_PE_DATA[58]_i_1_n_0\,
      Q => D(13),
      R => RX_PE_DATA(56)
    );
\RX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => p_0_in(12),
      Q => D(12),
      R => RX_PE_DATA(56)
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(58),
      Q => D(66),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => p_0_in(11),
      Q => D(11),
      R => RX_PE_DATA(56)
    );
\RX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => p_0_in(10),
      Q => D(10),
      R => RX_PE_DATA(56)
    );
\RX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => p_0_in(9),
      Q => D(9),
      R => RX_PE_DATA(56)
    );
\RX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_PE_DATA[63]_i_1_n_0\,
      Q => D(8),
      R => RX_PE_DATA(56)
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(57),
      Q => D(65),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(56),
      Q => D(64),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(55),
      Q => D(63),
      R => RX_PE_DATA(0)
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rxdata_s(54),
      Q => D(62),
      R => RX_PE_DATA(0)
    );
RX_SEP7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RX_SEP_i_2_n_0,
      I1 => RX_SEP7_i_2_n_0,
      I2 => p_0_in(13),
      I3 => p_0_in(14),
      I4 => p_0_in(15),
      I5 => p_0_in(8),
      O => p_0_in5_out
    );
RX_SEP7_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(10),
      I1 => p_0_in(12),
      I2 => p_0_in(11),
      I3 => p_0_in(9),
      O => RX_SEP7_i_2_n_0
    );
RX_SEP7_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => p_0_in5_out,
      Q => \^rx_sep7_reg_0\,
      R => reset2fc_r_reg_0
    );
\RX_SEP_NB[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_0_in5_out,
      I1 => rx_sep_c,
      I2 => p_0_in(2),
      O => \RX_SEP_NB[0]_i_1_n_0\
    );
\RX_SEP_NB[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_0_in5_out,
      I1 => rx_sep_c,
      I2 => p_0_in(1),
      O => \RX_SEP_NB[1]_i_1_n_0\
    );
\RX_SEP_NB[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_0_in5_out,
      I1 => rx_sep_c,
      I2 => p_0_in(0),
      O => \RX_SEP_NB[2]_i_1_n_0\
    );
\RX_SEP_NB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_SEP_NB[0]_i_1_n_0\,
      Q => rx_sep_nb_i(0),
      R => reset2fc_r_reg_0
    );
\RX_SEP_NB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_SEP_NB[1]_i_1_n_0\,
      Q => rx_sep_nb_i(1),
      R => reset2fc_r_reg_0
    );
\RX_SEP_NB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => \RX_SEP_NB[2]_i_1_n_0\,
      Q => rx_sep_nb_i(2),
      R => reset2fc_r_reg_0
    );
RX_SEP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => RX_SEP_i_2_n_0,
      I1 => RX_SEP_i_3_n_0,
      I2 => p_0_in(11),
      I3 => p_0_in(12),
      I4 => p_0_in(9),
      I5 => p_0_in(8),
      O => rx_sep_c
    );
RX_SEP_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sync_header_c(0),
      I1 => sync_header_c(1),
      I2 => RXDATAVALID_IN_REG,
      O => RX_SEP_i_2_n_0
    );
RX_SEP_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => p_0_in(10),
      I1 => p_0_in(15),
      I2 => p_0_in(13),
      I3 => p_0_in(14),
      O => RX_SEP_i_3_n_0
    );
RX_SEP_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => rx_sep_c,
      Q => \^rx_sep_reg_0\,
      R => reset2fc_r_reg_0
    );
\Shift4Reset2FC[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => RX_NA_IDLE_i_2_n_0,
      I1 => \Shift4Reset2FC[0]_i_2_n_0\,
      I2 => p_0_in(4),
      I3 => p_0_in(6),
      O => CB_detect0
    );
\Shift4Reset2FC[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(14),
      I2 => p_0_in(5),
      I3 => p_0_in(12),
      I4 => p_0_in(7),
      I5 => p_0_in(11),
      O => \Shift4Reset2FC[0]_i_2_n_0\
    );
\Shift4Reset2FC[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A88AAAAA"
    )
        port map (
      I0 => RXDATAVALID_IN_REG,
      I1 => \Shift4Reset2FC[0]_i_2_n_0\,
      I2 => p_0_in(4),
      I3 => p_0_in(6),
      I4 => \Shift4Reset2FC[15]_i_3_n_0\,
      O => \^rxdatavalid_in_reg_reg_0\
    );
\Shift4Reset2FC[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ILLEGAL_BTF_i_4_n_0,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      O => \Shift4Reset2FC[15]_i_3_n_0\
    );
\Shift4Reset2FC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => CB_detect0,
      Q => Shift4Reset2FC(0),
      R => SR(0)
    );
\Shift4Reset2FC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(9),
      Q => Shift4Reset2FC(10),
      R => SR(0)
    );
\Shift4Reset2FC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(10),
      Q => Shift4Reset2FC(11),
      R => SR(0)
    );
\Shift4Reset2FC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(11),
      Q => Shift4Reset2FC(12),
      R => SR(0)
    );
\Shift4Reset2FC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(12),
      Q => Shift4Reset2FC(13),
      R => SR(0)
    );
\Shift4Reset2FC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(13),
      Q => Shift4Reset2FC(14),
      R => SR(0)
    );
\Shift4Reset2FC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(14),
      Q => Shift4Reset2FC(15),
      R => SR(0)
    );
\Shift4Reset2FC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(0),
      Q => Shift4Reset2FC(1),
      R => SR(0)
    );
\Shift4Reset2FC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(1),
      Q => Shift4Reset2FC(2),
      R => SR(0)
    );
\Shift4Reset2FC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(2),
      Q => Shift4Reset2FC(3),
      R => SR(0)
    );
\Shift4Reset2FC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(3),
      Q => Shift4Reset2FC(4),
      R => SR(0)
    );
\Shift4Reset2FC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(4),
      Q => Shift4Reset2FC(5),
      R => SR(0)
    );
\Shift4Reset2FC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(5),
      Q => Shift4Reset2FC(6),
      R => SR(0)
    );
\Shift4Reset2FC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(6),
      Q => Shift4Reset2FC(7),
      R => SR(0)
    );
\Shift4Reset2FC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(7),
      Q => Shift4Reset2FC(8),
      R => SR(0)
    );
\Shift4Reset2FC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => Shift4Reset2FC(8),
      Q => Shift4Reset2FC(9),
      R => SR(0)
    );
\raw_data_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010100"
    )
        port map (
      I0 => rx_sep_nb_i(2),
      I1 => rx_sep_nb_i(0),
      I2 => rx_sep_nb_i(1),
      I3 => \^rx_sep_reg_0\,
      I4 => \^rx_sep7_reg_0\,
      I5 => rx_pe_data_v_i,
      O => D(0)
    );
\raw_data_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"818181FF81818100"
    )
        port map (
      I0 => rx_sep_nb_i(2),
      I1 => rx_sep_nb_i(0),
      I2 => rx_sep_nb_i(1),
      I3 => \^rx_sep_reg_0\,
      I4 => \^rx_sep7_reg_0\,
      I5 => rx_pe_data_v_i,
      O => D(1)
    );
\raw_data_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"898989FF89898900"
    )
        port map (
      I0 => rx_sep_nb_i(1),
      I1 => rx_sep_nb_i(0),
      I2 => rx_sep_nb_i(2),
      I3 => \^rx_sep_reg_0\,
      I4 => \^rx_sep7_reg_0\,
      I5 => rx_pe_data_v_i,
      O => D(2)
    );
\raw_data_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E1E1FFE1E1E100"
    )
        port map (
      I0 => rx_sep_nb_i(2),
      I1 => rx_sep_nb_i(1),
      I2 => rx_sep_nb_i(0),
      I3 => \^rx_sep_reg_0\,
      I4 => \^rx_sep7_reg_0\,
      I5 => rx_pe_data_v_i,
      O => D(3)
    );
\raw_data_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCDCDFFCDCDCD00"
    )
        port map (
      I0 => rx_sep_nb_i(2),
      I1 => rx_sep_nb_i(0),
      I2 => rx_sep_nb_i(1),
      I3 => \^rx_sep_reg_0\,
      I4 => \^rx_sep7_reg_0\,
      I5 => rx_pe_data_v_i,
      O => D(4)
    );
\raw_data_r[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCC8"
    )
        port map (
      I0 => \^rx_sep_reg_0\,
      I1 => \raw_data_r_reg[0]\,
      I2 => \^rx_sep7_reg_0\,
      I3 => rx_pe_data_v_i,
      I4 => \^got_cc_i\,
      O => E(0)
    );
\raw_data_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDEDEDFFEDEDED00"
    )
        port map (
      I0 => rx_sep_nb_i(1),
      I1 => rx_sep_nb_i(0),
      I2 => rx_sep_nb_i(2),
      I3 => \^rx_sep_reg_0\,
      I4 => \^rx_sep7_reg_0\,
      I5 => rx_pe_data_v_i,
      O => D(5)
    );
\raw_data_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFFEFEFEF00"
    )
        port map (
      I0 => rx_sep_nb_i(1),
      I1 => rx_sep_nb_i(0),
      I2 => rx_sep_nb_i(2),
      I3 => \^rx_sep_reg_0\,
      I4 => \^rx_sep7_reg_0\,
      I5 => rx_pe_data_v_i,
      O => D(6)
    );
\raw_data_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_pe_data_v_i,
      I1 => \^rx_sep_reg_0\,
      I2 => \^rx_sep7_reg_0\,
      O => D(7)
    );
\remote_rdy_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(4),
      I1 => \remote_rdy_cntr[0]_i_4_n_0\,
      I2 => remote_rdy_cntr(0),
      I3 => remote_rdy_cntr(1),
      I4 => remote_rdy_cntr(2),
      I5 => remote_ready_det_reg_0,
      O => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => remote_ready_det,
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => remote_rdy_cntr(0),
      O => remote_rdy_cntr01_out
    );
\remote_rdy_cntr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      O => \remote_rdy_cntr[0]_i_3_n_0\
    );
\remote_rdy_cntr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \remote_rdy_cntr[0]_i_4_n_0\
    );
\remote_rdy_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      I1 => remote_rdy_cntr(1),
      O => \remote_rdy_cntr[1]_i_1_n_0\
    );
\remote_rdy_cntr[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      O => \remote_rdy_cntr[2]_i_1_n_0\
    );
\remote_rdy_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => remote_rdy_cntr01_out,
      D => \remote_rdy_cntr[0]_i_3_n_0\,
      Q => remote_rdy_cntr(0),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => remote_rdy_cntr01_out,
      D => \remote_rdy_cntr[1]_i_1_n_0\,
      Q => remote_rdy_cntr(1),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => remote_rdy_cntr01_out,
      D => \remote_rdy_cntr[2]_i_1_n_0\,
      Q => remote_rdy_cntr(2),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
remote_ready_det_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => remote_ready_det_reg_0,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      I3 => RXDATAVALID_IN_REG,
      I4 => ILLEGAL_BTF_i_3_n_0,
      O => remote_ready_det0
    );
remote_ready_det_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => remote_ready_det0,
      Q => remote_ready_det,
      R => reset2fc_r_reg_0
    );
remote_ready_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      O => remote_ready_i
    );
reset2fc_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3F1"
    )
        port map (
      I0 => reset2fc_r_i_2_n_0,
      I1 => \^rxdatavalid_in_reg_reg_0\,
      I2 => CB_detect0,
      I3 => \^reset2fc_r\,
      O => reset2fc_r_i_1_n_0
    );
reset2fc_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => reset2fc_r_i_3_n_0,
      I1 => Shift4Reset2FC(5),
      I2 => Shift4Reset2FC(11),
      I3 => Shift4Reset2FC(3),
      I4 => Shift4Reset2FC(13),
      I5 => reset2fc_r_i_4_n_0,
      O => reset2fc_r_i_2_n_0
    );
reset2fc_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Shift4Reset2FC(6),
      I1 => Shift4Reset2FC(8),
      I2 => Shift4Reset2FC(1),
      I3 => Shift4Reset2FC(7),
      O => reset2fc_r_i_3_n_0
    );
reset2fc_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Shift4Reset2FC(9),
      I1 => Shift4Reset2FC(4),
      I2 => Shift4Reset2FC(15),
      I3 => Shift4Reset2FC(2),
      I4 => reset2fc_r_i_5_n_0,
      O => reset2fc_r_i_4_n_0
    );
reset2fc_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Shift4Reset2FC(0),
      I1 => Shift4Reset2FC(14),
      I2 => Shift4Reset2FC(10),
      I3 => Shift4Reset2FC(12),
      O => reset2fc_r_i_5_n_0
    );
reset2fc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => reset2fc_r_i_1_n_0,
      Q => \^reset2fc_r\,
      R => reset2fc_r_reg_0
    );
\rx_na_idles_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      O => \p_0_in__0\(0)
    );
\rx_na_idles_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      I1 => rx_na_idles_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\rx_na_idles_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      O => \p_0_in__0\(2)
    );
\rx_na_idles_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(3),
      I1 => rx_na_idles_cntr_reg(1),
      I2 => rx_na_idles_cntr_reg(0),
      I3 => rx_na_idles_cntr_reg(2),
      O => \p_0_in__0\(3)
    );
\rx_na_idles_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => remote_ready_det_reg_0,
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => remote_rdy_cntr(0),
      O => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      I4 => rx_na_idles_cntr_reg(4),
      O => \p_0_in__0\(4)
    );
\rx_na_idles_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(0),
      Q => rx_na_idles_cntr_reg(0),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(1),
      Q => rx_na_idles_cntr_reg(1),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(2),
      Q => rx_na_idles_cntr_reg(2),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(3),
      Q => rx_na_idles_cntr_reg(3),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(4),
      Q => rx_na_idles_cntr_reg(4),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
rx_pe_data_v_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_pe_data_v_i,
      I1 => \raw_data_r_reg[0]\,
      O => rx_pe_data_v_c
    );
rx_pe_data_v_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FF20FF202020"
    )
        port map (
      I0 => sync_header_r(1),
      I1 => sync_header_r(0),
      I2 => \^rxdatavalid_to_ll_i\,
      I3 => RX_PE_DATA_V116_in,
      I4 => \^rx_sep7_reg_0\,
      I5 => \^rx_sep_reg_0\,
      O => rx_pe_data_v_i
    );
rx_pe_data_v_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_sep_nb_i(2),
      I1 => rx_sep_nb_i(0),
      I2 => rx_sep_nb_i(1),
      O => RX_PE_DATA_V116_in
    );
rxdatavalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => '1',
      D => RXDATAVALID_IN_REG,
      Q => \^rxdatavalid_to_ll_i\,
      R => reset2fc_r_reg_0
    );
\sync_header_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => RXDATAVALID_IN_REG,
      D => sync_header_c(0),
      Q => sync_header_r(0),
      R => reset2fc_r_reg_0
    );
\sync_header_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_na_idles_cntr_reg[4]_0\,
      CE => RXDATAVALID_IN_REG,
      D => sync_header_c(1),
      Q => sync_header_r(1),
      R => reset2fc_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_cdc_sync is
  port (
    next_polarity_c : out STD_LOGIC;
    next_ready_c : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_SL_cdc_to_reg_0 : in STD_LOGIC;
    s_level_out_d6_reg_0 : in STD_LOGIC;
    polarity_r_reg : in STD_LOGIC;
    begin_r : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    align_r : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    rx_polarity_dlyd_i : in STD_LOGIC
  );
end aurora_64b66b_SL_cdc_sync;

architecture STRUCTURE of aurora_64b66b_SL_cdc_sync is
  signal p_level_in_int : STD_LOGIC;
  signal polarity_r_i_2_n_0 : STD_LOGIC;
  signal ready_r_i_3_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_aurora_64b66b_SL_cdc_to_reg_0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
polarity_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => polarity_r_reg,
      I1 => begin_r,
      I2 => ready_r,
      I3 => polarity_r_i_2_n_0,
      O => next_polarity_c
    );
polarity_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECFFEFFFECFFECF"
    )
        port map (
      I0 => rx_lossofsync_i,
      I1 => reset_lanes_i,
      I2 => ready_r_reg,
      I3 => align_r,
      I4 => s_level_out_d2,
      I5 => rx_polarity_dlyd_i,
      O => polarity_r_i_2_n_0
    );
ready_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002220"
    )
        port map (
      I0 => ready_r_i_3_n_0,
      I1 => align_r,
      I2 => ready_r,
      I3 => ready_r_reg,
      I4 => polarity_r_reg,
      I5 => begin_r,
      O => next_ready_c
    );
ready_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111100001F11"
    )
        port map (
      I0 => rx_lossofsync_i,
      I1 => ready_r_reg,
      I2 => s_level_out_d2,
      I3 => rx_polarity_dlyd_i,
      I4 => reset_lanes_i,
      I5 => ready_r,
      O => ready_r_i_3_n_0
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_cdc_sync_2 is
  port (
    prev_rx_polarity_r_reg : out STD_LOGIC;
    polarity_val_i : in STD_LOGIC;
    s_level_out_d6_reg_0 : in STD_LOGIC;
    prev_rx_polarity_r : in STD_LOGIC;
    rx_polarity_r_reg : in STD_LOGIC;
    rx_polarity_r_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_cdc_sync_2 : entity is "aurora_64b66b_SL_cdc_sync";
end aurora_64b66b_SL_cdc_sync_2;

architecture STRUCTURE of aurora_64b66b_SL_cdc_sync_2 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= polarity_val_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
        port map (
      I0 => prev_rx_polarity_r,
      I1 => s_level_out_d2,
      I2 => rx_polarity_r_reg,
      I3 => rx_polarity_r_reg_0,
      O => prev_rx_polarity_r_reg
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_cdc_sync_6 is
  port (
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_cdc_sync_6 : entity is "aurora_64b66b_SL_cdc_sync";
end aurora_64b66b_SL_cdc_sync_6;

architecture STRUCTURE of aurora_64b66b_SL_cdc_sync_6 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_cdc_sync_7 is
  port (
    \out\ : out STD_LOGIC;
    in_polarity_i : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_cdc_sync_7 : entity is "aurora_64b66b_SL_cdc_sync";
end aurora_64b66b_SL_cdc_sync_7;

architecture STRUCTURE of aurora_64b66b_SL_cdc_sync_7 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= in_polarity_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_cdc_sync__parameterized0\ is
  port (
    gt_pll_lock : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_cdc_sync__parameterized0\ : entity is "aurora_64b66b_SL_cdc_sync";
end \aurora_64b66b_SL_cdc_sync__parameterized0\;

architecture STRUCTURE of \aurora_64b66b_SL_cdc_sync__parameterized0\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= cplllock_out(0);
gt_pll_lock_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => \out\,
      O => gt_pll_lock
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_cdc_sync__parameterized0_16\ is
  port (
    \cb_bit_err_ext_cnt_reg[3]\ : out STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_cbcc_comb_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_cdc_sync__parameterized0_16\ : entity is "aurora_64b66b_SL_cdc_sync";
end \aurora_64b66b_SL_cdc_sync__parameterized0_16\;

architecture STRUCTURE of \aurora_64b66b_SL_cdc_sync__parameterized0_16\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_199: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
reset_cbcc_comb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => s_level_out_d5,
      I5 => reset_cbcc_comb_reg(0),
      O => \cb_bit_err_ext_cnt_reg[3]\
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_cdc_sync__parameterized0_23\ is
  port (
    s_level_out_d5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    s_level_out_d5_reg_1 : in STD_LOGIC;
    CC_RXLOSSOFSYNC_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_cdc_sync__parameterized0_23\ : entity is "aurora_64b66b_SL_cdc_sync";
end \aurora_64b66b_SL_cdc_sync__parameterized0_23\;

architecture STRUCTURE of \aurora_64b66b_SL_cdc_sync__parameterized0_23\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
CC_RXLOSSOFSYNC_OUT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => CC_RXLOSSOFSYNC_OUT_reg,
      O => s_level_out_d5_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_cdc_sync__parameterized0_24\ is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_cdc_sync__parameterized0_24\ : entity is "aurora_64b66b_SL_cdc_sync";
end \aurora_64b66b_SL_cdc_sync__parameterized0_24\;

architecture STRUCTURE of \aurora_64b66b_SL_cdc_sync__parameterized0_24\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
  p_level_in_int <= in0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_cdc_sync__parameterized0_8\ is
  port (
    \dly_gt_rst_r_reg[18]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    hard_err_rst_int_reg : in STD_LOGIC;
    hard_err_rst_int_reg_0 : in STD_LOGIC;
    fsm_resetdone_initclk : in STD_LOGIC;
    reset_initclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    hard_err_rst_int_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hard_err_rst_int : in STD_LOGIC;
    \hard_err_cntr_r_reg[0]\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_cdc_sync__parameterized0_8\ : entity is "aurora_64b66b_SL_cdc_sync";
end \aurora_64b66b_SL_cdc_sync__parameterized0_8\;

architecture STRUCTURE of \aurora_64b66b_SL_cdc_sync__parameterized0_8\ is
  signal hard_err_rst_int_i_2_n_0 : STD_LOGIC;
  signal hard_err_rst_int_i_4_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
\hard_err_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFFFFFFFFFFFFC"
    )
        port map (
      I0 => \hard_err_cntr_r_reg[0]\,
      I1 => \hard_err_cntr_r_reg[0]_0\,
      I2 => s_level_out_d5,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => E(0)
    );
hard_err_rst_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020200000200"
    )
        port map (
      I0 => hard_err_rst_int_i_2_n_0,
      I1 => hard_err_rst_int_reg,
      I2 => hard_err_rst_int_reg_0,
      I3 => fsm_resetdone_initclk,
      I4 => reset_initclk,
      I5 => \out\,
      O => \dly_gt_rst_r_reg[18]\
    );
hard_err_rst_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAAE0"
    )
        port map (
      I0 => hard_err_rst_int_reg_1,
      I1 => Q(2),
      I2 => hard_err_rst_int_i_4_n_0,
      I3 => Q(1),
      I4 => Q(0),
      I5 => hard_err_rst_int,
      O => hard_err_rst_int_i_2_n_0
    );
hard_err_rst_int_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => Q(2),
      I2 => \hard_err_cntr_r_reg[0]_0\,
      O => hard_err_rst_int_i_4_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_cdc_sync__parameterized0_9\ is
  port (
    rx_fsm_resetdone_ii : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_cdc_sync__parameterized0_9\ : entity is "aurora_64b66b_SL_cdc_sync";
end \aurora_64b66b_SL_cdc_sync__parameterized0_9\;

architecture STRUCTURE of \aurora_64b66b_SL_cdc_sync__parameterized0_9\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= \out\;
  rx_fsm_resetdone_ii <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_cdc_sync__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    rxbufstatus_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    s_level_out_d6_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_cdc_sync__parameterized1\ : entity is "aurora_64b66b_SL_cdc_sync";
end \aurora_64b66b_SL_cdc_sync__parameterized1\;

architecture STRUCTURE of \aurora_64b66b_SL_cdc_sync__parameterized1\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => rxbufstatus_out(0),
      Q => p_level_in_int,
      R => '0'
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_cdc_sync__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_SL_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_cdc_sync__parameterized2\ : entity is "aurora_64b66b_SL_cdc_sync";
end \aurora_64b66b_SL_cdc_sync__parameterized2\;

architecture STRUCTURE of \aurora_64b66b_SL_cdc_sync__parameterized2\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= s_level_out_d1_aurora_64b66b_SL_cdc_to_reg_0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_cdc_sync__parameterized3\ is
  port (
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    full : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_cdc_sync__parameterized3\ : entity is "aurora_64b66b_SL_cdc_sync";
end \aurora_64b66b_SL_cdc_sync__parameterized3\;

architecture STRUCTURE of \aurora_64b66b_SL_cdc_sync__parameterized3\ is
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => full,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_reset_cbstg2_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_cdc_sync__parameterized3_25\ is
  port (
    \out\ : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    overflow : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_cdc_sync__parameterized3_25\ : entity is "aurora_64b66b_SL_cdc_sync";
end \aurora_64b66b_SL_cdc_sync__parameterized3_25\;

architecture STRUCTURE of \aurora_64b66b_SL_cdc_sync__parameterized3_25\ is
  signal s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_SL_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_SL_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => overflow,
      Q => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_SL_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_fifo_reset_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_common_logic_cbcc is
  port (
    cb_bit_err_out : out STD_LOGIC;
    in0 : out STD_LOGIC;
    master_do_rd_en_i : out STD_LOGIC;
    all_vld_btf_flag_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    START_CB_WRITES_OUT : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    master_do_rd_en_out_reg_0 : in STD_LOGIC;
    master_do_rd_en_out_reg_1 : in STD_LOGIC;
    ANY_VLD_BTF_FLAG : in STD_LOGIC
  );
end aurora_64b66b_SL_common_logic_cbcc;

architecture STRUCTURE of aurora_64b66b_SL_common_logic_cbcc is
  signal second_cb_write_failed : STD_LOGIC;
begin
all_start_cb_writes_out_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => START_CB_WRITES_OUT,
      Q => in0,
      R => SR(0)
    );
all_vld_btf_out_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => ANY_VLD_BTF_FLAG,
      Q => all_vld_btf_flag_i,
      R => SR(0)
    );
cb_bit_err_out_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => second_cb_write_failed,
      Q => cb_bit_err_out,
      R => SR(0)
    );
master_do_rd_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => master_do_rd_en_out_reg_1,
      CE => '1',
      D => master_do_rd_en_out_reg_0,
      Q => master_do_rd_en_i,
      R => cbcc_fifo_reset_rd_clk
    );
second_cb_write_failed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \out\,
      Q => second_cb_write_failed,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer is
  port (
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_27 is
  port (
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_27;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_27 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_28 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_28;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_28 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_29 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_29 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_29;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_29 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_rx_pll_timer_sat_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_30 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_30;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_30 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair46";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD769976"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => gtwiz_reset_rx_pll_and_datapath_dly,
      I3 => Q(1),
      I4 => \p_0_in11_out__0\,
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF511"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => \p_0_in11_out__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => sm_reset_rx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_31 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_31 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_31;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_31 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_32 is
  port (
    sm_reset_tx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_32 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_32;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_32 is
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair47";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => gtwiz_reset_tx_datapath_dly,
      O => sm_reset_tx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_33 is
  port (
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gtye4.rxuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_33 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_33;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_33 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxuserrdy_out_i_2 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_2 : label is "soft_lutpair48";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB30BB30BB3088"
    )
        port map (
      I0 => \p_0_in11_out__0\,
      I1 => Q(1),
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => Q(0),
      I4 => sm_reset_rx_cdr_to_sat,
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sm_reset_rx_timer_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gtye4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[0]_0\
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFF0AA0CC0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_34 is
  port (
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sm_reset_tx_timer_clr013_out__0\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gtye4.txuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_34 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_34;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_34 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFACF0AC00ACF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => sm_reset_tx_timer_clr_reg_0,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF00008A800000"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \sm_reset_tx_timer_clr013_out__0\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gtye4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_35 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \p_0_in11_out__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gtye4.gtrxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_35 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_35;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_35 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sm_reset_rx_reg[1]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair49";
begin
  \FSM_sequential_sm_reset_rx_reg[1]\ <= \^fsm_sequential_sm_reset_rx_reg[1]\;
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      O => E(0),
      S => Q(2)
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003E"
    )
        port map (
      I0 => \^fsm_sequential_sm_reset_rx_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gtye4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \p_0_in11_out__0\,
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cplllock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => plllock_rx_sync,
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => \^fsm_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_36 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gtye4.gttxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_36 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_36;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_36 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal \sm_reset_tx_timer_clr012_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair50";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_3 : label is "soft_lutpair50";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \gtwiz_reset_tx_done_int0__0\,
      I4 => Q(0),
      I5 => \sm_reset_tx_timer_clr0__0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \sm_reset_tx_timer_clr012_out__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gtye4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => \sm_reset_tx_timer_clr012_out__0\
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => \gtwiz_reset_tx_done_int0__0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => plllock_tx_sync,
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cplllock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_37 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gtye4.rxprogdivreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_37 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_37;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_37 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gtye4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02023303"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_reg,
      I4 => Q(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^i_in_out_reg_0\,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_46 is
  port (
    drprst_in_sync : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \timeout_cntr_reg[0]\ : in STD_LOGIC;
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_46 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_46;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_46 is
  signal \^drprst_in_sync\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_i[2]_i_1\ : label is "soft_lutpair0";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_1\ : label is "soft_lutpair0";
begin
  drprst_in_sync <= \^drprst_in_sync\;
\addr_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => drpen_in(0),
      O => i_in_out_reg_0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^drprst_in_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => \timeout_cntr_reg[0]\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_49 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_49 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_49;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_49 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_in_out_reg_0\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(1),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_50 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_50;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_50 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_51 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_51;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_51 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_52 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_52;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_52 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_53 is
  port (
    rst_in_out_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freq_counter_rst_reg : in STD_LOGIC;
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    freq_counter_rst_reg_1 : in STD_LOGIC;
    freq_counter_rst_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_53 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_53;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_53 is
  signal freq_counter_rst_i_4_n_0 : STD_LOGIC;
  signal gtye4_txprgdivresetdone_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[29]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of freq_counter_rst_i_4 : label is "soft_lutpair18";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gtye4_txprgdivresetdone_sync,
      I1 => Q(1),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(0),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(1),
      I1 => gtye4_txprgdivresetdone_sync,
      I2 => \cpll_cal_state_reg[20]\,
      I3 => Q(2),
      O => D(1)
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gtye4_txprgdivresetdone_sync,
      I1 => Q(4),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(3),
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => Q(5),
      I1 => gtye4_txprgdivresetdone_sync,
      I2 => Q(4),
      I3 => \cal_fail_store__0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(6),
      I1 => gtye4_txprgdivresetdone_sync,
      I2 => Q(4),
      I3 => \cal_fail_store__0\,
      O => D(4)
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEF22222220"
    )
        port map (
      I0 => freq_counter_rst_reg,
      I1 => cal_on_tx_reset_in_sync,
      I2 => freq_counter_rst_reg_0,
      I3 => freq_counter_rst_i_4_n_0,
      I4 => freq_counter_rst_reg_1,
      I5 => freq_counter_rst_reg_2,
      O => rst_in_out_reg
    );
freq_counter_rst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtye4_txprgdivresetdone_sync,
      I1 => Q(1),
      O => freq_counter_rst_i_4_n_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtye4_txprgdivresetdone_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_54 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTYE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_54 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_54;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_54 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTYE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTYE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gte4_drp_arb is
  port (
    \gen_gtwizard_gtye4.drpen_ch_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.drpwe_ch_int\ : out STD_LOGIC;
    \drp_state_reg[6]_0\ : out STD_LOGIC;
    \gt0_drpaddr[8]\ : out STD_LOGIC;
    \gt0_drpaddr[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DADDR_O_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DI_O_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_drpwe_out : in STD_LOGIC;
    cal_on_tx_drpen_out : in STD_LOGIC;
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.drprdy_int\ : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_i_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addr_i_reg[7]_0\ : in STD_LOGIC;
    \addr_i_reg[6]_0\ : in STD_LOGIC;
    \addr_i_reg[5]_0\ : in STD_LOGIC;
    \addr_i_reg[3]_0\ : in STD_LOGIC;
    \addr_i_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_i_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gte4_drp_arb : entity is "gtwizard_ultrascale_v1_7_13_gte4_drp_arb";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gte4_drp_arb;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gte4_drp_arb is
  signal B : STD_LOGIC_VECTOR ( 1 to 1 );
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[9]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DO_USR_O[15]_i_1_n_0\ : STD_LOGIC;
  signal \DO_USR_O[47]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[0]_i_2_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal daddr0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal di : STD_LOGIC;
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_reg_n_0_[9]\ : STD_LOGIC;
  signal do_r : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal done_i_4_n_0 : STD_LOGIC;
  signal done_i_5_n_0 : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \^drprdy_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \en[0]_i_2_n_0\ : STD_LOGIC;
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal idx : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx[0]__0_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd : STD_LOGIC;
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \we[0]_i_1_n_0\ : STD_LOGIC;
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[0]\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of DEN_O_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \DRDY_USR_O[0]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair5";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \daddr[3]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \daddr[4]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \daddr[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \drp_state[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \drp_state[6]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \en[0]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \idx[0]__0_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \idx[1]__0_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \timeout_cntr[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \we[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair11";
begin
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
  drprdy_out(0) <= \^drprdy_out\(0);
\DADDR_O[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000104"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[6]\,
      I5 => \drp_state_reg_n_0_[5]\,
      O => \DADDR_O[9]_i_1_n_0\
    );
\DADDR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(0),
      Q => \DADDR_O_reg[9]_0\(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(1),
      Q => \DADDR_O_reg[9]_0\(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(2),
      Q => \DADDR_O_reg[9]_0\(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(3),
      Q => \DADDR_O_reg[9]_0\(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(4),
      Q => \DADDR_O_reg[9]_0\(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(5),
      Q => \DADDR_O_reg[9]_0\(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(6),
      Q => \DADDR_O_reg[9]_0\(6),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(7),
      Q => \DADDR_O_reg[9]_0\(7),
      R => drprst_in_sync
    );
\DADDR_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(8),
      Q => \DADDR_O_reg[9]_0\(8),
      R => drprst_in_sync
    );
\DADDR_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(9),
      Q => \DADDR_O_reg[9]_0\(9),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010104"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => \gen_gtwizard_gtye4.drpen_ch_int\,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[0]\,
      Q => \DI_O_reg[15]_0\(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[10]\,
      Q => \DI_O_reg[15]_0\(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[11]\,
      Q => \DI_O_reg[15]_0\(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[12]\,
      Q => \DI_O_reg[15]_0\(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[13]\,
      Q => \DI_O_reg[15]_0\(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[14]\,
      Q => \DI_O_reg[15]_0\(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[15]\,
      Q => \DI_O_reg[15]_0\(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[1]\,
      Q => \DI_O_reg[15]_0\(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[2]\,
      Q => \DI_O_reg[15]_0\(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[3]\,
      Q => \DI_O_reg[15]_0\(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[4]\,
      Q => \DI_O_reg[15]_0\(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[5]\,
      Q => \DI_O_reg[15]_0\(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[6]\,
      Q => \DI_O_reg[15]_0\(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[7]\,
      Q => \DI_O_reg[15]_0\(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[8]\,
      Q => \DI_O_reg[15]_0\(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[9]\,
      Q => \DI_O_reg[15]_0\(9),
      R => drprst_in_sync
    );
\DO_USR_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(0),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => idx(0),
      I5 => idx(1),
      O => \DO_USR_O[15]_i_1_n_0\
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(0),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => idx(1),
      I5 => idx(0),
      O => \DO_USR_O[47]_i_1_n_0\
    );
\DO_USR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(32),
      Q => Q(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(42),
      Q => Q(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(43),
      Q => Q(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(44),
      Q => Q(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(45),
      Q => Q(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(46),
      Q => Q(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(47),
      Q => Q(15),
      R => drprst_in_sync
    );
\DO_USR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(33),
      Q => Q(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(34),
      Q => Q(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(32),
      Q => Q(16),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(33),
      Q => Q(17),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(34),
      Q => Q(18),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(35),
      Q => Q(19),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(36),
      Q => Q(20),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(37),
      Q => Q(21),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(38),
      Q => Q(22),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(39),
      Q => Q(23),
      R => drprst_in_sync
    );
\DO_USR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(35),
      Q => Q(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(40),
      Q => Q(24),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(41),
      Q => Q(25),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(42),
      Q => Q(26),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(43),
      Q => Q(27),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(44),
      Q => Q(28),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(45),
      Q => Q(29),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(46),
      Q => Q(30),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(47),
      Q => Q(31),
      R => drprst_in_sync
    );
\DO_USR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(36),
      Q => Q(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(37),
      Q => Q(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(38),
      Q => Q(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(39),
      Q => Q(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(40),
      Q => Q(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(41),
      Q => Q(9),
      R => drprst_in_sync
    );
\DRDY_USR_O[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000002"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => \DRDY_USR_O[0]_i_2_n_0\,
      I3 => arb_state(1),
      I4 => arb_state(0),
      I5 => \^drprdy_out\(0),
      O => \DRDY_USR_O[0]_i_1_n_0\
    );
\DRDY_USR_O[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => idx(1),
      I1 => idx(0),
      O => \DRDY_USR_O[0]_i_2_n_0\
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000002"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(1),
      I3 => arb_state(0),
      I4 => \DRDY_USR_O[2]_i_2_n_0\,
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[0]_i_1_n_0\,
      Q => \^drprdy_out\(0),
      R => drprst_in_sync
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => \gen_gtwizard_gtye4.drpwe_ch_int\,
      R => drprst_in_sync
    );
\addr_i[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => drpaddr_in(6),
      I1 => drpaddr_in(7),
      I2 => drpaddr_in(1),
      I3 => drpaddr_in(3),
      I4 => drpaddr_in(4),
      I5 => drpaddr_in(2),
      O => \gt0_drpaddr[8]\
    );
\addr_i[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => drpaddr_in(6),
      I1 => drpaddr_in(7),
      I2 => drpaddr_in(0),
      I3 => drpaddr_in(5),
      I4 => drpaddr_in(4),
      I5 => drpaddr_in(2),
      O => \gt0_drpaddr[8]_0\
    );
\addr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[0]_0\,
      Q => addr_i(0),
      R => drprst_in_sync
    );
\addr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[2]_0\(0),
      D => \addr_i_reg[2]_1\(0),
      Q => addr_i(1),
      R => '0'
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\addr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[2]_0\(0),
      D => \addr_i_reg[2]_1\(1),
      Q => addr_i(2),
      R => '0'
    );
\addr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[3]_0\,
      Q => addr_i(3),
      R => drprst_in_sync
    );
\addr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(3),
      Q => addr_i(4),
      R => drprst_in_sync
    );
\addr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[5]_0\,
      Q => addr_i(5),
      R => drprst_in_sync
    );
\addr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[6]_0\,
      Q => addr_i(6),
      R => drprst_in_sync
    );
\addr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[7]_0\,
      Q => addr_i(7),
      R => drprst_in_sync
    );
\addr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(6),
      Q => addr_i(8),
      R => drprst_in_sync
    );
\addr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(7),
      Q => addr_i(9),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE9"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(0),
      I2 => arb_state(2),
      I3 => arb_state(3),
      O => p_0_in(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000038"
    )
        port map (
      I0 => \arb_state[3]_i_2_n_0\,
      I1 => arb_state(0),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(2),
      I5 => done_reg_n_0,
      O => p_0_in(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => done_reg_n_0,
      I3 => arb_state(0),
      I4 => arb_state(1),
      O => p_0_in(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020102"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(1),
      I3 => arb_state(0),
      I4 => \arb_state[3]_i_2_n_0\,
      O => p_0_in(3)
    );
\arb_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => en(2),
      I1 => idx(1),
      I2 => en(0),
      I3 => idx(0),
      O => \arb_state[3]_i_2_n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(0),
      Q => arb_state(0),
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(1),
      Q => arb_state(1),
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(2),
      Q => arb_state(2),
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(3),
      Q => arb_state(3),
      R => drprst_in_sync
    );
\daddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(26),
      I1 => idx(0),
      I2 => idx(1),
      I3 => addr_i(0),
      O => daddr0(0)
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(21),
      I1 => idx(0),
      I2 => idx(1),
      I3 => addr_i(1),
      O => daddr0(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0AFC0A0"
    )
        port map (
      I0 => addr_i(22),
      I1 => addr_i(0),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(2),
      O => daddr0(2)
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0AFC0A0"
    )
        port map (
      I0 => addr_i(23),
      I1 => addr_i(1),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(3),
      O => daddr0(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(2),
      I1 => addr_i(4),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(24),
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(3),
      I1 => addr_i(5),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(25),
      O => daddr0(5)
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => addr_i(6),
      I1 => addr_i(26),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(4),
      O => daddr0(6)
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => addr_i(7),
      I1 => addr_i(5),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(27),
      O => daddr0(7)
    );
\daddr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => addr_i(6),
      I1 => idx(0),
      I2 => idx(1),
      I3 => addr_i(8),
      O => daddr0(8)
    );
\daddr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \arb_state[3]_i_2_n_0\,
      I1 => arb_state(0),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(2),
      O => di
    );
\daddr[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => addr_i(7),
      I1 => idx(0),
      I2 => idx(1),
      I3 => addr_i(9),
      O => daddr0(9)
    );
\daddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(0),
      Q => daddr(0),
      R => drprst_in_sync
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(1),
      Q => daddr(1),
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(2),
      Q => daddr(2),
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(3),
      Q => daddr(3),
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(4),
      Q => daddr(4),
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(5),
      Q => daddr(5),
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(6),
      Q => daddr(6),
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(7),
      Q => daddr(7),
      R => drprst_in_sync
    );
\daddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(8),
      Q => daddr(8),
      R => drprst_in_sync
    );
\daddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(9),
      Q => daddr(9),
      R => drprst_in_sync
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(0),
      Q => data_i(0),
      R => drprst_in_sync
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(10),
      Q => data_i(10),
      R => drprst_in_sync
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(11),
      Q => data_i(11),
      R => drprst_in_sync
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(12),
      Q => data_i(12),
      R => drprst_in_sync
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(13),
      Q => data_i(13),
      R => drprst_in_sync
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(14),
      Q => data_i(14),
      R => drprst_in_sync
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \data_i_reg[15]_0\,
      Q => data_i(15),
      R => drprst_in_sync
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(1),
      Q => data_i(1),
      R => drprst_in_sync
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(2),
      Q => data_i(2),
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(3),
      Q => data_i(3),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(4),
      Q => data_i(4),
      R => drprst_in_sync
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(5),
      Q => data_i(5),
      R => drprst_in_sync
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(6),
      Q => data_i(6),
      R => drprst_in_sync
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(7),
      Q => data_i(7),
      R => drprst_in_sync
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(8),
      Q => data_i(8),
      R => drprst_in_sync
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(9),
      Q => data_i(9),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(0),
      I1 => idx(1),
      I2 => data_i(32),
      I3 => idx(0),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(10),
      I1 => idx(1),
      I2 => data_i(42),
      I3 => idx(0),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(11),
      I1 => idx(1),
      I2 => data_i(43),
      I3 => idx(0),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(12),
      I1 => idx(1),
      I2 => data_i(44),
      I3 => idx(0),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(13),
      I1 => idx(1),
      I2 => data_i(45),
      I3 => idx(0),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(14),
      I1 => idx(1),
      I2 => data_i(46),
      I3 => idx(0),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(15),
      I1 => idx(1),
      I2 => data_i(47),
      I3 => idx(0),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(1),
      I1 => idx(1),
      I2 => data_i(33),
      I3 => idx(0),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(2),
      I1 => idx(1),
      I2 => data_i(34),
      I3 => idx(0),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(3),
      I1 => idx(1),
      I2 => data_i(35),
      I3 => idx(0),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(4),
      I1 => idx(1),
      I2 => data_i(36),
      I3 => idx(0),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(5),
      I1 => idx(1),
      I2 => data_i(37),
      I3 => idx(0),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(6),
      I1 => idx(1),
      I2 => data_i(38),
      I3 => idx(0),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(7),
      I1 => idx(1),
      I2 => data_i(39),
      I3 => idx(0),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(8),
      I1 => idx(1),
      I2 => data_i(40),
      I3 => idx(0),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data_i(9),
      I1 => idx(1),
      I2 => data_i(41),
      I3 => idx(0),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[0]_i_1_n_0\,
      Q => \di_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[10]_i_1_n_0\,
      Q => \di_reg_n_0_[10]\,
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[11]_i_1_n_0\,
      Q => \di_reg_n_0_[11]\,
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[12]_i_1_n_0\,
      Q => \di_reg_n_0_[12]\,
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[13]_i_1_n_0\,
      Q => \di_reg_n_0_[13]\,
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[14]_i_1_n_0\,
      Q => \di_reg_n_0_[14]\,
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[15]_i_1_n_0\,
      Q => \di_reg_n_0_[15]\,
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[1]_i_1_n_0\,
      Q => \di_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[2]_i_1_n_0\,
      Q => \di_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[3]_i_1_n_0\,
      Q => \di_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[4]_i_1_n_0\,
      Q => \di_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[5]_i_1_n_0\,
      Q => \di_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[6]_i_1_n_0\,
      Q => \di_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[7]_i_1_n_0\,
      Q => \di_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[8]_i_1_n_0\,
      Q => \di_reg_n_0_[8]\,
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[9]_i_1_n_0\,
      Q => \di_reg_n_0_[9]\,
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => done_i_2_n_0,
      I3 => done_i_3_n_0,
      I4 => done_i_4_n_0,
      I5 => done_reg_n_0,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state[6]_i_2_n_0\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000338"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[6]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => done_i_3_n_0
    );
done_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => done_i_5_n_0,
      I1 => \drp_state[4]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state[6]_i_2_n_0\,
      O => done_i_4_n_0
    );
done_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \drp_state_reg_n_0_[6]\,
      O => done_i_5_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_i_1_n_0,
      Q => done_reg_n_0,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEA"
    )
        port map (
      I0 => \drp_state[0]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[6]\,
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCDFFFFCC33CCCC"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => wr_reg_n_0,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => DEN_O_i_2_n_0,
      I5 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => rd_reg_n_0,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[0]\,
      O => drp_state(1)
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000130"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(2)
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => rd_reg_n_0,
      I4 => wr_reg_n_0,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300010000"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state[5]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020000"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state[6]_i_3_n_0\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => do_r
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.drprdy_int\,
      I1 => \timeout_cntr[7]_i_4_n_0\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr_reg_n_0_[7]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[1]\,
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \drp_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => do_r,
      Q => \drp_state_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\en[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => drpen_in(0),
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => we(0)
    );
\en[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => drpen_in(0),
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => \en[0]_i_2_n_0\
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => idx(0),
      I2 => idx(1),
      I3 => done_reg_n_0,
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => idx(0),
      I2 => idx(1),
      I3 => done_reg_n_0,
      O => \en[2]_i_2_n_0\
    );
\en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(0),
      D => \en[0]_i_2_n_0\,
      Q => en(0),
      R => drprst_in_sync
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(0),
      I3 => arb_state(1),
      O => CEB2
    );
\idx[0]__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[0]__0_i_2_n_0\
    );
\idx[1]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => B(1)
    );
\idx_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]__0_i_2_n_0\,
      Q => idx(0),
      R => drprst_in_sync
    );
\idx_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => B(1),
      Q => idx(1),
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000BFB0000"
    )
        port map (
      I0 => idx(0),
      I1 => \we_reg_n_0_[0]\,
      I2 => idx(1),
      I3 => \we_reg_n_0_[2]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => arb_state(1),
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => rd,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[5]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[0]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78787800"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F807F800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => DEN_O_i_2_n_0,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => \timeout_cntr[5]_i_2_n_0\,
      I1 => \timeout_cntr_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2D2D200"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[6]\,
      I1 => \timeout_cntr[7]_i_4_n_0\,
      I2 => \timeout_cntr_reg_n_0_[7]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
        port map (
      I0 => \drp_state_reg_n_0_[6]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => \drp_state_reg[6]_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[1]\,
      I4 => \timeout_cntr_reg_n_0_[3]\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => drpwe_in(0),
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => \we[0]_i_1_n_0\
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => cal_on_tx_drpwe_out,
      I1 => idx(0),
      I2 => idx(1),
      I3 => done_reg_n_0,
      O => \we[2]_i_1_n_0\
    );
\we_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(0),
      D => \we[0]_i_1_n_0\,
      Q => \we_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(0),
      I3 => arb_state(1),
      O => rd
    );
wr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4040000"
    )
        port map (
      I0 => idx(0),
      I1 => \we_reg_n_0_[0]\,
      I2 => idx(1),
      I3 => \we_reg_n_0_[2]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => arb_state(1),
      O => wr
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => rd,
      D => wr,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_channel is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gtye4.drprdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0\ : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_1\ : out STD_LOGIC;
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.drpen_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.drpwe_ch_int\ : in STD_LOGIC;
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.gttxreset_ch_int\ : in STD_LOGIC;
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.rxprogdivreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    TXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.txuserrdy_int\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_5\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_channel : entity is "gtwizard_ultrascale_v1_7_13_gtye4_channel";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_channel;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_channel is
  signal \^gen_gtwizard_gtye4.gtpowergood_int\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_10\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  \gen_gtwizard_gtye4.gtpowergood_int\ <= \^gen_gtwizard_gtye4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_6 <= \xlnx_opt__2\;
  lopt_7 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => \^lopt_2\,
      CESYNC => \xlnx_opt__2\,
      CLK => \^rxoutclk_out\(0),
      CLR => \^lopt_3\,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gtye4.gtpowergood_int\,
      O => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_1\
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTYE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"0000",
      ADAPT_CFG1 => X"F81C",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"2020",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0001000011000000",
      CKCAL1_CFG_2 => B"0010000000001000",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0001000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 24,
      CLK_COR_MIN_LAT => 16,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"002B",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYESCAN_VP_RANGE => 0,
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00001",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => 4,
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => 5,
      LPBK_IND_CTRL1 => 5,
      LPBK_IND_CTRL2 => 5,
      LPBK_RG_CTRL => 2,
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_64B_DYN_CLKSW_DIS => "FALSE",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_GEN4_64BIT_INT_EN => "FALSE",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => X"0000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RTX_BUF_CML_CTRL => B"011",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 49,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 7,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0249",
      RXCDR_CFG2_GEN2 => B"10" & X"49",
      RXCDR_CFG2_GEN3 => X"0249",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"0000",
      RXCDR_LOCK_CFG3 => X"0000",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0000",
      RXCKCAL1_I_LOOP_RST_CFG => X"0000",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0000",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0000",
      RXCKCAL2_D_LOOP_RST_CFG => X"0000",
      RXCKCAL2_S_LOOP_RST_CFG => X"0000",
      RXCKCAL2_X_LOOP_RST_CFG => X"0000",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A082",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"8000",
      RXDFE_KH_CFG1 => X"FE00",
      RXDFE_KH_CFG2 => X"0200",
      RXDFE_KH_CFG3 => X"4101",
      RXDFE_OS_CFG0 => X"2000",
      RXDFE_OS_CFG1 => X"8000",
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 3,
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"F800",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"A002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => X"0301",
      RXPI_CFG1 => B"0000000011111100",
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '1',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"12B0",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE_PWR_SAVING => '0',
      RX_CTLE_RES_CTRL => B"0000",
      RX_DATA_WIDTH => 64,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"111",
      RX_DFELPM_CFG0 => 10,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 3,
      RX_DFE_KL_LPM_KH_CFG1 => 2,
      RX_DFE_KL_LPM_KL_CFG0 => B"11",
      RX_DFE_KL_LPM_KL_CFG1 => 2,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_SUM_RCAL_B => 0,
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"10",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_I2V_FILTER_EN => '1',
      RX_INT_DATAWIDTH => 2,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"002F",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DEGEN_AVTT_OVERITE => 1,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_PWR_SAVING => 0,
      RX_SUM_RES_CTRL => B"0000",
      RX_SUM_VCMTUNE => B"1001",
      RX_SUM_VCM_BIAS_TUNE_EN => '1',
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"10",
      RX_VREG_CTRL => B"010",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"01",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '1',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TERM_RCAL_CFG => B"100001000000010",
      TERM_RCAL_OVRD => B"001",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRV_FREQBAND => 0,
      TXFE_CFG0 => B"0000001111000010",
      TXFE_CFG1 => B"0110110000000000",
      TXFE_CFG2 => B"0110110000000000",
      TXFE_CFG3 => B"0110110000000000",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"0000001100000000",
      TXPI_CFG1 => B"0111010101010101",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPM => '0',
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSWBST_BST => 1,
      TXSWBST_EN => 0,
      TXSWBST_MAG => 4,
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 64,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 2,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011000",
      TX_MARGIN_FULL_1 => B"1010111",
      TX_MARGIN_FULL_2 => B"1010101",
      TX_MARGIN_FULL_3 => B"1010011",
      TX_MARGIN_FULL_4 => B"1010001",
      TX_MARGIN_LOW_0 => B"1001100",
      TX_MARGIN_LOW_1 => B"1001011",
      TX_MARGIN_LOW_2 => B"1001000",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0020",
      TX_PHICAL_CFG1 => X"0040",
      TX_PI_BIASSET => 0,
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0000",
      TX_PMA_RSV1 => X"0000",
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 0.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 5,
      TX_SAMPLE_PERIOD => B"111",
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"011",
      TX_VREG_PDB => '1',
      TX_VREG_VREFSEL => B"10",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313\,
      BUFGTCEMASK(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314\,
      BUFGTCEMASK(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315\,
      BUFGTDIV(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368\,
      BUFGTDIV(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369\,
      BUFGTDIV(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370\,
      BUFGTDIV(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371\,
      BUFGTDIV(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTRESET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316\,
      BUFGTRSTMASK(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTRSTMASK(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_2\,
      CPLLREFCLKLOST => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_3\,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203\,
      DMONITOROUT(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204\,
      DMONITOROUT(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205\,
      DMONITOROUT(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206\,
      DMONITOROUT(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUTCLK => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_5\(9 downto 0),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => \gen_gtwizard_gtye4.drpen_ch_int\,
      DRPRDY => \gen_gtwizard_gtye4.drprdy_int\,
      DRPRST => '0',
      DRPWE => \gen_gtwizard_gtye4.drpwe_ch_int\,
      EYESCANDATAERROR => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gen_gtwizard_gtye4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => \gen_gtwizard_gtye4.gtrxreset_int\,
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => \gen_gtwizard_gtye4.gttxreset_ch_int\,
      GTTXRESETSEL => '0',
      GTYRXN => gtyrxn_in(0),
      GTYRXP => gtyrxp_in(0),
      GTYTXN => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_10\,
      GTYTXP => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_11\,
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299\,
      PCIERATEQPLLPD(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300\,
      PCIERATEQPLLRESET(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301\,
      PCIERATEQPLLRESET(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235\,
      PCSRSVDOUT(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236\,
      PCSRSVDOUT(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237\,
      PCSRSVDOUT(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238\,
      PCSRSVDOUT(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250\,
      PHYSTATUS => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251\,
      PINRSRVDAS(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252\,
      PINRSRVDAS(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253\,
      PINRSRVDAS(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254\,
      PINRSRVDAS(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266\,
      POWERPRESENT => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => '0',
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => '0',
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => rxbufstatus_out(0),
      RXBUFSTATUS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320\,
      RXBUFSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321\,
      RXBYTEISALIGNED => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325\,
      RXCHBONDO(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326\,
      RXCHBONDO(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327\,
      RXCHBONDO(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328\,
      RXCHBONDO(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303\,
      RXCLKCORCNT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304\,
      RXCOMINITDET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '0',
      RXCOMSASDET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267\,
      RXCTRL0(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268\,
      RXCTRL0(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269\,
      RXCTRL0(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270\,
      RXCTRL0(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL1(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL1(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL1(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285\,
      RXCTRL1(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286\,
      RXCTRL1(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL2(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336\,
      RXCTRL2(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337\,
      RXCTRL2(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338\,
      RXCTRL2(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339\,
      RXCTRL2(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL3(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL3(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL3(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346\,
      RXCTRL3(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347\,
      RXCTRL3(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351\,
      RXDATA(127) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75\,
      RXDATA(126) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76\,
      RXDATA(125) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77\,
      RXDATA(124) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78\,
      RXDATA(123) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(122) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(121) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(120) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(119) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(118) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(117) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(116) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(115) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(114) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(113) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(112) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(111) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(110) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(109) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(108) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(107) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(106) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(105) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(104) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(103) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(102) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(101) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(100) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(99) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(98) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(97) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(96) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(95) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(94) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(93) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(92) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(91) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(90) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(89) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(88) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(87) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(86) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(85) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(84) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(83) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(82) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(81) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(80) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(79) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(78) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(77) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(76) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(75) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(74) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(73) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(72) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(71) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(70) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(69) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(68) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(67) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(66) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(65) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(64) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(63 downto 0) => gtwiz_userdata_rx_out(63 downto 0),
      RXDATAEXTENDRSVD(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352\,
      RXDATAEXTENDRSVD(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353\,
      RXDATAEXTENDRSVD(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354\,
      RXDATAEXTENDRSVD(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355\,
      RXDATAEXTENDRSVD(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAVALID(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305\,
      RXDATAVALID(0) => rxdatavalid_out(0),
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => rxgearboxslip_in(0),
      RXHEADER(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330\,
      RXHEADER(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331\,
      RXHEADER(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332\,
      RXHEADER(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333\,
      RXHEADER(1 downto 0) => rxheader_out(1 downto 0),
      RXHEADERVALID(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307\,
      RXHEADERVALID(0) => rxheadervalid_out(0),
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '0',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360\,
      RXMONITOROUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361\,
      RXMONITOROUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362\,
      RXMONITOROUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363\,
      RXMONITOROUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44\,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPLLCLKSEL(1 downto 0) => B"00",
      RXPMARESET => '0',
      RXPMARESETDONE => rxpmaresetdone_out(0),
      RXPOLARITY => rxpolarity_in(0),
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => \gen_gtwizard_gtye4.rxprogdivreset_int\,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51\,
      RXRATEMODE => '0',
      RXRECCLKOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_52\,
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54\,
      RXSLIPDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57\,
      RXSTARTOFSEQ(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309\,
      RXSTARTOFSEQ(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310\,
      RXSTATUS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322\,
      RXSTATUS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323\,
      RXSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59\,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXTERMINATION => '0',
      RXUSERRDY => \gen_gtwizard_gtye4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk2_in(0),
      RXVALID => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFSTATUS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311\,
      TXBUFSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312\,
      TXCOMFINISH => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 0) => B"0000000000000000",
      TXCTRL1(15 downto 0) => B"0000000000000000",
      TXCTRL2(7 downto 0) => B"00000000",
      TXDATA(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"01000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXHEADER(5 downto 0) => B"000000",
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"1010000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65\,
      TXOUTCLKPCS => txoutclkpcs_out(0),
      TXOUTCLKSEL(2 downto 0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_4\(2 downto 0),
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => TXRATE(0),
      TXPLLCLKSEL(1 downto 0) => B"00",
      TXPMARESET => '0',
      TXPMARESETDONE => txpmaresetdone_out(0),
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0\,
      TXPROGDIVRESET => \gen_gtwizard_gtye4.txprogdivreset_ch_int\,
      TXRATE(2 downto 1) => B"00",
      TXRATE(0) => TXRATE(0),
      TXRATEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71\,
      TXRATEMODE => TXRATE(0),
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74\,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => \gen_gtwizard_gtye4.txuserrdy_int\,
      TXUSRCLK => '0',
      TXUSRCLK2 => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    TXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood : entity is "gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => txoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => TXRATE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer : entity is "gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_44 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync3_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_44 : entity is "gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_44;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_44 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync3_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => rst_in_meta,
      R => '0'
    );
rst_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      Q => gtwiz_reset_all_sync,
      R => '0'
    );
rst_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      Q => rst_in_sync1,
      R => '0'
    );
rst_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      Q => rst_in_sync2,
      R => '0'
    );
rst_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      Q => rst_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_38 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_38 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_38;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_38 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => gtwiz_reset_rx_pll_and_datapath_in(0),
      I3 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_39 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_39 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_39;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_39 is
  signal rst_in0_1 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_1
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_1,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_1,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_1,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_1,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_40 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_40 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_40;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_40 is
  signal p_0_in_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_pll_and_datapath_in(0),
      O => p_0_in_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => p_0_in_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_0_in_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_0_in_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_0_in_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_0_in_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_41 is
  port (
    p_1_in : out STD_LOGIC;
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_41 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_41;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_41 is
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
  p_1_in <= \^p_1_in\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_pll_and_datapath_in(0),
      O => \^p_1_in\
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => \^p_1_in\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => \^p_1_in\,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => \^p_1_in\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => \^p_1_in\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => \^p_1_in\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_42 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_42 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_42;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_42 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => rst_in_meta,
      R => '0'
    );
rst_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      Q => in0,
      R => '0'
    );
rst_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      Q => rst_in_sync1,
      R => '0'
    );
rst_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      Q => rst_in_sync2,
      R => '0'
    );
rst_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      Q => rst_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_43 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_43 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_43;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_43 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => p_1_in,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_1_in,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_1_in,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_1_in,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_1_in,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_45 is
  port (
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_45 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_45;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_45 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => rst_in_out_reg_0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_47 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_47 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_47;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_47 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_48 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_48 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_48;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_48 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_55 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_55 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_55;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_55 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_rst_sync is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_init : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
end aurora_64b66b_SL_rst_sync;

architecture STRUCTURE of aurora_64b66b_SL_rst_sync is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => pma_init,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_rst_sync_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_pb : in STD_LOGIC;
    stg4_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_rst_sync_0 : entity is "aurora_64b66b_SL_rst_sync";
end aurora_64b66b_SL_rst_sync_0;

architecture STRUCTURE of aurora_64b66b_SL_rst_sync_0 is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => reset_pb,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg4,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_rst_sync_1 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_rst_sync_1 : entity is "aurora_64b66b_SL_rst_sync";
end aurora_64b66b_SL_rst_sync_1;

architecture STRUCTURE of aurora_64b66b_SL_rst_sync_1 is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => SS(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_rst_sync_3 is
  port (
    link_reset_sync : out STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    stg4_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_rst_sync_3 : entity is "aurora_64b66b_SL_rst_sync";
end aurora_64b66b_SL_rst_sync_3;

architecture STRUCTURE of aurora_64b66b_SL_rst_sync_3 is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => link_reset_out,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => link_reset_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_rst_sync_4 is
  port (
    power_down_sync : out STD_LOGIC;
    power_down : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_rst_sync_4 : entity is "aurora_64b66b_SL_rst_sync";
end aurora_64b66b_SL_rst_sync_4;

architecture STRUCTURE of aurora_64b66b_SL_rst_sync_4 is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => power_down,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => power_down_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_rst_sync_5 is
  port (
    fsm_resetdone_sync : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_rst_sync_5 : entity is "aurora_64b66b_SL_rst_sync";
end aurora_64b66b_SL_rst_sync_5;

architecture STRUCTURE of aurora_64b66b_SL_rst_sync_5 is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized0\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    stg2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized0\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized0\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized0\ is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  stg3_reg_0 <= stg3;
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized0_10\ is
  port (
    \out\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized0_10\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized0_10\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized0_10\ is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1\ is
  signal blocksync_all_lanes_instableclk : STD_LOGIC;
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\FSM_onehot_cdr_reset_fsm_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg[0]\,
      I2 => blocksync_all_lanes_instableclk,
      I3 => Q(0),
      I4 => Q(2),
      O => E(0)
    );
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => blocksync_all_lanes_instableclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1_11\ is
  port (
    allow_block_sync_propagation_inrxclk : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1_11\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1_11\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1_11\ is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => allow_block_sync_propagation_inrxclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1_12\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    fsm_resetdone_to_rxreset_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1_12\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1_12\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1_12\ is
  signal fsm_resetdone_to_new_gtx_rx_comb : STD_LOGIC;
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
new_gtx_rx_pcsreset_comb_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => fsm_resetdone_to_new_gtx_rx_comb,
      I1 => fsm_resetdone_to_rxreset_in,
      I2 => \out\(0),
      O => stg5_reg_0
    );
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_new_gtx_rx_comb,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1_13\ is
  port (
    fsm_resetdone_initclk : out STD_LOGIC;
    \dly_gt_rst_r_reg[18]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \count_for_reset_r_reg[23]\ : in STD_LOGIC;
    \count_for_reset_r_reg[23]_0\ : in STD_LOGIC;
    reset_initclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    valid_btf_detect_dlyd1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1_13\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1_13\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1_13\ is
  signal \^fsm_resetdone_initclk\ : STD_LOGIC;
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  fsm_resetdone_initclk <= \^fsm_resetdone_initclk\;
\count_for_reset_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFFEF"
    )
        port map (
      I0 => \count_for_reset_r_reg[23]\,
      I1 => \count_for_reset_r_reg[23]_0\,
      I2 => \^fsm_resetdone_initclk\,
      I3 => reset_initclk,
      I4 => \out\,
      I5 => valid_btf_detect_dlyd1,
      O => \dly_gt_rst_r_reg[18]\
    );
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^fsm_resetdone_initclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1_14\ is
  port (
    reset_initclk : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg1_aurora_64b66b_SL_cdc_to_reg_0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    fsm_resetdone_initclk : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1_14\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1_14\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1_14\ is
  signal \^reset_initclk\ : STD_LOGIC;
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  reset_initclk <= \^reset_initclk\;
\hard_err_cntr_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF45"
    )
        port map (
      I0 => \out\,
      I1 => \^reset_initclk\,
      I2 => fsm_resetdone_initclk,
      I3 => \hard_err_cntr_r_reg[7]\,
      I4 => \hard_err_cntr_r_reg[7]_0\,
      O => SR(0)
    );
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^reset_initclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1_15\ is
  port (
    fsm_resetdone_to_rxreset_in : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1_15\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1_15\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1_15\ is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_rxreset_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1_17\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg4_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1_17\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1_17\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1_17\ is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1_18\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg1_aurora_64b66b_SL_cdc_to_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg4_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1_18\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1_18\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1_18\ is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to_reg_0(0),
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1_19\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    stg1_aurora_64b66b_SL_cdc_to_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1_19\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1_19\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1_19\ is
  signal fifo_reset_wr_sync3 : STD_LOGIC;
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
prmry_in_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_reset_wr_sync3,
      I1 => stg1_aurora_64b66b_SL_cdc_to_reg_0,
      O => stg5_reg_0
    );
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fifo_reset_wr_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1_20\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1_20\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1_20\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1_20\ is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2 ";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => stg2_reg_0,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1_21\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1_21\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1_21\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1_21\ is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2 ";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1_22\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    rd_stg1_reg : out STD_LOGIC;
    stg1_aurora_64b66b_SL_cdc_to_reg_0 : in STD_LOGIC;
    stg5_reg_1 : in STD_LOGIC;
    rd_stg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1_22\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1_22\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1_22\ is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
cbcc_reset_cbstg2_rd_clk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_stg1,
      I1 => \^stg5_reg_0\,
      O => rd_stg1_reg
    );
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized1_26\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized1_26\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized1_26\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized1_26\ is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2 ";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => init_clk,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized2\ is
  port (
    stg11_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized2\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized2\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized2\ is
  signal stg10_reg_srl7_n_0 : STD_LOGIC;
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg10_reg_srl7 : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7 ";
  attribute shift_extract of stg11_reg : label is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
stg10_reg_srl7: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"007F"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => stg3,
      Q => stg10_reg_srl7_n_0
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg10_reg_srl7_n_0,
      Q => stg11_reg_0,
      R => '0'
    );
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized3\ is
  port (
    fifo_reset_comb_user_clk_int : out STD_LOGIC;
    dbg_srst_assert0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    dbg_srst_assert_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized3\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized3\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized3\ is
  signal \^fifo_reset_comb_user_clk_int\ : STD_LOGIC;
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg20_reg_srl17_n_0 : STD_LOGIC;
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal NLW_stg20_reg_srl17_Q31_UNCONNECTED : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg20_reg_srl17 : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_comb_user_clk_in/stg20_reg_srl17 ";
  attribute shift_extract of stg21_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  fifo_reset_comb_user_clk_int <= \^fifo_reset_comb_user_clk_int\;
dbg_srst_assert_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_srst_assert_reg,
      I1 => \^fifo_reset_comb_user_clk_int\,
      O => dbg_srst_assert0
    );
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg20_reg_srl17: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => stg3,
      Q => stg20_reg_srl17_n_0,
      Q31 => NLW_stg20_reg_srl17_Q31_UNCONNECTED
    );
stg21_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg20_reg_srl17_n_0,
      Q => \^fifo_reset_comb_user_clk_int\,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized4\ is
  port (
    cbcc_fifo_reset_to_fifo_wr_clk : out STD_LOGIC;
    stg1_aurora_64b66b_SL_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized4\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized4\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized4\ is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg8_reg_srl5_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg8_reg_srl5 : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg8_reg_srl5 ";
  attribute shift_extract of stg9_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg8_reg_srl5: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"001F"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => stg3,
      Q => stg8_reg_srl5_n_0
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg8_reg_srl5_n_0,
      Q => cbcc_fifo_reset_to_fifo_wr_clk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_SL_rst_sync__parameterized5\ is
  port (
    cbcc_fifo_reset_to_fifo_rd_clk : out STD_LOGIC;
    stg1_aurora_64b66b_SL_cdc_to_reg_0 : in STD_LOGIC;
    stg31_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_SL_rst_sync__parameterized5\ : entity is "aurora_64b66b_SL_rst_sync";
end \aurora_64b66b_SL_rst_sync__parameterized5\;

architecture STRUCTURE of \aurora_64b66b_SL_rst_sync__parameterized5\ is
  signal stg1_aurora_64b66b_SL_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_SL_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg30_reg_srl27_n_0 : STD_LOGIC;
  signal NLW_stg30_reg_srl27_Q31_UNCONNECTED : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_SL_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_SL_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_SL_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg30_reg_srl27 : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27 ";
  attribute shift_extract of stg31_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
stg1_aurora_64b66b_SL_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg31_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_SL_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg31_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_SL_cdc_to,
      Q => stg2,
      R => '0'
    );
stg30_reg_srl27: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      A(4 downto 0) => B"11010",
      CE => '1',
      CLK => stg31_reg_0,
      D => stg3,
      Q => stg30_reg_srl27_n_0,
      Q31 => NLW_stg30_reg_srl27_Q31_UNCONNECTED
    );
stg31_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg31_reg_0,
      CE => '1',
      D => stg30_reg_srl27_n_0,
      Q => cbcc_fifo_reset_to_fifo_rd_clk,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg31_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_ultrascale_rx_userclk is
  port (
    gtwiz_reset_clk_freerun_in : in STD_LOGIC;
    gtwiz_userclk_rx_srcclk_in : in STD_LOGIC;
    gtwiz_userclk_rx_reset_in : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC;
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : out STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of aurora_64b66b_SL_ultrascale_rx_userclk : entity is "yes";
  attribute P_CONTENTS : integer;
  attribute P_CONTENTS of aurora_64b66b_SL_ultrascale_rx_userclk : entity is 0;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK : integer;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK of aurora_64b66b_SL_ultrascale_rx_userclk : entity is 1;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 : integer;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 of aurora_64b66b_SL_ultrascale_rx_userclk : entity is 1;
  attribute P_USRCLK2_DIV : string;
  attribute P_USRCLK2_DIV of aurora_64b66b_SL_ultrascale_rx_userclk : entity is "3'b000";
  attribute P_USRCLK2_INT_DIV : integer;
  attribute P_USRCLK2_INT_DIV of aurora_64b66b_SL_ultrascale_rx_userclk : entity is 0;
  attribute P_USRCLK_DIV : string;
  attribute P_USRCLK_DIV of aurora_64b66b_SL_ultrascale_rx_userclk : entity is "3'b000";
  attribute P_USRCLK_INT_DIV : integer;
  attribute P_USRCLK_INT_DIV of aurora_64b66b_SL_ultrascale_rx_userclk : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of aurora_64b66b_SL_ultrascale_rx_userclk : entity is "soft";
end aurora_64b66b_SL_ultrascale_rx_userclk;

architecture STRUCTURE of aurora_64b66b_SL_ultrascale_rx_userclk is
  signal \<const1>\ : STD_LOGIC;
  signal \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_SL_cdc_to\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_SL_cdc_to\ : signal is "true";
  signal \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\ : STD_LOGIC;
  attribute async_reg of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\ : signal is "true";
  signal \^gtwiz_userclk_rx_usrclk2_out\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\ : label is "MLO";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_SL_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_SL_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\ : label is "yes";
begin
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  gtwiz_userclk_rx_usrclk2_out <= \^gtwiz_userclk_rx_usrclk2_out\;
  gtwiz_userclk_rx_usrclk_out <= \^gtwiz_userclk_rx_usrclk2_out\;
  lopt <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => gtwiz_userclk_rx_srcclk_in,
      O => \^gtwiz_userclk_rx_usrclk2_out\
    );
\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\,
      Q => gtwiz_userclk_rx_active_out
    );
\gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_SL_cdc_to_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => '1',
      Q => \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_SL_cdc_to\
    );
\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_SL_cdc_to\,
      Q => \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_ultrascale_tx_userclk is
  port (
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0\ : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    tx_out_clk : in STD_LOGIC;
    bufg_gt_clr_out : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end aurora_64b66b_SL_ultrascale_tx_userclk;

architecture STRUCTURE of aurora_64b66b_SL_ultrascale_tx_userclk is
  signal \<const1>\ : STD_LOGIC;
  signal \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0\ : STD_LOGIC;
  signal \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_SL_cdc_to\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_SL_cdc_to\ : signal is "true";
  signal \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\ : STD_LOGIC;
  attribute async_reg of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\ : signal is "true";
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^mmcm_not_locked_out\ : STD_LOGIC;
  attribute async_reg of mmcm_not_locked_out : signal is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : label is "MLO";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_SL_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_SL_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\ : label is "yes";
begin
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0\ <= \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0\;
  lopt <= \<const1>\;
  mmcm_not_locked_out <= \^mmcm_not_locked_out\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => tx_out_clk,
      O => \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0\
    );
\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0\,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\,
      Q => \^mmcm_not_locked_out\
    );
\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_SL_cdc_to_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0\,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => '1',
      Q => \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_SL_cdc_to\
    );
\gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0\,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_SL_cdc_to\,
      Q => \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\
    );
mmcm_not_locked_out2_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mmcm_not_locked_out\,
      O => mmcm_not_locked_out2
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
h4/8v0FBgXUomE5kJVs58UlO/ao4SLHpniPXt+fomPPYB6tv3U0iBfOL5737ZNNEhgP1kkKeMvq+
VxOLW94g7JZT6mWc5ZuQ7jgK8Qpa6+1xpVVQBB6gVSEeHij7ZHqPdYaLC9rL/SR7notnBC1OujFi
++mTu5z/HJZtnN4VJQw=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Su6POoQw092/hg4JN8GOCSrLUa435VAUaqUned4C4G61yBHlUmaG63UO+KxY5pgyMrDH6/XH2bPa
fona2wB0Y0sw6W61PXOfiew7cH42baMY0P9UBRjH25EZTf72W3O8r7DNj16ob9pPi7bkuCd3aab3
hdfeY613n+hUbAXTLQqbhjqGmO9kFeC/VmdSITa02RauMnpfVxz1wLu9iUQ0V+mPTp6hvfNXlD0F
7oONLZJg+c6/+uSw1WbEiltO2Lplqvbb0sYbZjtTSEQZSdF4DiUdA0SGK+L75aDYGx3Z/ajCRpBx
Mr39wb5wiDr6SJ/QQ/JmYc+HrTs/fbN9BJ/Grg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JbOromwhdJgnOFMOfO8mpnyFC1anQPoDL/XeHYQuoY4+0yjNmPGasGLGjanpoUgfOYngBHPrFFFH
rapGBPsHEbT6JXWHeRJexf2moVhmq1sHJ7n+Jx1rVNuyclUCC08Fg3sy6FdUQmptKSpqOw1x0DV8
R9ZlmwLTkoN8IV6D7sg=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XbCcyKbk3pmZ92QhZ1iCj+9jpzUJAn91N3YYwVHN3gwcgTU0NRr0oD7EmkLoZ8hVAhh/9YMUp7DE
059wcAzCBsD2W3CWY+GHUSJS57Xt2yi9tZH7binajEyHpCqaFKKO9WxDTO9XnYLVswRvAii0DOJL
mY+z3Z0uDx55BVWqbbvDkA5gABsZLueFt15rXRJPRnAjzWXhYzjiqC1WQDy5UHl/LBDlsOMuouyd
gM4k7zzEZUOy4o1sI2isD+6T/wd+iOsXvq39rguDUtkw3SR4GJmk+rBu3rBh+EvBHKxaWqQjGGNV
qWyrqd89LjZFGnXZ2jvsgxldJWCellgTK1ZEfA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dG5h8R2Fe36rfzcvmeDU4OapeKO/Lhe0DkL+4c9AG4It+1yVmtHeEWL8eVWMvHdPTwqJqgkMQbh4
OO9/9XZMyYCWFJTHu4ossKo7zKccfTeBbKfgP+rDEckDTGIWXihj2YJ2N0p6q9Ynpsz9qOLdoXTY
gZXwoOe4MrZBJWZrDOqkD1hQ+cRUV9c8S6FlH+AyBNj5dlaAM0Jyq6a8TvcRmLoZfdi1zFWXeTUW
/XfWQRP+vnqqV8VPdyfaJJzaKnG1u9PnvSFauc3SzydGZfICacU2pPxqAaJWzDYwSns+vd4vCu7u
e01UXo4XXeFCvO/9mye0QnyrDHhuE0b1Svw/jQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K8hvyEyHvgdg02DFF2GnEdLUq6j/uKT5fsI+Nkpbw14CRrq5p+STF83Or85VDleAax2TYln4LhGn
6G6INbZ4BdMuA4nVtyx5xaogScfMwbjrTAn0bqxT20M++g4cn4gW2g3oEFMnXaYCsLaJ58t4/T42
ocO8oqJeCowKICP/eM+B+/jSusNp4JILdp522MKky1zANadPwlv8a7QrMrJQrnb/lF8qC10yXqfM
LbKfbAEBaHlel46y7YBqdIimfeAVng194wkXobD6WuMhQOpFkigBOLQzoKQWN1TWeY5/rSQt9pcT
xLm+NEQmtlL61OudMCIqm++dCQSgE4NFJj1fCw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gSLVZdmdCqRy/3LoTp5M48T1hUUfGQp8cxVz4NQ+P65mrZ0oJJXHSaNbzdvtYH41+27aGh3RBbLb
pzz+TmeVuEVneG5nGe1VY2ogM1D7tBMRUvNgXK2PkSRLnk9tYgnxoYi0cYLBxa3piqBh44cdYXif
bT0Uh2vFogmdeH5hxVNFk8FEhULNtR/T9r9ilPNDQALb08fQM461sjlhS2jgRgH0X8LZqnBOii+F
7+GguDMENTlzU0XSYWEcGFH9V5PdYMehb0WgZeiqTchxRuQFmLjDhI4J5dkci8RmkLCwz4KyjfOi
S8Nkg20qh9otuAisfQTh4Qx2lC7x7BHgmuwy0w==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
kXlkvzJI7Tq1glqNfjqmCb8YU69bhN9hH5OsWvFNj7VseyX6/5l9Mgif4B1r1LeKz06I27dmB9g7
AuHBFZ0bPN86mURBL/HK/dTOGyLYAveWeOIK1kqX56i4H9UNIUObEphcz9wdT0OgXHTPMxiIpJhT
1o5oYJW49mDsAv5yxe4FvPo6rFgZAiEo34vJGDxzz4//zJq0z+GxJNCibpLydZBWaJWRfsDUs9pm
1O6hS3KPIL5Evg1JOFt1uwKb1xEA08ETT+qYwg6zmFfwQbs6O7modRmBtEd1n9mrqsgCAviiLPtN
LUFiLdrywPt7LArLCRz4h5uHJxz/21Pj5m1VZtZq9nFmsbp6Lw/0RF1+nN8o+RIu+/tmu74xkL/8
nNEc9mEFy912OKP6WDP4Ajzg4gl9xhtaYA5eGkNB/43YjgGsmTe+L0dyxHIwa734JNMb5zC5dRtR
V4pCnWZKmnDJDXvMftedQzqQvdFwJg5hLxrHfkPD8LqiOwVck/Nt6QSF

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ADtaDIjUIR6zZBfz+lPRaDMdXcoufPACX4aSe06/DoTgIDvM+UOlm8rH20gKO3r8YdsuLtUh7rhz
ekJB22nBPUdbl3FvlGdQIgiCyJ8XgZYvvuOo9I765yKjFxQsFmQE0Ih86fqCqvYmRnsZkpk1uQ7v
JpqhWGBX6tLgYu/txP+ShnzFfkWGhj29JhYII0zqJMBCjGeM89F+mlH+X/YL5Q/fZYyh9Cr2CJx6
ofJpBZ1SPlXwgafXVi0QAUVuQEBmZYVn9Kze++tMEr6qv62ANq23LevYQfCsYKoY5iyf5U7jJ5Qx
eC9nG5Es4y6lz5giep7veaXdBFBHd7VuD56v4w==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zFwVPvNmX5sBruiGDSfENTp6EBfydwYKhxWi0YDKQ4j0gu6AMV8yJP6GXeJs/A9Zgb1UFE+sJifk
OngE9N2vVRp43pAVauHQf1hUkSWPDJuZ9yEQZbR7F3mmiBKu/Aehj7KcAjv07FWv46HzxRL9E2xx
gpDOzAyNSNubxORv7bVYUV0C4Fr+tZRA6douG4rxi56npPfzIAZjyU4wPvwabxrJ9L4ZRuZXciLk
lJGTIJZTH2uclPmuo57jlIXGo1ZtQZgRCDfn7W02AQ7MDKblx47m+E+sUKKYHZlvf30GkPcwlucZ
ZcUcGnYaRCZnrhwFl0qxxXn2pO15vG4MJXOHMw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Lq86c/0SMuvdLuij6dbfI/ah4/50WGATVNRwXobLfbnZqWOhhEk3VDQATTxe7ZLrUauwrLuMoKhS
j4kqT2raqDijA51Tz7ee+F/MUKvyxGDJqfBi5JJX9y81LCXav7HpdRiPTy6w5O3tQoQbugh61D0B
oJBwNvL22Oi10e+Bu7H1yQvsbksxPAA8VE8HK+OJzZETk0PfHS2ySL5WXLQf7duD6CWmpWdLMrZQ
ojOqvNL31LsO1gZhssTk4RgyZUrZ3CboBbLWDxq2L/SsF5YiRIUPDTe17rRcrxa1y6LzMD/ve/nR
mptJOGxlUgLpJaPAA7jH3b+EQGlrHzHOsG8fFQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 15360)
`protect data_block
2fsTPaZQwWqvb8xl+KC7wrXgZpFq3XZgsqIIyTB4ZT2pQuWZtR5nEklYS66NZWPVZbYRDakKdIVW
YuzUQ2kPy5UO63F9I+9T8ri3/3iRydJ/R3kdKBr5yGTLCkHIO4MtikcOmLC8IgTV9SRjOmwxtJRg
KP93kk/XcWepJ94ks4WTb7/jM4fUQf22yW1V8eEb/7CP5ri0GxkWOz4W9XkKYMeym5m1gshOo4TI
2KcNkGYS5OC+DjTowFnwdpxcvJHaRy6R0kpfjV/UBmGn1pvVR4GUVzM5CCXYgpwU8bp1fPN+xRmo
0B4BvHDcWs+K11jI6lgsOw0KzsYxcOXC++/cJaiUw5VcEUF9wjCz8/G+XZQu3KWhXnWwMwuECqe8
lSXk8ah4cMbz6ZAoyi+1OGgyDPqvL2RM5QGld6ufvF7K/jwiCiafM1ctPwrYbVvaUjuFxfUaA5zU
VVWBQToo6pyRLfd+Zqjx5BeQvQrSJaS2OoNhNAEEkW0IHpCFHRnZSU5R1jeL+3kOBoQ0yRYt0003
ntKMFZO1Lnhfowqvkwk0ayNXzydzEqIbFzu8uPXjXhmeLxfitlunwR07tyZw1fGVDlZuDAax5jlQ
xHxCUymS9C2KkzyNkjwIrwWgBrjhtcWvJ3ga+qSeoUDE6BqjXS6Af0ZGoIZ2sdW3UqVMwvfOoCw4
M446drL9DhZa6lWMsY6CRdkXfwsQSeEN815nmJldg16WE7RHKwuwtaw1LYYdMgsnYJIqMaltaf5B
mE4qKxBS746ABlQi+sl5b3kIvyW3LRVVWmwGQyoEiqt8rsTW4tG4W5brJYRDhN1Birwrk0rxr6QL
8UXfu0/rmsJVeNuGS7+8yBk40xtu7gnHt2+3DZzxZz7pnps4AdgNoOgkOZ5Vzz5dS8WPdrDThuGJ
3Pp5q2puR7MprXAuFTCEMtnoTIXo4O6nfIeVOH2lbfMz/N511qJy26YpUCeKKOu4X/oF76etulKc
xVEZsZQwClSJFO+ACzqPJRVSIf/eBhY+HK0DnY1NVYBl41fa2jNbSNsN9/PqqHCRuumzlr4tClJ/
wxzdUpDKoN2FKMFnNmrfSODidq/kPgIa02uQW56n90/1EPnuWGYn1PmROnlo6bEZIcrveBeXSUKF
iVts8PndLtMDmNd8mOr0iGWDqdiGMB1UU5I5OpW7vkm1c0J9d+Ec5B97KaKzLCpv+9/GtP7oRo8a
xSRc9hgTK/grrkWgF3nXFRtzq5Cj81lwpVyA+LYDs+L/F6OB10r0QUfFCo+URau+VZIcBf9ksVBw
O2ujVyEvW696emm+z2dDD2lNR9XZS6OKjEi0sGyU7FjKpqg8IoVI4SKxG/VAE065tJOOuLNQV5j7
m3J+4tqpmTEOWDCC9hq2Tg63tPJYCSC9xszS6UahzoTOoBHRQ9PX8jcSlHGsEw2iNDYIheMi+MCg
X4lDjifP8XIJrPeMx12pQDE28qFQrB0mJGbeXii7/KFgSy/i4hNSYjNQEI73iQtzRgPtFAGtHFC7
G4rIFzOzWbmviRFki8ccjb9LAlLtrxLd0+MAPa6b/kJkc60OHlttbLThuAP3/I053vv+H9lbo6Fc
jsHKuDXH2F8in7TvL/mz1zizxk3wXAc7ODUS+fsF8ay/PYVahvdDR+qOoE1SQqhkW4YWhNosHIYx
DsZpy/ICNRbbNdPc0Jkqda5mW1Lm2sQkOS/oz914cbKMkyNDYsg3B4U8d4OTQli/mB+SL5jb1qfa
B+kep8ZX5r9YKy5a8VekM53reRGh869/Iiw+iTkbdgfPzXN4xWEcqDh36H0mnIlN3ZFxODKS8tUW
bUBmO7cIkV/q4kBsQwIhXzCNsq+LJilJV4tu7img+jUgHF8lhqnzdBOBI61ERtfqqyInX617RZLl
lyKQwVZVP5+HWbTQ1DXka/Y/Kom+NMDKxS1CACDvDOS5d6717JZgmaO2nNhOZKJQw2acqdF0Sni/
e38ufx+NpmIhPt/vkdZlZJS5xjxMi2gdYTUQDVTbQLbjMAfriKwY7Jmlz3+AY+4rvL5+V0VNc0RN
hHtbh3CZh9LVC5q9U+uc3k4iDXjjqiD56WqgXlF9+BDZ13u3Ct45q+TslaU3X5ENc1eYhWQvRRL8
EdjUKVleI3P/vySxqrOwD1fKlepj12p8OlbrB1bEwrRStfZ0If3/JjosGbwZttzElNJ4tapjreKk
UbygEEGeEOKpctgitWjmXpOjdmUZfF9b/VdLPr2pGv4siO8ReqBCWULS4hSHfyOA4cnrWS3J+H3p
YOQmR4lD5/rw2Iz3VKjPK/RGWGWbQJwn6SjrFZwWiAyfC8jRi0qjtNWUYL4RZOOy5Hd8yXVP4QBu
wEN5NgB1boT28eXR3SgCHTatGaF0ApqEbuOjKqlNE7zvfge5b5NSS6Xv6C+wk8yYU9g9O4WzQWQa
LTptfSXr7xSZVUF0l9ztsAWre6uyGb2LwBgpH5YpaQsPdz01DBCDPlq5Dess40koWO9rF4OdPUtW
ozNDMMhaNi6FfYokQ6xw3S81xcppFLPBNtSplWdhk42wCNbKGwEvYVkTuRGlF2ZAcan3uIdC13Rq
4xEYUvAKcCGvhix1HA2MpctXTGi8Fd++z+mef0MZbB4hSQpjsI2LajE6YT0jlgMJjP5KjDuc8h6y
rfz/PwVcoL60Anfh5AzfTAfRzmGXuN6NUbRnpMOX6prXD5PSPN4jDz0T5S0FBidpator80UOvi5/
QdEN7pSR/BFhIKlPLxDBSC2c0WqCca1d/qJHtKEH33L6qairwmjKzprQqD/a6pelaSyyLd9VQqFH
IUPAqPZE0GgmSIEdupKnkyN0t9k2qBYsWSz7m+wFjsXRS+TIy2k11TmG4LxWcS0NdRxHpZp6PQ6V
jo0XhJnQWeKU+EMEPhr5kqlPgcRGrU6O7CcCW6NJWQrOK37oq/w+MhQJTmJ5v4q8EfM1S3JP5kdK
J/UQkav20lrdIeqJ8Fi2+f2yLH0hbC7nOztPBY4knOJLhhYudQU46sMY8DmTxQsRU2loPGQwzQ2b
QxzBjaIWWKPFy8ST4g1/O7Si/S3cSdOl977jqOUGsI4v5nHsZm4ewg9GQtAlwzK4oTfron2LgZ0e
Pt89XIsRn2YpmSeZjcqGNqHqKiCXPAqJap273CWX/kp+lA2Sz9HVBkmp388zJUqaNsmA6SDuy+qn
yZIquyD7cvLHjSU/6gPQeU+Fkl3sn4CEp5N4eXjHTB7ZAhxs3dKSnREok41/TMpxpmkkWPvgLElx
I2nqAkBSClC3tt8wlUBTd9eaGiSFiZBsT4s2V7ZBCYrm0swcf4UNOnyFNXEdSPlYmtGanb8iOtyF
nvO98KXxjBil23veUUcSsAw/jbBX2vg77zTIj+hi+FLPS/fqk8D+LvAtb3gmCMdSrCJB50MUTPIQ
xEn4zW7I7/J04mSXzEUXpiEmYWXO64QyeF+I54vqZjkqC+THIMEIFd38gvdcZ97d/c9BzF6dVEXQ
NKaZnMq5x9VYfN0WX5N3VBt60epZcp9C/Oc3jJOcrblN6n0em7W/0igC0bg/wWmvtndbP8h+CLwo
XFoySBYI2QpHDBq67Hf+fHnT2aDLXw+O/6YCAQObYMG5Ya/Jh/GaZP1t2Hl1Hi/p2oHnakAsICwT
xsfvyT870dAP7Wckzo0y1+m90mFTRlWfxIVdWGdr3PsqDBBsd0b1sonO71soeNthUUUvTjOXca09
ApRPdoVYqX3IoFu1CQOy1NydvbzcttFT2NyExTV9wZFqv2RbQvQaBTsq8X1PBpXPhWvx9VnoBh1+
stqUXgzOu3LCwLN42nWyszK9RImlCsEfQZhTIFZm74dHys5s3XY1FXoccGsRjZ0WiJ2+hs8Dh6he
PFM+Hbc78AM+HQDt2+Ul6Dr0nwqCYWsiLoCKehAflZ111Eph8SqdJvhNnSbXzsw6CGBb7uOKPbvZ
aRherDniLOL2eLvzs0qj+sonXj2uxni4JzMrsB+JucwDF037ii2QbZgq6QQ9F6WhOcrz73iMJXXg
30EpiAQlUm3ENThZ72U8BSLwvwmmo40Ie1kP5sASx6vPzQ4sL+61exeFhBFbC86CCqZ5rb54/zGD
OsikhwsCY2YOgRn7FqinVAtOIqRij3dp4N40DyrppQaom9YpbUmWB5XnCVEGJ0k1ZXLXO9s2x8Lv
mMR4fkkwtwR2J/AneVmlTO4rO9N6fupeiuCLrt/I7I4dERJGP7b2PbU29tpufXTTi67nYs3Mmyb1
8VrNg6J500nwToxJN99+mTbnFvxjh2HLAYlzm37Xid32ZnHkjUWpRRp2Tcq+bDH77yB4weo8ZKCF
5do8yXc2IxUZppgOB+TldiF+QQ9bJoUbZIgVxn9iJoQcuN10YNwSCf6N2R17ZU4KJ3rsfY3aTZ4i
mysy6I69lFXHUXpUePbzR83wzpOYJYiLJSCbahIPOJCSTlwp3F/ijkOFNmKsQ8OfwZX3lWRVMTPt
fwa1Vs1xERRDF2gM+NNLDiHLsp9s4sbIYGMtsMuta5lGBCS7IMuVSD+jCiIBZxuSitRLiLYWOfqD
Z353ATaQlKKd9QfzKXLllrMlh8Qu6KYFFVZMwn3VomyR3b2M2Mj6OfMsDZanfHay4ZVIPtW0reF1
X5JZYtu6DPuyBkUt9Z+qhcgL4Oapg0xoRzQ1DhwdYh1XIxTs5zJi53z3cHft+4HkS0VLEeEZJf3e
f8NtLJsXmQpRde0+RDlTLKysbehsWMJgkvXHKyGlrGXi/hX2Q1JZVAz0PZbJ2reDRPAhgw4IX7TE
VNkr2zcclI0wUrTZ7xKb8JqG3wA4T/JnITlJ+8eN3AGeCJNdr3sOje1VTcWOflGAYw+gjZYK2dDz
0d18Ae9B/GXrbiMOTdQxQaec8hbcE0SqcN0wIFxyM132B9LeMmtZSQpOk1M0uwYpjZh3pz6B8w3H
Mskv8PXcoUPzQhsJx7d4OsrJ/LsZXKUHguelk0NTx9uwZtHYaUf3RIFr4M25VvmyTLD7yAXb9f6M
CjUE74vWACb7YdUraDheGD/6g3ekV5DEqrM6I4tMcu2PRirp6xTZNCxMrOanbOlRyqA3/irIAJ43
0SIvRVlkXO6VEHWmrAdw0ycuQ7MzStxzG+8P8YwR79h81K+dxLWoAZoehlZgS8FsGRqUbY2h+4YA
u6ox2KxxSblFpBr4URHmZ678Zy8RcbSK4Sqa7A9UaHmpA0PWgPPkIo04DmfDOpIT+Dleb4eR0E//
T+GRHCL1C4r47CLYsMBmjO1K1FDOFaZVhxjZJLXtWitL2aQeS+T1q7Yt5Yjx6R4MhuPtyrjbuE87
vbF2pgaoNHfP60C5NsEsQka+9KY2fdHjyMP4WXZjR2W3FZX+A/rV/yRFJ9sOtAuVwGfPKNT1ZSCN
RcBXdyXuj5CS8zNb+J3aLbZR8B0M+dmyPYJOYejOFbgFvoPQjtHMPpf/T3Gdao621ny4UtaSQBZ2
1KOCC9VZndUPegyNHMNcBvH43vC0CTx4UERxhBY3ZNB0OvR+md+uhRAdZ9VBjwxGUNQdbCu0FB8z
2jM27WNooZUgYY/yLc4/av1SukHkjR7Bqr1OIRdnkpvuYafZD5nBId9JbzEBJX2v0JqG0e6yGVDc
h9qB/4+D6+ekrM+RWtntXNeRDzF1oLLi46afl1LvJrmPsoXbPV8OeazIeyuVGJdmFUdSIFqx4GYG
fQG5veUcODz0w1uo3LEU3uRY1noN08nufad3x0Vap1tZAHG5ZGZHy5NNz72RCnrWAUxbbsdxUxLB
tOi4aPQbGQ4WSJH9k+ggw56pngfq86qDotCC1ra81QofiF8QSJ5i9Xx1XfJRXXstFoEp4vzQDH3V
poiddIkiTrIBhZDUywRyw+YpStaxx/o7oWG7pb14sEzq1R63P2Z8alIxUvGSmKkSnPkmts/itV/p
v3dcfl42qKAezp7KRmyYGW0bfkn90Wp3kc773js0rK2NNujsgrjj+h7mjZQ/KNEOzRQd7yK8jCaa
x/gXja+hYX3GZHnlflvzf+5vQwtB//sPsyEfYeRWNGzW6/PH79nUPVb2fTzABOYwFXXadpTiEJzv
+96KVuVRaOwfbVzYeq38LeO9I8Od4CpPhbmXmqhkMo+AX8b5PqhWm0rpyARWrXOC2ljclUJo+8Rg
3pZ2apPLnRFaCQPo5C0paNai/5+kTQyLp6lqkgcF6ZHHYpEPgw83ajnXS8z6hlpS9WLOcA7sfdBw
JO4dw6VxSO1ukWU+VedIZS5py0V6IlafVVAIxCK021e/SSV530gl1IUcTjikn202FSGNZJPKEftK
ZQd0bp/ywh3zEFe4vuMXQ0HDrpb3FvsnxPt0/TqjMLjWjfcnHStnwDEfKFLhydvd2h7RvYiLL7Z7
sU+mzkH6BEljWqtrih0Lldcv7UxUL2lm6U97ZX5jTV5G/dil8nvZJf8NOCwwTHH8modhNxOQxd2R
umCQse5DGeztNudmturj8+TtOxg81mE1iT4UuEkI5BxWvaNMYIsqEJ6vC1KP5D2dmtry5sbmvmEY
8K5Ar/iVs0e+PmtN1Pg7EaVa4X5Na4mUgnvULCkYgj9Hs8D7rS7asBdNJ+65Gney8jSWl10/6TD5
Zm3zZe77hzyLt0fMz08uLuC8tnxmS9GeuNQFEEQmVK6b7E3bXNtwPqL7aKUNm06QLPW42XElH6Dh
XSeJ4phxeChJ8Wipno3+yS3R2gIEJItd0JUeTI9k9iLRUkvVn+DeYGuZ2qhDBMowHMVOFvvMEUGH
Xf/WJYH7jn+szgk2X2niPMqtbcmaswiOnR4cY3ks1hF8ZMYrgHssDxWaHNo9+uQwwkFVqDK+J92V
Bq7CiDzPjmwaZhr2OES23xqMir47J5/6j07tUu/5Qldcd/Joa821ZbdA/f6uqU6j+wRWWr5H2v+y
03rrWIaebzYRf9R4a6awC9HYQ3mrYANTTlIHi6AWslHj8x1sfMmjmW24r3O2r8SgyTjfAMOFVyZz
pJLGSa0xbeUKWbSAkDLCPNE0Nrwdt1wIGSWAPlp2anw+h43MB+ZHW4P5ji2Le4frm77bRSMTuYJY
y4075cHD+lHadFczVm5emDznzLMOtN94Jf0pD6ACcRb0H9z7jzkAyok2G0Ux7//0tJauwXgvcjJa
76jsxeynv8uupiMtgQC5EahSZTTZNI/n22UHOr4+GI3Aql3DQTwJBIMy/i/dskR6eaOXiB1CKMzp
W+sGnaBq2HYirZIPOi/tba/g52vtWAPd+b+n5exwBGKQjIa6qV3rQEEIO8/v8M+ARyV0kW84uyWH
Lad3F5441PTZpYVRtF1SC+h6fqqiwqh6GqIP2pkmmQYnJPErcFMVO6qshUhfyENwU6oeplLWjwWE
A6P0/oxZPI6/twIPzRCR/fGbtyGKjs5jRjZ0dTxi6ezCkjScbt68Y7o7vOoedDJscP2SflURc+4S
H4wld/KF9lOCU0Z9GXFDzbMxNB3d1wjDwY1m+5ZMnkT8us0QoZiEllMNWkPOPQlEDeitVgfJiec9
VHdO3EKbgQY5tubGFkFSeG9ELeFPwufnlz2qoAlmEI+RGzWzHCvrWvTm1f9yQALDLz4Xj4XSFDXW
E+rKFsye9L4fRc/AhZlZ4UDp4tCQOOLFvzpBhVfKTbC5YMqf2yOgFGXxyJKKQjHl9/NrjRATJ10G
+Ob8NQDLZqol0ANDkiYDq0kAQNtlPmTT8qOxxyvWaZqVXxyUunoc9AAPj37WNa1UBAbs+NMWTekL
8xNTLCk2zrLyYPkBtM1XdmjEw1Ygz0bKB7jm6wQzRsZZzmDgF3LR75b0HN7f92gm5ncZ/x+Rzje8
b1bwniAzaZXD+tpvo/BxH6RJHNC0NgGv4BGTC3ZZTe9gpg02CS9W+miVB8JCMJWOWtZbIiFYvclM
mHRTDRDDR5vY4YwqOoU4ybknUFBAJWe1nb3ngcffZ36bI+x7mu3Vx7TroV0hVdTrli6QQxVaTdJE
F7qJlTUo5+jmUTvuMkEswJH3BuFeNk7uPVXHLttduZ8nBF6mLbNg5l2KpOdIfE/0U5sfVgFgXxdi
5gPP8zRzNv2x8Sxd2dMBw7kcO0yDo9uzUSzS2RoKMCY9HN82UtlwHfRIz1vtn0oc7smFt1ZsFZGD
NQd7i3M1Cbc6POorJIcqzCV4VZvaiIYhdOrbdela8GrZ/DjWFtzkOWrZk3v77/SJ5lSpf3XhxNK4
Zd1HBqE6551NF+GpAbQ0Axv0yWPRshvcWDOHS38LzZOkMmRv6Cxo6Ccf1FaV+c7Sj1ea4phY3W9G
KDNqv9kGND5JYoACYmIAi7TaH+YssBFiRJjFQr5/NLpV9xgXFZSyisI7nuwdIZiqVtchP67uR9rg
9z5S8RJcYD6keZcYfddC8mFsaxX/mGJnMHxzAeJ8Jy11w08t383daPQOKjTC1Lbx6FON8kDOBdic
RDDXXJW/I41xtAa9mxGnHKu6AmDJQCueXY9K5LulcuWljAVqgq/kNUvvYOE2JYTPJuFCjKBakQ+3
KU1rSKk+benPJsHuwv3pOfMDzNklAfvbCSOb8olLmPKe3BafLq1ZeoqGKT2vak0vhOtYRH8kplWW
v+cChNsZkpsdIk5u8n5rKSz3Z6/6/7SNLxD/Ip6uSQoXFBbD5J4PQzhqcP2WK3sfYcr+DSlqNnyg
Pq4R0aXGhCrEMoGcZ8iCVnaA/OzcyaUO9fCQq8PVLINwm0f+ECGcCB8GkorFnTmLULULSSvoVLWV
odhVSUU+paOAaNHq5Yp2Ob6sL5LrLxzpiDBcTh6nzTvMl6ED+4i1OU4VM9hyqVQU+CXPE9OSQ+TU
xbgBs6/lsGrzywbrYPkaX84kDwjXf52e3lvDZcQdGYh56v5vnLDjEZnEDd2PLhATguG02PGyUwOo
+lRU1X8RbcwC5xlFHyopad4hPLwAHl8rx2iuieZkN0MLL/MJF9qjqFMBY0ymXbbyXDsbztuy4sdh
TA6rY+A29JZi6GjOBG8XDb46xCNy5zi3L6bZ5rOY5KfPAjI7Ll7OmMTkCNTYmfdsLDaqI3M9hiQn
U/iemu9LrQe2qviC3EicnYh3DZY61FhlV6n+z9Xq8/J6c4C1ozikr5Q1YxkQhE6Q+M1L+wGxDeJL
Td+CgBKQEMo2Zd/znSHwvqCB1EZ/seNqI3SNFdGMDYA9npv/Zsm00c3jGChhZ6KYtLY2nhW13SmR
83b931fvUOV80UfM4oDFsFAXNDcwDz05aVtRM2YvQiNKn7BiUPqE9DgmKXpefFUHcyFCB6OMzYha
p3rjhPSLIaR3hWpWYSsyyuKctthqs9SSydYYoPuA4e8ukuHVYGDhWN0kGki2WELo5RL4A3negZo1
3GZ8qd9evsoyam/EF9KteHJDmUjJ5kRb7HCWn2ev2Q8YRLDqVU/0CrFu+PLZOh7T4JRS2TfGoc3C
wgGqKdpWqjAF21sx2sandZXsbtQXlAXShcLU3sS4L98Zk1s4EC3CAJ5uGTTmQsivHjV07a99UuG+
VIxQhqwvfAtIOetGfLn9dYCxnoWtHRO1NWAvkfhfsbogxaIB9T2AR6oupYs4NR4ow619nH2dj7+Z
SDeyLy8C4YMg6deK5k2nB31ODX+qSSkzu1dzSrCsWEQ8caHS8FDcsjYPDd9HZ3oCgR6rai/4F1r2
0gwIFKgko/TkIQ37xnHQtvt/OJXDcAEgqHZhpf2AhUEBCtPMExiUMllX6TJqxZ2rK0hIHfmemxva
8oINAJ/ew2GCUc3V0XStk/4EGlGfhyHIZGRrcDDpSsnTMol5y409CC1YJC0CyG1gq5b8xZ3dLBjP
FO9bCHXkjbmGmCkob2gOrgbtmDzbShpACAX1jqbgSkFt5W20cNF7FRcL1uKT1ZegWNjb1Vjty1mp
e0x68ngPTq2C8KNp1VpyFN1bPTZGu3qP5aIsKEz2HNfQujYlSQp8uYEFGf3xoXKUL+JXGn0B9aRW
28JbtHCQNSZ0gizIRcjqYERI0/CfbCkkYq8lRV5pES2R7XkgtVJttO1Bgo3M8w5ISQOKYo5Nk4Gq
chqNxVxzz4Vmpb1OZF5TgQ18JSb3dlbVWHo+BpH+WEIIX9GLh5MIYM8ymoY0HSgVu3BdnMI3SsOh
IYEW+KbsNgxPjXEWpfboXG+42uIQrsRLTtx1ctTAx7QlO5OxVCbvl9PGPOz1jHgnvDRF3EpC9y+Q
lMSLefUy0sRPYXwBIhs3MLPcm95uLpAO4DQevGqQsk2ZmTqRN8joXok9I5y12ownhJ9CQ6HrJ1EJ
mBYp+ff5kWCnk+0Lmz8NhGCH/Zr8qqgevV/LgvONTsbNpR4Flyg814uzrjdiutaW+MwHVHoiZWaF
O+zmQGctR8NB/xPvY6azog44cJoa75uugVFy3R8U1EpiBby+EiKAymP9ploRvW7deLiU4iiuktH6
MQ3FPC84OT999JewBEJ3+VeO77tBgYuYANjj6qFGCFQLzkFDAIs+BYPp0CUyTp+vInipAgoqquxz
MpLZP1OrT9Sjc3pA9umjbbZPcqv6obLPoOZ4L8Rb0RitDfRV1qFhaq3cpnwvVhJ5icMFn7x5PZgH
eQhLorC0zTc5xDssIzY9IWBvskf18fdPISgy2BZwlep4Zm45/wuH6V7sqqSycuQfghu7ltt1J8++
A7qpP6XQjYmIMI4cmARHGv5kUjDKBUmg0X40ASTqN9W/v1Gm5Xx7Nse5DNfe/tu5NSxissD61n56
MXOexGu9lW58pE+faUiQIsnLsfpT0C3QmPNYSRCm0kZoOetqG2nlAeono2aYTuhChC+BO9XsQJhb
KWl8bn7URs/+eoB3gUKTvErMNaki2hFkkbiMWiY2JDUS5xGMUJMB7Qm5d2uSoHHb7eWmVyQV+Cde
RDAfzVOccnlHViRo+sU6vFvsRBMq0h3RVKnmKvpZm5moC1MDgztVuSHfa1VDX+PD7YPdfZKbAJIf
4yaha9MWEMBfLv2yQgWHsnaBgGXYJGI75g80B7y7Ao7kGi0Pd2K07AWMh9+8joUIN62mGtiPzqkl
ieLvIUdx1EjgIRqvdXnUhJG4BfBfdQJUtVBfEcUaeS0CEBvosICpPUjdr/8oaliSdzyXuCOJ900v
NTpaWuguopntvs+CZgyhAmJiFUmOeO7yrBdCX0QovunO1iJThMsLua52qfQ7OSxqXj+aB2G6EQFv
lkrFX0umjEg6d+yPyHF9TY/45yYga3P2vtqQx1hzjROsCBVI5rw9HQKGGPieuTt0V4+HlDrqx3Y6
sfT3d8QQUcxLYpP/HnADjpaL8cJg/IcYmfVNpyDA9AwI7jDFR7dvaVLsw44OEC+Ryi9J7z34cTEw
wMwH5/x0wqIz5DO143ixvSmzvYW5f14d/KiDiOXylZHJX9b0XTXoj6oAeJRbs3fIrruR0XoAMNGo
GagQrx8qH07kmWa1EkRh28fqv+48moeCogfC5BRF9bBWZ3aZ632YQFUHwqQmCWPDfYXxnK/S1MQS
oHfMwUF69J+FBiGf0uHEaQWwZkdJzZDP6xzi0UivCNoWkGWk/IcPsK0fpIPym8H0Ou8TBZ1THsOV
su1X5QA6V/aUn8M+JEM75CpvSohvt1fRxCdwCQod0xxlVib7y4NxCRzRnn8GqkIUcOkcIldo7fGU
OIeFU6NnrgBkYCncRRqfTi+tZqmiclW35KlCvp9B9HqAXY6oLKTbqzXheDaBmcU1YE+yACkqD5L3
xPotABJoLfkXF2Bq6jpcMA6RQ1qQMC4NMPIHBft2E9iKOUMFbwyagD7eC3J4cX8xWedih9CqcpIk
snPNlXa6NHpT7x549IZ2XgiJcdYsWAy4dg4DZwD1BlS6ZnvX2kZDehjL0mflx42drhmssaI7DfLL
UerxMCVo4M1UzxJL6dCS+MiwO0PpQPQegBr8t32W1Coha+i3vEd3YcSYt2s6rVScqQ9qHDqBtbNo
sN+gewOU9RiOaEIbCW3o1t+2HoFpGMhFvQVmkTjabmYfsnZHOHz9MehNoIb6qsbQkNaWVGiyVShm
WsEDhEQteYgwi7x98K0FsM/8/IfhZnrHLbzbyNkTxJfiEz1jba2SCJFZzHA90eMEazEekGLrMS7k
KLA74eyLah8sO6IBJWnYIuA9ZFCLxp0i7AM5y8jAAHyomDa5m8X1je92ugBwe+yzPY/gap8zJGOE
gdyuDQ/Rv4DtGN+28ed4df7MaWYbrnNwz55760oTiX2WFuzGxv+HMArUZ09xoeSzRXT15iDdRjUu
bjse1srbmhC3HawIhQR5LbKUcn9Uvb44kS8+FqXOHVMZleLlO737DjjP9QiADITGebTqVrfRB+pS
WJL3HqweI3rpWdacGZ5LsfaN1L9VGSTobPx2iTEuVz+VTAzl+uJZuaRSttjiB3KUEbzQkRBgbcci
YT1566AwDbNzQG5Nf1xxFm8H+C9pOl5Fngo4U5Zx/TjLXmZ36D1vf/BWd5F92BKglZ/pHJMBxgiS
FMRjrZrN5QWfFV556QmP8Ht5R/BXxUgeYt9Qgo0Z3KB5XV3HoH2nRdsd2mTplc/ePC7uqPoFS8ul
7pf3U5ylChu8W/wCurKcd1zQQWzOa42xHhrpXlkdx9kYdG5azSiqXJ4rwggTkyEs/85ilv9vOEa6
Z1jLcz/dcj0Wo12L7bFLFYW/kmdIgNaRz+dK4eNf2nEt8XkZ9ZvmQy6R+4uLiUVj1s9cmW1V+Ggn
Qljak7km8UdqHAlCtsFCbh1uRM4+Bm7Sa+u5omQizUHG1M42zo3CkRB92/pLiWjTJg3GYW46RxR4
3qDGPnlOKM3ftCcSGIybl24qEmg/HGQzBsAfuI2vp75RtmpR3rMPoyMN3mLhiSBD61GBSDgirvUm
1vn3OPUJ+1YxUddnUBoHNqPyY6hLEJtgFep6pZsw5XyMDHXkgQqrqXshwA5l9EcFXKXW+Ijk0JJg
kagMwZWwBjJ1Uw5Q3m2Kvzdi6WE12HekfmyhI3jS1FIYXV6vSJfUP7MQUdFfZyEth9Sc9YgH4jlQ
9iHcLtAGOeO4WAg9F61g4MdYGkfT2cIwkGdUk4rb5rkJmCf8c/way8qPKKw+jwkxn08Y3j+MQzoh
eHUQSrd3EmO+ibtSMcLFLdYgT1mriRdpu7bpL8EIkNuVCuJ/DpSzQe4RmmNLjI8NvolzIH+QsBfa
oYO0mUlPPOmaJ069mU1BTtMLYfOebAb5/uH48zPMwhN3kv5VN+Q77sLO0vLqMbLE7POLS/Jzxjg4
c2PDgWL8XunRN/E/+4FfaRmTsksw+1YsUNhyWJZQOWkFIUlyNxvO/cresSw2FX7zjRe3mE8415d5
FC2GbfF+10ALDl17LHXa9sdlv7hp17s/TsPrjKURDT2t0+2ZkwqHqImviQpSpNW1Axsgo/bJGByw
n/k1P55f5kU60eLORJAwdfwYPpMJrD003xAf/0TL9e/2/OrnX7A1k7U5SUB1brTn3rJOJuzpvk0a
vImpM8R703D+O0Z12x25ANo6JOkgIkke9iW62azMGerVLLhctuvyujhHhVHj2gHD4DEJwyYB5v3g
CYl+XlCFFv7wqnPPX2bOABtoYmYPiNxyCx4uhT72d1bInAtSIHOiw/HMNpIKQD9mpSVVAGVEsNLe
HEzryESfJK85KmXNv5gMYAL8lz/SG0BvUwT4bDvi44teDKIpfQUtCkMPvVEmdMxylvPR9OTiZsaT
bN70Cx5yTaFixW5ZE82GrL6cBkXV3Y+LVkvNHOrMdnLR4veTS/uusLCmZQFLrftaU8LsQNF1BeMg
6DEgr3N7yv1hbiEcjqfUfvdKRYnlgGH4VXwBoUEPY22upUZDRjVH8kR80omx1+7/NXgmsfgQxHqS
S7Ub52K9R+qWLI/B8jpil4cP3nnGnctEfnc9cQsEYtAUxsAvvd/caDefu0CoNioAfnTvEIxW8mFD
K5h7/HdYyDsRkMuXcFdGDZU3INuLU9j0t+WX74lHmTD7vUqRNHqLjcoSWah5WcfYU0pI0ANvoa9R
8mGQZ7yb9gdyaBRDniXQqQyDg4kuBYrD7HrghK+7KHaZAaFSvmnCu/xZ0GHcgQaPQ8lVLHIOGeGC
FT716juK6TiIoSYJZ65VFQaR5wERAHE9yJzKpy9gqLs+WEbXY2w4U1DLIGnk6HLuMno5C/ef1pnN
kI/gWlx9HvU4J4IAStMzWvuSXQTsOX52hXa/PUhQ14ZSPk79eTnlTp09miHyHVdXYYSPSolq4Sgu
Wb3cNNgeeCJaUUwFaAzPICTW/GqLO8VIJ/ZXq8yNGj6ErpW0RMVYDQw2dBQoG4QSPHAuwjrx+t3C
8v5Mx9eiV6JLvnFqDCkN8KCj7WJdMiECOx2Amjj/I5kLGYCvB4oSt+jqVXiJrp6jGKD8bMINwXP2
cYY6VmRq1qZejkyFgoJhdAHQPzS/wGktOblzk5aHg7h85kFVOlEGJB2I7WAkD7t7kznSCZrcrJe5
KAU6tDxLs1Dbaz9B7ZLjwMOYbos+ONAQJDU3NMKG0YtH1kIwmFX5XBMcCIS7/AtuNOmKnF0/1fd8
T425hx9f8Imr3SUn5qyZIu9l8Jd2CbviwaD9lKCThRGTmVuZ5Th3YZGbcSw2B3huhXR0pjdklQ5C
OCXRhF2KkKtC+1mIGOdRwXkDhPf/6YSh6RQQymJImWVrZRCHIbXOSzFmAMw3DfLXPVurkX+XCQ9C
6lrDveOHdja/0AuJOJBk9UDKyn2IEt+K7Qqjq3RvP0WQ0Io9OdL7rs98Ji7dbDFGD0F5IKH7cvXv
Tq5qMve79Bri5KpETQO3I9dLZViW85D3XyKReGrNgwrgfD5Kbu1l6Q5uJkLTq1Jpoh2c8Gyd6QXz
A6Ft9GDRaRb+Tb6at6fv44/WAvXfXDxqcZi0jSWx7t9UVhirKLMoClMLNrDl77fI7isgxdkep/VW
HOsm4yqdf0wsjZex6P+VZat3XKgaJtjMq1z4tCSoWAeldRSqzq+f+/G7xs1QUq/lqRbQCyLqBeu1
xKIvpTFQwdckgT7RxkgStfm3PCkvKXTxmZGs9lPoOwXK2cskB1yB6HNPKhMnwp8l3jt8MSXrke2b
1HaUanb3gGBX939Iy0vohrzLQpVDOSbjY01RIwuaIqmohrovRC1cLNVifplZtoZegI/3wZE5yzi8
A5oZ5z2IurJTe7+0YJ9E0mXIx7NAbq1Obh1GjOyMSXQSq3gIravj16avtBcC6Ca1TM023hp55/UY
qmMQ+mlrxbLlLwJ9Oj1iaQ/4O8I4H6wKWPe4etb5lXzn8mRrYsmMC2fzFX9gXMkRAK1kgAhJ4XdQ
N8y9MqzXej3pElSE4SGkOmD+XwTnA98zz0h7hh03M3cy/anIlaHF07zY0FPDWbFk4jlBa4blEbi4
KE3B4xwHXOOloauDUjYCstOy6tlkdDrlE+9qakN9rH0wI0DC/EDlNTKutU1XE7t+FZcmyLCgeapj
Te0jLPQt2+FEPYIHbsygsvYIFGQV8lxQrl+ANmaLJ4hDEH3TGN9/8r1aOYIJfiUFIvwgc+zliioV
mdJuRCyzNKVMYodvdeEZQ/wdPrk+hHP3Z4YoIlu6qK4juKSaFV3bIvstaZ3v1cliNcE+rhd3EFl8
SucQWUiy/eplhUAn6EdP9ujIYyeEyVXVFTc/aoM9NNzJV4P6M6I/gqHRDEzOfTrQL33ProE7TnoL
oM5/T48J5r3zU1ouUH5qL1e1xE/3n/x+NT/9eG3Xvfa3ZEcOAt3PTCqwuN1NZ5iHDTIl6fhPrUnL
G3Amm0tvfsjXsODWMY2In5LzNRSTGGOxz4oOZhZyWpIPyAktivjDCSIr+y9pft/lyBMQakiPFrsp
Yo6/Sjv+80U2+D5w6rmkRYYiG/gu1LFc8CCmJBd3XU1g4KMdvIrylNVDrdVb3KmMClA2JqwvCJmj
I4iP9s3xSrHWunVQX/JdBy+oYQp/4qx9DhDAVMQmnAC0GjAR2UNqbOb+xODYfIUGbkA85ZbXkkkr
Oxma3udTxGBGjV6LFrnJUEARgFJ9tyjvhNeOceCDHrOqyf6zpF5dtccHkdaXqO5EN6zQnN4NT8mK
7NddtH++qhw+mLQRqX5TDW4v3yTKaVyeSPcIscC+YwMqBzwGAMqaA/rCegKU8b6+RKjIvG4SSa1u
jrKy9twIFqmHOuAQ+6J4ABxe49pEF9oP/PtZX55rASpEaxk35IAk8PiT8YlpJdQDDuliR+ba9Jre
hzHI5inQ/uwa0vxrCLyYe3TNAy4IP3ouNphYW/QUVa625pOpwahhkHyJ6M7pPVb1jQOK2xkulsr3
wNO62dCENqterW6nfSpUOxEsCKwdIk9YCQvs/Z7XyBZmGiKJRtWT+8VHVSzxk2DAnSW3F6Jf9qLC
cNw6GUEr9GWgy4MDlj7h3mQ2Xw+CrupJY1Wm5OMXzv4PlUm0BsB9WUxhGec5EZdAMraJXas0VXeq
un+CrYl0tS3znisNjPwh/OH6J5dw9Q2d4Y8eGumBJBgH73suky2dnudq0/vvACa8s2NieBHeMUag
xLLz6SIZ56/rGY6OBoddoPnKZ+vsXkzwNlEVq++YUmTpp2VmP1p6Mkk+K8ZQVuqnihIubtC0LuN5
6aoQ4HXadDbaC4apl+ris+s3wMMyCGGgd7UbahhNUrHKAJFHAWA+1ufRQOODYv6r3Di8qhyEtLRB
zw2+uIieheQSCWG4J1PJX/8zByuBbKbyhXrKUaS1yoYhTE8XXOiYj6+Tc6XGzdstCkRtW8UPUcLL
UOGBZeS+nhVu1WIoQ1H6Gsu0GOTcKOOHQxKFT+Yg/i+m6AuStXFNwzVMJ+0L4Rhk6o1GwG5PnmUn
zVjXIp5oMYPfOR+sbc/3O6naxEb5b/5S49aedHB9Eslln2pM3DmIcOuSyyTLK4qjLbEPLHqJJQta
GC7HueyrQYAdBl99uO5idLblLcMJA/KcFc7xCcLcpesoYBx+mgUACE1G99sGvuzclpdAMzqM/+b3
kw7omF0cLJsMgYp47oqOXvOtUVL87j7ygCpNgK5BnvdpAxENgyPYjoGZBzEXE49WmuYQPZI9+QYj
QjlsAgodq2w40RtCdIs7fCiqFfdh/pXeySbN1JPTRCHNJDyQ4IF+CQF1GEjUMs0xXrVSDxTDRIuF
czNt2GJYLXcOMEHKhfTDJRLker+RUz8NoRKdpzcdjSGTDVAoGbafOfsjtUdBR7O2kP7ulL9sVia1
6BmQtuBAv5hCFCdM6PYDjiqHbZ2tUcPFHnThA8LCnsznD53rjNCM0gTfIQ83IiRlJZppadjR0hR9
yCs1+OtrZXFrypEyfrnX0UlYEWKsnL17ezRZAOxmv4wryHd5YD/LE3o2COw1bpiVxjh+itOysLV5
b38RFg/ufJYRRdURAMjJsZV/jBHshKErXvwqzu16y/OvBsnFg2mlwbK5UUVqrtEvf3iZc+1di8s9
WYvx3TpsMIGWIu2CzWtak5KpQItTyE93Prv8sdTTdGX/I4QN/RVYhodkw0hpLCMGZvQrOMRaUtpV
rsjva4TIXyjwSh3Y8saQXVnWyl81EnG0TqX4kyDFnpWFPaBceOzShctMWw6YSk7tUY/2a99R3+x2
p2V+Bmic7ng41st/e3uYlp54ozAZc8FjWrDLblxjxSaYc79mcgeNr7jovPrrnJucfCQK6jUvFo/P
GsBcJPC8wy6Vgse0hVGuk7DlAumg/dK4Zfp9ijorMHO/S0ydKFlqUUYfphKPwOb6BvWkjm9GELtW
DGPWQwkHrt+OxE185HqdTnW/RXPHiWsvtDdHsu2zn1hBoZB5Q5NVjRlnUeGVhi1CeQguG/Cc34GX
Lz1nFjVaxekOduqTJ5m9Aw3Y0o5vLZ6jj1MZHcyw+RL3hDkLTlw7VKlwjjRBlvHSPJsFqP/orSi/
ord3liXn998hKXNjoMxmn5IczGm7BB/FWVP/ves3oPqGqLRWuqAzggYK1iyLJ8qH0QTI8ODePsgf
xFqRVLNd/xRg0JmYsBVot+baOIxFcUsgAnMD90i0u4jqSbvqBF9E4ov6duLmuj25ZZwyc3pHMaEi
AGsAX6TrkstYEhIlumS9NA+cs63dw5uQiTUTYxEa5i4AXWVIZJpRyzmKgI7qH/A0NRQYELBQp2Ep
Ohnw156TZZrLJpQmjkwfrD5bVVvDJ6s60EIY1kiaAM7S3dvfwrpcLo+MG58aWm+qF0Xpvkv9h8sl
h81x2nIrsuAI0rhGQTgx+TdlTFTS61n7bslBNSzKz9jehPMy+soJjWXspiuIgiTp0OJPTpJVym+B
rB9sQGr0wBvrRoMcG/mWeFzhm0RZ2JVWTj6pgVr1Xzx8nUSw8FoctKr34IvxHsLpHWJIps5L9aEq
vBhoIglDKjrubHxh4ZcxAD8jaFIWfyJ1CWYNGLU52phc0AQap+VErQPir6hw4DQpmOoGNE4PpIZz
QKSHeC5EgBR+bcM+EjIEgz0FrHjoyiK53pi+tQhutT8Sv8eXiZe5UWiN9xBjnqf+SPUNneTkbZO8
64Td0zBRW6H6DRV4jBC600x8LSyVSGGweKbDA8TggBowkJyUmnKwS6vaiYKOON0bVrpjDDf63XG4
IRqi9paHdHJeV/OFIRPlDLaXEgtuu9I/wo+4q/fOx9uxQtJWd5vto4X4b22hRxd/9pZqRlV3Pxz6
VPyhMxXd8bO9IGLf0V0+9LfBFah12qa6Fi6S8UVB6bmHZv82RGeye21gLm7qtxSJ5nmm03YghnZF
KiVtZpF3fKRmjvQhkrbT2qT/yuccJ1e34OCRUR5P+VZP3anSZtDD3bbdb/FMMUT3PtuZLD0nyKV2
eeoIZkELk/29TxW5RmsaKgtjbuw3YPBepBdRqzYWmCBPrDBUFbvNTuxcTsfA3whMjL4ZuzyxRbdu
zM5fXBnOy9BFlwTj9939gDcLRIDeMOO/Bcf/CkMQM9RyyboNwBSE/V/U2GGARIH866kFWs/gdw8c
X9bgfq0dcODFhjyYGiUZq4e1SN7QjLbxjp28VQAUH/nyf2mGO6O0Q2wP1XfD0DUvdsw8c2S40r7Z
Hl/p2vtbO7gcjvLG2QZ4Mu2nnzyGIBqAxle43+fDwnekWO1PuBBHRsJJv7BsW71Qwx2bC1hOfCWr
r3DMV3QxPBcEMbUgXonLkIqqkY6u7D+/rgnWaYB0a/XOxLMhtWM1GQOE874p+jw9BiKBrhERABai
UcQF90PqVrZnXCuYH8q3ghkqPXNfvrB2/+gzgkmV9jAowkfNaLGsi/lFiJn6xRKheuOQpSp8uoNz
87HUslNAhmyaPutM86Seoo+dbKwY0NVfSPOnMQV2ZhU9aTtQLyWn96VFaUq7jOK0ZiNR5Pmd3ZoN
oVdTQRVFjh6lAbInKg/Vk7zigQwv/ua+D+i2DkRsUIWySB+DaHqeupXZUKZCkGmOmT+Qy/VTMa4W
kg6w8sC3tdYD9k/+WdOBHiDRo7k8leoy59HY2D2zmps7694SnPBuZbQQ9rUmerMUONrO83WpDFAR
SziGKweC1tPGu7PeevowdExoMrbbeE1IYcVl2qabhTQ5YjBQ/noY/Dz6zgD/iYcXq9RfUbRC2F4X
FN8xKKFv8h421p3BHL7striQ47hvN9IBb1xTOf5msfVShYFpU8K65YPkcIGq+CxL0oSPwZ5ZS38l
fZe9oN48MdCaLcF+mmBNHqqg30/HcVX1T6NYRB2zo403jVHvVHRiaD3djwC5vXJFs6lQRMaH5Yhm
U8tQWQgeloFODDcL2vKfxbQRNar2AMNXU1QsckI9n820JoSTrN9NtxdL0gk4+NXlVaYAOF9ivMGV
l++MuzM7/+URB58XF4qgTV7PYWBDzYTE5TNe+88M8vB30/sO0pCDVoRGzjuDVaYXXMKbLkIcecVX
eZZeOATZLcHrvpq+g7/GVY27xL4iKaUFwYwbsDLgHkpTBew4caBStNnJedVoEvix8yKusah2+mAF
/f7Vxp2aWbiiRf7z/mJD+JKRKkeyHe5Gg0k/w1oDT0NZ+cpHOU60UQq99DlM/9UHkIMEbqZpFM5C
Kbd5SVXJbRkf4JULoGbPjc2dzM9554mK2p8jIAF88GxTQLkKHIv1Ofw7CDogBlkbM+xTWxXyB2Hm
tlqCJmSRgRRC8+frrcV0SkDIKTAg6yY0jup47wGYYpZVLVCGj5in82NBKC4SHALnu1f8dVNsgfM6
JMAumnmfj+2KafmGR8J/NpSN5lSS/e4WGPQedwAKW0smSZE1FjI2b3dUCrZWmFuC3Yt/lAgp306F
uuS3wp5NpumczYLzmL+odkWrht0zXMz3gXtroaRszV5Y/kO0F1JHUZwAO99KlUU+dIHpQZh3Sdta
+40Vde4DMJnYqtx5cbE7FCFedTXw79Fg58behHZZBcdbgGNxs/DOF5qJYxUK0e42n0rM5gRyeEKf
mV8H6K5TOVKzQ+gQeBzdMj8Cxp82AffAnPGI/9Hl/59rqwq5Z+xOJ0PTv+842pcgS9aCcC/COmsk
nPeFGC9qkW/GMk7lfTYY/oRitIQA8wwyMWbR
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_CLOCK_MODULE is
  port (
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    tx_out_clk : in STD_LOGIC;
    bufg_gt_clr_out : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end aurora_64b66b_SL_CLOCK_MODULE;

architecture STRUCTURE of aurora_64b66b_SL_CLOCK_MODULE is
begin
ultrascale_tx_userclk_1: entity work.aurora_64b66b_SL_ultrascale_tx_userclk
     port map (
      bufg_gt_clr_out => bufg_gt_clr_out,
      \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0\ => \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mmcm_not_locked_out => mmcm_not_locked_out,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      tx_out_clk => tx_out_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_RESET_LOGIC is
  port (
    SYSTEM_RESET_reg_0 : out STD_LOGIC;
    reset_count_r0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wait_for_lane_up_r0 : out STD_LOGIC;
    reset_lanes_c : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    power_down : in STD_LOGIC;
    sysreset_from_support : in STD_LOGIC;
    stg5_reg : in STD_LOGIC;
    rx_reset_i : in STD_LOGIC;
    \Shift4Reset2FC_reg[0]\ : in STD_LOGIC;
    reset_lanes_flop_0_i : in STD_LOGIC;
    wait_for_lane_up_r : in STD_LOGIC
  );
end aurora_64b66b_SL_RESET_LOGIC;

architecture STRUCTURE of aurora_64b66b_SL_RESET_LOGIC is
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal \^system_reset_reg_0\ : STD_LOGIC;
  signal fsm_resetdone_sync : STD_LOGIC;
  signal link_reset_sync : STD_LOGIC;
  signal power_down_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Shift4Reset2FC[15]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of reset_count_r_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of reset_lanes_flop_0_i_i_1 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of wait_for_lane_up_r_i_1 : label is "soft_lutpair157";
begin
  SYSTEM_RESET_reg_0 <= \^system_reset_reg_0\;
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => link_reset_sync,
      I1 => sysreset_from_support,
      I2 => fsm_resetdone_sync,
      I3 => power_down_sync,
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => \^system_reset_reg_0\,
      R => '0'
    );
\Shift4Reset2FC[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => \Shift4Reset2FC_reg[0]\,
      O => SR(0)
    );
reset_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => rx_reset_i,
      O => reset_count_r0
    );
reset_lanes_flop_0_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => wait_for_lane_up_r,
      I2 => reset_lanes_flop_0_i,
      O => reset_lanes_c
    );
u_link_rst_sync: entity work.aurora_64b66b_SL_rst_sync_3
     port map (
      link_reset_out => link_reset_out,
      link_reset_sync => link_reset_sync,
      stg4_reg_0 => stg5_reg
    );
u_pd_sync: entity work.aurora_64b66b_SL_rst_sync_4
     port map (
      power_down => power_down,
      power_down_sync => power_down_sync,
      stg5_reg_0 => stg5_reg
    );
u_rst_done_sync: entity work.aurora_64b66b_SL_rst_sync_5
     port map (
      fsm_resetdone_sync => fsm_resetdone_sync,
      \out\ => \out\,
      stg5_reg_0 => stg5_reg
    );
wait_for_lane_up_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => reset_lanes_flop_0_i,
      O => wait_for_lane_up_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_SIMPLEX_RX_GLOBAL_LOGIC is
  port (
    reset_lanes_i : out STD_LOGIC;
    wait_for_lane_up_r : out STD_LOGIC;
    RX_CHANNEL_UP_reg : out STD_LOGIC;
    rx_hard_err : out STD_LOGIC;
    rx_sep_c : out STD_LOGIC;
    reset_lanes_c : in STD_LOGIC;
    RX_CHANNEL_UP_reg_0 : in STD_LOGIC;
    remote_ready_i : in STD_LOGIC;
    wait_for_lane_up_r0 : in STD_LOGIC;
    RX_CHANNEL_UP_reg_1 : in STD_LOGIC;
    rx_hard_err_i : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end aurora_64b66b_SL_SIMPLEX_RX_GLOBAL_LOGIC;

architecture STRUCTURE of aurora_64b66b_SL_SIMPLEX_RX_GLOBAL_LOGIC is
begin
simplex_rx_channel_err_detect_i: entity work.aurora_64b66b_SL_SIMPLEX_RX_CHANNEL_ERR_DETECT
     port map (
      RX_CHANNEL_HARD_ERR_reg_0 => RX_CHANNEL_UP_reg_0,
      rx_hard_err => rx_hard_err,
      rx_hard_err_i => rx_hard_err_i
    );
simplex_rx_channel_init_sm_i: entity work.aurora_64b66b_SL_SIMPLEX_RX_CHANNEL_INIT_SM
     port map (
      D(0) => D(0),
      RX_CHANNEL_UP_reg_0 => RX_CHANNEL_UP_reg,
      RX_CHANNEL_UP_reg_1 => RX_CHANNEL_UP_reg_0,
      RX_CHANNEL_UP_reg_2 => RX_CHANNEL_UP_reg_1,
      remote_ready_i => remote_ready_i,
      reset_lanes_c => reset_lanes_c,
      reset_lanes_i => reset_lanes_i,
      rx_sep_c => rx_sep_c,
      wait_for_lane_up_r => wait_for_lane_up_r,
      wait_for_lane_up_r0 => wait_for_lane_up_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_SIMPLEX_RX_LANE_INIT_SM is
  port (
    polarity_r_reg_0 : out STD_LOGIC;
    lane_up_flop_i_0 : out STD_LOGIC;
    rst_r_reg_0 : out STD_LOGIC;
    rx_enable_err_detect_i : out STD_LOGIC;
    rx_polarity_r_reg_0 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    RX_SOFT_ERR0 : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : in STD_LOGIC;
    polarity_val_i : in STD_LOGIC;
    s_level_out_d6_reg : in STD_LOGIC;
    check_polarity_r_reg_0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    rx_header_err_r : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    master_do_rd_en : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC
  );
end aurora_64b66b_SL_SIMPLEX_RX_LANE_INIT_SM;

architecture STRUCTURE of aurora_64b66b_SL_SIMPLEX_RX_LANE_INIT_SM is
  signal align_r : STD_LOGIC;
  signal align_r_i_2_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal begin_r_i_2_n_0 : STD_LOGIC;
  signal begin_r_i_3_n_0 : STD_LOGIC;
  signal check_polarity_r_i_1_n_0 : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^polarity_r_reg_0\ : STD_LOGIC;
  signal prev_rx_polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r_i_1_n_0 : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal rst_r_i_2_n_0 : STD_LOGIC;
  signal \^rst_r_reg_0\ : STD_LOGIC;
  signal \^rx_enable_err_detect_i\ : STD_LOGIC;
  signal rx_polarity_dlyd_i : STD_LOGIC;
  signal \^rx_polarity_r_reg_0\ : STD_LOGIC;
  signal u_cdc_rx_neg_r2_n_0 : STD_LOGIC;
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\aurora_64b66b_SL_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of begin_r_i_3 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1\ : label is "soft_lutpair160";
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of lane_up_flop_i : label is "VCC:CE";
  attribute SOFT_HLUTNM of rst_r_i_2 : label is "soft_lutpair159";
begin
  in0 <= \^in0\;
  polarity_r_reg_0 <= \^polarity_r_reg_0\;
  rst_r_reg_0 <= \^rst_r_reg_0\;
  rx_enable_err_detect_i <= \^rx_enable_err_detect_i\;
  rx_polarity_r_reg_0 <= \^rx_polarity_r_reg_0\;
RX_ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => ready_r,
      Q => \^rx_enable_err_detect_i\,
      R => '0'
    );
RX_SOFT_ERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \^rx_enable_err_detect_i\,
      I1 => rx_header_err_r,
      I2 => illegal_btf_i,
      I3 => Q(0),
      I4 => master_do_rd_en,
      O => RX_SOFT_ERR0
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => s_level_out_d6_reg,
      D => \^polarity_r_reg_0\,
      Q => rx_polarity_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
align_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ready_r,
      I1 => \^polarity_r_reg_0\,
      I2 => align_r_i_2_n_0,
      O => next_align_c
    );
align_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFFFFFFF7F7"
    )
        port map (
      I0 => rx_lossofsync_i,
      I1 => align_r,
      I2 => begin_r,
      I3 => count_8d_done_r,
      I4 => reset_lanes_i,
      I5 => \^rst_r_reg_0\,
      O => align_r_i_2_n_0
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => next_align_c,
      Q => align_r,
      R => ready_r_reg0
    );
begin_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFE88"
    )
        port map (
      I0 => \^rst_r_reg_0\,
      I1 => begin_r,
      I2 => reset_lanes_i,
      I3 => align_r,
      I4 => \^polarity_r_reg_0\,
      I5 => begin_r_i_2_n_0,
      O => next_begin_c
    );
begin_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE01010101"
    )
        port map (
      I0 => begin_r_i_3_n_0,
      I1 => align_r,
      I2 => \^polarity_r_reg_0\,
      I3 => reset_lanes_i,
      I4 => rx_lossofsync_i,
      I5 => ready_r,
      O => begin_r_i_2_n_0
    );
begin_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rst_r_reg_0\,
      I1 => begin_r,
      O => begin_r_i_3_n_0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r_reg0
    );
check_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => \^polarity_r_reg_0\,
      I2 => \^in0\,
      O => check_polarity_r_i_1_n_0
    );
check_polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => check_polarity_r_i_1_n_0,
      Q => \^in0\,
      R => check_polarity_r_reg_0
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => count_8d_done_r,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[2]\,
      I3 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(3)
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[1]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      I2 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(2)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      O => p_0_in(1)
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[2]\,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[3]\,
      S => reset_count_r
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => ready_r,
      Q => lane_up_flop_i_0,
      R => check_polarity_r_reg_0
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => next_polarity_c,
      Q => \^polarity_r_reg_0\,
      R => ready_r_reg0
    );
prev_rx_polarity_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \^rx_polarity_r_reg_0\,
      I1 => \^rst_r_reg_0\,
      I2 => \^polarity_r_reg_0\,
      I3 => rx_polarity_dlyd_i,
      I4 => prev_rx_polarity_r,
      O => prev_rx_polarity_r_i_1_n_0
    );
prev_rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => prev_rx_polarity_r_i_1_n_0,
      Q => prev_rx_polarity_r,
      R => check_polarity_r_reg_0
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => ready_r_reg0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
rst_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D000F0000"
    )
        port map (
      I0 => count_8d_done_r,
      I1 => reset_lanes_i,
      I2 => rst_r_i_2_n_0,
      I3 => ready_r,
      I4 => begin_r,
      I5 => \^rst_r_reg_0\,
      O => next_rst_c
    );
rst_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => begin_r,
      I1 => \^rst_r_reg_0\,
      I2 => align_r,
      I3 => \^polarity_r_reg_0\,
      O => rst_r_i_2_n_0
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => next_rst_c,
      Q => \^rst_r_reg_0\,
      R => ready_r_reg0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => u_cdc_rx_neg_r2_n_0,
      Q => \^rx_polarity_r_reg_0\,
      R => '0'
    );
u_cdc_hld_polarity: entity work.aurora_64b66b_SL_cdc_sync
     port map (
      align_r => align_r,
      begin_r => begin_r,
      next_polarity_c => next_polarity_c,
      next_ready_c => next_ready_c,
      polarity_r_reg => \^rst_r_reg_0\,
      ready_r => ready_r,
      ready_r_reg => \^polarity_r_reg_0\,
      reset_lanes_i => reset_lanes_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_polarity_dlyd_i => rx_polarity_dlyd_i,
      s_level_out_d1_aurora_64b66b_SL_cdc_to_reg_0 => s_level_out_d1_aurora_64b66b_SL_cdc_to_reg,
      s_level_out_d6_reg_0 => s_level_out_d6_reg
    );
u_cdc_rx_neg_r2: entity work.aurora_64b66b_SL_cdc_sync_2
     port map (
      polarity_val_i => polarity_val_i,
      prev_rx_polarity_r => prev_rx_polarity_r,
      prev_rx_polarity_r_reg => u_cdc_rx_neg_r2_n_0,
      rx_polarity_r_reg => \^rx_polarity_r_reg_0\,
      rx_polarity_r_reg_0 => check_polarity_r_reg_0,
      s_level_out_d6_reg_0 => s_level_out_d6_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_SIMPLEX_RX_LL is
  port (
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 7 );
    got_cc_i : in STD_LOGIC;
    \m_axi_rx_tkeep_reg[0]\ : in STD_LOGIC;
    rx_pe_data_v_c : in STD_LOGIC;
    rxdatavalid_to_ll_i : in STD_LOGIC;
    rx_sep_c : in STD_LOGIC;
    m_axi_rx_tlast_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
end aurora_64b66b_SL_SIMPLEX_RX_LL;

architecture STRUCTURE of aurora_64b66b_SL_SIMPLEX_RX_LL is
begin
simplex_rx_ll_datapath_i: entity work.aurora_64b66b_SL_SIMPLEX_RX_LL_DATAPATH
     port map (
      D(73 downto 0) => D(73 downto 0),
      E(0) => E(0),
      got_cc_i => got_cc_i,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tkeep(0 to 7) => m_axi_rx_tkeep(0 to 7),
      \m_axi_rx_tkeep_reg[0]_0\ => \m_axi_rx_tkeep_reg[0]\,
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tlast_reg_0 => m_axi_rx_tlast_reg,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      rx_pe_data_v_c => rx_pe_data_v_c,
      rx_sep_c => rx_sep_c,
      rxdatavalid_to_ll_i => rxdatavalid_to_ll_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_SUPPORT_RESET_LOGIC is
  port (
    sysreset_from_support : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    stg5_reg : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debounce_gt_rst_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end aurora_64b66b_SL_SUPPORT_RESET_LOGIC;

architecture STRUCTURE of aurora_64b66b_SL_SUPPORT_RESET_LOGIC is
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal debounce_gt_rst_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute async_reg : string;
  attribute async_reg of debounce_gt_rst_r : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of debounce_gt_rst_r : signal is "{no}";
  signal \dly_gt_rst_r_reg[17]_srl18_n_0\ : STD_LOGIC;
  signal gt_rst_r : STD_LOGIC;
  signal gt_rst_r0_n_0 : STD_LOGIC;
  signal reset_debounce_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal u_rst_sync_gt_n_0 : STD_LOGIC;
  signal \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \debounce_gt_rst_r_reg[0]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[1]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[2]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[3]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[3]\ : label is "{no}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dly_gt_rst_r_reg[17]_srl18\ : label is "inst/\support_reset_logic_i/dly_gt_rst_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \dly_gt_rst_r_reg[17]_srl18\ : label is "inst/\support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18 ";
begin
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => reset_debounce_r(2),
      I1 => reset_debounce_r(3),
      I2 => reset_debounce_r(0),
      I3 => reset_debounce_r(1),
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => sysreset_from_support,
      R => '0'
    );
\debounce_gt_rst_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \debounce_gt_rst_r_reg[0]_0\(0),
      Q => debounce_gt_rst_r(0),
      R => '0'
    );
\debounce_gt_rst_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(0),
      Q => debounce_gt_rst_r(1),
      R => '0'
    );
\debounce_gt_rst_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(1),
      Q => debounce_gt_rst_r(2),
      R => '0'
    );
\debounce_gt_rst_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(2),
      Q => debounce_gt_rst_r(3),
      R => '0'
    );
\dly_gt_rst_r_reg[17]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => init_clk,
      D => gt_rst_r,
      Q => \dly_gt_rst_r_reg[17]_srl18_n_0\,
      Q31 => \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED\
    );
\dly_gt_rst_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \dly_gt_rst_r_reg[17]_srl18_n_0\,
      Q => gt_reset_out,
      R => '0'
    );
gt_rst_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => debounce_gt_rst_r(2),
      I1 => debounce_gt_rst_r(3),
      I2 => debounce_gt_rst_r(0),
      I3 => debounce_gt_rst_r(1),
      O => gt_rst_r0_n_0
    );
gt_rst_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => gt_rst_r0_n_0,
      Q => gt_rst_r,
      R => '0'
    );
\reset_debounce_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg,
      CE => '1',
      D => D(0),
      Q => reset_debounce_r(0),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg,
      CE => '1',
      D => reset_debounce_r(0),
      Q => reset_debounce_r(1),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg,
      CE => '1',
      D => reset_debounce_r(1),
      Q => reset_debounce_r(2),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg,
      CE => '1',
      D => reset_debounce_r(2),
      Q => reset_debounce_r(3),
      S => u_rst_sync_gt_n_0
    );
u_rst_sync_gt: entity work.aurora_64b66b_SL_rst_sync_1
     port map (
      SS(0) => u_rst_sync_gt_n_0,
      in0 => gt_rst_r,
      stg5_reg_0 => stg5_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_common_reset_cbcc is
  port (
    srst : out STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    cbcc_fifo_reset_rd_clk : out STD_LOGIC;
    stg1_aurora_64b66b_SL_cdc_to_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    cb_bit_err_out : in STD_LOGIC
  );
end aurora_64b66b_SL_common_reset_cbcc;

architecture STRUCTURE of aurora_64b66b_SL_common_reset_cbcc is
  signal cb_bit_err_ext_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cb_bit_err_ext_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal cbc_rd_if_reset : STD_LOGIC;
  signal cbc_rd_if_reset_i_1_n_0 : STD_LOGIC;
  signal cbc_wr_if_reset : STD_LOGIC;
  signal cbc_wr_if_reset_i_1_n_0 : STD_LOGIC;
  signal cbcc_data_srst0 : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk_dlyd : STD_LOGIC;
  signal \^cbcc_fifo_reset_to_fifo_wr_clk\ : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk_dlyd : STD_LOGIC;
  signal \^cbcc_reset_cbstg2_rd_clk\ : STD_LOGIC;
  signal dbg_extend_srst0 : STD_LOGIC;
  signal dbg_extend_srst_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbg_srst_assert : STD_LOGIC;
  signal dbg_srst_assert0 : STD_LOGIC;
  signal fifo_reset_comb : STD_LOGIC;
  signal fifo_reset_comb_read_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk_int : STD_LOGIC;
  signal fifo_reset_comb_user_clk_int_22q : STD_LOGIC;
  signal fifo_reset_rd : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_stg1 : STD_LOGIC;
  signal reset_cbcc_comb : STD_LOGIC;
  signal u_cdc_chan_bond_reset_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_wr_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[3]_i_1\ : label is "soft_lutpair91";
  attribute shift_extract : string;
  attribute shift_extract of cbc_rd_if_reset_reg : label is "{no}";
  attribute shift_extract of cbc_wr_if_reset_reg : label is "{no}";
  attribute shift_extract of cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg : label is "{no}";
  attribute shift_extract of cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg : label is "{no}";
  attribute shift_extract of cbcc_reset_cbstg2_rd_clk_reg : label is "{no}";
  attribute SOFT_HLUTNM of \dbg_extend_srst[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dbg_extend_srst[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dbg_extend_srst[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dbg_extend_srst[3]_i_2\ : label is "soft_lutpair93";
  attribute shift_extract of rd_stg1_reg : label is "{no}";
  attribute shift_extract of reset_cbcc_comb_reg : label is "{no}";
begin
  cbcc_fifo_reset_to_fifo_wr_clk <= \^cbcc_fifo_reset_to_fifo_wr_clk\;
  cbcc_reset_cbstg2_rd_clk <= \^cbcc_reset_cbstg2_rd_clk\;
\cb_bit_err_ext_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(2),
      I2 => cb_bit_err_ext_cnt(3),
      I3 => cb_bit_err_ext_cnt(1),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[0]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9998"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[1]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE1E0"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(1),
      I1 => cb_bit_err_ext_cnt(0),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[2]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[3]_i_1_n_0\
    );
\cb_bit_err_ext_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[0]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(0),
      R => stg1_aurora_64b66b_SL_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[1]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(1),
      R => stg1_aurora_64b66b_SL_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[2]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(2),
      R => stg1_aurora_64b66b_SL_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[3]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(3),
      R => stg1_aurora_64b66b_SL_cdc_to_reg(0)
    );
cbc_rd_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      I1 => cbcc_fifo_reset_to_fifo_rd_clk,
      I2 => cbc_rd_if_reset,
      I3 => fifo_reset_comb_read_clk,
      O => cbc_rd_if_reset_i_1_n_0
    );
cbc_rd_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => cbc_rd_if_reset_i_1_n_0,
      Q => cbc_rd_if_reset,
      R => '0'
    );
cbc_wr_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      I1 => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      I2 => cbc_wr_if_reset,
      I3 => fifo_reset_comb_user_clk,
      O => cbc_wr_if_reset_i_1_n_0
    );
cbc_wr_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => cbc_wr_if_reset_i_1_n_0,
      Q => cbc_wr_if_reset,
      R => '0'
    );
cbcc_data_srst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBFFFF"
    )
        port map (
      I0 => dbg_srst_assert,
      I1 => dbg_extend_srst_reg(2),
      I2 => dbg_extend_srst_reg(1),
      I3 => dbg_extend_srst_reg(0),
      I4 => dbg_extend_srst_reg(3),
      O => cbcc_data_srst0
    );
cbcc_data_srst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => cbcc_data_srst0,
      Q => srst,
      R => '0'
    );
cbcc_fifo_reset_rd_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_reset_rd_clk_n_0,
      Q => cbcc_fifo_reset_rd_clk,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => cbcc_fifo_reset_to_fifo_rd_clk,
      Q => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      Q => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_wr_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => u_rst_sync_reset_wr_clk_n_0,
      Q => SR(0),
      R => '0'
    );
cbcc_reset_cbstg2_rd_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_1,
      Q => \^cbcc_reset_cbstg2_rd_clk\,
      R => '0'
    );
\dbg_extend_srst[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_extend_srst_reg(0),
      O => \p_0_in__1\(0)
    );
\dbg_extend_srst[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dbg_extend_srst_reg(0),
      I1 => dbg_extend_srst_reg(1),
      O => \p_0_in__1\(1)
    );
\dbg_extend_srst[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dbg_extend_srst_reg(2),
      I1 => dbg_extend_srst_reg(1),
      I2 => dbg_extend_srst_reg(0),
      O => \p_0_in__1\(2)
    );
\dbg_extend_srst[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"557F"
    )
        port map (
      I0 => dbg_extend_srst_reg(3),
      I1 => dbg_extend_srst_reg(0),
      I2 => dbg_extend_srst_reg(1),
      I3 => dbg_extend_srst_reg(2),
      O => dbg_extend_srst0
    );
\dbg_extend_srst[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => dbg_extend_srst_reg(3),
      I1 => dbg_extend_srst_reg(0),
      I2 => dbg_extend_srst_reg(1),
      I3 => dbg_extend_srst_reg(2),
      O => \p_0_in__1\(3)
    );
\dbg_extend_srst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__1\(0),
      Q => dbg_extend_srst_reg(0),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__1\(1),
      Q => dbg_extend_srst_reg(1),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__1\(2),
      Q => dbg_extend_srst_reg(2),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__1\(3),
      Q => dbg_extend_srst_reg(3),
      R => dbg_srst_assert
    );
dbg_srst_assert_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => dbg_srst_assert0,
      Q => dbg_srst_assert,
      R => '0'
    );
fifo_reset_comb_user_clk_int_22q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => fifo_reset_comb_user_clk_int,
      Q => fifo_reset_comb_user_clk_int_22q,
      R => '0'
    );
fifo_reset_rd_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => '0',
      Q => fifo_reset_rd,
      S => \^cbcc_reset_cbstg2_rd_clk\
    );
rd_stg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_0,
      Q => rd_stg1,
      R => '0'
    );
reset_cbcc_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => u_cdc_chan_bond_reset_n_0,
      Q => reset_cbcc_comb,
      R => '0'
    );
u_cdc_chan_bond_reset: entity work.\aurora_64b66b_SL_cdc_sync__parameterized0_16\
     port map (
      Q(3 downto 0) => cb_bit_err_ext_cnt(3 downto 0),
      \cb_bit_err_ext_cnt_reg[3]\ => u_cdc_chan_bond_reset_n_0,
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      reset_cbcc_comb_reg(0) => stg1_aurora_64b66b_SL_cdc_to_reg(0)
    );
u_rst_sync_cbcc_fifo_reset_rd_clk: entity work.\aurora_64b66b_SL_rst_sync__parameterized1_17\
     port map (
      in0 => fifo_reset_comb_user_clk,
      stg4_reg_0 => stg5_reg_0,
      stg5_reg_0 => fifo_reset_comb_read_clk
    );
u_rst_sync_cbcc_only_reset_rd_clk: entity work.\aurora_64b66b_SL_rst_sync__parameterized1_18\
     port map (
      stg1_aurora_64b66b_SL_cdc_to_reg_0(0) => stg1_aurora_64b66b_SL_cdc_to_reg(0),
      stg4_reg_0 => stg5_reg_0,
      stg5_reg_0 => stg5_reg
    );
u_rst_sync_fifo_reset_comb_user_clk_in: entity work.\aurora_64b66b_SL_rst_sync__parameterized3\
     port map (
      dbg_srst_assert0 => dbg_srst_assert0,
      dbg_srst_assert_reg => fifo_reset_comb_user_clk_int_22q,
      fifo_reset_comb_user_clk_int => fifo_reset_comb_user_clk_int,
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_comb_user_clk
    );
u_rst_sync_fifo_reset_user_clk: entity work.\aurora_64b66b_SL_rst_sync__parameterized2\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_comb,
      stg11_reg_0 => fifo_reset_comb_user_clk
    );
u_rst_sync_r_sync3: entity work.\aurora_64b66b_SL_rst_sync__parameterized1_19\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_rd,
      stg1_aurora_64b66b_SL_cdc_to_reg_0 => reset_cbcc_comb,
      stg5_reg_0 => fifo_reset_comb
    );
u_rst_sync_reset_rd_clk: entity work.\aurora_64b66b_SL_rst_sync__parameterized1_20\
     port map (
      in0 => cbc_rd_if_reset,
      stg2_reg_0 => stg5_reg_0,
      stg3_reg_0 => u_rst_sync_reset_rd_clk_n_0
    );
u_rst_sync_reset_to_fifo_rd_clk: entity work.\aurora_64b66b_SL_rst_sync__parameterized5\
     port map (
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      stg1_aurora_64b66b_SL_cdc_to_reg_0 => fifo_reset_comb_read_clk,
      stg31_reg_0 => stg5_reg_0
    );
u_rst_sync_reset_to_fifo_wr_clk: entity work.\aurora_64b66b_SL_rst_sync__parameterized4\
     port map (
      cbcc_fifo_reset_to_fifo_wr_clk => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      stg1_aurora_64b66b_SL_cdc_to_reg_0 => fifo_reset_comb_user_clk_int_22q
    );
u_rst_sync_reset_wr_clk: entity work.\aurora_64b66b_SL_rst_sync__parameterized1_21\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => cbc_wr_if_reset,
      stg3_reg_0 => u_rst_sync_reset_wr_clk_n_0
    );
u_rst_sync_rst_cbcc_rd_clk: entity work.\aurora_64b66b_SL_rst_sync__parameterized1_22\
     port map (
      rd_stg1 => rd_stg1,
      rd_stg1_reg => u_rst_sync_rst_cbcc_rd_clk_n_1,
      stg1_aurora_64b66b_SL_cdc_to_reg_0 => reset_cbcc_comb,
      stg5_reg_0 => u_rst_sync_rst_cbcc_rd_clk_n_0,
      stg5_reg_1 => stg5_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gt_gtye4_channel_wrapper is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gtye4.drprdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST\ : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0\ : out STD_LOGIC;
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_1\ : in STD_LOGIC;
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.drpen_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.drpwe_ch_int\ : in STD_LOGIC;
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.gttxreset_ch_int\ : in STD_LOGIC;
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.rxprogdivreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    TXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.txuserrdy_int\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_4\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end aurora_64b66b_SL_gt_gtye4_channel_wrapper;

architecture STRUCTURE of aurora_64b66b_SL_gt_gtye4_channel_wrapper is
begin
channel_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      TXRATE(0) => TXRATE(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.drpen_ch_int\ => \gen_gtwizard_gtye4.drpen_ch_int\,
      \gen_gtwizard_gtye4.drprdy_int\ => \gen_gtwizard_gtye4.drprdy_int\,
      \gen_gtwizard_gtye4.drpwe_ch_int\ => \gen_gtwizard_gtye4.drpwe_ch_int\,
      \gen_gtwizard_gtye4.gtpowergood_int\ => \gen_gtwizard_gtye4.gtpowergood_int\,
      \gen_gtwizard_gtye4.gtrxreset_int\ => \gen_gtwizard_gtye4.gtrxreset_int\,
      \gen_gtwizard_gtye4.gttxreset_ch_int\ => \gen_gtwizard_gtye4.gttxreset_ch_int\,
      \gen_gtwizard_gtye4.rxprogdivreset_int\ => \gen_gtwizard_gtye4.rxprogdivreset_int\,
      \gen_gtwizard_gtye4.rxuserrdy_int\ => \gen_gtwizard_gtye4.rxuserrdy_int\,
      \gen_gtwizard_gtye4.txprogdivreset_ch_int\ => \gen_gtwizard_gtye4.txprogdivreset_ch_int\,
      \gen_gtwizard_gtye4.txuserrdy_int\ => \gen_gtwizard_gtye4.txuserrdy_int\,
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userdata_rx_out(63 downto 0) => gtwiz_userdata_rx_out(63 downto 0),
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0\ => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST\,
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_1\ => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0\,
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_2\ => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_1\,
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_3\ => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_2\,
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_4\(2 downto 0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_3\(2 downto 0),
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_5\(9 downto 0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_4\(9 downto 0),
      gtyrxn_in(0) => gtyrxn_in(0),
      gtyrxp_in(0) => gtyrxp_in(0),
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkpcs_out(0) => txoutclkpcs_out(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txresetdone_out(0) => txresetdone_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtwiz_reset is
  port (
    rst_in_out_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.gtrxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.gttxreset_ch_int\ : out STD_LOGIC;
    RESET_IN : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.gtpowergood_int\ : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtwiz_reset : entity is "gtwizard_ultrascale_v1_7_13_gtwiz_reset";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtwiz_reset;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gtye4.gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gtye4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gtye4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gtye4.txuserrdy_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in11_out__0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_2 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr013_out__0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair57";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair65";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_4 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair55";
begin
  \gen_gtwizard_gtye4.gtrxreset_int\ <= \^gen_gtwizard_gtye4.gtrxreset_int\;
  \gen_gtwizard_gtye4.rxprogdivreset_int\ <= \^gen_gtwizard_gtye4.rxprogdivreset_int\;
  \gen_gtwizard_gtye4.rxuserrdy_int\ <= \^gen_gtwizard_gtye4.rxuserrdy_int\;
  \gen_gtwizard_gtye4.txuserrdy_int\ <= \^gen_gtwizard_gtye4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \p_0_in11_out__0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000800FF00"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx_timer_clr_reg_n_0,
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx(1),
      I5 => sm_reset_rx(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_28
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtpowergood_out(0) => gtpowergood_out(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_29
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_30
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx[2]_i_3\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_31
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_32
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      \FSM_sequential_sm_reset_tx[2]_i_3\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_33
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gtye4.rxuserrdy_int\ => \^gen_gtwizard_gtye4.rxuserrdy_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_34
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gtye4.txuserrdy_int\ => \^gen_gtwizard_gtye4.txuserrdy_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \sm_reset_tx_timer_clr013_out__0\ => \sm_reset_tx_timer_clr013_out__0\,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_plllock_rx_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_35
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => sm_reset_rx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      cplllock_out(0) => cplllock_out(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gtrxreset_int\ => \^gen_gtwizard_gtye4.gtrxreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_36
     port map (
      E(0) => bit_synchronizer_plllock_tx_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => sm_reset_tx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      cplllock_out(0) => cplllock_out(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gttxreset_int\ => \gen_gtwizard_gtye4.gttxreset_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_37
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.rxprogdivreset_int\ => \^gen_gtwizard_gtye4.rxprogdivreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_0,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_4,
      Q => \^gen_gtwizard_gtye4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_3,
      Q => \gen_gtwizard_gtye4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gttxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gtye4.gtpowergood_int\,
      O => \gen_gtwizard_gtye4.gttxreset_ch_int\
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_2,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_38
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_39
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_40
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_41
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      p_1_in => p_1_in,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_42
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_43
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      p_1_in => p_1_in
    );
reset_synchronizer_rx_done_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk2_in(0) => rxusrclk2_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_44
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync3_reg_0 => gtwiz_reset_tx_done_int_reg_n_0
    );
reset_synchronizer_txprogdivreset_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_45
     port map (
      drpclk_in(0) => drpclk_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg_0 => rst_in_out_reg
    );
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => RESET_IN
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gen_gtwizard_gtye4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gtye4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(10),
      I2 => sm_reset_rx_cdr_to_ctr_reg(14),
      I3 => sm_reset_rx_cdr_to_ctr_reg(15),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(4),
      I1 => sm_reset_rx_cdr_to_ctr_reg(0),
      I2 => sm_reset_rx_cdr_to_ctr_reg(9),
      I3 => sm_reset_rx_cdr_to_ctr_reg(6),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(5),
      I1 => sm_reset_rx_cdr_to_ctr_reg(2),
      I2 => sm_reset_rx_cdr_to_ctr_reg(3),
      I3 => sm_reset_rx_cdr_to_ctr_reg(1),
      I4 => sm_reset_rx_cdr_to_ctr_reg(17),
      I5 => sm_reset_rx_cdr_to_ctr_reg(18),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(16),
      I2 => sm_reset_rx_cdr_to_ctr_reg(13),
      I3 => sm_reset_rx_cdr_to_ctr_reg(19),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(20),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(12),
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(8),
      I3 => sm_reset_rx_cdr_to_ctr_reg(7),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(5),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(4),
      I3 => sm_reset_rx_pll_timer_ctr_reg(6),
      I4 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(5),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(4),
      I3 => sm_reset_tx_pll_timer_ctr_reg(6),
      I4 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \sm_reset_tx_timer_clr013_out__0\
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q => \^gen_gtwizard_gtye4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_fail_store_reg : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter : entity is "gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cal_fail_store_i_2_n_0 : STD_LOGIC;
  signal cal_fail_store_i_3_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[9]\ : STD_LOGIC;
  signal \hold_clk[2]_i_1_n_0\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal \refclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair15";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of refclk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \refclk_cnt0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair16";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[1]_0\(0) <= \^freq_cnt_o_reg[1]_0\(0);
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDF30331010"
    )
        port map (
      I0 => cal_fail_store_i_2_n_0,
      I1 => cal_on_tx_reset_in_sync,
      I2 => cal_fail_store_i_3_n_0,
      I3 => cal_fail_store_reg,
      I4 => Q(5),
      I5 => \cal_fail_store__0\,
      O => rst_in_out_reg_0
    );
cal_fail_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]\(0),
      O => cal_fail_store_i_2_n_0
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888000000000000"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]\(0),
      I2 => cal_fail_store_reg_0,
      I3 => cal_fail_store_reg_1,
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => cal_fail_store_i_3_n_0
    );
\cpll_cal_state2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      O => DI(3)
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[15]_0\(2)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => \freq_cnt_o_reg[15]_0\(1)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \^freq_cnt_o_reg[1]_0\(0),
      O => \freq_cnt_o_reg[15]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \freq_cnt_o_reg_n_0_[9]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^freq_cnt_o_reg[1]_0\(0),
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \freq_cnt_o_reg[15]_0\(7)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[15]_0\(6)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[15]_0\(5)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \freq_cnt_o_reg[15]_0\(4)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[15]_0\(3)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => Q(2),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => Q(3),
      I4 => \^done_o_reg_0\,
      I5 => Q(1),
      O => done_o_reg_1(0)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => \cpll_cal_state_reg[21]\(0),
      I4 => Q(4),
      O => done_o_reg_1(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF7FFF7FFF"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]_0\,
      I1 => \cpll_cal_state_reg[13]_1\,
      I2 => \cpll_cal_state_reg[13]_2\,
      I3 => cal_fail_store_reg_0,
      I4 => \repeat_ctr_reg[3]\(0),
      I5 => CO(0),
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state_reg_n_0_[4]\,
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg[1]_0\,
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(9),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(10),
      Q => \freq_cnt_o_reg_n_0_[11]\,
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(11),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(12),
      Q => \freq_cnt_o_reg_n_0_[13]\,
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(13),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(14),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(15),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(16),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(0),
      Q => \^freq_cnt_o_reg[1]_0\(0),
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(1),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(2),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(3),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(4),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(5),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(6),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(7),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(8),
      Q => \freq_cnt_o_reg_n_0_[9]\,
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => \p_0_in__0\(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => \p_0_in__0\(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => \hold_clk[2]_i_1_n_0\
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(2),
      I3 => hold_clk_reg(3),
      O => \p_0_in__0\(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hold_clk_reg(2),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(3),
      I4 => hold_clk_reg(4),
      O => \p_0_in__0\(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(2),
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \p_0_in__0\(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \hold_clk[2]_i_1_n_0\,
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => S(0)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \freq_cnt_o_reg[15]_1\(4)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[15]_1\(3)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[15]_1\(2)
    );
\i__carry_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => \freq_cnt_o_reg[15]_1\(1)
    );
\i__carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \^freq_cnt_o_reg[1]_0\(0),
      O => \freq_cnt_o_reg[15]_1\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \freq_cnt_o_reg[15]_2\(5)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \freq_cnt_o_reg[15]_2\(4)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => \freq_cnt_o_reg[15]_2\(3)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \freq_cnt_o_reg_n_0_[9]\,
      O => \freq_cnt_o_reg[15]_2\(2)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[15]_2\(1)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => \freq_cnt_o_reg[15]_2\(0)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \freq_cnt_o_reg[15]_1\(7)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[15]_1\(6)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[15]_1\(5)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \refclk_cnt[0]_i_1_n_0\
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \refclk_cnt[0]_i_1_n_0\,
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001500"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => CO(0),
      I2 => \repeat_ctr_reg[3]\(0),
      I3 => \repeat_ctr_reg[3]_0\,
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_55
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => testclk_rst,
      I2 => \state[2]_i_2_n_0\,
      I3 => testclk_en,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => testclk_en,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => refclk_cnt_reg(13),
      I1 => refclk_cnt_reg(14),
      I2 => refclk_cnt_reg(12),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(4),
      I3 => hold_clk_reg(5),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(1),
      I2 => refclk_cnt_reg(2),
      I3 => refclk_cnt_reg(3),
      I4 => refclk_cnt_reg(4),
      I5 => refclk_cnt_reg(5),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_cnt_reg(6),
      I1 => refclk_cnt_reg(7),
      I2 => refclk_cnt_reg(8),
      I3 => refclk_cnt_reg(10),
      I4 => refclk_cnt_reg(11),
      I5 => refclk_cnt_reg(9),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \state[0]_i_1_n_0\,
      PRE => \state_reg[1]_0\,
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[1]_i_1_n_0\,
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[3]_i_1_n_0\,
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(0),
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(2),
      Q => \^d\(9)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(3),
      Q => \^d\(10)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(4),
      Q => \^d\(11)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(5),
      Q => \^d\(12)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(6),
      Q => \^d\(13)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(7),
      Q => \^d\(14)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(0),
      Q => \^d\(15)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(1),
      Q => \^d\(16)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(1),
      Q => \^d\(0)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(2),
      Q => \^d\(1)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(3),
      Q => \^d\(2)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(4),
      Q => \^d\(3)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(5),
      Q => \^d\(4)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(6),
      Q => \^d\(5)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(7),
      Q => \^d\(6)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(0),
      Q => \^d\(7)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(1),
      Q => \^d\(8)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
h4/8v0FBgXUomE5kJVs58UlO/ao4SLHpniPXt+fomPPYB6tv3U0iBfOL5737ZNNEhgP1kkKeMvq+
VxOLW94g7JZT6mWc5ZuQ7jgK8Qpa6+1xpVVQBB6gVSEeHij7ZHqPdYaLC9rL/SR7notnBC1OujFi
++mTu5z/HJZtnN4VJQw=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Su6POoQw092/hg4JN8GOCSrLUa435VAUaqUned4C4G61yBHlUmaG63UO+KxY5pgyMrDH6/XH2bPa
fona2wB0Y0sw6W61PXOfiew7cH42baMY0P9UBRjH25EZTf72W3O8r7DNj16ob9pPi7bkuCd3aab3
hdfeY613n+hUbAXTLQqbhjqGmO9kFeC/VmdSITa02RauMnpfVxz1wLu9iUQ0V+mPTp6hvfNXlD0F
7oONLZJg+c6/+uSw1WbEiltO2Lplqvbb0sYbZjtTSEQZSdF4DiUdA0SGK+L75aDYGx3Z/ajCRpBx
Mr39wb5wiDr6SJ/QQ/JmYc+HrTs/fbN9BJ/Grg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JbOromwhdJgnOFMOfO8mpnyFC1anQPoDL/XeHYQuoY4+0yjNmPGasGLGjanpoUgfOYngBHPrFFFH
rapGBPsHEbT6JXWHeRJexf2moVhmq1sHJ7n+Jx1rVNuyclUCC08Fg3sy6FdUQmptKSpqOw1x0DV8
R9ZlmwLTkoN8IV6D7sg=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XbCcyKbk3pmZ92QhZ1iCj+9jpzUJAn91N3YYwVHN3gwcgTU0NRr0oD7EmkLoZ8hVAhh/9YMUp7DE
059wcAzCBsD2W3CWY+GHUSJS57Xt2yi9tZH7binajEyHpCqaFKKO9WxDTO9XnYLVswRvAii0DOJL
mY+z3Z0uDx55BVWqbbvDkA5gABsZLueFt15rXRJPRnAjzWXhYzjiqC1WQDy5UHl/LBDlsOMuouyd
gM4k7zzEZUOy4o1sI2isD+6T/wd+iOsXvq39rguDUtkw3SR4GJmk+rBu3rBh+EvBHKxaWqQjGGNV
qWyrqd89LjZFGnXZ2jvsgxldJWCellgTK1ZEfA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dG5h8R2Fe36rfzcvmeDU4OapeKO/Lhe0DkL+4c9AG4It+1yVmtHeEWL8eVWMvHdPTwqJqgkMQbh4
OO9/9XZMyYCWFJTHu4ossKo7zKccfTeBbKfgP+rDEckDTGIWXihj2YJ2N0p6q9Ynpsz9qOLdoXTY
gZXwoOe4MrZBJWZrDOqkD1hQ+cRUV9c8S6FlH+AyBNj5dlaAM0Jyq6a8TvcRmLoZfdi1zFWXeTUW
/XfWQRP+vnqqV8VPdyfaJJzaKnG1u9PnvSFauc3SzydGZfICacU2pPxqAaJWzDYwSns+vd4vCu7u
e01UXo4XXeFCvO/9mye0QnyrDHhuE0b1Svw/jQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K8hvyEyHvgdg02DFF2GnEdLUq6j/uKT5fsI+Nkpbw14CRrq5p+STF83Or85VDleAax2TYln4LhGn
6G6INbZ4BdMuA4nVtyx5xaogScfMwbjrTAn0bqxT20M++g4cn4gW2g3oEFMnXaYCsLaJ58t4/T42
ocO8oqJeCowKICP/eM+B+/jSusNp4JILdp522MKky1zANadPwlv8a7QrMrJQrnb/lF8qC10yXqfM
LbKfbAEBaHlel46y7YBqdIimfeAVng194wkXobD6WuMhQOpFkigBOLQzoKQWN1TWeY5/rSQt9pcT
xLm+NEQmtlL61OudMCIqm++dCQSgE4NFJj1fCw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gSLVZdmdCqRy/3LoTp5M48T1hUUfGQp8cxVz4NQ+P65mrZ0oJJXHSaNbzdvtYH41+27aGh3RBbLb
pzz+TmeVuEVneG5nGe1VY2ogM1D7tBMRUvNgXK2PkSRLnk9tYgnxoYi0cYLBxa3piqBh44cdYXif
bT0Uh2vFogmdeH5hxVNFk8FEhULNtR/T9r9ilPNDQALb08fQM461sjlhS2jgRgH0X8LZqnBOii+F
7+GguDMENTlzU0XSYWEcGFH9V5PdYMehb0WgZeiqTchxRuQFmLjDhI4J5dkci8RmkLCwz4KyjfOi
S8Nkg20qh9otuAisfQTh4Qx2lC7x7BHgmuwy0w==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
kXlkvzJI7Tq1glqNfjqmCb8YU69bhN9hH5OsWvFNj7VseyX6/5l9Mgif4B1r1LeKz06I27dmB9g7
AuHBFZ0bPN86mURBL/HK/dTOGyLYAveWeOIK1kqX56i4H9UNIUObEphcz9wdT0OgXHTPMxiIpJhT
1o5oYJW49mDsAv5yxe4FvPo6rFgZAiEo34vJGDxzz4//zJq0z+GxJNCibpLydZBWaJWRfsDUs9pm
1O6hS3KPIL5Evg1JOFt1uwKb1xEA08ETT+qYwg6zmFfwQbs6O7modRmBtEd1n9mrqsgCAviiLPtN
LUFiLdrywPt7LArLCRz4h5uHJxz/21Pj5m1VZtZq9nFmsbp6Lw/0RF1+nN8o+RIu+/tmu74xkL/8
nNEc9mEFy912OKP6WDP4Ajzg4gl9xhtaYA5eGkNB/43YjgGsmTe+L0dyxHIwa734JNMb5zC5dRtR
V4pCnWZKmnDJDXvMftedQzqQvdFwJg5hLxrHfkPD8LqiOwVck/Nt6QSF

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ADtaDIjUIR6zZBfz+lPRaDMdXcoufPACX4aSe06/DoTgIDvM+UOlm8rH20gKO3r8YdsuLtUh7rhz
ekJB22nBPUdbl3FvlGdQIgiCyJ8XgZYvvuOo9I765yKjFxQsFmQE0Ih86fqCqvYmRnsZkpk1uQ7v
JpqhWGBX6tLgYu/txP+ShnzFfkWGhj29JhYII0zqJMBCjGeM89F+mlH+X/YL5Q/fZYyh9Cr2CJx6
ofJpBZ1SPlXwgafXVi0QAUVuQEBmZYVn9Kze++tMEr6qv62ANq23LevYQfCsYKoY5iyf5U7jJ5Qx
eC9nG5Es4y6lz5giep7veaXdBFBHd7VuD56v4w==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zFwVPvNmX5sBruiGDSfENTp6EBfydwYKhxWi0YDKQ4j0gu6AMV8yJP6GXeJs/A9Zgb1UFE+sJifk
OngE9N2vVRp43pAVauHQf1hUkSWPDJuZ9yEQZbR7F3mmiBKu/Aehj7KcAjv07FWv46HzxRL9E2xx
gpDOzAyNSNubxORv7bVYUV0C4Fr+tZRA6douG4rxi56npPfzIAZjyU4wPvwabxrJ9L4ZRuZXciLk
lJGTIJZTH2uclPmuo57jlIXGo1ZtQZgRCDfn7W02AQ7MDKblx47m+E+sUKKYHZlvf30GkPcwlucZ
ZcUcGnYaRCZnrhwFl0qxxXn2pO15vG4MJXOHMw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Lq86c/0SMuvdLuij6dbfI/ah4/50WGATVNRwXobLfbnZqWOhhEk3VDQATTxe7ZLrUauwrLuMoKhS
j4kqT2raqDijA51Tz7ee+F/MUKvyxGDJqfBi5JJX9y81LCXav7HpdRiPTy6w5O3tQoQbugh61D0B
oJBwNvL22Oi10e+Bu7H1yQvsbksxPAA8VE8HK+OJzZETk0PfHS2ySL5WXLQf7duD6CWmpWdLMrZQ
ojOqvNL31LsO1gZhssTk4RgyZUrZ3CboBbLWDxq2L/SsF5YiRIUPDTe17rRcrxa1y6LzMD/ve/nR
mptJOGxlUgLpJaPAA7jH3b+EQGlrHzHOsG8fFQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1776)
`protect data_block
2fsTPaZQwWqvb8xl+KC7wrXgZpFq3XZgsqIIyTB4ZT2pQuWZtR5nEklYS66NZWPVZbYRDakKdIVW
YuzUQ2kPy5UO63F9I+9T8ri3/3iRydJ/R3kdKBr5yGTLCkHIO4MtikcOmLC8IgTV9SRjOmwxtJRg
KP93kk/XcWepJ94ks4XrZwTvKLziaTSt5DLYChrAHZG1Pn1nQF60nw/OVGUdBT3wTZDfFpG4iITi
KhAmkEujzytB3av/DMxgOZh3dg+DUuH57ynAbf2aHQ5ywwliuhHClL7OmrCjh+sc4Icb1e9rxusw
VzM0VBelocwzMHUO0zD5NGxn+KidGZOfCYks6Gwbkh/JD5kPxa33uW229fnsFZEV8+7KLniJRzun
KlDf6eto+FDwWA1sYOs60+w9JXkj9tLp6DDpyOl4WU9+6Q09nrVB4wAx6xgAiEjgMDBr3zx0lytf
L9uWW4zsrKgQJGtF5laPh8Frec9axS2DtcZjSg8/1qEiF8g94Pw9i5RcN0yPoEqz//roIpYJz/W+
5eFLYfSs7YeqszMrwes0wG+coI0sjM9n9JsyG6s6TQYJzBHL9PAc16K6j3D807W1C2K4ON5NfPMC
IKLktAHMwkKxQkXA5sfUshou8IFfL/QFS8QCanVfdbT4msz033upWIhtvxqOwV2fmibE+PY9cLGf
T3om1yddH/YhMZ32xMHojHOsRwDUFn76GkdyOsZ/C5GZtEcVw/QpQm0lp1m8thiRoa6mrlIw9dhk
eJzw2olSarYtgtajRVkrSjn9wVXftaeaZnr1Lcvm5aonaKwf8DVN+jCK9h/mSnMPWXNpDyhY4pCq
b+54Syxw7x+JlF7+bW1+8fp4MtXx8OAzIAwaxc8VuFdQlEUJ3e2uVuYSBy8OnCqyxWi1qoaBpxJZ
ikT//wRPSa+bCex4vVtl5E/iTxLnBTqQwsBn21nbY0WU7GzSvmH7XF9PKwUcHLT2PgN1jYCp8bzA
L1SVsazIrkDrkNMQsYxysJgIjehd6QGzg7g3QMq8Hbz/UnHSPQ+vv0rweGtkO1ZZAnG9EuD6sK+t
mI9vlO4WjtDrj6+yopCwGtjqtVgxPsJnjGG2ozwsuKPFsN0ecom1cySrVa7kxvD/ztzqsPjTYQkE
qtoGpRHVZxaZ+zPx0Bait6ymZMSMzZmjI7An7DU6RU9ked331r9BesiupyVOSZIx+oeBfi4tE5Sh
nnPP71L04XDS+q9CAebi+N87TrUdjTzrE5a/NI7geUlCZpFXfblSCF1D4YYlrbKUtp7opm5DlNup
Kh3w2E5aWdEsxUmyJB5hdzB6UXwdaLVMVhJNgtveiCU2XL3U57Cje3l1z7+IXgUZVnRgU3qoNgL5
zVLZiur2ElkdFDcRMm6SFQBghXMIbakWu4bmGinB6u7Pe7iWvhTurldII5/LTzQxGW/oaqADmDkZ
/QBLKlIrKfgFGaIwr+EOhkTtnzWP6aV2fqVKGSx9bZVXJIqxsDT35yx0fQV2b3iitjkjqAdo3ZKu
eB1KlOjlkNrT9RLPvZDg1h18JOuJ5RMe0l+a5aR1FfcLtx8ac174mbWV3JTQuAwaKPRIXQ5oZWSF
D19OspRIEKJsOnZi6bsFjOXHFOFASncAcweLJyevecDL5h90UMEb9Xs6Dcdm+oFHLHjZJDnD2cMU
C3bAVf4VEcFxN7qqve7vE0mKu6r/GU/lk3Ncso3bZOgzMKg62Mb3U9odHkQ7hM+ixnfHEj59J/yS
reX9PzYHQr97IoUYikFYILn7kqnO6wvRc+oRr++AsvUZ3rUo/+ea9Xkkul365iAYalDYDPsVnc8+
qT1Eqhp05mXeaKeEkV0VfuHTgTCZ2psrXDvf/B+qVePIfjkWkgRMTlwINxzTmXaemPQJFlMrhfEJ
KFsV1OOJ/wDqtE1P+Vy4KfeGwhFQpqYJw0aulTAL5grZi881WZvS3RnukYdUN9Dt4ODQA3lxEP5D
2CabKtoeB65O1xm1gX5lOn/WEdTTA+BzJPN6CQQfipWoMgGTcJAJjRYxxTGHMU8FaYY7ub30DrXI
o9OgstVlqmHgqAZBDpZEOy1zcPu1aEeDXNMCnoU9cPL9W2Xhq5DEvgo/E+hZpCKDcokSrcnm/dJH
VkeLLfhfkK5FXSgT6HLtitWDxVQeQLEjXj1ZMpASc/QgO9WyHuWXcB2NVPayrEOqpFO1eIgPqW2y
mTfSMn1ehGy7CmmUh/RFcLaAY5PBlCUPCyT1UeR0b1YrlLvPO66d93ydS/5/otF6BCroIoNj64J/
CDikeeGHAjm4zDiGnGyHWdYe2ObL6jT4tHH6y7uh1C73rdO1vHUkTfcgG856LEARC//j3cQsPSZD
147ZgHEbxDYV
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_SIMPLEX_RX_AURORA_LANE is
  port (
    in_polarity_i : out STD_LOGIC;
    lane_up_flop_i : out STD_LOGIC;
    rx_reset_i : out STD_LOGIC;
    rx_enable_err_detect_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 73 downto 0 );
    rxdatavalid_to_ll_i : out STD_LOGIC;
    got_cc_i : out STD_LOGIC;
    rx_polarity_r_reg : out STD_LOGIC;
    in0 : out STD_LOGIC;
    rx_hard_err_i : out STD_LOGIC;
    reset2fc_r : out STD_LOGIC;
    RXDATAVALID_IN_REG_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_pe_data_v_c : out STD_LOGIC;
    RX_SOFT_ERR_reg : out STD_LOGIC;
    remote_ready_i : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : in STD_LOGIC;
    polarity_val_i : in STD_LOGIC;
    \rx_na_idles_cntr_reg[4]\ : in STD_LOGIC;
    reset2fc_r_reg : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    rxdatavalid_i : in STD_LOGIC;
    CC_RX_HEADER_OUT_ERR : in STD_LOGIC;
    \RX_DATA_REG_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 66 downto 0 );
    RX_HARD_ERR_reg : in STD_LOGIC;
    master_do_rd_en : in STD_LOGIC;
    \raw_data_r_reg[0]\ : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end aurora_64b66b_SL_SIMPLEX_RX_AURORA_LANE;

architecture STRUCTURE of aurora_64b66b_SL_SIMPLEX_RX_AURORA_LANE is
  signal RX_SOFT_ERR0 : STD_LOGIC;
  signal illegal_btf_i : STD_LOGIC;
  signal \^lane_up_flop_i\ : STD_LOGIC;
  signal ready_r_reg0 : STD_LOGIC;
  signal rx_header_err_r : STD_LOGIC;
begin
  lane_up_flop_i <= \^lane_up_flop_i\;
simplex_rx_err_detect_i: entity work.aurora_64b66b_SL_SIMPLEX_RX_ERR_DETECT
     port map (
      CC_RX_HEADER_OUT_ERR => CC_RX_HEADER_OUT_ERR,
      RX_HARD_ERR_reg_0 => RX_HARD_ERR_reg,
      RX_SOFT_ERR0 => RX_SOFT_ERR0,
      RX_SOFT_ERR_reg_0 => RX_SOFT_ERR_reg,
      RX_SOFT_ERR_reg_1 => \rx_na_idles_cntr_reg[4]\,
      ready_r_reg => reset2fc_r_reg,
      ready_r_reg0 => ready_r_reg0,
      rx_hard_err_i => rx_hard_err_i,
      rx_header_err_r => rx_header_err_r,
      rx_soft_err_reg => \raw_data_r_reg[0]\
    );
simplex_rx_lane_init_sm_i: entity work.aurora_64b66b_SL_SIMPLEX_RX_LANE_INIT_SM
     port map (
      Q(0) => Q(66),
      RX_SOFT_ERR0 => RX_SOFT_ERR0,
      check_polarity_r_reg_0 => reset2fc_r_reg,
      illegal_btf_i => illegal_btf_i,
      in0 => in0,
      lane_up_flop_i_0 => \^lane_up_flop_i\,
      master_do_rd_en => master_do_rd_en,
      polarity_r_reg_0 => in_polarity_i,
      polarity_val_i => polarity_val_i,
      ready_r_reg0 => ready_r_reg0,
      reset_count_r0 => reset_count_r0,
      reset_lanes_i => reset_lanes_i,
      rst_r_reg_0 => rx_reset_i,
      rx_enable_err_detect_i => rx_enable_err_detect_i,
      rx_header_err_r => rx_header_err_r,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_polarity_r_reg_0 => rx_polarity_r_reg,
      s_level_out_d1_aurora_64b66b_SL_cdc_to_reg => s_level_out_d1_aurora_64b66b_SL_cdc_to_reg,
      s_level_out_d6_reg => \rx_na_idles_cntr_reg[4]\
    );
sym_dec_i: entity work.aurora_64b66b_SL_SYM_DEC
     port map (
      D(71 downto 0) => D(73 downto 2),
      E(0) => E(0),
      Q(65 downto 0) => Q(65 downto 0),
      RXDATAVALID_IN_REG_reg_0 => RXDATAVALID_IN_REG_reg,
      \RX_DATA_REG_reg[0]_0\ => \RX_DATA_REG_reg[0]\,
      RX_SEP7_reg_0 => D(0),
      RX_SEP_reg_0 => D(1),
      SR(0) => SR(0),
      got_cc_i => got_cc_i,
      illegal_btf_i => illegal_btf_i,
      \raw_data_r_reg[0]\ => \raw_data_r_reg[0]\,
      remote_ready_det_reg_0 => \^lane_up_flop_i\,
      remote_ready_i => remote_ready_i,
      reset2fc_r => reset2fc_r,
      reset2fc_r_reg_0 => reset2fc_r_reg,
      \rx_na_idles_cntr_reg[4]_0\ => \rx_na_idles_cntr_reg[4]\,
      rx_pe_data_v_c => rx_pe_data_v_c,
      rxdatavalid_i => rxdatavalid_i,
      rxdatavalid_to_ll_i => rxdatavalid_to_ll_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx is
  port (
    \gen_gtwizard_gtye4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \gt0_drpaddr[3]\ : out STD_LOGIC;
    \gt0_drpaddr[6]\ : out STD_LOGIC;
    \gt0_drpaddr[7]\ : out STD_LOGIC;
    i_in_out_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gt0_drpaddr[5]\ : out STD_LOGIC;
    \gt0_drpaddr[0]\ : out STD_LOGIC;
    \gt0_drpdi[15]\ : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : in STD_LOGIC;
    \data_i_reg[15]\ : in STD_LOGIC;
    \data_i_reg[15]_0\ : in STD_LOGIC;
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx : entity is "gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx is
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_38 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_39 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_40 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_41 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_42 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_43 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_44 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_45 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_46 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_47 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_48 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_49 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_50 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_51 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_52 : STD_LOGIC;
  signal \addr_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \addr_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \addr_i[2]_i_6_n_0\ : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \cal_fail_store__0\ : STD_LOGIC;
  signal cal_fail_store_i_4_n_0 : STD_LOGIC;
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_0 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal cpll_cal_state7_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cpll_cal_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[31]\ : STD_LOGIC;
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllpd_int_reg_0\ : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllreset_int_reg_0\ : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \daddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_3_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2_n_0\ : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_done : STD_LOGIC;
  signal \drp_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_i_2_n_0 : STD_LOGIC;
  signal freq_counter_rst_i_3_n_0 : STD_LOGIC;
  signal freq_counter_rst_i_5_n_0 : STD_LOGIC;
  signal freq_counter_rst_i_6_n_0 : STD_LOGIC;
  signal freq_counter_rst_i_7_n_0 : STD_LOGIC;
  signal freq_counter_rst_reg_n_0 : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal mask_user_in_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal progclk_sel_store : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal rd : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_store__0\ : STD_LOGIC;
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal txprogdivreset_int : STD_LOGIC;
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_11_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_12_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
  signal \x0e1_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_i[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \addr_i[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \addr_i[2]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \addr_i[2]_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \addr_i[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \addr_i[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \addr_i[6]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \addr_i[7]_i_1\ : label is "soft_lutpair45";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute SOFT_HLUTNM of cal_fail_store_i_4 : label is "soft_lutpair37";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cpll_cal_state2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cpll_cal_state[15]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of cpllpd_int_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of cpllreset_int_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \daddr[6]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \data_i[15]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \di_msk[12]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \di_msk[12]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \di_msk[15]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \di_msk[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \di_msk[5]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[5]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of dwe_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of freq_counter_rst_i_2 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of freq_counter_rst_i_5 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of txprogdivreset_int_i_1 : label is "soft_lutpair30";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of wait_ctr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \wait_ctr[10]_i_10\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wait_ctr[10]_i_12\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \wait_ctr[10]_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wait_ctr[10]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_8\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_9\ : label is "soft_lutpair21";
begin
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cpllpd_int_reg_0 <= \^cpllpd_int_reg_0\;
  cpllreset_int_reg_0 <= \^cpllreset_int_reg_0\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_freq_counter
     port map (
      CO(0) => cpll_cal_state2,
      D(16 downto 0) => D(16 downto 0),
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      O(7 downto 0) => O(7 downto 0),
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => p_18_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      S(0) => S(0),
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_fail_store_reg => bit_synchronizer_cplllock_inst_n_0,
      cal_fail_store_reg_0 => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_1 => cal_fail_store_i_4_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \wait_ctr[24]_i_3_n_0\,
      \cpll_cal_state_reg[13]_0\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[13]_1\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[13]_2\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[21]\(0) => drp_done,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      done_o_reg_1(1) => cpll_cal_state7_out(21),
      done_o_reg_1(0) => cpll_cal_state7_out(13),
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[15]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      \freq_cnt_o_reg[15]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[15]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[15]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \freq_cnt_o_reg[15]_1\(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[15]_1\(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[15]_1\(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      \freq_cnt_o_reg[15]_1\(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      \freq_cnt_o_reg[15]_1\(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      \freq_cnt_o_reg[15]_1\(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      \freq_cnt_o_reg[15]_1\(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      \freq_cnt_o_reg[15]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      \freq_cnt_o_reg[15]_2\(5) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      \freq_cnt_o_reg[15]_2\(4) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      \freq_cnt_o_reg[15]_2\(3) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      \freq_cnt_o_reg[15]_2\(2) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      \freq_cnt_o_reg[15]_2\(1) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      \freq_cnt_o_reg[15]_2\(0) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_51,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_52,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      \freq_cnt_o_reg[1]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      \repeat_ctr_reg[3]\(0) => cpll_cal_state26_in,
      \repeat_ctr_reg[3]_0\ => \repeat_ctr[3]_i_3_n_0\,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_18,
      rst_in_out_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \state_reg[1]_0\ => freq_counter_rst_reg_n_0,
      \testclk_cnt_reg[15]_0\(7 downto 0) => \testclk_cnt_reg[15]\(7 downto 0),
      \testclk_cnt_reg[17]_0\(1 downto 0) => \testclk_cnt_reg[17]\(1 downto 0),
      txoutclkmon => txoutclkmon
    );
\addr_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \addr_i[2]_i_3_n_0\,
      I1 => \addr_i[2]_i_4_n_0\,
      I2 => drpaddr_in(0),
      O => \gt0_drpaddr[0]\
    );
\addr_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \addr_i[2]_i_3_n_0\,
      I1 => \addr_i[2]_i_4_n_0\,
      I2 => drprst_in_sync,
      I3 => drpaddr_in(1),
      O => i_in_out_reg(0)
    );
\addr_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \addr_i[2]_i_3_n_0\,
      I1 => \addr_i[2]_i_4_n_0\,
      I2 => drprst_in_sync,
      I3 => drpaddr_in(2),
      O => i_in_out_reg(1)
    );
\addr_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \data_i_reg[15]_0\,
      I1 => drpaddr_in(3),
      I2 => drpaddr_in(0),
      I3 => drpaddr_in(7),
      I4 => drpaddr_in(6),
      I5 => \addr_i[2]_i_6_n_0\,
      O => \addr_i[2]_i_3_n_0\
    );
\addr_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \data_i_reg[15]\,
      I1 => drpaddr_in(3),
      I2 => drpaddr_in(7),
      I3 => drpaddr_in(4),
      I4 => drpaddr_in(1),
      I5 => \addr_i[2]_i_6_n_0\,
      O => \addr_i[2]_i_4_n_0\
    );
\addr_i[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => drpwe_in(0),
      I1 => \cpll_cal_state_reg_n_0_[31]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \addr_i[2]_i_6_n_0\
    );
\addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \addr_i[2]_i_4_n_0\,
      I1 => drpaddr_in(3),
      I2 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpaddr[3]\
    );
\addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \addr_i[2]_i_3_n_0\,
      I1 => \addr_i[2]_i_4_n_0\,
      I2 => drpaddr_in(5),
      O => \gt0_drpaddr[5]\
    );
\addr_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpaddr_in(6),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpaddr[6]\
    );
\addr_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpaddr_in(7),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpaddr[7]\
    );
bit_synchronizer_cplllock_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_49
     port map (
      Q(1) => \cpll_cal_state_reg_n_0_[30]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      USER_CPLLLOCK_OUT_reg => mask_user_in_reg_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      i_in_out_reg_0 => bit_synchronizer_cplllock_inst_n_0,
      in0 => in0
    );
bit_synchronizer_txoutclksel_inst0: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_50
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[0]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_51
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[1]\ => mask_user_in_reg_n_0
    );
bit_synchronizer_txoutclksel_inst2: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_52
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[2]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_53
     port map (
      D(4 downto 2) => cpll_cal_state7_out(31 downto 29),
      D(1 downto 0) => cpll_cal_state7_out(20 downto 19),
      Q(6) => \cpll_cal_state_reg_n_0_[31]\,
      Q(5) => \cpll_cal_state_reg_n_0_[30]\,
      Q(4) => \cpll_cal_state_reg_n_0_[29]\,
      Q(3) => \cpll_cal_state_reg_n_0_[28]\,
      Q(2) => p_11_in,
      Q(1) => p_12_in,
      Q(0) => p_13_in,
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[20]\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      \cpll_cal_state_reg[29]\ => \wait_ctr[24]_i_3_n_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => freq_counter_rst_i_2_n_0,
      freq_counter_rst_reg_0 => freq_counter_rst_i_3_n_0,
      freq_counter_rst_reg_1 => freq_counter_rst_i_5_n_0,
      freq_counter_rst_reg_2 => freq_counter_rst_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      rst_in_out_reg => bit_synchronizer_txprgdivresetdone_inst_n_0
    );
bit_synchronizer_txprogdivreset_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_54
     port map (
      drpclk_in(0) => drpclk_in(0),
      i_in_meta_reg_0 => i_in_meta_reg,
      \non_pcie_txoutclksel.GTYE4_TXPROGDIVRESET_OUT_reg\ => mask_user_in_reg_n_0,
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '1',
      CLR => lopt_1,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => cal_fail_store_i_4_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => U_TXOUTCLK_FREQ_COUNTER_n_19,
      Q => \cal_fail_store__0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cpll_cal_state2_carry_n_0,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(6 downto 5) => B"00",
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(2 downto 1) => B"00",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_35
    );
\cpll_cal_state2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cpll_cal_state2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_52
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_43
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_51
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      O => cpll_cal_state7_out(12)
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_18_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      O => cpll_cal_state7_out(14)
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \wait_ctr[24]_i_4_n_0\,
      I1 => p_17_in,
      I2 => \wait_ctr[10]_i_4_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wait_ctr[10]_i_4_n_0\,
      I1 => p_16_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_15_in,
      O => cpll_cal_state7_out(16)
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \wait_ctr[24]_i_4_n_0\,
      I1 => p_15_in,
      I2 => \wait_ctr[10]_i_4_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(17)
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_13_in,
      I2 => \wait_ctr[10]_i_4_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(18)
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => drp_done,
      I2 => p_1_in10_in,
      O => cpll_cal_state7_out(1)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_3_in,
      O => cpll_cal_state7_out(27)
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => \wait_ctr[24]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => cpll_cal_state7_out(28)
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => drp_done,
      O => cpll_cal_state7_out(2)
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in2_in,
      I2 => \status_store__0\,
      I3 => p_29_in,
      O => cpll_cal_state7_out(3)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_29_in,
      I1 => \status_store__0\,
      I2 => p_1_in5_in,
      I3 => drp_done,
      I4 => p_0_in7_in,
      O => cpll_cal_state7_out(5)
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in5_in,
      O => cpll_cal_state7_out(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => \status_store__0\,
      I3 => p_25_in,
      O => cpll_cal_state7_out(7)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_25_in,
      I1 => \status_store__0\,
      I2 => p_4_in,
      I3 => drp_done,
      I4 => p_0_in3_in,
      O => cpll_cal_state7_out(9)
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \cpll_cal_state_reg_n_0_[0]\,
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_4_in,
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_0_in0_in,
      Q => p_0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(13),
      Q => p_18_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(14),
      Q => p_17_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(15),
      Q => p_16_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(16),
      Q => p_15_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(18),
      Q => p_13_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(1),
      Q => p_1_in10_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in8_in,
      Q => p_2_in4_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in4_in,
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in,
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in1_in,
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_3_in9_in,
      Q => p_3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(28),
      Q => \cpll_cal_state_reg_n_0_[28]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(30),
      Q => \cpll_cal_state_reg_n_0_[30]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(31),
      Q => \cpll_cal_state_reg_n_0_[31]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(3),
      Q => p_1_in2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in2_in,
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(7),
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in,
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(9),
      Q => p_4_in,
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBB4F00"
    )
        port map (
      I0 => \wait_ctr[24]_i_4_n_0\,
      I1 => p_17_in,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_18_in,
      I4 => \^cpllpd_int_reg_0\,
      O => cpllpd_int_i_1_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_i_1_n_0,
      Q => \^cpllpd_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFF8C88"
    )
        port map (
      I0 => \wait_ctr[10]_i_4_n_0\,
      I1 => p_16_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_15_in,
      I4 => \^cpllreset_int_reg_0\,
      O => cpllreset_int_i_1_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_i_1_n_0,
      Q => \^cpllreset_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \daddr[6]_i_3_n_0\,
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[4]_i_2_n_0\,
      O => daddr0_in(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      I4 => \daddr[6]_i_2_n_0\,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(2)
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \daddr[6]_i_3_n_0\,
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[4]_i_2_n_0\,
      O => daddr0_in(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444445"
    )
        port map (
      I0 => \daddr[4]_i_2_n_0\,
      I1 => \daddr[6]_i_3_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => daddr0_in(4)
    );
\daddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_4_in,
      I2 => p_2_in8_in,
      I3 => p_3_in9_in,
      I4 => p_1_in10_in,
      I5 => p_0_in7_in,
      O => \daddr[4]_i_2_n_0\
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_3_in,
      I2 => p_0_in3_in,
      I3 => p_2_in4_in,
      I4 => p_1_in5_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[5]_i_1__0_n_0\
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5557"
    )
        port map (
      I0 => \daddr[6]_i_2_n_0\,
      I1 => p_0_in0_in,
      I2 => p_2_in1_in,
      I3 => p_1_in2_in,
      I4 => \daddr[6]_i_3_n_0\,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(6)
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_1_in10_in,
      I2 => p_3_in9_in,
      I3 => p_2_in8_in,
      I4 => p_4_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      O => \daddr[6]_i_3_n_0\
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => daddr0_in(1),
      I1 => p_0_in,
      I2 => p_2_in,
      I3 => p_1_in,
      O => \daddr[7]_i_1_n_0\
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_4_in,
      I2 => p_2_in8_in,
      I3 => p_3_in9_in,
      I4 => p_1_in10_in,
      I5 => p_0_in7_in,
      O => \daddr[7]_i_2_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(2),
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[5]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(6),
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[7]_i_2_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
\data_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \addr_i[2]_i_3_n_0\,
      I1 => \addr_i[2]_i_4_n_0\,
      I2 => drpdi_in(0),
      O => \gt0_drpdi[15]\
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \^cal_on_tx_drpen_out\,
      O => den_i_1_n_0
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_i_1_n_0,
      Q => \^cal_on_tx_drpen_out\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[0]\,
      I2 => \progdiv_cfg_store_reg_n_0_[0]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_0_in7_in,
      I4 => p_2_in1_in,
      I5 => \progclk_sel_store_reg_n_0_[10]\,
      O => \di_msk[10]_i_1_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[11]\,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => p_0_in0_in,
      O => \di_msk[11]_i_1_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[12]\,
      I2 => \progdiv_cfg_store_reg_n_0_[12]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => \di_msk[13]_i_2_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[13]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[13]\,
      I5 => p_0_in,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => \di_msk[14]_i_2_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[14]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[14]\,
      I5 => p_0_in,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[15]\,
      I3 => p_0_in7_in,
      I4 => p_0_in,
      O => \di_msk[15]_i_2_n_0\
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_3_in9_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => \di_msk[15]_i_4_n_0\,
      O => \di_msk[15]_i_3_n_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      O => \di_msk[15]_i_4_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[1]\,
      I3 => \di_msk[1]_i_2_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[1]\,
      I5 => p_0_in,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[2]\,
      I2 => \progdiv_cfg_store_reg_n_0_[2]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[2]\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[3]\,
      I2 => \progdiv_cfg_store_reg_n_0_[3]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[4]\,
      I2 => \progdiv_cfg_store_reg_n_0_[4]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[4]\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => \di_msk[5]_i_2_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[5]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[6]\,
      I3 => \di_msk[6]_i_2_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[6]\,
      I5 => p_0_in,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[7]\,
      I2 => \progdiv_cfg_store_reg_n_0_[7]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[7]\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[8]\,
      I2 => \progdiv_cfg_store_reg_n_0_[8]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[9]\,
      I2 => \progdiv_cfg_store_reg_n_0_[9]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[10]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[11]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => '0'
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => '0'
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => '0'
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[15]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => '0'
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => '0'
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => '0'
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => '0'
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => '0'
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => '0'
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => '0'
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => '0'
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => '0'
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => drp_done,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[0]_i_1__0_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd,
      I1 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[1]_i_1_n_0\
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[2]_i_1_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => cal_on_tx_drdy,
      I2 => rd,
      O => \drp_state[3]_i_1_n_0\
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[3]\,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[4]_i_1_n_0\
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[5]_i_1_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => cal_on_tx_drdy,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => rd,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[6]_i_1__0_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \drp_state[0]_i_1__0_n_0\,
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[1]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[1]\
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[2]\
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[3]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[4]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[4]\
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[5]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[5]\
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[6]_i_1__0_n_0\,
      Q => drp_done
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^cal_on_tx_drpwe_out\,
      O => dwe_i_1_n_0
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_i_1_n_0,
      Q => \^cal_on_tx_drpwe_out\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_16_in,
      I1 => p_17_in,
      O => freq_counter_rst_i_2_n_0
    );
freq_counter_rst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => p_16_in,
      I1 => \wait_ctr_reg_n_0_[12]\,
      I2 => \wait_ctr_reg_n_0_[11]\,
      I3 => \wait_ctr_reg_n_0_[13]\,
      I4 => freq_counter_rst_i_6_n_0,
      I5 => \wait_ctr[10]_i_10_n_0\,
      O => freq_counter_rst_i_3_n_0
    );
freq_counter_rst_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8088"
    )
        port map (
      I0 => p_17_in,
      I1 => \wait_ctr_reg_n_0_[10]\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      I3 => \wait_ctr[10]_i_9_n_0\,
      I4 => \wait_ctr[10]_i_8_n_0\,
      O => freq_counter_rst_i_5_n_0
    );
freq_counter_rst_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEEEAEEEAEAEA"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[10]\,
      I1 => \wait_ctr_reg_n_0_[9]\,
      I2 => \wait_ctr_reg_n_0_[8]\,
      I3 => \wait_ctr_reg_n_0_[7]\,
      I4 => freq_counter_rst_i_7_n_0,
      I5 => \wait_ctr[10]_i_12_n_0\,
      O => freq_counter_rst_i_6_n_0
    );
freq_counter_rst_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[6]\,
      I1 => \wait_ctr_reg_n_0_[5]\,
      O => freq_counter_rst_i_7_n_0
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprgdivresetdone_inst_n_0,
      Q => freq_counter_rst_reg_n_0,
      R => '0'
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[31]\,
      I1 => \cpll_cal_state_reg_n_0_[0]\,
      I2 => \cpll_cal_state_reg_n_0_[30]\,
      I3 => p_1_in10_in,
      I4 => mask_user_in_reg_n_0,
      O => mask_user_in_i_1_n_0
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_i_1_n_0,
      Q => mask_user_in_reg_n_0,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTYE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => \gen_gtwizard_gtye4.txprogdivreset_ch_int\,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => progclk_sel_store
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in4_in,
      I3 => p_1_in,
      O => progdiv_cfg_store
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF30302000"
    )
        port map (
      I0 => Q(15),
      I1 => cal_on_tx_reset_in_sync,
      I2 => drp_done,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => \progdiv_cfg_store_reg_n_0_[15]\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \progdiv_cfg_store[15]_i_1_n_0\,
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => p_2_in4_in,
      I3 => p_4_in,
      I4 => rd_i_2_n_0,
      I5 => rd,
      O => \rd_i_1__0_n_0\
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \rd_i_1__0_n_0\,
      Q => rd,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in5_in,
      I2 => p_1_in10_in,
      I3 => cal_on_tx_reset_in_sync,
      I4 => drp_done,
      I5 => \status_store__0\,
      O => status_store_i_1_n_0
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_i_1_n_0,
      Q => \status_store__0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => txprogdivreset_int,
      O => txprogdivreset_int_i_1_n_0
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_i_1_n_0,
      Q => txprogdivreset_int,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBBBA"
    )
        port map (
      I0 => \wait_ctr[10]_i_3_n_0\,
      I1 => \wait_ctr[10]_i_4_n_0\,
      I2 => p_16_in,
      I3 => p_14_in,
      I4 => \wait_ctr[10]_i_5_n_0\,
      I5 => \wait_ctr_reg_n_0_[0]\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444500000000"
    )
        port map (
      I0 => \wait_ctr[10]_i_3_n_0\,
      I1 => \wait_ctr[10]_i_4_n_0\,
      I2 => p_16_in,
      I3 => p_14_in,
      I4 => \wait_ctr[10]_i_5_n_0\,
      I5 => \wait_ctr[10]_i_2_n_0\,
      O => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \wait_ctr[24]_i_6_n_0\,
      I1 => \wait_ctr[24]_i_7_n_0\,
      I2 => \wait_ctr_reg_n_0_[16]\,
      I3 => \wait_ctr_reg_n_0_[15]\,
      I4 => \wait_ctr_reg_n_0_[14]\,
      O => \wait_ctr[10]_i_10_n_0\
    );
\wait_ctr[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE0000000000"
    )
        port map (
      I0 => \wait_ctr[10]_i_12_n_0\,
      I1 => \wait_ctr_reg_n_0_[5]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[7]\,
      I4 => \wait_ctr_reg_n_0_[8]\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \wait_ctr[10]_i_11_n_0\
    );
\wait_ctr[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[4]\,
      I1 => \wait_ctr_reg_n_0_[3]\,
      O => \wait_ctr[10]_i_12_n_0\
    );
\wait_ctr[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \wait_ctr[10]_i_6_n_0\,
      I2 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[10]_i_2_n_0\
    );
\wait_ctr[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030333300202222"
    )
        port map (
      I0 => p_15_in,
      I1 => \wait_ctr[10]_i_8_n_0\,
      I2 => \wait_ctr[10]_i_9_n_0\,
      I3 => \wait_ctr_reg_n_0_[9]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      I5 => p_17_in,
      O => \wait_ctr[10]_i_3_n_0\
    );
\wait_ctr[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr[10]_i_10_n_0\,
      I1 => \wait_ctr_reg_n_0_[10]\,
      I2 => \wait_ctr[10]_i_11_n_0\,
      I3 => \wait_ctr_reg_n_0_[13]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      I5 => \wait_ctr_reg_n_0_[12]\,
      O => \wait_ctr[10]_i_4_n_0\
    );
\wait_ctr[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      O => \wait_ctr[10]_i_5_n_0\
    );
\wait_ctr[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      I3 => p_17_in,
      I4 => p_15_in,
      O => \wait_ctr[10]_i_6_n_0\
    );
\wait_ctr[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[28]\,
      I1 => p_13_in,
      I2 => p_18_in,
      I3 => p_14_in,
      I4 => p_16_in,
      O => \wait_ctr[10]_i_7_n_0\
    );
\wait_ctr[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[14]\,
      I1 => \wait_ctr_reg_n_0_[15]\,
      I2 => \wait_ctr_reg_n_0_[16]\,
      I3 => \wait_ctr[24]_i_7_n_0\,
      I4 => \wait_ctr[24]_i_6_n_0\,
      I5 => \wait_ctr[24]_i_5_n_0\,
      O => \wait_ctr[10]_i_8_n_0\
    );
\wait_ctr[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7FFFFFFF"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[7]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr[10]_i_12_n_0\,
      I4 => \wait_ctr_reg_n_0_[2]\,
      I5 => \wait_ctr_reg_n_0_[5]\,
      O => \wait_ctr[10]_i_9_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_13\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_12\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_11\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_10\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_9\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_8\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_15\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_14\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_13\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_12\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_11\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_10\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_9\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020202022"
    )
        port map (
      I0 => \wait_ctr[10]_i_2_n_0\,
      I1 => \wait_ctr[24]_i_3_n_0\,
      I2 => \wait_ctr[10]_i_4_n_0\,
      I3 => p_16_in,
      I4 => p_14_in,
      I5 => \wait_ctr[10]_i_3_n_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[5]\,
      I1 => \wait_ctr_reg_n_0_[6]\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[7]\,
      I5 => \wait_ctr_reg_n_0_[8]\,
      O => \wait_ctr[24]_i_10_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_8\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr[24]_i_5_n_0\,
      I1 => \wait_ctr[24]_i_6_n_0\,
      I2 => \wait_ctr[24]_i_7_n_0\,
      I3 => \wait_ctr[24]_i_8_n_0\,
      I4 => \wait_ctr[24]_i_9_n_0\,
      I5 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => \wait_ctr[10]_i_8_n_0\,
      I1 => \wait_ctr[10]_i_9_n_0\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[13]\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      O => \wait_ctr[24]_i_5_n_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[22]\,
      I1 => \wait_ctr_reg_n_0_[23]\,
      I2 => \wait_ctr_reg_n_0_[17]\,
      I3 => \wait_ctr_reg_n_0_[20]\,
      O => \wait_ctr[24]_i_6_n_0\
    );
\wait_ctr[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[21]\,
      I1 => \wait_ctr_reg_n_0_[24]\,
      I2 => \wait_ctr_reg_n_0_[18]\,
      I3 => \wait_ctr_reg_n_0_[19]\,
      O => \wait_ctr[24]_i_7_n_0\
    );
\wait_ctr[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[14]\,
      I1 => \wait_ctr_reg_n_0_[15]\,
      I2 => \wait_ctr_reg_n_0_[16]\,
      O => \wait_ctr[24]_i_8_n_0\
    );
\wait_ctr[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[3]\,
      I1 => \wait_ctr_reg_n_0_[4]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[1]\,
      I4 => \wait_ctr_reg_n_0_[2]\,
      O => \wait_ctr[24]_i_9_n_0\
    );
\wait_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_12,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[4]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_11,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_10,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_15\,
      I1 => p_15_in,
      I2 => \wait_ctr[24]_i_4_n_0\,
      I3 => p_17_in,
      I4 => \wait_ctr[10]_i_7_n_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => '0'
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_14\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[11]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => wait_ctr0_carry_n_15,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[24]_i_2_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => wait_ctr0_carry_n_14,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => wait_ctr0_carry_n_13,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[4]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => wait_ctr0_carry_n_9,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => wait_ctr0_carry_n_8,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[10]_i_2_n_0\,
      D => \wait_ctr[9]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => drp_done,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => wr,
      O => \wr_i_1__0_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \wr_i_1__0_n_0\,
      Q => wr,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_4_in,
      I2 => drp_done,
      O => \x0e1_store[14]_i_1_n_0\
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(0),
      Q => \x0e1_store_reg_n_0_[0]\,
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(12),
      Q => \x0e1_store_reg_n_0_[12]\,
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(13),
      Q => \x0e1_store_reg_n_0_[13]\,
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(14),
      Q => \x0e1_store_reg_n_0_[14]\,
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(1),
      Q => \x0e1_store_reg_n_0_[1]\,
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(2),
      Q => \x0e1_store_reg_n_0_[2]\,
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(3),
      Q => \x0e1_store_reg_n_0_[3]\,
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(4),
      Q => \x0e1_store_reg_n_0_[4]\,
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(5),
      Q => \x0e1_store_reg_n_0_[5]\,
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(6),
      Q => \x0e1_store_reg_n_0_[6]\,
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(7),
      Q => \x0e1_store_reg_n_0_[7]\,
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(8),
      Q => \x0e1_store_reg_n_0_[8]\,
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(9),
      Q => \x0e1_store_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
h4/8v0FBgXUomE5kJVs58UlO/ao4SLHpniPXt+fomPPYB6tv3U0iBfOL5737ZNNEhgP1kkKeMvq+
VxOLW94g7JZT6mWc5ZuQ7jgK8Qpa6+1xpVVQBB6gVSEeHij7ZHqPdYaLC9rL/SR7notnBC1OujFi
++mTu5z/HJZtnN4VJQw=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Su6POoQw092/hg4JN8GOCSrLUa435VAUaqUned4C4G61yBHlUmaG63UO+KxY5pgyMrDH6/XH2bPa
fona2wB0Y0sw6W61PXOfiew7cH42baMY0P9UBRjH25EZTf72W3O8r7DNj16ob9pPi7bkuCd3aab3
hdfeY613n+hUbAXTLQqbhjqGmO9kFeC/VmdSITa02RauMnpfVxz1wLu9iUQ0V+mPTp6hvfNXlD0F
7oONLZJg+c6/+uSw1WbEiltO2Lplqvbb0sYbZjtTSEQZSdF4DiUdA0SGK+L75aDYGx3Z/ajCRpBx
Mr39wb5wiDr6SJ/QQ/JmYc+HrTs/fbN9BJ/Grg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JbOromwhdJgnOFMOfO8mpnyFC1anQPoDL/XeHYQuoY4+0yjNmPGasGLGjanpoUgfOYngBHPrFFFH
rapGBPsHEbT6JXWHeRJexf2moVhmq1sHJ7n+Jx1rVNuyclUCC08Fg3sy6FdUQmptKSpqOw1x0DV8
R9ZlmwLTkoN8IV6D7sg=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XbCcyKbk3pmZ92QhZ1iCj+9jpzUJAn91N3YYwVHN3gwcgTU0NRr0oD7EmkLoZ8hVAhh/9YMUp7DE
059wcAzCBsD2W3CWY+GHUSJS57Xt2yi9tZH7binajEyHpCqaFKKO9WxDTO9XnYLVswRvAii0DOJL
mY+z3Z0uDx55BVWqbbvDkA5gABsZLueFt15rXRJPRnAjzWXhYzjiqC1WQDy5UHl/LBDlsOMuouyd
gM4k7zzEZUOy4o1sI2isD+6T/wd+iOsXvq39rguDUtkw3SR4GJmk+rBu3rBh+EvBHKxaWqQjGGNV
qWyrqd89LjZFGnXZ2jvsgxldJWCellgTK1ZEfA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dG5h8R2Fe36rfzcvmeDU4OapeKO/Lhe0DkL+4c9AG4It+1yVmtHeEWL8eVWMvHdPTwqJqgkMQbh4
OO9/9XZMyYCWFJTHu4ossKo7zKccfTeBbKfgP+rDEckDTGIWXihj2YJ2N0p6q9Ynpsz9qOLdoXTY
gZXwoOe4MrZBJWZrDOqkD1hQ+cRUV9c8S6FlH+AyBNj5dlaAM0Jyq6a8TvcRmLoZfdi1zFWXeTUW
/XfWQRP+vnqqV8VPdyfaJJzaKnG1u9PnvSFauc3SzydGZfICacU2pPxqAaJWzDYwSns+vd4vCu7u
e01UXo4XXeFCvO/9mye0QnyrDHhuE0b1Svw/jQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K8hvyEyHvgdg02DFF2GnEdLUq6j/uKT5fsI+Nkpbw14CRrq5p+STF83Or85VDleAax2TYln4LhGn
6G6INbZ4BdMuA4nVtyx5xaogScfMwbjrTAn0bqxT20M++g4cn4gW2g3oEFMnXaYCsLaJ58t4/T42
ocO8oqJeCowKICP/eM+B+/jSusNp4JILdp522MKky1zANadPwlv8a7QrMrJQrnb/lF8qC10yXqfM
LbKfbAEBaHlel46y7YBqdIimfeAVng194wkXobD6WuMhQOpFkigBOLQzoKQWN1TWeY5/rSQt9pcT
xLm+NEQmtlL61OudMCIqm++dCQSgE4NFJj1fCw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gSLVZdmdCqRy/3LoTp5M48T1hUUfGQp8cxVz4NQ+P65mrZ0oJJXHSaNbzdvtYH41+27aGh3RBbLb
pzz+TmeVuEVneG5nGe1VY2ogM1D7tBMRUvNgXK2PkSRLnk9tYgnxoYi0cYLBxa3piqBh44cdYXif
bT0Uh2vFogmdeH5hxVNFk8FEhULNtR/T9r9ilPNDQALb08fQM461sjlhS2jgRgH0X8LZqnBOii+F
7+GguDMENTlzU0XSYWEcGFH9V5PdYMehb0WgZeiqTchxRuQFmLjDhI4J5dkci8RmkLCwz4KyjfOi
S8Nkg20qh9otuAisfQTh4Qx2lC7x7BHgmuwy0w==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
kXlkvzJI7Tq1glqNfjqmCb8YU69bhN9hH5OsWvFNj7VseyX6/5l9Mgif4B1r1LeKz06I27dmB9g7
AuHBFZ0bPN86mURBL/HK/dTOGyLYAveWeOIK1kqX56i4H9UNIUObEphcz9wdT0OgXHTPMxiIpJhT
1o5oYJW49mDsAv5yxe4FvPo6rFgZAiEo34vJGDxzz4//zJq0z+GxJNCibpLydZBWaJWRfsDUs9pm
1O6hS3KPIL5Evg1JOFt1uwKb1xEA08ETT+qYwg6zmFfwQbs6O7modRmBtEd1n9mrqsgCAviiLPtN
LUFiLdrywPt7LArLCRz4h5uHJxz/21Pj5m1VZtZq9nFmsbp6Lw/0RF1+nN8o+RIu+/tmu74xkL/8
nNEc9mEFy912OKP6WDP4Ajzg4gl9xhtaYA5eGkNB/43YjgGsmTe+L0dyxHIwa734JNMb5zC5dRtR
V4pCnWZKmnDJDXvMftedQzqQvdFwJg5hLxrHfkPD8LqiOwVck/Nt6QSF

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ADtaDIjUIR6zZBfz+lPRaDMdXcoufPACX4aSe06/DoTgIDvM+UOlm8rH20gKO3r8YdsuLtUh7rhz
ekJB22nBPUdbl3FvlGdQIgiCyJ8XgZYvvuOo9I765yKjFxQsFmQE0Ih86fqCqvYmRnsZkpk1uQ7v
JpqhWGBX6tLgYu/txP+ShnzFfkWGhj29JhYII0zqJMBCjGeM89F+mlH+X/YL5Q/fZYyh9Cr2CJx6
ofJpBZ1SPlXwgafXVi0QAUVuQEBmZYVn9Kze++tMEr6qv62ANq23LevYQfCsYKoY5iyf5U7jJ5Qx
eC9nG5Es4y6lz5giep7veaXdBFBHd7VuD56v4w==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zFwVPvNmX5sBruiGDSfENTp6EBfydwYKhxWi0YDKQ4j0gu6AMV8yJP6GXeJs/A9Zgb1UFE+sJifk
OngE9N2vVRp43pAVauHQf1hUkSWPDJuZ9yEQZbR7F3mmiBKu/Aehj7KcAjv07FWv46HzxRL9E2xx
gpDOzAyNSNubxORv7bVYUV0C4Fr+tZRA6douG4rxi56npPfzIAZjyU4wPvwabxrJ9L4ZRuZXciLk
lJGTIJZTH2uclPmuo57jlIXGo1ZtQZgRCDfn7W02AQ7MDKblx47m+E+sUKKYHZlvf30GkPcwlucZ
ZcUcGnYaRCZnrhwFl0qxxXn2pO15vG4MJXOHMw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Lq86c/0SMuvdLuij6dbfI/ah4/50WGATVNRwXobLfbnZqWOhhEk3VDQATTxe7ZLrUauwrLuMoKhS
j4kqT2raqDijA51Tz7ee+F/MUKvyxGDJqfBi5JJX9y81LCXav7HpdRiPTy6w5O3tQoQbugh61D0B
oJBwNvL22Oi10e+Bu7H1yQvsbksxPAA8VE8HK+OJzZETk0PfHS2ySL5WXLQf7duD6CWmpWdLMrZQ
ojOqvNL31LsO1gZhssTk4RgyZUrZ3CboBbLWDxq2L/SsF5YiRIUPDTe17rRcrxa1y6LzMD/ve/nR
mptJOGxlUgLpJaPAA7jH3b+EQGlrHzHOsG8fFQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1216)
`protect data_block
2fsTPaZQwWqvb8xl+KC7wrXgZpFq3XZgsqIIyTB4ZT2pQuWZtR5nEklYS66NZWPVZbYRDakKdIVW
YuzUQ2kPy5UO63F9I+9T8ri3/3iRydJ/R3kdKBr5yGTLCkHIO4MtikcOmLC8IgTV9SRjOmwxtJRg
KP93kk/XcWepJ94ks4VTxgOlH0dKZ1O7cm0iYepo46SKyS4aTERslQxo98QsvM8D1u7KiUZpaMCj
7OZYY/+ZcY0I4Vm/Z7jMDNAkasK9dHHbxPiQh4nS6F+jpT8qqz9c1l2w25XKrMuZNvHR1qRW7ZF7
GlzbPICBxc6qHjP8UpTlVxwlflUUUMaTEZeNwAxiRsoRjj4/h5a5B4qfI5iClnCuU6NlxOjhqRJZ
dxSH0cIZ1qQ1tKbGgIk1aXS0LqTy8hk+q6CzqyPV2WJH87QvKa6eDZj2hbCL8QmyAcvvFL2ffviD
rDuNCXO0NVZzsPuVBgD8elCDagyycBsP3uRy5HA4Uew2FneHwuabYaFiepSKCIUJoGVmghc+3gYV
CZD+THCR5XhoapoFeVxpQM6AuouNGIx0w7elZBUFo7oabEJsESoYSgxNilkJlvnj0rQJ2S0AZ3Br
q7ZD2qjWGFurkqb8xm+dmZyTxuAYDQ7KUC/E6JXLAEdFmjcFAVea+37wsiYwbiizVgBLnxNLvYg3
hgdDJtUXLpwVYaMXwAnAIhLW3UUXVVE4nwghkhNksj4r4/zy3rrN72dqXrxqSiFVo7fN8AtoQDj9
oPRABVyZfH1HEHB++bZxGH367enrGWYYonjsPPgAPDTxEf4b4g1WFxgbkgpevXJVZq+3aYsbvWGW
4j6/mmfmYr7n/YEat9eIxy+97eG3yXIGHrZl4kShBmnI4diJ3aZci1bpQDXhSog4CbQZHo4vZprL
Ni3ZPxrnh3w0JF5yRPUM9gA+RiP7PokRWFlXw0ubcOV3zVQMIFC1Al7zevlkhTBVvPjCQ8DxDOdt
pVQEr4AU5GLzHqHhD+F9MQJvIe7ga0lqBsHUe4Jwu4tLdeKu63dFDdsmjFn1RbgWFAKqCsHLGTz6
duO8KAz/YDxPjhXG+PuPi4ngb13fAclzHDE1YrtNz4iJ7YTmvXiT1NPUEfdaUfDJq1kEQFiWdYtQ
XLizL2ZT++zlF6QV+PVO0VU19XBY/ntztbDwZcndtEgOuQlB5K8CZ3tFqlACNr4ZVuErj2ALalwE
+bghi1Xm7PUk/maba3uFmQpEc9m0hz217wQD7icjE6HZJIkqyP7io7ME526eIg9jgMoeLSCCCfGz
oWYICobFYL35M6m5Oq6+pOj0pXzzPFCHSq52yKrCyxGvRHtDKVqmnHqaO1xT+WRf94aMqKvPbjov
nb8z2INEt0nCWri9wGxUCw/foawbDwTxIR1zr1Q3VITfWqipqWOHzNeFWrkjgap2EtCtH+/vE6r5
jHmxs/KnUMFsk0ziaSSXS3pLjv1Bs8WroE+MdCkMHF5v75m6SMQmQVwc6BaYOse5zjBx0J+kS0EU
BMewjZk/+VOW3Z7491KoCZZh0n027oxm6h0s2ydqKY4NPN4Eooione32qdZicEcNMZ3Yx9rElMi1
uB9LftjSawZI3D5wpr25+g7ugg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal is
  port (
    \gen_gtwizard_gtye4.txprogdivreset_ch_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.drpen_ch_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.drpwe_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DADDR_O_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DI_O_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.drprdy_int\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal : entity is "gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal";
end aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal;

architecture STRUCTURE of aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal is
  signal \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal bit_synchronizer_drprst_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_drprst_inst_n_2 : STD_LOGIC;
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i_n_2 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i_n_3 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i_n_4 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_23 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_24 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_25 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_28 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_29 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_30 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_32 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 16;
begin
bit_synchronizer_drprst_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_46
     port map (
      E(0) => bit_synchronizer_drprst_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      drpen_in(0) => drpen_in(0),
      drprst_in_sync => drprst_in_sync,
      i_in_out_reg_0(0) => bit_synchronizer_drprst_inst_n_2,
      \timeout_cntr_reg[0]\ => gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i_n_2
    );
gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gte4_drp_arb
     port map (
      D(15 downto 0) => D(15 downto 0),
      \DADDR_O_reg[9]_0\(9 downto 0) => \DADDR_O_reg[9]\(9 downto 0),
      \DI_O_reg[15]_0\(15 downto 0) => \DI_O_reg[15]\(15 downto 0),
      E(0) => bit_synchronizer_drprst_inst_n_1,
      Q(31 downto 16) => cal_on_tx_dout(15 downto 0),
      Q(15 downto 0) => drpdo_out(15 downto 0),
      \addr_i_reg[0]_0\ => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_29,
      \addr_i_reg[27]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \addr_i_reg[2]_0\(0) => bit_synchronizer_drprst_inst_n_2,
      \addr_i_reg[2]_1\(1 downto 0) => p_1_in(2 downto 1),
      \addr_i_reg[3]_0\ => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_23,
      \addr_i_reg[5]_0\ => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_28,
      \addr_i_reg[6]_0\ => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_24,
      \addr_i_reg[7]_0\ => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_25,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \data_i_reg[15]_0\ => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_30,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      \drp_state_reg[6]_0\ => gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i_n_2,
      drpaddr_in(7 downto 6) => drpaddr_in(9 downto 8),
      drpaddr_in(5 downto 3) => drpaddr_in(6 downto 4),
      drpaddr_in(2 downto 0) => drpaddr_in(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(14 downto 0) => drpdi_in(14 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in_sync => drprst_in_sync,
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gtye4.drpen_ch_int\ => \gen_gtwizard_gtye4.drpen_ch_int\,
      \gen_gtwizard_gtye4.drprdy_int\ => \gen_gtwizard_gtye4.drprdy_int\,
      \gen_gtwizard_gtye4.drpwe_ch_int\ => \gen_gtwizard_gtye4.drpwe_ch_int\,
      \gt0_drpaddr[8]\ => gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i_n_3,
      \gt0_drpaddr[8]_0\ => gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i_n_4
    );
gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx
     port map (
      D(16 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 1),
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      S(0) => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_32,
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \data_i_reg[15]\ => gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i_n_4,
      \data_i_reg[15]_0\ => gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i_n_3,
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpaddr_in(7 downto 0) => drpaddr_in(7 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(0) => drpdi_in(15),
      drprst_in_sync => drprst_in_sync,
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gtye4.txprogdivreset_ch_int\ => \gen_gtwizard_gtye4.txprogdivreset_ch_int\,
      \gt0_drpaddr[0]\ => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_29,
      \gt0_drpaddr[3]\ => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_23,
      \gt0_drpaddr[5]\ => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_28,
      \gt0_drpaddr[6]\ => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_24,
      \gt0_drpaddr[7]\ => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_25,
      \gt0_drpdi[15]\ => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_30,
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      i_in_out_reg(1 downto 0) => p_1_in(2 downto 1),
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      \non_pcie_txoutclksel.GTYE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => Q(2 downto 0),
      rst_in0 => rst_in0,
      \testclk_cnt_reg[15]\(7) => \i_/i_/i__carry__0_n_8\,
      \testclk_cnt_reg[15]\(6) => \i_/i_/i__carry__0_n_9\,
      \testclk_cnt_reg[15]\(5) => \i_/i_/i__carry__0_n_10\,
      \testclk_cnt_reg[15]\(4) => \i_/i_/i__carry__0_n_11\,
      \testclk_cnt_reg[15]\(3) => \i_/i_/i__carry__0_n_12\,
      \testclk_cnt_reg[15]\(2) => \i_/i_/i__carry__0_n_13\,
      \testclk_cnt_reg[15]\(1) => \i_/i_/i__carry__0_n_14\,
      \testclk_cnt_reg[15]\(0) => \i_/i_/i__carry__0_n_15\,
      \testclk_cnt_reg[17]\(1) => \i_/i_/i__carry__1_n_14\,
      \testclk_cnt_reg[17]\(0) => \i_/i_/i__carry__1_n_15\,
      txoutclk_out(0) => txoutclk_out(0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7 downto 1) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(7 downto 1),
      S(0) => gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i_n_32
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(15 downto 8)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 16)
    );
reset_synchronizer_resetin_rx_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_47
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_reset_synchronizer_48
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
h4/8v0FBgXUomE5kJVs58UlO/ao4SLHpniPXt+fomPPYB6tv3U0iBfOL5737ZNNEhgP1kkKeMvq+
VxOLW94g7JZT6mWc5ZuQ7jgK8Qpa6+1xpVVQBB6gVSEeHij7ZHqPdYaLC9rL/SR7notnBC1OujFi
++mTu5z/HJZtnN4VJQw=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Su6POoQw092/hg4JN8GOCSrLUa435VAUaqUned4C4G61yBHlUmaG63UO+KxY5pgyMrDH6/XH2bPa
fona2wB0Y0sw6W61PXOfiew7cH42baMY0P9UBRjH25EZTf72W3O8r7DNj16ob9pPi7bkuCd3aab3
hdfeY613n+hUbAXTLQqbhjqGmO9kFeC/VmdSITa02RauMnpfVxz1wLu9iUQ0V+mPTp6hvfNXlD0F
7oONLZJg+c6/+uSw1WbEiltO2Lplqvbb0sYbZjtTSEQZSdF4DiUdA0SGK+L75aDYGx3Z/ajCRpBx
Mr39wb5wiDr6SJ/QQ/JmYc+HrTs/fbN9BJ/Grg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JbOromwhdJgnOFMOfO8mpnyFC1anQPoDL/XeHYQuoY4+0yjNmPGasGLGjanpoUgfOYngBHPrFFFH
rapGBPsHEbT6JXWHeRJexf2moVhmq1sHJ7n+Jx1rVNuyclUCC08Fg3sy6FdUQmptKSpqOw1x0DV8
R9ZlmwLTkoN8IV6D7sg=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XbCcyKbk3pmZ92QhZ1iCj+9jpzUJAn91N3YYwVHN3gwcgTU0NRr0oD7EmkLoZ8hVAhh/9YMUp7DE
059wcAzCBsD2W3CWY+GHUSJS57Xt2yi9tZH7binajEyHpCqaFKKO9WxDTO9XnYLVswRvAii0DOJL
mY+z3Z0uDx55BVWqbbvDkA5gABsZLueFt15rXRJPRnAjzWXhYzjiqC1WQDy5UHl/LBDlsOMuouyd
gM4k7zzEZUOy4o1sI2isD+6T/wd+iOsXvq39rguDUtkw3SR4GJmk+rBu3rBh+EvBHKxaWqQjGGNV
qWyrqd89LjZFGnXZ2jvsgxldJWCellgTK1ZEfA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dG5h8R2Fe36rfzcvmeDU4OapeKO/Lhe0DkL+4c9AG4It+1yVmtHeEWL8eVWMvHdPTwqJqgkMQbh4
OO9/9XZMyYCWFJTHu4ossKo7zKccfTeBbKfgP+rDEckDTGIWXihj2YJ2N0p6q9Ynpsz9qOLdoXTY
gZXwoOe4MrZBJWZrDOqkD1hQ+cRUV9c8S6FlH+AyBNj5dlaAM0Jyq6a8TvcRmLoZfdi1zFWXeTUW
/XfWQRP+vnqqV8VPdyfaJJzaKnG1u9PnvSFauc3SzydGZfICacU2pPxqAaJWzDYwSns+vd4vCu7u
e01UXo4XXeFCvO/9mye0QnyrDHhuE0b1Svw/jQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K8hvyEyHvgdg02DFF2GnEdLUq6j/uKT5fsI+Nkpbw14CRrq5p+STF83Or85VDleAax2TYln4LhGn
6G6INbZ4BdMuA4nVtyx5xaogScfMwbjrTAn0bqxT20M++g4cn4gW2g3oEFMnXaYCsLaJ58t4/T42
ocO8oqJeCowKICP/eM+B+/jSusNp4JILdp522MKky1zANadPwlv8a7QrMrJQrnb/lF8qC10yXqfM
LbKfbAEBaHlel46y7YBqdIimfeAVng194wkXobD6WuMhQOpFkigBOLQzoKQWN1TWeY5/rSQt9pcT
xLm+NEQmtlL61OudMCIqm++dCQSgE4NFJj1fCw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gSLVZdmdCqRy/3LoTp5M48T1hUUfGQp8cxVz4NQ+P65mrZ0oJJXHSaNbzdvtYH41+27aGh3RBbLb
pzz+TmeVuEVneG5nGe1VY2ogM1D7tBMRUvNgXK2PkSRLnk9tYgnxoYi0cYLBxa3piqBh44cdYXif
bT0Uh2vFogmdeH5hxVNFk8FEhULNtR/T9r9ilPNDQALb08fQM461sjlhS2jgRgH0X8LZqnBOii+F
7+GguDMENTlzU0XSYWEcGFH9V5PdYMehb0WgZeiqTchxRuQFmLjDhI4J5dkci8RmkLCwz4KyjfOi
S8Nkg20qh9otuAisfQTh4Qx2lC7x7BHgmuwy0w==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
kXlkvzJI7Tq1glqNfjqmCb8YU69bhN9hH5OsWvFNj7VseyX6/5l9Mgif4B1r1LeKz06I27dmB9g7
AuHBFZ0bPN86mURBL/HK/dTOGyLYAveWeOIK1kqX56i4H9UNIUObEphcz9wdT0OgXHTPMxiIpJhT
1o5oYJW49mDsAv5yxe4FvPo6rFgZAiEo34vJGDxzz4//zJq0z+GxJNCibpLydZBWaJWRfsDUs9pm
1O6hS3KPIL5Evg1JOFt1uwKb1xEA08ETT+qYwg6zmFfwQbs6O7modRmBtEd1n9mrqsgCAviiLPtN
LUFiLdrywPt7LArLCRz4h5uHJxz/21Pj5m1VZtZq9nFmsbp6Lw/0RF1+nN8o+RIu+/tmu74xkL/8
nNEc9mEFy912OKP6WDP4Ajzg4gl9xhtaYA5eGkNB/43YjgGsmTe+L0dyxHIwa734JNMb5zC5dRtR
V4pCnWZKmnDJDXvMftedQzqQvdFwJg5hLxrHfkPD8LqiOwVck/Nt6QSF

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ADtaDIjUIR6zZBfz+lPRaDMdXcoufPACX4aSe06/DoTgIDvM+UOlm8rH20gKO3r8YdsuLtUh7rhz
ekJB22nBPUdbl3FvlGdQIgiCyJ8XgZYvvuOo9I765yKjFxQsFmQE0Ih86fqCqvYmRnsZkpk1uQ7v
JpqhWGBX6tLgYu/txP+ShnzFfkWGhj29JhYII0zqJMBCjGeM89F+mlH+X/YL5Q/fZYyh9Cr2CJx6
ofJpBZ1SPlXwgafXVi0QAUVuQEBmZYVn9Kze++tMEr6qv62ANq23LevYQfCsYKoY5iyf5U7jJ5Qx
eC9nG5Es4y6lz5giep7veaXdBFBHd7VuD56v4w==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zFwVPvNmX5sBruiGDSfENTp6EBfydwYKhxWi0YDKQ4j0gu6AMV8yJP6GXeJs/A9Zgb1UFE+sJifk
OngE9N2vVRp43pAVauHQf1hUkSWPDJuZ9yEQZbR7F3mmiBKu/Aehj7KcAjv07FWv46HzxRL9E2xx
gpDOzAyNSNubxORv7bVYUV0C4Fr+tZRA6douG4rxi56npPfzIAZjyU4wPvwabxrJ9L4ZRuZXciLk
lJGTIJZTH2uclPmuo57jlIXGo1ZtQZgRCDfn7W02AQ7MDKblx47m+E+sUKKYHZlvf30GkPcwlucZ
ZcUcGnYaRCZnrhwFl0qxxXn2pO15vG4MJXOHMw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Lq86c/0SMuvdLuij6dbfI/ah4/50WGATVNRwXobLfbnZqWOhhEk3VDQATTxe7ZLrUauwrLuMoKhS
j4kqT2raqDijA51Tz7ee+F/MUKvyxGDJqfBi5JJX9y81LCXav7HpdRiPTy6w5O3tQoQbugh61D0B
oJBwNvL22Oi10e+Bu7H1yQvsbksxPAA8VE8HK+OJzZETk0PfHS2ySL5WXLQf7duD6CWmpWdLMrZQ
ojOqvNL31LsO1gZhssTk4RgyZUrZ3CboBbLWDxq2L/SsF5YiRIUPDTe17rRcrxa1y6LzMD/ve/nR
mptJOGxlUgLpJaPAA7jH3b+EQGlrHzHOsG8fFQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1824)
`protect data_block
2fsTPaZQwWqvb8xl+KC7wrXgZpFq3XZgsqIIyTB4ZT2pQuWZtR5nEklYS66NZWPVZbYRDakKdIVW
YuzUQ2kPy5UO63F9I+9T8ri3/3iRydJ/R3kdKBr5yGTLCkHIO4MtikcOmLC8IgTV9SRjOmwxtHqj
vF4U2Nrs5EYOGJY38wnvX/jn58OTUoVZ37pG7AYQZ7nxKdptnuQ+rc8RODIyqbMoXoBlohYFNX++
NezsfTGvz8YJZin8RhbfiHwLcX8s4ceNHTNvV2PJLD0ONCEJ/fXFVs4InRKNFDIHusmR13V+MMqa
SpC2Fph2hleTU8nz+qMBLrU6fEWQF2ELVwZiCQcpt9t+Ypt8+5rm3eirkTH9/dgX+TiaARScU1wH
YVxa1ikEmrfAA5d5nv+ToaZxERx6g67dxdWrFa7TV8iT3zR56anIExjq0CRpEfL6DB8GypCfpzlx
GdgyvWVr5WKQtB+55g1rQNHgBjAUYZqQ04ltBCFqwkfLoCKLMAaOyqOo7Kpe3odDQ9fcMRejHiXy
dAWbPeFfeuJf+AHlTSAqQbL/weC3wcEcdMhka3tWfuzL4I0VLwkgTsFaphwd17knfGevGLk2M+kJ
lD49/JIVwTClIMEfNJCBilYZ1f8XXWJEfH1whQ/2PIZK3qmNQNyywsgQ7HVao0/ypHd+2+v3vaeo
xWa3k37J+LfX9YMqMF6Pcj8/wHJKMGjHHQ+BC72/T3h5+ZbCbE8tFH0u1Vr5GcVCPJAr6Xe6e/1o
BBGSSaHmsYXZJI7T18B6xe+XNA8uVsRO4eVumt77vAa5aqXKu9pQ1gC/idjsmHw6qRwvhEmDvp4H
LHfgsHhRjOjb7bgUHqE0HKoARKbkM8FGmWb5jZpC3hJWcLkyW2mgtzJhGdqRIaAPQGNVl52+3iTh
s7Urz7TEs+iuTETmmY3MDpGc7ub76UpG6TV/6FR5hldP2qErJkipQNVIyQU9aCuDHq/W58M+gSYk
HVUyKYhHHsm/pJMcVdPcBWnUMKFczGrA/WAq7Dzxw8qrbZn0PJ88pdR1oOFHmeiDMO8we15xnpZl
xhTHumETmXy7ktJDCNkS3+Ay7l1Zj9mZUSz/bPOqghPSs74kpuB7Hm6V7DmNOB0Jdw4aIx5eI79c
uCzL5nGDU4gDdJEGTbK/QCxVAaXFcHoVDEseA22XAgeOYb2gHFF37BlURyvoB6Anocxg3nqb4TDa
G3wL0kuSFe986g6Xujr+MwXrg8lWI6kh1jAAM0a+O+jVNayBa6EXrS+2ZZrlmqW+RRjqol5mkohX
6OqsSGUahE+DXfdAFfGK5tXQEUUkce33H3UCR71GJFl9QvRbXXGT7+sNu1bbjSelA4lhe+0tYRU7
MiiO3QExKAm/PUDcjS/VoSEfwOR1OrgLP9VjdmqEqbHvpyHHxhznMh+nESdSaaOoG6FhrW9UAYXh
xCDQg2Xrg5S2hwJAHxVBwV6raOTZrLkm7/dT58P6LTf1xLXM7+PvkHKp59ffgZUA4pHzf3qeSWAz
1P945HUOXUliMpOC3KKEdX/IbJSdQBXo19sX9w5Lu+sZuS6dSXB4NqFwKKY9jOHY/uqrT20FIX2m
8tOrTouRxKXVvnSL8TkQ5zPvHVUKlkL0749EYtqPBB4D6Wt2Oh7Tn+mx+UgGH1O9ckIS3+VfoiZ5
g6NCCTv89Ae2/ysW87IjfbYHVJ0+rhyMLCpE+e7I6FkUUSBA/yX9gni+H4pEoa/wd+ZRrUnO0oGM
jYpxznecOg6WFxkHdmfPICOotOuXrPOmFPzeAlWH/Uk6nw4jvH0nOWxicIdHuUj9OnE2HlX9fQ9p
B4t+TSjtBbVBT3JyV1KDKo//0b44hqzxJ0yythPnhyyiQSa6dcgK6oB2G3Z82mJunnGDPU+z481k
LN1KdPODs9alTlwOHD2qV1gAIRfAV/I6gVBx1MVLVmW2gwnCwuhKZWEhSjDBCEbu9bvfJOPjMUGf
92mxhhpOfkMs2dkXjbTFn7bS3VrcOOsJ4JPz54GIvq1owIsRN217x7uDkvYNMnB8g60+tye9XkU+
KEe+5zVvCtUg0c7ecp2GpnQ80CALobfhjOVESBxadp7lEN6rc8uOIzgkv8262RvLGeVfiHuylPuE
cfXNwqLryW4vgoj3HboFkZjdSM9l3BA7AXQbJd3BYe6Q4Cl4wUbcyylxFNCBS7DDIfjAM63yu+Ej
Uk7r1iatQ3sMv5Ejekfqx+PxRR+RKtsw2fgFJlGwbRJWa84ZFLDp6BQY1ap2JpeYIsw6e5HRCQHH
z4fB+KkimJS65JNt+esSLEDVa5fvYw3GAQZBSvLRAld/mYxV/xYSpANykIRPJ6rKl8jJQZMcdWJr
bn0e1zt/obz+U/SzP62IlXJab8yMKtWGOMznbY+pIa4XYPftoMq8hmUbk/SMPAV9VTVkQPSP3K86
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gt_gtwizard_gtye4 is
  port (
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end aurora_64b66b_SL_gt_gtwizard_gtye4;

architecture STRUCTURE of aurora_64b66b_SL_gt_gtwizard_gtye4 is
  signal \^cplllock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_gtwizard_gtye4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gtye4.drpen_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.drpwe_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_11\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_8\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_97\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst_n_4\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gttxreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.txpisopd_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.txprogdivreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  cplllock_out(0) <= \^cplllock_out\(0);
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_2 <= \^lopt_2\;
  lopt_3 <= \^lopt_3\;
  txoutclk_out(0) <= \^txoutclk_out\(0);
\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst\: entity work.aurora_64b66b_SL_gt_gtye4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gtye4.drpdo_int\(15 downto 0),
      Q(15 downto 0) => \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.drpdi_cpll_cal_int\(15 downto 0),
      TXRATE(0) => \gen_gtwizard_gtye4.txpisopd_ch_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.drpen_ch_int\ => \gen_gtwizard_gtye4.drpen_ch_int\,
      \gen_gtwizard_gtye4.drprdy_int\ => \gen_gtwizard_gtye4.drprdy_int\,
      \gen_gtwizard_gtye4.drpwe_ch_int\ => \gen_gtwizard_gtye4.drpwe_ch_int\,
      \gen_gtwizard_gtye4.gtpowergood_int\ => \gen_gtwizard_gtye4.gtpowergood_int\,
      \gen_gtwizard_gtye4.gtrxreset_int\ => \gen_gtwizard_gtye4.gtrxreset_int\,
      \gen_gtwizard_gtye4.gttxreset_ch_int\ => \gen_gtwizard_gtye4.gttxreset_ch_int\,
      \gen_gtwizard_gtye4.rxprogdivreset_int\ => \gen_gtwizard_gtye4.rxprogdivreset_int\,
      \gen_gtwizard_gtye4.rxuserrdy_int\ => \gen_gtwizard_gtye4.rxuserrdy_int\,
      \gen_gtwizard_gtye4.txprogdivreset_ch_int\ => \gen_gtwizard_gtye4.txprogdivreset_ch_int\,
      \gen_gtwizard_gtye4.txuserrdy_int\ => \gen_gtwizard_gtye4.txuserrdy_int\,
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userdata_rx_out(63 downto 0) => gtwiz_userdata_rx_out(63 downto 0),
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST\ => \gen_gtwizard_gtye4.txprgdivresetdone_int\,
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0\ => \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_97\,
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_1\ => \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst_n_3\,
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_2\ => \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst_n_4\,
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_3\(2 downto 0) => \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.txoutclksel_cpll_cal_int\(2 downto 0),
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_4\(9 downto 0) => \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.drpaddr_cpll_cal_int\(9 downto 0),
      gtyrxn_in(0) => gtyrxn_in(0),
      gtyrxp_in(0) => gtyrxp_in(0),
      in0 => \gen_gtwizard_gtye4.cplllock_ch_int\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\,
      lopt_3 => \^lopt_3\,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_3\,
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxresetdone_out(0) => \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6\,
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txoutclkpcs_out(0) => \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_8\,
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txresetdone_out(0) => \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_11\
    );
\gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst\: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal
     port map (
      D(15 downto 0) => \gen_gtwizard_gtye4.drpdo_int\(15 downto 0),
      \DADDR_O_reg[9]\(9 downto 0) => \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.drpaddr_cpll_cal_int\(9 downto 0),
      \DI_O_reg[15]\(15 downto 0) => \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.drpdi_cpll_cal_int\(15 downto 0),
      Q(2 downto 0) => \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.txoutclksel_cpll_cal_int\(2 downto 0),
      RESET_IN => \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int\,
      USER_CPLLLOCK_OUT_reg => \^cplllock_out\(0),
      cpllpd_int_reg => \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst_n_3\,
      cpllreset_int_reg => \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst_n_4\,
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gtye4.drpen_ch_int\ => \gen_gtwizard_gtye4.drpen_ch_int\,
      \gen_gtwizard_gtye4.drprdy_int\ => \gen_gtwizard_gtye4.drprdy_int\,
      \gen_gtwizard_gtye4.drpwe_ch_int\ => \gen_gtwizard_gtye4.drpwe_ch_int\,
      \gen_gtwizard_gtye4.txprogdivreset_ch_int\ => \gen_gtwizard_gtye4.txprogdivreset_ch_int\,
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      i_in_meta_reg => \gen_gtwizard_gtye4.txprogdivreset_int\,
      i_in_meta_reg_0 => \gen_gtwizard_gtye4.txprgdivresetdone_int\,
      in0 => \gen_gtwizard_gtye4.cplllock_ch_int\,
      lopt => \^lopt_2\,
      lopt_1 => \^lopt_3\,
      rst_in0 => rst_in0,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
\gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtye4_delay_powergood
     port map (
      TXRATE(0) => \gen_gtwizard_gtye4.txpisopd_ch_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_97\,
      \out\ => \^gtpowergood_out\(0),
      txoutclkpcs_out(0) => \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_8\
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      rxresetdone_out(0) => \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6\
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_bit_synchronizer_27
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      txresetdone_out(0) => \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_11\
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.aurora_64b66b_SL_gtwizard_ultrascale_v1_7_13_gtwiz_reset
     port map (
      RESET_IN => \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int\,
      cplllock_out(0) => \^cplllock_out\(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gtye4.gtpowergood_int\ => \gen_gtwizard_gtye4.gtpowergood_int\,
      \gen_gtwizard_gtye4.gtrxreset_int\ => \gen_gtwizard_gtye4.gtrxreset_int\,
      \gen_gtwizard_gtye4.gttxreset_ch_int\ => \gen_gtwizard_gtye4.gttxreset_ch_int\,
      \gen_gtwizard_gtye4.rxprogdivreset_int\ => \gen_gtwizard_gtye4.rxprogdivreset_int\,
      \gen_gtwizard_gtye4.rxuserrdy_int\ => \gen_gtwizard_gtye4.rxuserrdy_int\,
      \gen_gtwizard_gtye4.txuserrdy_int\ => \gen_gtwizard_gtye4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gtye4.txprogdivreset_int\,
      rxcdrlock_out(0) => \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_3\,
      rxusrclk2_in(0) => rxusrclk2_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
h4/8v0FBgXUomE5kJVs58UlO/ao4SLHpniPXt+fomPPYB6tv3U0iBfOL5737ZNNEhgP1kkKeMvq+
VxOLW94g7JZT6mWc5ZuQ7jgK8Qpa6+1xpVVQBB6gVSEeHij7ZHqPdYaLC9rL/SR7notnBC1OujFi
++mTu5z/HJZtnN4VJQw=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Su6POoQw092/hg4JN8GOCSrLUa435VAUaqUned4C4G61yBHlUmaG63UO+KxY5pgyMrDH6/XH2bPa
fona2wB0Y0sw6W61PXOfiew7cH42baMY0P9UBRjH25EZTf72W3O8r7DNj16ob9pPi7bkuCd3aab3
hdfeY613n+hUbAXTLQqbhjqGmO9kFeC/VmdSITa02RauMnpfVxz1wLu9iUQ0V+mPTp6hvfNXlD0F
7oONLZJg+c6/+uSw1WbEiltO2Lplqvbb0sYbZjtTSEQZSdF4DiUdA0SGK+L75aDYGx3Z/ajCRpBx
Mr39wb5wiDr6SJ/QQ/JmYc+HrTs/fbN9BJ/Grg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JbOromwhdJgnOFMOfO8mpnyFC1anQPoDL/XeHYQuoY4+0yjNmPGasGLGjanpoUgfOYngBHPrFFFH
rapGBPsHEbT6JXWHeRJexf2moVhmq1sHJ7n+Jx1rVNuyclUCC08Fg3sy6FdUQmptKSpqOw1x0DV8
R9ZlmwLTkoN8IV6D7sg=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XbCcyKbk3pmZ92QhZ1iCj+9jpzUJAn91N3YYwVHN3gwcgTU0NRr0oD7EmkLoZ8hVAhh/9YMUp7DE
059wcAzCBsD2W3CWY+GHUSJS57Xt2yi9tZH7binajEyHpCqaFKKO9WxDTO9XnYLVswRvAii0DOJL
mY+z3Z0uDx55BVWqbbvDkA5gABsZLueFt15rXRJPRnAjzWXhYzjiqC1WQDy5UHl/LBDlsOMuouyd
gM4k7zzEZUOy4o1sI2isD+6T/wd+iOsXvq39rguDUtkw3SR4GJmk+rBu3rBh+EvBHKxaWqQjGGNV
qWyrqd89LjZFGnXZ2jvsgxldJWCellgTK1ZEfA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dG5h8R2Fe36rfzcvmeDU4OapeKO/Lhe0DkL+4c9AG4It+1yVmtHeEWL8eVWMvHdPTwqJqgkMQbh4
OO9/9XZMyYCWFJTHu4ossKo7zKccfTeBbKfgP+rDEckDTGIWXihj2YJ2N0p6q9Ynpsz9qOLdoXTY
gZXwoOe4MrZBJWZrDOqkD1hQ+cRUV9c8S6FlH+AyBNj5dlaAM0Jyq6a8TvcRmLoZfdi1zFWXeTUW
/XfWQRP+vnqqV8VPdyfaJJzaKnG1u9PnvSFauc3SzydGZfICacU2pPxqAaJWzDYwSns+vd4vCu7u
e01UXo4XXeFCvO/9mye0QnyrDHhuE0b1Svw/jQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K8hvyEyHvgdg02DFF2GnEdLUq6j/uKT5fsI+Nkpbw14CRrq5p+STF83Or85VDleAax2TYln4LhGn
6G6INbZ4BdMuA4nVtyx5xaogScfMwbjrTAn0bqxT20M++g4cn4gW2g3oEFMnXaYCsLaJ58t4/T42
ocO8oqJeCowKICP/eM+B+/jSusNp4JILdp522MKky1zANadPwlv8a7QrMrJQrnb/lF8qC10yXqfM
LbKfbAEBaHlel46y7YBqdIimfeAVng194wkXobD6WuMhQOpFkigBOLQzoKQWN1TWeY5/rSQt9pcT
xLm+NEQmtlL61OudMCIqm++dCQSgE4NFJj1fCw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gSLVZdmdCqRy/3LoTp5M48T1hUUfGQp8cxVz4NQ+P65mrZ0oJJXHSaNbzdvtYH41+27aGh3RBbLb
pzz+TmeVuEVneG5nGe1VY2ogM1D7tBMRUvNgXK2PkSRLnk9tYgnxoYi0cYLBxa3piqBh44cdYXif
bT0Uh2vFogmdeH5hxVNFk8FEhULNtR/T9r9ilPNDQALb08fQM461sjlhS2jgRgH0X8LZqnBOii+F
7+GguDMENTlzU0XSYWEcGFH9V5PdYMehb0WgZeiqTchxRuQFmLjDhI4J5dkci8RmkLCwz4KyjfOi
S8Nkg20qh9otuAisfQTh4Qx2lC7x7BHgmuwy0w==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
kXlkvzJI7Tq1glqNfjqmCb8YU69bhN9hH5OsWvFNj7VseyX6/5l9Mgif4B1r1LeKz06I27dmB9g7
AuHBFZ0bPN86mURBL/HK/dTOGyLYAveWeOIK1kqX56i4H9UNIUObEphcz9wdT0OgXHTPMxiIpJhT
1o5oYJW49mDsAv5yxe4FvPo6rFgZAiEo34vJGDxzz4//zJq0z+GxJNCibpLydZBWaJWRfsDUs9pm
1O6hS3KPIL5Evg1JOFt1uwKb1xEA08ETT+qYwg6zmFfwQbs6O7modRmBtEd1n9mrqsgCAviiLPtN
LUFiLdrywPt7LArLCRz4h5uHJxz/21Pj5m1VZtZq9nFmsbp6Lw/0RF1+nN8o+RIu+/tmu74xkL/8
nNEc9mEFy912OKP6WDP4Ajzg4gl9xhtaYA5eGkNB/43YjgGsmTe+L0dyxHIwa734JNMb5zC5dRtR
V4pCnWZKmnDJDXvMftedQzqQvdFwJg5hLxrHfkPD8LqiOwVck/Nt6QSF

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ADtaDIjUIR6zZBfz+lPRaDMdXcoufPACX4aSe06/DoTgIDvM+UOlm8rH20gKO3r8YdsuLtUh7rhz
ekJB22nBPUdbl3FvlGdQIgiCyJ8XgZYvvuOo9I765yKjFxQsFmQE0Ih86fqCqvYmRnsZkpk1uQ7v
JpqhWGBX6tLgYu/txP+ShnzFfkWGhj29JhYII0zqJMBCjGeM89F+mlH+X/YL5Q/fZYyh9Cr2CJx6
ofJpBZ1SPlXwgafXVi0QAUVuQEBmZYVn9Kze++tMEr6qv62ANq23LevYQfCsYKoY5iyf5U7jJ5Qx
eC9nG5Es4y6lz5giep7veaXdBFBHd7VuD56v4w==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zFwVPvNmX5sBruiGDSfENTp6EBfydwYKhxWi0YDKQ4j0gu6AMV8yJP6GXeJs/A9Zgb1UFE+sJifk
OngE9N2vVRp43pAVauHQf1hUkSWPDJuZ9yEQZbR7F3mmiBKu/Aehj7KcAjv07FWv46HzxRL9E2xx
gpDOzAyNSNubxORv7bVYUV0C4Fr+tZRA6douG4rxi56npPfzIAZjyU4wPvwabxrJ9L4ZRuZXciLk
lJGTIJZTH2uclPmuo57jlIXGo1ZtQZgRCDfn7W02AQ7MDKblx47m+E+sUKKYHZlvf30GkPcwlucZ
ZcUcGnYaRCZnrhwFl0qxxXn2pO15vG4MJXOHMw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Lq86c/0SMuvdLuij6dbfI/ah4/50WGATVNRwXobLfbnZqWOhhEk3VDQATTxe7ZLrUauwrLuMoKhS
j4kqT2raqDijA51Tz7ee+F/MUKvyxGDJqfBi5JJX9y81LCXav7HpdRiPTy6w5O3tQoQbugh61D0B
oJBwNvL22Oi10e+Bu7H1yQvsbksxPAA8VE8HK+OJzZETk0PfHS2ySL5WXLQf7duD6CWmpWdLMrZQ
ojOqvNL31LsO1gZhssTk4RgyZUrZ3CboBbLWDxq2L/SsF5YiRIUPDTe17rRcrxa1y6LzMD/ve/nR
mptJOGxlUgLpJaPAA7jH3b+EQGlrHzHOsG8fFQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1232)
`protect data_block
2fsTPaZQwWqvb8xl+KC7wrXgZpFq3XZgsqIIyTB4ZT2pQuWZtR5nEklYS66NZWPVZbYRDakKdIVW
YuzUQ2kPy5UO63F9I+9T8ri3/3iRydJ/R3kdKBr5yGTLCkHIO4MtikcOmLC8IgTV9SRjOmwxtHqj
vF4U2Nrs5EYOGJY38wn2HQaJtYUzxur2IPlDGCwwSM6fesg6UWwyrDK9ghoHgnrjg1Sv0T1BnUT/
kqbs0rkX3/+fxuTdyCgU6qQknP3/3baCETAU8unCWagqMSBBT1WwieHM9ITY75OfTrvwnsOam+8H
Fbe4sn5Q6+3nlgaxx2gM+8GLtPduYz+uNO4WnaF638Vz/Mr+oqk4zhuFAWSwUiaLvv7Lmr0HHOyE
TaAWPnk6eghvIGNTyyuC7snbE0lDZr9Pq3gnaY6LjZxdBFNI9agBAzVWsr7hnSVvLS1Y3chv+xGq
MZ6rAs6U7ovb5YcCqEUdr8Z3YeiNfj6GlmCDHfMGxN0tfZjK3yZEZ79ZlpWGfovWGXy8uBQMM/kC
hoLFTYGRf6MUJW8F+wnBjR8wtjMXQfdZNO84Iv1+jIscRzD8Gxz62yngxDjSVHW9DvlXnag8cRC7
+ZX0+1tLmvHWSm/zsprwGxMrZTsVilk/ZFkNJhsU4gPXqnEW6UCmqUM5YollNfptX28EH8nIiNC3
T4FI5mF0CcADdHGbV5A5F6xeX6QbrpNzx5MtJfK6EHeE7XGU+RpAXSSpLC/3CWhFv5GMBwXq+ZwU
EQJUJq15NqgBJcJ2WYfDwGoZxTNWnqQd3UwFUOMZiNIWq28xLYViPWJCd7R9sZVw18HBz+H15LP5
5Mpi/rAYs2lcGQ77dYKMyUfxoD3FhoPuJRxSK+r/spH6Xhx47kYjtV9N6UsCDCLiQG5e2z9oYdq2
+zCAyb/mt19b10jCWoSeppsGB2udZeW38zT6Yx4oG+bZhgTEJe/R2tJjg1cEWS0li0252k7jIvAS
s2LKUYl52QhvX8wxAePtugxkoMfWkRi94wU/cN8226z6WCVW0PYHYwnBpwMLZvxqSThg/WCC/CxX
nkNlca1ijfJWPTYHsb+uMAHXdIUNJqOKAEYcd523RcpZ/L6YIGXgntYqusWwd/Z8C6St1GIn69Dy
Kh9SgAh06rDxXg34NMew+i3jak4vaNR8De8ZCcT20uI8vDVlFEGzirdGIyyJpE7JvvwPdyjqT9Nn
LzbjOk7oB6NlXQudP363hcImHZa889LxfSX0ygD9r4kAiZ47PslxDg607hqt4BFiWVusYQ3znqy2
LAzxXTjwUAB/OrpOoJK9QL3fjKmfTTg8pShndngwhPUjDHOiUy9d9GwMaeRy58VIAKEEEjpOR48S
6yAeCQSFur5L1s7C1F6m/8bXAjb5z8305mHeotwq5CbNWt/GvqaYA7AUKw8AWfSKXnYeDeinJq6B
IwKPbnjAQ67w8o3SpwKf5djMzl4xt9uY13i0nbL0L8huTsla/SNzj3Y+DewXle2nm+Npp3agUhXp
EistMSk35y3P6EFBUWb+vQdo8FBkulJgXP4+ca8MPH9tpyGJCWPBoiMmaq2RBNxOdpaHWQysFcfL
nNbaAxDd9ahAns2b7/fluELxuOwrhLF8BUAhh0kzM2jQ65A=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of aurora_64b66b_SL_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of aurora_64b66b_SL_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of aurora_64b66b_SL_gt_gtwizard_top : entity is "14.999500";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of aurora_64b66b_SL_gt_gtwizard_top : entity is 67;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of aurora_64b66b_SL_gt_gtwizard_top : entity is 3;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of aurora_64b66b_SL_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of aurora_64b66b_SL_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of aurora_64b66b_SL_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of aurora_64b66b_SL_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of aurora_64b66b_SL_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of aurora_64b66b_SL_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of aurora_64b66b_SL_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of aurora_64b66b_SL_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of aurora_64b66b_SL_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of aurora_64b66b_SL_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of aurora_64b66b_SL_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of aurora_64b66b_SL_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of aurora_64b66b_SL_gt_gtwizard_top : entity is 2;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of aurora_64b66b_SL_gt_gtwizard_top : entity is 64;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of aurora_64b66b_SL_gt_gtwizard_top : entity is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of aurora_64b66b_SL_gt_gtwizard_top : entity is 8;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of aurora_64b66b_SL_gt_gtwizard_top : entity is "19.531250";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of aurora_64b66b_SL_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of aurora_64b66b_SL_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of aurora_64b66b_SL_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of aurora_64b66b_SL_gt_gtwizard_top : entity is 64;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of aurora_64b66b_SL_gt_gtwizard_top : entity is "19.531250";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of aurora_64b66b_SL_gt_gtwizard_top : entity is "19.531250";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of aurora_64b66b_SL_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of aurora_64b66b_SL_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of aurora_64b66b_SL_gt_gtwizard_top : entity is "19.531250";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of aurora_64b66b_SL_gt_gtwizard_top : entity is 2;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of aurora_64b66b_SL_gt_gtwizard_top : entity is 64;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of aurora_64b66b_SL_gt_gtwizard_top : entity is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of aurora_64b66b_SL_gt_gtwizard_top : entity is 8;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of aurora_64b66b_SL_gt_gtwizard_top : entity is "19.531250";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of aurora_64b66b_SL_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of aurora_64b66b_SL_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of aurora_64b66b_SL_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of aurora_64b66b_SL_gt_gtwizard_top : entity is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of aurora_64b66b_SL_gt_gtwizard_top : entity is "19.531250";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of aurora_64b66b_SL_gt_gtwizard_top : entity is "19.531250";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of aurora_64b66b_SL_gt_gtwizard_top : entity is 1;
end aurora_64b66b_SL_gt_gtwizard_top;

architecture STRUCTURE of aurora_64b66b_SL_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxdatavalid_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxheader_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxheadervalid_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  bufgtce_out(0) <= \<const0>\;
  bufgtcemask_out(2) <= \<const0>\;
  bufgtcemask_out(1) <= \<const0>\;
  bufgtcemask_out(0) <= \<const0>\;
  bufgtdiv_out(8) <= \<const0>\;
  bufgtdiv_out(7) <= \<const0>\;
  bufgtdiv_out(6) <= \<const0>\;
  bufgtdiv_out(5) <= \<const0>\;
  bufgtdiv_out(4) <= \<const0>\;
  bufgtdiv_out(3) <= \<const0>\;
  bufgtdiv_out(2) <= \<const0>\;
  bufgtdiv_out(1) <= \<const0>\;
  bufgtdiv_out(0) <= \<const0>\;
  bufgtreset_out(0) <= \<const0>\;
  bufgtrstmask_out(2) <= \<const0>\;
  bufgtrstmask_out(1) <= \<const0>\;
  bufgtrstmask_out(0) <= \<const0>\;
  cpllfbclklost_out(0) <= \<const0>\;
  cpllrefclklost_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  dmonitoroutclk_out(0) <= \<const0>\;
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gthtxn_out(0) <= \<const0>\;
  gthtxp_out(0) <= \<const0>\;
  gtrefclkmonitor_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userclk_rx_active_out(0) <= \<const0>\;
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \<const0>\;
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pcierategen3_out(0) <= \<const0>\;
  pcierateidle_out(0) <= \<const0>\;
  pcierateqpllpd_out(1) <= \<const0>\;
  pcierateqpllpd_out(0) <= \<const0>\;
  pcierateqpllreset_out(1) <= \<const0>\;
  pcierateqpllreset_out(0) <= \<const0>\;
  pciesynctxsyncdone_out(0) <= \<const0>\;
  pcieusergen3rdy_out(0) <= \<const0>\;
  pcieuserphystatusrst_out(0) <= \<const0>\;
  pcieuserratestart_out(0) <= \<const0>\;
  pcsrsvdout_out(15) <= \<const0>\;
  pcsrsvdout_out(14) <= \<const0>\;
  pcsrsvdout_out(13) <= \<const0>\;
  pcsrsvdout_out(12) <= \<const0>\;
  pcsrsvdout_out(11) <= \<const0>\;
  pcsrsvdout_out(10) <= \<const0>\;
  pcsrsvdout_out(9) <= \<const0>\;
  pcsrsvdout_out(8) <= \<const0>\;
  pcsrsvdout_out(7) <= \<const0>\;
  pcsrsvdout_out(6) <= \<const0>\;
  pcsrsvdout_out(5) <= \<const0>\;
  pcsrsvdout_out(4) <= \<const0>\;
  pcsrsvdout_out(3) <= \<const0>\;
  pcsrsvdout_out(2) <= \<const0>\;
  pcsrsvdout_out(1) <= \<const0>\;
  pcsrsvdout_out(0) <= \<const0>\;
  phystatus_out(0) <= \<const0>\;
  pinrsrvdas_out(15) <= \<const0>\;
  pinrsrvdas_out(14) <= \<const0>\;
  pinrsrvdas_out(13) <= \<const0>\;
  pinrsrvdas_out(12) <= \<const0>\;
  pinrsrvdas_out(11) <= \<const0>\;
  pinrsrvdas_out(10) <= \<const0>\;
  pinrsrvdas_out(9) <= \<const0>\;
  pinrsrvdas_out(8) <= \<const0>\;
  pinrsrvdas_out(7) <= \<const0>\;
  pinrsrvdas_out(6) <= \<const0>\;
  pinrsrvdas_out(5) <= \<const0>\;
  pinrsrvdas_out(4) <= \<const0>\;
  pinrsrvdas_out(3) <= \<const0>\;
  pinrsrvdas_out(2) <= \<const0>\;
  pinrsrvdas_out(1) <= \<const0>\;
  pinrsrvdas_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \<const0>\;
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \<const0>\;
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  resetexception_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcdrlock_out(0) <= \<const0>\;
  rxcdrphdone_out(0) <= \<const0>\;
  rxchanbondseq_out(0) <= \<const0>\;
  rxchanisaligned_out(0) <= \<const0>\;
  rxchanrealign_out(0) <= \<const0>\;
  rxchbondo_out(4) <= \<const0>\;
  rxchbondo_out(3) <= \<const0>\;
  rxchbondo_out(2) <= \<const0>\;
  rxchbondo_out(1) <= \<const0>\;
  rxchbondo_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxclkcorcnt_out(1) <= \<const0>\;
  rxclkcorcnt_out(0) <= \<const0>\;
  rxcominitdet_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxcomsasdet_out(0) <= \<const0>\;
  rxcomwakedet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1) <= \<const0>\;
  rxctrl0_out(0) <= \<const0>\;
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1) <= \<const0>\;
  rxctrl1_out(0) <= \<const0>\;
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1) <= \<const0>\;
  rxctrl2_out(0) <= \<const0>\;
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1) <= \<const0>\;
  rxctrl3_out(0) <= \<const0>\;
  rxdata_out(127) <= \<const0>\;
  rxdata_out(126) <= \<const0>\;
  rxdata_out(125) <= \<const0>\;
  rxdata_out(124) <= \<const0>\;
  rxdata_out(123) <= \<const0>\;
  rxdata_out(122) <= \<const0>\;
  rxdata_out(121) <= \<const0>\;
  rxdata_out(120) <= \<const0>\;
  rxdata_out(119) <= \<const0>\;
  rxdata_out(118) <= \<const0>\;
  rxdata_out(117) <= \<const0>\;
  rxdata_out(116) <= \<const0>\;
  rxdata_out(115) <= \<const0>\;
  rxdata_out(114) <= \<const0>\;
  rxdata_out(113) <= \<const0>\;
  rxdata_out(112) <= \<const0>\;
  rxdata_out(111) <= \<const0>\;
  rxdata_out(110) <= \<const0>\;
  rxdata_out(109) <= \<const0>\;
  rxdata_out(108) <= \<const0>\;
  rxdata_out(107) <= \<const0>\;
  rxdata_out(106) <= \<const0>\;
  rxdata_out(105) <= \<const0>\;
  rxdata_out(104) <= \<const0>\;
  rxdata_out(103) <= \<const0>\;
  rxdata_out(102) <= \<const0>\;
  rxdata_out(101) <= \<const0>\;
  rxdata_out(100) <= \<const0>\;
  rxdata_out(99) <= \<const0>\;
  rxdata_out(98) <= \<const0>\;
  rxdata_out(97) <= \<const0>\;
  rxdata_out(96) <= \<const0>\;
  rxdata_out(95) <= \<const0>\;
  rxdata_out(94) <= \<const0>\;
  rxdata_out(93) <= \<const0>\;
  rxdata_out(92) <= \<const0>\;
  rxdata_out(91) <= \<const0>\;
  rxdata_out(90) <= \<const0>\;
  rxdata_out(89) <= \<const0>\;
  rxdata_out(88) <= \<const0>\;
  rxdata_out(87) <= \<const0>\;
  rxdata_out(86) <= \<const0>\;
  rxdata_out(85) <= \<const0>\;
  rxdata_out(84) <= \<const0>\;
  rxdata_out(83) <= \<const0>\;
  rxdata_out(82) <= \<const0>\;
  rxdata_out(81) <= \<const0>\;
  rxdata_out(80) <= \<const0>\;
  rxdata_out(79) <= \<const0>\;
  rxdata_out(78) <= \<const0>\;
  rxdata_out(77) <= \<const0>\;
  rxdata_out(76) <= \<const0>\;
  rxdata_out(75) <= \<const0>\;
  rxdata_out(74) <= \<const0>\;
  rxdata_out(73) <= \<const0>\;
  rxdata_out(72) <= \<const0>\;
  rxdata_out(71) <= \<const0>\;
  rxdata_out(70) <= \<const0>\;
  rxdata_out(69) <= \<const0>\;
  rxdata_out(68) <= \<const0>\;
  rxdata_out(67) <= \<const0>\;
  rxdata_out(66) <= \<const0>\;
  rxdata_out(65) <= \<const0>\;
  rxdata_out(64) <= \<const0>\;
  rxdata_out(63) <= \<const0>\;
  rxdata_out(62) <= \<const0>\;
  rxdata_out(61) <= \<const0>\;
  rxdata_out(60) <= \<const0>\;
  rxdata_out(59) <= \<const0>\;
  rxdata_out(58) <= \<const0>\;
  rxdata_out(57) <= \<const0>\;
  rxdata_out(56) <= \<const0>\;
  rxdata_out(55) <= \<const0>\;
  rxdata_out(54) <= \<const0>\;
  rxdata_out(53) <= \<const0>\;
  rxdata_out(52) <= \<const0>\;
  rxdata_out(51) <= \<const0>\;
  rxdata_out(50) <= \<const0>\;
  rxdata_out(49) <= \<const0>\;
  rxdata_out(48) <= \<const0>\;
  rxdata_out(47) <= \<const0>\;
  rxdata_out(46) <= \<const0>\;
  rxdata_out(45) <= \<const0>\;
  rxdata_out(44) <= \<const0>\;
  rxdata_out(43) <= \<const0>\;
  rxdata_out(42) <= \<const0>\;
  rxdata_out(41) <= \<const0>\;
  rxdata_out(40) <= \<const0>\;
  rxdata_out(39) <= \<const0>\;
  rxdata_out(38) <= \<const0>\;
  rxdata_out(37) <= \<const0>\;
  rxdata_out(36) <= \<const0>\;
  rxdata_out(35) <= \<const0>\;
  rxdata_out(34) <= \<const0>\;
  rxdata_out(33) <= \<const0>\;
  rxdata_out(32) <= \<const0>\;
  rxdata_out(31) <= \<const0>\;
  rxdata_out(30) <= \<const0>\;
  rxdata_out(29) <= \<const0>\;
  rxdata_out(28) <= \<const0>\;
  rxdata_out(27) <= \<const0>\;
  rxdata_out(26) <= \<const0>\;
  rxdata_out(25) <= \<const0>\;
  rxdata_out(24) <= \<const0>\;
  rxdata_out(23) <= \<const0>\;
  rxdata_out(22) <= \<const0>\;
  rxdata_out(21) <= \<const0>\;
  rxdata_out(20) <= \<const0>\;
  rxdata_out(19) <= \<const0>\;
  rxdata_out(18) <= \<const0>\;
  rxdata_out(17) <= \<const0>\;
  rxdata_out(16) <= \<const0>\;
  rxdata_out(15) <= \<const0>\;
  rxdata_out(14) <= \<const0>\;
  rxdata_out(13) <= \<const0>\;
  rxdata_out(12) <= \<const0>\;
  rxdata_out(11) <= \<const0>\;
  rxdata_out(10) <= \<const0>\;
  rxdata_out(9) <= \<const0>\;
  rxdata_out(8) <= \<const0>\;
  rxdata_out(7) <= \<const0>\;
  rxdata_out(6) <= \<const0>\;
  rxdata_out(5) <= \<const0>\;
  rxdata_out(4) <= \<const0>\;
  rxdata_out(3) <= \<const0>\;
  rxdata_out(2) <= \<const0>\;
  rxdata_out(1) <= \<const0>\;
  rxdata_out(0) <= \<const0>\;
  rxdataextendrsvd_out(7) <= \<const0>\;
  rxdataextendrsvd_out(6) <= \<const0>\;
  rxdataextendrsvd_out(5) <= \<const0>\;
  rxdataextendrsvd_out(4) <= \<const0>\;
  rxdataextendrsvd_out(3) <= \<const0>\;
  rxdataextendrsvd_out(2) <= \<const0>\;
  rxdataextendrsvd_out(1) <= \<const0>\;
  rxdataextendrsvd_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \^rxdatavalid_out\(0);
  rxdlysresetdone_out(0) <= \<const0>\;
  rxelecidle_out(0) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1 downto 0) <= \^rxheader_out\(1 downto 0);
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \^rxheadervalid_out\(0);
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxmonitorout_out(7) <= \<const0>\;
  rxmonitorout_out(6) <= \<const0>\;
  rxmonitorout_out(5) <= \<const0>\;
  rxmonitorout_out(4) <= \<const0>\;
  rxmonitorout_out(3) <= \<const0>\;
  rxmonitorout_out(2) <= \<const0>\;
  rxmonitorout_out(1) <= \<const0>\;
  rxmonitorout_out(0) <= \<const0>\;
  rxosintdone_out(0) <= \<const0>\;
  rxosintstarted_out(0) <= \<const0>\;
  rxosintstrobedone_out(0) <= \<const0>\;
  rxosintstrobestarted_out(0) <= \<const0>\;
  rxoutclkfabric_out(0) <= \<const0>\;
  rxoutclkpcs_out(0) <= \<const0>\;
  rxphaligndone_out(0) <= \<const0>\;
  rxphalignerr_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxprbslocked_out(0) <= \<const0>\;
  rxprgdivresetdone_out(0) <= \<const0>\;
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxratedone_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  rxrecclkout_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  rxsliderdy_out(0) <= \<const0>\;
  rxslipdone_out(0) <= \<const0>\;
  rxslipoutclkrdy_out(0) <= \<const0>\;
  rxslippmardy_out(0) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  rxstatus_out(2) <= \<const0>\;
  rxstatus_out(1) <= \<const0>\;
  rxstatus_out(0) <= \<const0>\;
  rxsyncdone_out(0) <= \<const0>\;
  rxsyncout_out(0) <= \<const0>\;
  rxvalid_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \<const0>\;
  txbufstatus_out(0) <= \<const0>\;
  txcomfinish_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  txdlysresetdone_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txphaligndone_out(0) <= \<const0>\;
  txphinitdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
  txratedone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
  txsyncdone_out(0) <= \<const0>\;
  txsyncout_out(0) <= \<const0>\;
  ubdaddr_out(15) <= \<const0>\;
  ubdaddr_out(14) <= \<const0>\;
  ubdaddr_out(13) <= \<const0>\;
  ubdaddr_out(12) <= \<const0>\;
  ubdaddr_out(11) <= \<const0>\;
  ubdaddr_out(10) <= \<const0>\;
  ubdaddr_out(9) <= \<const0>\;
  ubdaddr_out(8) <= \<const0>\;
  ubdaddr_out(7) <= \<const0>\;
  ubdaddr_out(6) <= \<const0>\;
  ubdaddr_out(5) <= \<const0>\;
  ubdaddr_out(4) <= \<const0>\;
  ubdaddr_out(3) <= \<const0>\;
  ubdaddr_out(2) <= \<const0>\;
  ubdaddr_out(1) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(15) <= \<const0>\;
  ubdi_out(14) <= \<const0>\;
  ubdi_out(13) <= \<const0>\;
  ubdi_out(12) <= \<const0>\;
  ubdi_out(11) <= \<const0>\;
  ubdi_out(10) <= \<const0>\;
  ubdi_out(9) <= \<const0>\;
  ubdi_out(8) <= \<const0>\;
  ubdi_out(7) <= \<const0>\;
  ubdi_out(6) <= \<const0>\;
  ubdi_out(5) <= \<const0>\;
  ubdi_out(4) <= \<const0>\;
  ubdi_out(3) <= \<const0>\;
  ubdi_out(2) <= \<const0>\;
  ubdi_out(1) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gtye4_top.aurora_64b66b_SL_gt_gtwizard_gtye4_inst\: entity work.aurora_64b66b_SL_gt_gtwizard_gtye4
     port map (
      cplllock_out(0) => cplllock_out(0),
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drpwe_in(0) => drpwe_in(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userdata_rx_out(63 downto 0) => gtwiz_userdata_rx_out(63 downto 0),
      gtyrxn_in(0) => gtyrxn_in(0),
      gtyrxp_in(0) => gtyrxp_in(0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      rxbufstatus_out(0) => \^rxbufstatus_out\(2),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxdatavalid_out(0) => \^rxdatavalid_out\(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(1 downto 0) => \^rxheader_out\(1 downto 0),
      rxheadervalid_out(0) => \^rxheadervalid_out\(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
h4/8v0FBgXUomE5kJVs58UlO/ao4SLHpniPXt+fomPPYB6tv3U0iBfOL5737ZNNEhgP1kkKeMvq+
VxOLW94g7JZT6mWc5ZuQ7jgK8Qpa6+1xpVVQBB6gVSEeHij7ZHqPdYaLC9rL/SR7notnBC1OujFi
++mTu5z/HJZtnN4VJQw=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Su6POoQw092/hg4JN8GOCSrLUa435VAUaqUned4C4G61yBHlUmaG63UO+KxY5pgyMrDH6/XH2bPa
fona2wB0Y0sw6W61PXOfiew7cH42baMY0P9UBRjH25EZTf72W3O8r7DNj16ob9pPi7bkuCd3aab3
hdfeY613n+hUbAXTLQqbhjqGmO9kFeC/VmdSITa02RauMnpfVxz1wLu9iUQ0V+mPTp6hvfNXlD0F
7oONLZJg+c6/+uSw1WbEiltO2Lplqvbb0sYbZjtTSEQZSdF4DiUdA0SGK+L75aDYGx3Z/ajCRpBx
Mr39wb5wiDr6SJ/QQ/JmYc+HrTs/fbN9BJ/Grg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JbOromwhdJgnOFMOfO8mpnyFC1anQPoDL/XeHYQuoY4+0yjNmPGasGLGjanpoUgfOYngBHPrFFFH
rapGBPsHEbT6JXWHeRJexf2moVhmq1sHJ7n+Jx1rVNuyclUCC08Fg3sy6FdUQmptKSpqOw1x0DV8
R9ZlmwLTkoN8IV6D7sg=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XbCcyKbk3pmZ92QhZ1iCj+9jpzUJAn91N3YYwVHN3gwcgTU0NRr0oD7EmkLoZ8hVAhh/9YMUp7DE
059wcAzCBsD2W3CWY+GHUSJS57Xt2yi9tZH7binajEyHpCqaFKKO9WxDTO9XnYLVswRvAii0DOJL
mY+z3Z0uDx55BVWqbbvDkA5gABsZLueFt15rXRJPRnAjzWXhYzjiqC1WQDy5UHl/LBDlsOMuouyd
gM4k7zzEZUOy4o1sI2isD+6T/wd+iOsXvq39rguDUtkw3SR4GJmk+rBu3rBh+EvBHKxaWqQjGGNV
qWyrqd89LjZFGnXZ2jvsgxldJWCellgTK1ZEfA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dG5h8R2Fe36rfzcvmeDU4OapeKO/Lhe0DkL+4c9AG4It+1yVmtHeEWL8eVWMvHdPTwqJqgkMQbh4
OO9/9XZMyYCWFJTHu4ossKo7zKccfTeBbKfgP+rDEckDTGIWXihj2YJ2N0p6q9Ynpsz9qOLdoXTY
gZXwoOe4MrZBJWZrDOqkD1hQ+cRUV9c8S6FlH+AyBNj5dlaAM0Jyq6a8TvcRmLoZfdi1zFWXeTUW
/XfWQRP+vnqqV8VPdyfaJJzaKnG1u9PnvSFauc3SzydGZfICacU2pPxqAaJWzDYwSns+vd4vCu7u
e01UXo4XXeFCvO/9mye0QnyrDHhuE0b1Svw/jQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K8hvyEyHvgdg02DFF2GnEdLUq6j/uKT5fsI+Nkpbw14CRrq5p+STF83Or85VDleAax2TYln4LhGn
6G6INbZ4BdMuA4nVtyx5xaogScfMwbjrTAn0bqxT20M++g4cn4gW2g3oEFMnXaYCsLaJ58t4/T42
ocO8oqJeCowKICP/eM+B+/jSusNp4JILdp522MKky1zANadPwlv8a7QrMrJQrnb/lF8qC10yXqfM
LbKfbAEBaHlel46y7YBqdIimfeAVng194wkXobD6WuMhQOpFkigBOLQzoKQWN1TWeY5/rSQt9pcT
xLm+NEQmtlL61OudMCIqm++dCQSgE4NFJj1fCw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gSLVZdmdCqRy/3LoTp5M48T1hUUfGQp8cxVz4NQ+P65mrZ0oJJXHSaNbzdvtYH41+27aGh3RBbLb
pzz+TmeVuEVneG5nGe1VY2ogM1D7tBMRUvNgXK2PkSRLnk9tYgnxoYi0cYLBxa3piqBh44cdYXif
bT0Uh2vFogmdeH5hxVNFk8FEhULNtR/T9r9ilPNDQALb08fQM461sjlhS2jgRgH0X8LZqnBOii+F
7+GguDMENTlzU0XSYWEcGFH9V5PdYMehb0WgZeiqTchxRuQFmLjDhI4J5dkci8RmkLCwz4KyjfOi
S8Nkg20qh9otuAisfQTh4Qx2lC7x7BHgmuwy0w==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
kXlkvzJI7Tq1glqNfjqmCb8YU69bhN9hH5OsWvFNj7VseyX6/5l9Mgif4B1r1LeKz06I27dmB9g7
AuHBFZ0bPN86mURBL/HK/dTOGyLYAveWeOIK1kqX56i4H9UNIUObEphcz9wdT0OgXHTPMxiIpJhT
1o5oYJW49mDsAv5yxe4FvPo6rFgZAiEo34vJGDxzz4//zJq0z+GxJNCibpLydZBWaJWRfsDUs9pm
1O6hS3KPIL5Evg1JOFt1uwKb1xEA08ETT+qYwg6zmFfwQbs6O7modRmBtEd1n9mrqsgCAviiLPtN
LUFiLdrywPt7LArLCRz4h5uHJxz/21Pj5m1VZtZq9nFmsbp6Lw/0RF1+nN8o+RIu+/tmu74xkL/8
nNEc9mEFy912OKP6WDP4Ajzg4gl9xhtaYA5eGkNB/43YjgGsmTe+L0dyxHIwa734JNMb5zC5dRtR
V4pCnWZKmnDJDXvMftedQzqQvdFwJg5hLxrHfkPD8LqiOwVck/Nt6QSF

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ADtaDIjUIR6zZBfz+lPRaDMdXcoufPACX4aSe06/DoTgIDvM+UOlm8rH20gKO3r8YdsuLtUh7rhz
ekJB22nBPUdbl3FvlGdQIgiCyJ8XgZYvvuOo9I765yKjFxQsFmQE0Ih86fqCqvYmRnsZkpk1uQ7v
JpqhWGBX6tLgYu/txP+ShnzFfkWGhj29JhYII0zqJMBCjGeM89F+mlH+X/YL5Q/fZYyh9Cr2CJx6
ofJpBZ1SPlXwgafXVi0QAUVuQEBmZYVn9Kze++tMEr6qv62ANq23LevYQfCsYKoY5iyf5U7jJ5Qx
eC9nG5Es4y6lz5giep7veaXdBFBHd7VuD56v4w==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zFwVPvNmX5sBruiGDSfENTp6EBfydwYKhxWi0YDKQ4j0gu6AMV8yJP6GXeJs/A9Zgb1UFE+sJifk
OngE9N2vVRp43pAVauHQf1hUkSWPDJuZ9yEQZbR7F3mmiBKu/Aehj7KcAjv07FWv46HzxRL9E2xx
gpDOzAyNSNubxORv7bVYUV0C4Fr+tZRA6douG4rxi56npPfzIAZjyU4wPvwabxrJ9L4ZRuZXciLk
lJGTIJZTH2uclPmuo57jlIXGo1ZtQZgRCDfn7W02AQ7MDKblx47m+E+sUKKYHZlvf30GkPcwlucZ
ZcUcGnYaRCZnrhwFl0qxxXn2pO15vG4MJXOHMw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Lq86c/0SMuvdLuij6dbfI/ah4/50WGATVNRwXobLfbnZqWOhhEk3VDQATTxe7ZLrUauwrLuMoKhS
j4kqT2raqDijA51Tz7ee+F/MUKvyxGDJqfBi5JJX9y81LCXav7HpdRiPTy6w5O3tQoQbugh61D0B
oJBwNvL22Oi10e+Bu7H1yQvsbksxPAA8VE8HK+OJzZETk0PfHS2ySL5WXLQf7duD6CWmpWdLMrZQ
ojOqvNL31LsO1gZhssTk4RgyZUrZ3CboBbLWDxq2L/SsF5YiRIUPDTe17rRcrxa1y6LzMD/ve/nR
mptJOGxlUgLpJaPAA7jH3b+EQGlrHzHOsG8fFQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1280)
`protect data_block
2fsTPaZQwWqvb8xl+KC7wrXgZpFq3XZgsqIIyTB4ZT2pQuWZtR5nEklYS66NZWPVZbYRDakKdIVW
YuzUQ2kPy5UO63F9I+9T8ri3/3iRydJ/R3kdKBr5yGTLCkHIO4MtikcOmLC8IgTV9SRjOmwxtHqj
vF4U2Nrs5EYOGJY38wnvX/jn58OTUoVZ37pG7AYQAg3dlnPkN5NJtCITN7QAuPP1/cfKoIXkLCHE
9/lv7TD46VoZf8qO10LIfZ/szPAp0/9aJWbSzbUPWL7vHLz0IPK6R0T/S5QNp49UzybHbM5E0eKe
qlJV44gNwiQgIKEk3AAXT0Lt71h7C0L9cbu1/1H3N99ER3Pvc64YpBhlPeG58b3o32Q3tjWAO2Xf
QEvd6D+hiMsxyZ8+qb16iVtI+2pPC16nN1VsuHsRMUxZNoDaCuILqztDiW4+rxRxI1C3HOrm/ouG
KWlGAk3ulu7Gvlb5Le3CG11bUMIrpT/rmIPTNJpf1fIlvt3Hnr0fVwBfddi8YFJMDLnfOILP2F0b
Y93HyrC/fRfyIpP36w2hYMwQTVDiOD+GKW89t2yw10tYPBbKEE8+0gKDXIwlApic6I0+QQRXZTfo
DCNr1fbtqfE1BG0T5wfY4H2GBgpQ+OJoxRiTSK5kjcg9PuhFdB1c6vmsl1JiGXcU+JPNR8pkAFyu
PuSZbOY8yNv2vDMrILylFWRD5IV5fKqrpVC+/jehtQSQcxaNNBkft0FhCM5GF1XkvEpvb++t2A05
pVxy57zgroUmA9iU+48MqkCuRtPl+t5+fHrp5eEQQ5L3wu1PGS0/pBUpXYJcavy5rKXmWo8xYeV0
4tWOZpoYdYZ2QTSZmR+tKFEgHjaMglOB/on2hZOKO6j23IGgmXF67OdHX6pGtD+fJhUUanhiOLUw
m9FCa5nLnLJY2iAAMsGcw3gkC9rJL910y/pJ+rcbP1wiBQZ1qZiG6SuF4DYHLwMh7/BCf15tkK9O
+zwvUJFjJMegXzkEYslqDxDnm6JHgkoBd0yExjrRxDb0wKphgyabWl6bwFr+NGCgmqkDE5di1Ly2
SqeyvuMQ8rP2E6hoE8wf5+Y64FGRhtNvCyz+ZsTft7pjhvO26U4ZwlIIdTqbDqLYld91BN+mrqjD
bHTOL0twnDlc293ma5ZrbRrPnaSawWblcLNw0374OzNZofqG6bWCvT6Oo5nohLHkG+g8uFBUjAjD
/2VX6z3C+YRXx0ErGZ0eE0zly9wwASPIb/R3CdaqO77Qr8PEVgAruwYjarDbrUraHSiuRATgsXMm
a7FPfmrXpxo7jqKZgl6Ion0+qfP5depGF/41lLy/VskhfvVJmoTVaJEqfQH8FZwHp2KKFMoQ0Qu5
hWp0YDs9oFmtWsnDmMzapz3q3iYlt62kHnk2El/jR8tvotimOQf2eSe1AM9UNg9kzvAsjf3DBtpA
nBQXDA5EWdUupjf3ps1rrV/dSDmdblDhcB3u0oLhh08fuA/B3OPZckyKtss99axX9TwJWGxG6DkM
SW2F7NK4cHwkGcxSaZfIXVByMK/yD9FeViij2WVL90XO5WAOTbmDNKDfvY4+fJ9Onf5S5hDqGEIY
9mA82CfZUx8TgAHD0/4bbXDThJwrppPIKGSSY0kEp3WMfO5krIYPsZ7a/3eJg0fjK/ha6/nsrwyS
rWwNf/WKU2Tv94SrOL6TUmIz2fkdLZXYhjc=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of aurora_64b66b_SL_gt : entity is "aurora_64b66b_SL_gt,aurora_64b66b_SL_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of aurora_64b66b_SL_gt : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of aurora_64b66b_SL_gt : entity is "aurora_64b66b_SL_gt_gtwizard_top,Vivado 2022.1";
end aurora_64b66b_SL_gt;

architecture STRUCTURE of aurora_64b66b_SL_gt is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxdatavalid_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxheader_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxheadervalid_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gthtxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gthtxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxclkcorcnt_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "14.999500";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 67;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 3;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 2;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 64;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 8;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "19.531250";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 64;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "19.531250";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "19.531250";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "19.531250";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 2;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 64;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 8;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "19.531250";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "19.531250";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "19.531250";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \^rxdatavalid_out\(0);
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1 downto 0) <= \^rxheader_out\(1 downto 0);
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \^rxheadervalid_out\(0);
  rxprbserr_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \<const0>\;
  txbufstatus_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.aurora_64b66b_SL_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"10000",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => cplllock_out(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => drpen_in(0),
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => drpwe_in(0),
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => NLW_inst_eyescandataerror_out_UNCONNECTED(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => '0',
      gthrxp_in(0) => '0',
      gthtxn_out(0) => NLW_inst_gthtxn_out_UNCONNECTED(0),
      gthtxp_out(0) => NLW_inst_gthtxp_out_UNCONNECTED(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => '0',
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => '0',
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(63 downto 0) => gtwiz_userdata_rx_out(63 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      gtyrxn_in(0) => gtyrxn_in(0),
      gtyrxp_in(0) => gtyrxp_in(0),
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => B"000",
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '0',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => \^rxbufstatus_out\(2),
      rxbufstatus_out(1 downto 0) => NLW_inst_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => '0',
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => NLW_inst_rxclkcorcnt_out_UNCONNECTED(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '0',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 0) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 0),
      rxctrl1_out(15 downto 0) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 0),
      rxctrl2_out(7 downto 0) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 0),
      rxctrl3_out(7 downto 0) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1) => NLW_inst_rxdatavalid_out_UNCONNECTED(1),
      rxdatavalid_out(0) => \^rxdatavalid_out\(0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(0) => '0',
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => '0',
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 2) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 2),
      rxheader_out(1 downto 0) => \^rxheader_out\(1 downto 0),
      rxheadervalid_out(1) => NLW_inst_rxheadervalid_out_UNCONNECTED(1),
      rxheadervalid_out(0) => \^rxheadervalid_out\(0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => '0',
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => '0',
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1 downto 0) => B"00",
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_inst_rxprbserr_out_UNCONNECTED(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => NLW_inst_rxresetdone_out_UNCONNECTED(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(0) => '0',
      tcongpo_out(0) => NLW_inst_tcongpo_out_UNCONNECTED(0),
      tconpowerup_in(0) => '0',
      tconreset_in(0) => '0',
      tconrsvdin1_in(0) => '0',
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '0',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1 downto 0) => NLW_inst_txbufstatus_out_UNCONNECTED(1 downto 0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 0) => B"0000000000000000",
      txctrl1_in(15 downto 0) => B"0000000000000000",
      txctrl2_in(7 downto 0) => B"00000000",
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => B"01000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => '0',
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 0) => B"000000",
      txinhibit_in(0) => '0',
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"1010000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"010",
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '1',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => NLW_inst_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => B"0000000",
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0',
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(15 downto 0) => NLW_inst_ubdaddr_out_UNCONNECTED(15 downto 0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(15 downto 0) => NLW_inst_ubdi_out_UNCONNECTED(15 downto 0),
      ubdo_in(15 downto 0) => B"0000000000000000",
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(1 downto 0) => B"00",
      ubintr_in(1 downto 0) => B"00",
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(3 downto 0) => B"0000",
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
h4/8v0FBgXUomE5kJVs58UlO/ao4SLHpniPXt+fomPPYB6tv3U0iBfOL5737ZNNEhgP1kkKeMvq+
VxOLW94g7JZT6mWc5ZuQ7jgK8Qpa6+1xpVVQBB6gVSEeHij7ZHqPdYaLC9rL/SR7notnBC1OujFi
++mTu5z/HJZtnN4VJQw=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Su6POoQw092/hg4JN8GOCSrLUa435VAUaqUned4C4G61yBHlUmaG63UO+KxY5pgyMrDH6/XH2bPa
fona2wB0Y0sw6W61PXOfiew7cH42baMY0P9UBRjH25EZTf72W3O8r7DNj16ob9pPi7bkuCd3aab3
hdfeY613n+hUbAXTLQqbhjqGmO9kFeC/VmdSITa02RauMnpfVxz1wLu9iUQ0V+mPTp6hvfNXlD0F
7oONLZJg+c6/+uSw1WbEiltO2Lplqvbb0sYbZjtTSEQZSdF4DiUdA0SGK+L75aDYGx3Z/ajCRpBx
Mr39wb5wiDr6SJ/QQ/JmYc+HrTs/fbN9BJ/Grg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JbOromwhdJgnOFMOfO8mpnyFC1anQPoDL/XeHYQuoY4+0yjNmPGasGLGjanpoUgfOYngBHPrFFFH
rapGBPsHEbT6JXWHeRJexf2moVhmq1sHJ7n+Jx1rVNuyclUCC08Fg3sy6FdUQmptKSpqOw1x0DV8
R9ZlmwLTkoN8IV6D7sg=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XbCcyKbk3pmZ92QhZ1iCj+9jpzUJAn91N3YYwVHN3gwcgTU0NRr0oD7EmkLoZ8hVAhh/9YMUp7DE
059wcAzCBsD2W3CWY+GHUSJS57Xt2yi9tZH7binajEyHpCqaFKKO9WxDTO9XnYLVswRvAii0DOJL
mY+z3Z0uDx55BVWqbbvDkA5gABsZLueFt15rXRJPRnAjzWXhYzjiqC1WQDy5UHl/LBDlsOMuouyd
gM4k7zzEZUOy4o1sI2isD+6T/wd+iOsXvq39rguDUtkw3SR4GJmk+rBu3rBh+EvBHKxaWqQjGGNV
qWyrqd89LjZFGnXZ2jvsgxldJWCellgTK1ZEfA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dG5h8R2Fe36rfzcvmeDU4OapeKO/Lhe0DkL+4c9AG4It+1yVmtHeEWL8eVWMvHdPTwqJqgkMQbh4
OO9/9XZMyYCWFJTHu4ossKo7zKccfTeBbKfgP+rDEckDTGIWXihj2YJ2N0p6q9Ynpsz9qOLdoXTY
gZXwoOe4MrZBJWZrDOqkD1hQ+cRUV9c8S6FlH+AyBNj5dlaAM0Jyq6a8TvcRmLoZfdi1zFWXeTUW
/XfWQRP+vnqqV8VPdyfaJJzaKnG1u9PnvSFauc3SzydGZfICacU2pPxqAaJWzDYwSns+vd4vCu7u
e01UXo4XXeFCvO/9mye0QnyrDHhuE0b1Svw/jQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K8hvyEyHvgdg02DFF2GnEdLUq6j/uKT5fsI+Nkpbw14CRrq5p+STF83Or85VDleAax2TYln4LhGn
6G6INbZ4BdMuA4nVtyx5xaogScfMwbjrTAn0bqxT20M++g4cn4gW2g3oEFMnXaYCsLaJ58t4/T42
ocO8oqJeCowKICP/eM+B+/jSusNp4JILdp522MKky1zANadPwlv8a7QrMrJQrnb/lF8qC10yXqfM
LbKfbAEBaHlel46y7YBqdIimfeAVng194wkXobD6WuMhQOpFkigBOLQzoKQWN1TWeY5/rSQt9pcT
xLm+NEQmtlL61OudMCIqm++dCQSgE4NFJj1fCw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gSLVZdmdCqRy/3LoTp5M48T1hUUfGQp8cxVz4NQ+P65mrZ0oJJXHSaNbzdvtYH41+27aGh3RBbLb
pzz+TmeVuEVneG5nGe1VY2ogM1D7tBMRUvNgXK2PkSRLnk9tYgnxoYi0cYLBxa3piqBh44cdYXif
bT0Uh2vFogmdeH5hxVNFk8FEhULNtR/T9r9ilPNDQALb08fQM461sjlhS2jgRgH0X8LZqnBOii+F
7+GguDMENTlzU0XSYWEcGFH9V5PdYMehb0WgZeiqTchxRuQFmLjDhI4J5dkci8RmkLCwz4KyjfOi
S8Nkg20qh9otuAisfQTh4Qx2lC7x7BHgmuwy0w==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
kXlkvzJI7Tq1glqNfjqmCb8YU69bhN9hH5OsWvFNj7VseyX6/5l9Mgif4B1r1LeKz06I27dmB9g7
AuHBFZ0bPN86mURBL/HK/dTOGyLYAveWeOIK1kqX56i4H9UNIUObEphcz9wdT0OgXHTPMxiIpJhT
1o5oYJW49mDsAv5yxe4FvPo6rFgZAiEo34vJGDxzz4//zJq0z+GxJNCibpLydZBWaJWRfsDUs9pm
1O6hS3KPIL5Evg1JOFt1uwKb1xEA08ETT+qYwg6zmFfwQbs6O7modRmBtEd1n9mrqsgCAviiLPtN
LUFiLdrywPt7LArLCRz4h5uHJxz/21Pj5m1VZtZq9nFmsbp6Lw/0RF1+nN8o+RIu+/tmu74xkL/8
nNEc9mEFy912OKP6WDP4Ajzg4gl9xhtaYA5eGkNB/43YjgGsmTe+L0dyxHIwa734JNMb5zC5dRtR
V4pCnWZKmnDJDXvMftedQzqQvdFwJg5hLxrHfkPD8LqiOwVck/Nt6QSF

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ADtaDIjUIR6zZBfz+lPRaDMdXcoufPACX4aSe06/DoTgIDvM+UOlm8rH20gKO3r8YdsuLtUh7rhz
ekJB22nBPUdbl3FvlGdQIgiCyJ8XgZYvvuOo9I765yKjFxQsFmQE0Ih86fqCqvYmRnsZkpk1uQ7v
JpqhWGBX6tLgYu/txP+ShnzFfkWGhj29JhYII0zqJMBCjGeM89F+mlH+X/YL5Q/fZYyh9Cr2CJx6
ofJpBZ1SPlXwgafXVi0QAUVuQEBmZYVn9Kze++tMEr6qv62ANq23LevYQfCsYKoY5iyf5U7jJ5Qx
eC9nG5Es4y6lz5giep7veaXdBFBHd7VuD56v4w==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zFwVPvNmX5sBruiGDSfENTp6EBfydwYKhxWi0YDKQ4j0gu6AMV8yJP6GXeJs/A9Zgb1UFE+sJifk
OngE9N2vVRp43pAVauHQf1hUkSWPDJuZ9yEQZbR7F3mmiBKu/Aehj7KcAjv07FWv46HzxRL9E2xx
gpDOzAyNSNubxORv7bVYUV0C4Fr+tZRA6douG4rxi56npPfzIAZjyU4wPvwabxrJ9L4ZRuZXciLk
lJGTIJZTH2uclPmuo57jlIXGo1ZtQZgRCDfn7W02AQ7MDKblx47m+E+sUKKYHZlvf30GkPcwlucZ
ZcUcGnYaRCZnrhwFl0qxxXn2pO15vG4MJXOHMw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Lq86c/0SMuvdLuij6dbfI/ah4/50WGATVNRwXobLfbnZqWOhhEk3VDQATTxe7ZLrUauwrLuMoKhS
j4kqT2raqDijA51Tz7ee+F/MUKvyxGDJqfBi5JJX9y81LCXav7HpdRiPTy6w5O3tQoQbugh61D0B
oJBwNvL22Oi10e+Bu7H1yQvsbksxPAA8VE8HK+OJzZETk0PfHS2ySL5WXLQf7duD6CWmpWdLMrZQ
ojOqvNL31LsO1gZhssTk4RgyZUrZ3CboBbLWDxq2L/SsF5YiRIUPDTe17rRcrxa1y6LzMD/ve/nR
mptJOGxlUgLpJaPAA7jH3b+EQGlrHzHOsG8fFQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 56896)
`protect data_block
2fsTPaZQwWqvb8xl+KC7wrXgZpFq3XZgsqIIyTB4ZT2pQuWZtR5nEklYS66NZWPVZbYRDakKdIVW
YuzUQ2kPy5UO63F9I+9T8ri3/3iRydJ/R3kdKBr5yGTLCkHIO4MtikcOmLC8IgTV9SRjOmwxtHqj
vF4U2Nrs5EYOGJY38wnvX/jn58OTUoVZ37pG7AYQpELc1iCnfVNCghFKU+bFvxI+F4D+msK5SV78
xpYllz3OClv/E+W1bZxXKGq2dFSniEbknRSCIbrFFJcxe5pJp830IxSiENYLvfMT5Yug8WerzxnB
XCH1PgfbfiPTSrKo877T1Ff4lo5ZFR8JnUGBNndsq+uk0xkYS0DhzOsrOK9iJ8Hl7jP73YfkpqYY
ns0oGr4BReULpkFRmoo2fieKItJDpoU3oGRNw6i7jvX1Qz4kD4YvFxagmN9VHBe9gdrDaGHPFVs0
USwUYCWjw33/FWXCUC8uSPQj1SUc/z+lHyoKLnD+NPBBPySN8IwZ65SeOSzlv8jqxfdWeuHyAIwn
leNQhTWsStiD4Gw2fy3+T/yEPwMpknKr8brtOmTvCD9l/XjNuAEjAZ2wUEx2XUI0GaQIJ7PfsGci
FrYTwrngZ6uXQjZjs4aUCvBkcNyHwvl0kviYONSY0W/Y+yd8ISHjDiTbUHz2WMo9+UfDO/1wmV5N
kMim4xkffDhu1P5faLVe4Qw/kWQMHQ461/k2fIaYtTRrZWqSop/eD9S5fenCf9grgdxGBf/53NjZ
m3ywWemJJziVyWSODQy2uy+TTQ9FMEeMPeyyoRl8UlWD6aMQe6PbAdM+BVBBcbX5gAHEvBMwCv0a
zEX9M8IErVJ/1k7sQsNVArAS//Tl6RDhpz5WlD3FLgN3awaYM+MuZBzjhZwLxtMpA4N6EDeLHMjq
ljsUyoxZMonzDUBdZlOjG3r/xJBi29KRos/gZmFTzatiYUpUa3pnJHF+OF05gINXALzbRpdRuILM
yNWpZcMBbZDtTDXICRwpG7DB792B5iOhO6D15jf4h1y1sz3j17+lzOcQXL/9Djo+yUhvxSAo7ZGs
Kz27+6g4KFxosLLL2fzyuyS5XeRFO7XZ5T1RYCM8kPOM3ifTRSCimopFMoGcqSVnfGY7lemCGYW4
ZqLtJR4OVJfiX6PlbV49wW6fTkjxmKhchUmIorNLuLH8gx6lm20C1c/WaDaVcadDvHE7sqqbZLy6
8BPn+XJXF1OBMiju5Or9smbavLpUjXCfwubf/KRQJsmPDyU0rs0qDy7DurWSdGFzh46ccAtb/VEP
lAdM85LfI1k/fqXyjCadjommBAv3yhurM2E8oi8IZLkBwmoJWYz8B7D4M/qPflf1hUUygbPIGIOH
Ac8rnYIF6JRbWgzPilOzmE67Y6JnSuChMyhWKGTjl6OG2sgwWcesEZV30RNqT06SNXT2z15LCu5Z
YPrX+TxdgvAOdkjnH36i7KRKABmY6Hllv5siiazzPnW3oWKaYw2yJfLA3GDC8CmD9rrtbQTlsJpQ
snqL49MPx8XCBjwF54929E/ziDrAs3aS9CV2k87vQZQ/m5higrUUhI5WvbJ8hxG4T0QWFdoX++Cj
6acgeZu84DrAgQPObzm4FlW7i1reZjSYF9fLPcZdUQaIQaR164fwXzqCoqNe1sba8Y88R8dB0aP/
+6ssVQ2Hbf9duaIN7QI6Q1auRzZtdtlWN8rrTonCN9VWvEJylY8colu2uf18KOpgiVTpxTM4YDp4
sqDry2d/tEo6yNBNNm2E0s4KrY4cF42l9b2zLDqBMMZyzT30YY/wBwQagYDDwZYneKZy5rb02bg9
/71kwsP9KbADdBuwe60n7iQX1yCnsQt2iC2tUn+WCt8me9hTcps0Pxjygs8ldpAvdlMlvMlsjWfG
vln/nYe/1k0wll664J82WLh8ZmQtmuazgP3JJahA6wAHno5ucfYEzkVeXFE5SFQmWVM0XBLMbRUC
ddRMgcigkykHw38BsbJkJlk9bvNX7MZcHmtbD/+QvYxRvqygQTUY3VJA2pmuPoQlGKIHeQHZXbd9
9uAXxW+oJW57ZJZWU7sHbudq3UC8yO9Kr+18ebPeBPI6a/QWs5SQn6FRVwJKKYYUeOwSn17IlFFe
6qPGQonJ97/3WLx7IjG46WX6y96XDMsuyrxA4Y4U4wkRgzidlWCsQ568tzGUtoOL86jkNc+OJ78M
NWaqPch23NqvjbkKgdunbSQq5sMm3Sl1fGUPMMiaoca8VBXYuD50m1uVkkihwVgff27gM+Wn5Rsh
vNPVLifW6prOlC0Uvn1LT+NF5/4TDdrbOKq2q7mP1dz3ADvn2/xpXIGorhh5SdKcqrOwz2km+yTC
g0SZhUT+VRtuRf8t06THFPPq3LnCONvvT+sGfL96JLTfoblRqEvIS9LYAr10Kc3zpM+CQBWZEiQo
ZQTnLeISnPalAQAsDJa8TpwM15h2LUbF8lxxGRznrzJu4brxCtIfZcP9nA5q/g9USQzJVAbFT7TJ
dwDdAb3IFmG3MvuUsuiNzD4EsKcuoJVu53qxZN99SShmjE8dQyO4aGi9huzidO0g6hKqkXo6H3YT
T4BoMqlyLgHj87AXDouFA2OzcuOAnvoo94d8Lp1pMef+JLEaRAZZ3ojqjxDElGiWlssly1h8YD69
zCJLlVFEFBmGY11aB4oz9cn25wfgkqk+QFpCrMoQ2j/aJEqJou2+whDhsf+S63kDsFAS9DraAax2
vmeOh/dOypoiNUK8DjrJqodn7vH+NXagtQPDmqQa53OW19IvCGeZosUBIk09sEccHVHfO/tpejfl
IJwJIprcH9SxHjFHTLADBIK8/NSWUDZyOuNaShdXYzGrgKEOyqqpWxiKIYgmGC2WOif98ZF5aHi+
0Ii4Lwr0V6Y6kgvOiqc95mAu6gBPYHEbw0IB6p345Bv611tMIB/1ZeLj3SDgyXe8Q/Ara8HcG87k
MEUQ7ItTBN5ORI5gFiJcGuD40X73CH8+UYjzDqOjKivafS4j/z+l6KChyRbwfAxU6idnJLH7aXan
8EqN78O0Btmv0jLNrf1PjOf/TBFhI8W/by6QVNt7WI4K0aFDNdo4Khvv10H5Jqg1dwVKbXxF+hWF
rb5oPzwjp1kOrOxF6YDIHxiJiHlZsY31LQpuu8RmC+oxO4TVqiZjdGAS24Vh/rgBiM2+V2Z/+x/P
JqyrJ4dPy5/8UhdCYFuj4Yya33qfjh/JQ8HLqYG1ReePVAsXgwLDtzMvZFQSbZdETBqW73UVZY0Y
bMifODjiQ8Au+DHgriyWxF7Huj+QTvwSXPbu0432hhXCxfTMp0mgU8pcUKzYFDG3NrsdHDN9/rYN
slZRLCDmc2DMQxiT0AFQZRPpBubSh/66eRo7I+yPpDFvrBkOROWfP4dyy7IgRM+xuTCOzr3PAVOA
QQ3nC5/Jj1LzktRHbh/TRtw2f6umUdKm39ORYc5cFnzFCD9GcWYVUb9KLecTbf0CT0R7dA0KV1hL
N0VZVDz83p6XfnS8dpWhoX7hhe0Cd/MoWSyj7S4VqdBuSMAEUcCrbtlWeX8EJey7n8JWRYVw0gFT
J0fgI9b6H8z49yEfGZmRMdLUkjOV7/BBlo+37S5PhMAidX16XEdAI3nWcGTBkC6u4XOw7rtkrLx8
0O1EFFVDiz11mm7YOVMivMLKs0WQ8H3V0zW6ep+CBUVgA9d+5MH+K5vtkOCPF8irOqzQzSfOSowt
FvJJUBDU1FXaLx5INPpbpcteHl8XJuCwkvgvJJ5ED6dMvhMsRbzXt9uSSDjZy4qHWmiLveKovy3A
2g4s4Mk+dNB8oLUELzF7+vBrmLff/mN5FCM3EUNJhcrfaeqoqcRj47kfg9a5ccplA3/cwx88ui7D
sLsxuRkc+E/5TFwIZ1VD8LPwep+Sw/u+hIYGKdCdkDjePZhqzu+R6xcqarWtCAAJsDOXhU0WDTKx
RDEZhMg8YTxZbT8BC3kPuDnNxoAn3e3iO4bneBh/rz0aQ/FjuIXFcCkVVClKir1i0/rZr3nwjw7F
PlKYDMMnsMw8azMrPnrYZJGMzS8d55hvOAFpMSs1tScXgJM1SfPs9iFWESuNAtIZ0lCEbJD2xqy8
2TOcAOFzS34Rh3Uu2on03T/y45O1xhKsLyjID/PuNUKkN+EQJlq2qLQEx2G/Gq47t1KRKelK+jnM
1V6kB2lrMQFm3rJ1KwljUhx9dpTWT66eSXR8PLrGbozTMd+/ALMplEj2q05A4MhTl8zf7JK/Acr4
cmoIpz3SDwwKftOgP1QpY8tfU0GrR60qNXwvIzj0NDAWL4UoqdOun8QkP0pCr350sSrEn7Y31dsY
ngV8mPZ7Skcv/eMLe1UqJZbCCaYkV5NtdPZfmQFQUfVYE24ZnjMsYUPpQ+zE2eIx4+8NQVgCmhZT
9P9tCvZbBxUhsjhTxgTsa6v0hFtX7PjhMY/f1qTvR68d6QsXUKrR7y4FuNta+GdesQSS3mT5NTs7
D9JLK2ls/N40RkcjX/3AlOF/RRNWW36oWUoxj/UqYmjTZaVdUGCXvErR3Ok4WXxKEfBfayZiFhxZ
v7O2L0PEAG6NJg1IFLljMid+aHUkQ2vIY2Ra/uHCtkQTQhkoiA6huV2gqYE5lcAbGNu0XD65KvtA
3kF6ptgcslLkrni6+aQ5kXsicIw0+uMx7YTWvrO887wIxkdFYuD0hAmbx11TMpsbnGRt1nCh9Kgm
PuqwzlPjJqTm1CP6jOhE4kw8VYx91wBVY8q7Gtdbk+XLaAlapHq4ZSgVkVcNc+fXk74zx12tBJmy
l/5adzAdXzEmJGE8+V+R/LGlGALXlt45F8uMQCJZvdZvHhyM61HtiW06+4HxXoQmyk5RLG2Dmh71
dvmMjFmKLFVY6Ge7Sv2VW2g3sU0XdbQnpvwwPKFS9py5lSgkprpnTJcB/7KZNoNsoWOsC+cPhDRG
3tQFgJ2fLjoK+GDOQiUKqCxdjjNVswGR4F+oS8qG4+9+bHEP4G92D6VARWIHg0/81q9pmRC0ePHh
PF28bygRgYnLN3WJVKO2xQjhBlyTZPIGpRyMrTz5M6H6m9T/ZOZgLK0Lt2suUWDlda4tRMPsQnsN
qTYaj1Ej34AcDFZvobe1RcyFM1PeO8V0LWlBMXr3l1oqS6H97NHmJsJJI1TckeKdzBh6JLTJz/tS
JQ+22K6RwE+4bEX3btonL+XuG+R78yVM1hBL3Z81jHSmNXqrd6lFMsgOefTvNjUNc5zQtUe1oVxm
LBZWF03aSuxns3/A/bMd6I8eORNFzWSB7h+uT+4heUGQb4mxnkExkc/rND/k382rCX5vmvGHJuPW
cbQqzhEknTyuiebSDV7ehOPDlpXmpUspPlqbTFdvoZMtBbxBl5Oh9Vc2nO4YyrrDFqEopkCvRCVL
exG2Yxn5Np2tYf012ijUnudjNJjdJICP5xWyxljZIS1mHJhbUYa+J5yvvJy8mXo4f4sYAmMlVp7q
g30fNA6yFr6K/Ot9hpkJaA90SmKDh21QSAr6YXtqhrnq911dct0V8qGBW7+2LQm2NlB2go1LMiyC
eQrvelFrqeoGDg+bOdVT8CxdfycznYU1EmJc5nvoKzFjFBBORn0LV7pdAZYuBlDWeu7K/oKyQFbZ
BqbwiWTnw30XAcYLzPZLciiTGvsuuqSsGSZBIYkiYA6PVuhPNLHNt2jN+dRCVfceucGbh6/dWzGb
JYPaZsnSbOzFe8RDW96NVhICgsKh6Xd9Yf6holxBvj0VfTy34jTocn0MGn2kqeIl6BnjuVReT4sn
fykgHDAbNlH3q2suVFhrj2aBp2fG/D94Bu6eRE8bJTUt4LpDcIGSvsPwRVG8zQypNZHZ5YgOsnak
9hJMmHbDlmAbsClQQpVLC1uMiY+xd1aRbXPsiQipgqHFXGF+0SlPi7E259xhZYa6wo6q+OLvun1H
YC5H3j69nUUxZ6742RWWPjV+PyA0CZdcdITP87++YNko8hzuubwNcs6w1TsUGL2zFkw4POJkMaGf
6+rp0d3gv0qIUVICodqmsCEwpp2B5iaNdijPswMJ9s1KUxnCYiR7As9ywQVQEwGJDWrYYev/vGow
wSVjG2KLTSPATEfiTbUhmu+PN3XK94P5iic0TiYen8AJRfsVEufJv1CPU+iLt38blNWYtYOE38xJ
89HhGJH1Ik/GPF6OgaHV41rU3DEjaVKzckYHu2dXRBiIemcgji5v0x2j1XsxOqexo9KQqvGULF3Y
LodymZjO0YMif95u8jSvAUrpQM+bGLcByZ09a4Jy0MBgRkclw12BcbcDCCwk4DX6mj/h4BCcKzwA
0JUKHsCS9He6njp/CIInDdnOFGdPnUpqskzcrh8fFjhM0yORH/bCpBvFtfx0n0hhAnto/Jr8wWm/
OMcFET3oNIGqnTMrFrfYHBToIBWyur3TibeYfxUtMENbV1WzAH3MXS6WCAuF2LydzGW/adJ0peCB
IEThTMBLNfQh8pfScZ2Ckjr7oE0uiJIXQ7Kdq3uUDpVLUAdnWE0LiSDAGf5TBOLDALysRt/H3sTX
bzAedyPFYNUePSHWwxtHEruPlCqpad3l1m5Ol96iuuiMXrH8aEHBz/estwhF3irZGZfZNSbikeF2
VyUb836khlS+6glZ8yHzG0zyY5eqQiGTGj6vtkDADkDob0VINZFW5icY/WrY6lrEix8z2XkYOn+u
qSqdBLGSRJCgIb3nnqoqsA5FWZTMyu3eRn4tyFK4ye3LZ6CKL4F8tLSuvK/QHpxpdHmrwUPdQlz0
yHBHHXAmV5fpE6KhW7YV+a3aMKDONCZIRZzVei6PYuECVI4xKbMdqF2MPRxeaVb9YeS7v2nGk9no
DI8lmJosTsH9kHOkNaP3TPvmWsY6l00AopsF8VuJTn2Vv+Jat/Ux9AETP5xJsM8NXimmFHIpSsll
f4vkzZ1tG7UKDD8wJ1+Xy4xofPzVvlCudgngrHF/apbwkXiUGlpvZa317mQQ/tFHVnd79zS7rc5n
6G2SYh9g2j+c/g0cicDqpL18upXzXsHtNe93ufhV4X7HgPjHP64ux8PRgvZt2jqvXB6RUPgTjGbT
MDFT/LRItWh8a3KWiuWLBK3snUKewFbcSAwOU/lWWhJPevup0V97vgXlC7JOoS15vCrQ3hCcwtns
LTePTE5hZ0iblnh5ImQe5MVR4xMVYPmebz/FWm0179Lk+xjoZmVyh3gEdDdK5HuLpqGBqmhIJA/m
LtAY3v2ygqnjEpjxdFpSgZtoNpmHGq5+wJQxmcXMW9/OarKNjxxrUi1LcjUq1YA/4tZBIS3MKBu6
u9fIV3Rm8vdmxL0/XtF5in86+QGGJHBMqVuHwt5BWoMiLLTa7O/I3V9Ef9Px62KG75Qghe4Orh8S
4tbMVhqDXir6rmAUQYtr3NrvIvIs+FOd1spUZu3z56Rt/V8PMLQ4GhT/NMeFQjYM4EBgx6IOf1nW
fpKbNhTjDCuzi98KbERKt6Xr/yiCZb+b6YAhdAzX1qfSpD7v9UZLGQf1X7BptxGxbhzp14YZU94d
kB4bn/KSd4dWQIgyMo7DzeBXNV3M0gNxoVlykw7MeJTATwXad9EdfzEsGeQ4+QeHteSRYzbneMzv
2dRxfckwNonT5164DliATtwkhA5ux3Tp6Foht9mZB4oupQNwieRDJv5+O+qs3y+qE+1N9vxmI/0s
3jrAR0WQG11xfDLMZ+XrY2kh8czJDiY1BvKLsPYPGjwQN4JaoXLkTPecPIjhl+S5vHqzZsx+h6Bj
IKK3teLQbtOIttQF4V6wS3kcrDBVCy/R2lKZqZYgmBCJGEBqcta87mRkXT+pOgBf3t+hTbveYeTR
wBrv5CgkQJALiJnkEd2wD75UEKz8fU3obsls0P4his+wl5lCiKB/EYV9tN3ZDpWRNvofhrFNHMYc
+IHrWKXyrmGbSzPLOCyOyRWm5GPECTbzzeOfS5YO1bl+sFm+vxmvcZBSZPn94t586V8l0Mhvjdpu
l32F+5qzsu6kbxGd19ihSGqQtYnVST8Pbd9nqvhn5Pb4Q5uI7F0/yB1RLbtshj5mTJqY6VGgMTAZ
+mNDAi11ucNFY01tyz6xb9uwrgOf0w82KI8fTUlZ97EELadKK4hRIgusc9yylHYH6s5+3HM984ql
HpRUtzY0Svvjq2uVDPMOetMUNu3gIiiPz0AG4/cM8CDIDltevW3I0iJeydK79GJNt8hJe+NWQ8TC
Bg5f/cFZ+mVkyf0maFDVqaFJF2WDmAFiomIviySXyWXSS4Skz9JXrxlxmPFXZ8+DqciwQzAoL8HU
vzox4AxhrqYIiK0oJFyk1pWHzJJB/GAHw7yxlIzUzC0Afm2HtOCHM9MqkUz/gUc7c0J/lUIIpoLc
vJ5q2WLwLGVrSETtx+RigVRFVM3MAZogD+BV6tXWBSnT8olmnP/sZBTLG+3rCHXJTVaJWB86B7To
bp1F5Pi6/axnrSTI8wqXKE+0lReEIZrsHSXBrJ1mkkR14fIqkgsEKlygnv+yb8CGFAOT+NMUFx6f
H9K14A48FKQX7ewja1kNBa2EENpvyPdqzUoY8thnTWM38DZcnnZt8OKOAdyyG7IHHUvAtizpp/2J
XBbs2ixhhVJit1SsMK3S8GLIb6iQrf9eIMZoHr+ypz7X/WgdAVTcdkaoU4OnrWIRmHok4uwnZ+rz
WLhxybgeKRRjjIjMNmc56Ia5+cSJU/4Nn8HgXkDI0rhciw01RZb1Wnq1kLkzdq+UYnc1O077RZlh
6uRKNrY9vJRjpFP7R785/i6/ZnHtyd0Ggk3433uaL4A0v/EWtxyhnxZk/bQwsbITzkjJRkAmYrYw
4T3sx1uOR1Ra+suqjfR9TiMp4La515So4lNgzgTAZjJI3skrY2xgbXQ9QUov84bKZwO5n4yGs28X
z9PID/h9a4iOOAqGu916mpBJonWKbJiijHMapjRFltuShQo1iYp04zpwVNmo07Kmz2VRvmo3J9Uu
J+3DBmdM3B3Wm0BO2FGcEN4cVp4nj6yLKkR/WbdHKyQdrzUme159BkUNhplz0BeH2c38oxAANpul
Uc3NUU0SyI1F+YsEkjEtJmh2o+EdYzgLKsg8xBaB7oDzLyvtFgHjLtZDZc7Dk/Ih4bc/OpVCWIG5
R8n9BkjuBSS7TLGNV93PQwJlpGe48e6pBMvCh/jbfxyi1h3Y5Vaco+o/YHR2d91dUDMRXC6vhdRN
1Ts/QqpO/2zcZPMHB2d0S6wAnV+NYa7c3VZdaWqznSfL3kmCKUS5T32z4eJ7+GoAfqKA4ouMDSxM
/aoHHbtSFXMipD/x9paB3F9wDn2AkotWH4hbjmanfLqHQCmEmV/ksqq/wxZ8XlwA0x7ScpUBVH1u
8wp6+d+htl1NM1bNYoIC7VVR+ciURcLtTXxMITvKrt/x4vxwatOVny2MVDf8Q5tphaT8nJL0Syg8
DOio/iy3JdeZWSkPe8g3dhiD1wH9ui8QDA685ohLqGo+eqJHA+dUrKfNgpSqD13xDBb3VxdAKGKP
wmUxDL87Ios26/vP3ctcSQDms5gEBLWLnhfRyDMBYm7xpIY80qe5BT7rZGWYLjOiiXkJoTePYGF/
rWw2pJR25uMwp2YY03AfF9LNh4j03mjrTQ0591JlECdNQlXkYGTHltWhxsbtLcFK3itqvLI/QhyD
ZXlXDeFx2mKp+PaECcmZQXP5CfkpNYime+EzpM7LZY7gQ4AP1gWBl1t6ogRCIcyUxZylWe+yGhfh
wD0VgpzK8lN3qT96vLXup5Ru1FXXlL4d3kTX6TkD2g4ytl1k1t04iSHxvokkslpc0M4PIaSC9cqb
B5Z4PbwUzgkFNmn55oG3GXbO0HjJzD6rVhxO20dxHwlxBpNuR/HefYSzhIOC0kxuMYOM1YqsN0oZ
BdpDl39NIQ2LrVvDltFErfjlskhOf9r3J4WC4mwJ2frYQIaM1DCV5y+Cqs219bg8l0ZcXt8/4nN3
sg+RcXE7fKpu4rt6Z6pFlZFxf9Z5iB+OO0i/jsxlW7v41oVkt6IJXZZp6dUBQzxMECWj8PFNjoq5
NEuC1n1E4QmRwESgN3Y1D/lqUVDB9crgCZQnhXX5ljZUQtffjtu3E6FJ1/KImyGHYCSWcN4yhrSc
m+JMXXXhqi+CoTYCkZeoMx+cbZu9bFY+k9SxXstG56IaUUQKiNW62/ClD8zha8FwU8v6oMkzafrv
/qtkYe/HDgUFTFOv4WMQnlusmvtU3zMVzfMG/uGukj0Yf6RH5Wi4BsWUdrOeQRvhOiDfK1DMD4J1
j9lRqHU/hYunGiwsPwfFYUqY5GnD4JAjaXtACLx7BXfVwcLppkiDzIB7yoDePorn2AjLH5Fmf7fZ
Z70IDRHkaQ4JxH402nnK2xJN5vIMe521bjVklyQ4E4PtjBuNHgNp+mp8S0z+av+AA1KkgwIKI1Jy
uDfi/LZ4O0iHnEjNWQ7GIzUlMCPr0JRglzzTjhr0lsVRcDkdoDnCrpO7+H+eB8UYH6Iux78LI9MI
0HVDhNceL4JPtYydBXBuyGzUz6P/5IfJNhDE90r2rFdScefqim2DlbRS7x7KUkc5oKgvYkdt4NlP
mA5geNfvJRE0sR1txvJvnTKfHyZsFVo08AIdTNYuwIKUl2pNEn6gBzfQhucFKgeccchRGKeOsLD1
kLW1yRHt6MA8Y6pgskeAxHPBlWXYDUAzPkWEAofAMLSSymMP9aiWQwWYxoZp73WzVlcJ/MCX37q+
cKCakDSYEXU2VZJrRDEaRG3vyBzfIUp/7EkPjkPjnhE9vkDPoAyFebmg7b5wagEGCkaByasEChgV
+onDZgQVhJ03v18NMW3xnqY7+pbILJHCgmY4eUtv2Q7VHSstW85UAfigjm/eSh5Y/zw0wqoIINO5
VGc7P338Zx7MNm+pXCdQ32O99iOJWUPs9uf48Pj+LTOUh96Ws6AhlN0IqLvSyETQUTSSIq+rKmyX
nrLT+cipCwRFdMqhc1RbUe/GEyfz4Ez+PMie672jgBDqIP3pjDE9Gz9Kyvyt0w6vZ6Cy1vxR9/fe
BfobdtKYibM7M9s84W17zumglHV9olX0POsR2HTKZOltRAMkhRhlEy9bSJUqidwivshAOtrll/EF
1ve/Mpg9JekLfZS1hja1/ZjoTFttwM+cslIGSLlf3OrCwpgObk6fb1+MkHMWUnU04gaTdEx+DrIX
GZi0Cm82JSP0jjoiRMI3qEgW1X3nxvVu0WKYyBpF8yxPKZaJ96ibMq7MO8j2XEH6eVCtxNNDMe/i
zYb65oGhuRxWDx0QItl38MD8ZlD05Co+hx/ZdEnJOUuy5F1/x9GSejKL8OGFxjoyxMbGAcpTBNJi
Q/e18yBBwu2K9aeUXMDTiER0/o1uUvqw9JJk+Ze1xKfE0EcF/A6SpiR3TOMaTqEn/V5jqPfqILH0
7rnYLYE1gtaaITtFrYKysd8cCwKDeK+AXX2DDLO+r+O6OJ9Qbosfjj3aKlOoYlRyvbP7Me6bGEXh
CCVooOf329eKLgnq7G7gsIogeDC2tgNhmMqWHF00H9AjhtvGOaQzpyIvap3DKvr1EyZj1LpUZLPK
x8HIQkq5C+FMtZh4Lvp5quvJAgcCDCMpzJkr2W3eaRbv8Nxk6DnhIxmBhpPUzwqicY3ikGdvWyUt
oilYnL2lYSR1Q7VPzJx3Y4Bh1ur578fR5DyRtTygnZgI6+U6FwTscB2i6LZjGLKBA6uWBzpk4N8q
zNobLBzk5vNwPc2GApT7syok1CZt768ceaK7ewBEHn/Xu+/bU8BmeZg8rZl5VdS8mn0gs1EoaJEU
0sw1PbozOvi1lzgkviZ2yemxOWATiDJu2fb4Cor9W9GiPcbwfHPKBfJAiMZLCE33dz87QH4+BQgG
GN9nmP1YUB2O4HnYy+CN88Z0hzSRrj9fGt0fxgtEp2RlkOkpkJp/UPWaKgh23Pr0ogfqH3DlDQx2
Dviox4XYYgj/ULTwDrBohe27sYMoyIqnmiFLCXJcVr8gJMUP2If78cRWWjXI8S/uALVbzecpP1bB
FtO3W6j8CaT5zXc07lSX9/fR/8ZicQXxWZpuwDGA/YPXPiMa0v8h0GYjln03SGKLd2ACxZ6jo+Bf
wECg1C/xwxVL9yXSkmr7W3eV1eVKZzJniZxcM+lsOrTyvFPs6eQ03LzLjO04RbQ0DCDFGU+Db99O
nx3gnr/b3EMj0Rk1KAu5RBEBiOHB47cCsHDdXYvGmNK6E9570QBZy0e545S8VJBkO4gmuS7UEOhe
cBKpbiqIcyRgh1dMEvaLKDx73AeEvXsdXqEHrrbgYHL1WKRFLPfDxRJBpp7SJThuUQ7igLrRC1Wf
5nT5CLb4qqlW6C2EiNBv89vbx69hM4dYRGKvqr0IdS9RcBNZTbz5onOnCclWj7uxlSKBEbRATwIp
buHiCAVvRiNSvQiqHxco32wXbLUfHpOaV+RVt/Yu6FM3YrgFC7hQE47heFPqkabIrX+GRYRItEDJ
hrFuqR9Ak91ns2iND6F3SMYGQNmGqbGE2KThzv8r19p43zCOSrKRed7l/aydFF4TB3EhM+xIfhxC
/rf36xSB8Q+7EnQQYpupkvVydPk7ozWBdxT9P/3bYG3wz57Cf/l/UUqRdQiMX2aoflYYBkFiUVlC
HsDTlxQIOYdviGyy0gCadXSrbc5GlCn8uu3lHrUUZ93iRn8qFPOqxpIOnvcx5X5vc1/nveD/ljHc
Y3XHzPKzAQ2LVVier7PbNMpCaVrTq9Z5Q0w/ud/o0E83igtlObshD2ZvCHxyXHGZYysFPRKxWjQ4
s4f2KE3bNPVPHnQDukLDav8/+V7HGxbdYI1GP4gzRfDghfjC9sHP8SKzbkRo+PcOU2bE05alE1ll
zUfqwu5piE0eP0H2Y24fWV9srBXWmI0tWzTOqmq+emfXUu+/7YJNmTvYNJ4coUeiGqgW/dPM2jsV
OYIFrlE6DWxiLDVWJuweGjpLk+YsfqpPYykgJZlDZOtH4s7eDq2EEFl7P41cJ0B9r540TIP7pmbz
2kk9Ayh/lAKkm7cYigbGN1YX2v0S2F90x9XERWBid+HBdVbH2GNfXCJ8HpY2nGokJWXm3yjanNDV
ecilRoR/FuSPB8bxBzJOv01HeMtVC4iGI70lMzyCjEFAfGNWgJHsweFaPwGwTWsIdWH65xtv21k1
gxAYBEX7GGxL1DW5QxLon7GWLnA7DCdOqwk9gwUteOWMHrdrmdU8vzIewL+5yl+u302Uh0MX6+fK
rR0jKwwTvZogNPnxRxfncUEN9YLcFzFv4wResxq38cNcVfLjSlYOnQBtRzZnkpL10dl4LylKfvEv
ydFoAOXrAb3xCDsbyxcdHxEfh65K0acgMYbta1a2gJ7RTSzJQqJcptneIkf7QMCE2SmwDbULtnlI
QLJQdGoHdverA8JB2/BXmXmyUkR3NiKHfsTViHHuSTF8EEgrHZ3fvVSqzFrveb7XFLX28pfq4pTD
TIaH9DaaIYe1TCjKfYw+wfoPAS0iu0F0MP4/tlRRkzdd+8CyGex4/3lyD6Pc+pBCgybg5NoGAErB
u20nxbW55fOAspkuhZLZgM5/yyMH3eMv9491VOHW4Xp7BwEPGzTlU5O/8q547Dcl57CjwBtiQzmS
7XGUyyagJJ0VxhFZKOHjtw96GpRc4qDlZG3AWtId3MgLoCADGt6yp0vIyIwrRiJbqCcHOv5Exd2e
7Iy1udBZR5CBKjlH2BShN6aghDFuqdaYrZ/41Q3gPkTGyS1H/8fN/vH+TMErdOfhbmhtWCmH3I0c
SChKuw0bC2LqLCQ9IZPwt9KFTWySbrxqhdR1GGUBeuLjRgy4Gx4jzYO48/0FKDKLwiRAfCFJyUpj
3fnBvV5e3v5IA8/7y7mj/Z25BF/ulLQXx6tO0FS934Tr/ZtC3H2EHPsbIrM2nSP/CPrqgejTDCLc
sLsVqJv+fA4+qC0ga/2O5KYBoDuPuRdsj+cGr+Adcx/gMsxJX0aSrLnThhJNyaVeqCfXLz5PPE0Y
K8EhPgmaEyv5HiHXh7OS+mTGz6xDiZEpqYN74D3SGX/q75lFnBBkWRMc0Wq/pcm9mY048/SlxWXu
50ogo5cfu0daPDPAYRXRdXlBPV14VRUDLPY217OeZPD5d8jazfNJO2zO68tTij/fwmfVHtoiDZmL
ARg57gfquLFGkUcO0gA8h/LARDI0SkeHGKiT8P7UnXwPA4wffJtffa5Y5G6W/hGbKmZZju7Q71o5
XOFoYO6XDbXK/+TZ5EP1yp+k7ml9hv/7drh9UXwkYIByp3K+AGBYjO+r5aRTMbh87SyOBmIEI+pP
E9PO9fKHMFnLRN1mz6KC8zH55mK5MMuRlKrk8+eg+kHWYoIccfDCptMJgaLjpZ+ZbzbfGK/ZQCVr
A7tNx38l/QONTqsl5VFQJvgpePQ9EwlTDgKZ0P48oKIe7C1SDTiNnWW9VQYnvHjQJvI8wNRKIoq8
bBj3XXmrqxtvzrcN141efHr+P6Q5JX6dHH6n9e21d0qS3oDSXQ6/7EsJqWctePA38Hq/b//V7h1d
AMbh+cEBVzBgtqR0bqIaZ8myMqm2SGcz5VmAcisj4E5qnPp0m3aOam+N1ExpO4Bb2k0pKdeaGX0X
Kmif1VuhWM/1NveiRwXNA35ngFtctNcIyKbhN8V2GfGbiAm7VLfT0aH6FKQtMv0UDRJT94HJYrjq
b/ap185732skghmGy9dV9pXBLzB2F3C7MApJOUTpXc4k1bF0uypnl5maEk6WsVXNkE9rgNanpZxf
1bWzu3baV+JhJHdQo4g39nFaKgCkjd3ZQ6j0Rg9YPLRsKp02kSvnh0pMRSuMSX87GvAo8NMYjXE9
CNTlJMI6uJg5U56z5zB9frh8oTeGij56CScFHgkMmo/ygzVCQJESDIex760pqRHglM72OvUthzn3
sB+I5vzYx7Y3bgyk9vvQWnzLoEYCBlrvELL8mfzdixNUjoolMoEhxm+Sy+RaA+DO7kirJXbHbYM7
6tUuQ0j96IPUvFJJBjhT5YDItYPFP7oxp+mBOoHDCOrOzoKU8gHklyft8yJhE2h+eVlxU71pW1Xe
ejDYd7Xig7qrj50PqblbkpLqa6YwL8AF0EaENGBClnlFF6UIYrs81apH0B80uceRoos9WVe3KVv8
gQ7EgfS948wR7dOe66C36ImEb4aZRiHZcxSe0D8lAh9C07Uog20GSVWd+c7JyvmgINh38AyOi55w
oo87yRs0ci5iY/GfPebHL41YAtB0cV5IeUFBFMFdxlLjMQUcSloDbsPbBVg5eL0P1SniKjFqf8th
Is7QUsNtuJihYwFoZGNjBu0xQJkyzIQvAZgqYCsvpiYuF0ngskFNEeNgzJWUVpQ13z1IX7rwXt2t
wUDxK18cr1Om6oEkl8C9TUz7rZ6YUFcBwR+SojYm6IPsFBXzcJseU0aa8RVqVug2ZPs4LOV6BxeS
Usd6yBfWHHuCLNEZum3n2fM/ShiedjC1BmZhv+HFb6rMe8uf2UoLHKUUBSSAg4cYVf+hxJ75+YJb
MN799HIx1XX0XmwKfkNe8D1sh/SADKb4TKoLKxMuI3BhCSQma+g68B6e6J1zKWQ32XaVyAJkF8mA
xFvB1suW6RLl/3lsn4hDLPU3gQ654dKmOJf4/sopDEwpZs4/U2MD3aE9axcheRsQkdlGi6Q+RYsX
QmHKK4qC9jLfHfQcufHQOJyWDKCBXoJRzVX5rfqlZhRLIKzGYghNCKmxrES6UDIbarbXgeOS5OG9
GwKJ9DDPBeZXCcyNzxYL1N4+a2O8m7e75Fy/HIE9RZSTGU8Ho0kO4u3zbdCot7qWxL3NqK9DEf+5
OAp3OLfctGS2Q/6yafcA4NICv5nhQ2zCdT/2J+KokcuznGAGOIVTyfLaUO26pXIRe4OjGc1lq6gg
2i8xHlYtOHGJM8WssLUofuAHdCSqhMv48yBba16W1P4+5588HOOpe2ayGmpGp35MYugS312GgbGx
GG44TQEHBxdysgoI3+Q6tm6HckmQOiKCJzXTndFevUWljQ41K5mXrHj1R9LEUg39F8WKPQxLlmYy
wZnVPZFMvSqkpePYfL8UqutZqlrHGHlJ1xejYznzk5AmsDoNqzRItGWAsXDallMCfATDTcqA3F8I
y3fTLWg3IJBu5/UbVusXEh77QsL0kl+sOsVQDiPiKRPg9VvKFhWvs4H1rRN/LCagIa+4YFaSypZX
i73acrCtSYi5/tw9oiqDW7JvR6DW48DcoCeojQOiQzQ973MPemJvHX/PBhQXaXG/ZCMzuLDSmeEr
ztU6NXUscfKuJn0O6s+5oiGXS/VuERysN+Z2ED/z12sazBhWWhQZgEdvYECLDzJJszhk1P/XJCk5
HinfwnniQ+JtywPjG+VXtN+ugkBUfR1zkDTYvcxPXNWqM75NRCikttnIOwoXaECeUvIQSqWpSD9Y
HRqV4wBaXpzacmTMa5mDRXa1P8ew/Loj78C7p5N/dGswqkrpQJ5RPw1rlrWnWpTL17xYIYR8IIz/
9O5QuSIqZlMyiXsIjuKK5SoQtG9dUKA2XkhCqazEa2HnSqCPCfUvbnu4RoZyOvvmpNEzfUmynlN9
67a6LuxWjRrM8TWK2twXJatdqiZYsieHyzw467Qt4V1QoqBlNVdUgtEg40gwZupXuMxG2qGxf0Vp
PUdmVbGFdyZ8CxHvwU/bz7cnSAeJRjPrX5n3S383QF+u6+beAAXPO6V/4ccPyaDyCha0f++ssIgn
ac/65ht7/dNMZBdBGGsH+J/F0yDidxzP6f3sLzkghoeLTHqN78My7gJ3pWSAVuc90I1hAD/b4IN/
HAFxO+V3JQg/IcmRb+3zyEj8awKlIfrVZmkZ7N0WileDQItfRXYu4382iu2CZiH+HGeG99+/PwjM
tQ8FCwB+SUbTMiBxZIzcy9TRdYnJ6FQoIzepwVOhEkW7785WvH4PrHMlSb+6BztpXMDor7G4QYsk
4HkYexXe9zLC2T+3ujTmqBfVHRPbnIYqyTjba1hHjkiu6W0WylqtP7haDvEtu4bpJe8FLaYWfhc3
Eo1PUPWNG8coNTAUQoXsSb1kHTFTfxZD/Y+FRxUg8rRW3KKB6Tv6zBRADU8EPG3Vy+laQBlzTbHm
WfOhOzEmgFZkZjL9QqxAGTfVWT3d7P1lYsCcVihV/6AWnU0n6XHRxMcC8fTSQ0P/XTGaQ9NIclFo
26l6+6lm2jsY3mknaM9fMbxIwpuNrbDOx0BNYU1vHOcOVRtv0tziJ5XTQWij/RPu22aejRlj8OP9
RzS2dzyfSO9jZlhAuYVjIgzLhUFUZcJrDoO3cC6Wlh8eU2c+l8lpySdxujpjMIJDo3DhAc60GYxN
/pl1LRChHHV+dt5IqszFZ2NHS3mcFaHduw5isMZ9zUjbi4uxd2o6YVeENaLa+g+GikPRDbMdR7HN
dY/vITYwa0xszcC1NbPoOtnKADoEOqSYpyFxHqQreLylfC3aj3zhrSdbfezazfqjf+f39H8zSvh1
BQOqKb0Kag2U3TpbOR0IRkUze6XrjMWS8rvPXV/A5Kjx+tzBbfqBbh71HTWYjCzjBE6A1qU13+Oh
7GCLOJ2DBcu/gW8UDhG6g+TM8OrzQ3U4fvcDdE1ZQFePF0oEzVqAwjrcm53fylVg6M0QzI0rM0mG
QxrRSUHQO5H+j2f4D1BlIfHjskmHY5/ZwQ1J6Pt6HnOOi9nNLkJkE4SChue3dQZ+DSk8nGsN+Exj
9xBgrzl9UowvRxn+sUkE7nY7+4xMURAAYq2Vqc9xR1DHkA13ng+Bldbr0vYyyH649hZCQLlR+WaX
4da5Qceg6Yb0odkwj/EgrKO3e85U8gpdlL+k92LLOwEsotvfYeNKiT7hk/S/Isdbhw7veW+op8FN
IDnzOE4lxl5krRQ4wxF0KyuC4ajFvS48usSySYmi+l0doUsCG7v+ZT7eEbruIyxIPFDO2flDgbuC
oAqz5vkwZK2VhkcaKt8NwH0OvSS24UvyRKnKoohyZnyt0he3b2bNn1h3r3pFXLj0R6YNd+Hwjs/b
FqHAfsC0Rryn2iLGCD0k8Q3it9Phlrf4RqPRigdAOM1//kSROsLKK4qPw49TflxrJBU1RiIv1LBN
G9+dFVHvUbPZ92J+Py6p5mvJtLD8qaK/THWsDNvdrjardqRD+AyPD5nlPw8MgTQ7Psc+Dc/f/l1b
bzw2SG6E5ytfkLMPwmnZAPcEvrbOHwMDudaEojSG1FcWu7t75FC6Hi83Ws1qgW7CzIdNC2bEAfgN
msbOUObYwetkseGmy1VULXz/0ksLIosAqpms/4n+BVCea249zmQ2ISpK3QEaMQJ63mBGpMEFG7rX
mBZEzeIE44NeDxmAw/m/9HDh4/zMvrZmZwbU9A6/6yuw041UjkKJRMxEc0/UKz4jqv087PEqP8zB
UHNUr+u0aMsyNDlZVWCl2R6bbo8LGzDsM6EHO832soeiSfKPQyY2+9pRYic8Q2jYUvuDd2kuFKrQ
WwQaE+2VjFr8ylXZQPcp3lyxEvGIg0X86w5bw8+heUB3Dqa3EG+83RP4ojyDbnqsVUNBs0lwwxtC
ogtsW9AEWlnzUMyTE2z6S0fIh0ThsDBYNILZroLhEMrakrKHltkHlfvqv/vVPJDvg0eShYA1xuKk
w4ONE6Tk5A+6cGorHdEBRks+X89CMO4W3SotkGabEmY+YAccNrZyqZU/vSiL5gYX9jY2Zlq6MTGI
seYsd1lbL5LylWceUmQxYKIzLXJ2bsECnd4nsYVAp8ezQ5qUyPhwVZ78wTB1ETxfN2khFrH8FFeZ
c2NonhGvfCl7L+NWwFt5E1gUu/fCVtzWaOveRazFW4ibnU2B/h1JJ2i22q+WbMs22FH9kgVFB5er
O5YJLOCFcwR7MFR6exD+DVCEDIjDbKat01NNBH4cJG+C+KULeYwq2a8zffWRQW7Il4dMbkRcZuUf
hCa/IusOBoJWBBX5eI9a6s3ycUZ95UsbHeKZR1ngc5TT1lIdutIJZF+EcDQBVohQ5nq4g7S0imaX
C6M2L9c0pxXCK/aexN9Rb/8PtlO1qbNBYb/thUCt/BG1PZhtA5CEEpaY6OVYyJEUlAXNkbrtsGtH
eICC4h9X1c3bAtIS9s7gOcK8+S14KNSoOm5JGvlpHiAycUG5EBQEwOtPUKiziuNIc4XOeT63xDL6
JWocnu2WITlH4VKesKGtOHLUdd5AVdu7BQ75o2I97WiT5zxTXIPJoidDInh7SDNFluVOo1i6Zsvi
M98BR565Z4z0kSCGJ8aT2uQnvICsDXY67Aovkng+CMCPqwGoh7X/lOnheWzeKAvX4K8aNzoKFobq
CpKKY8U8qa3I+gDbFh3WZ2auhJrKVg8S9faiD7cb7dn+F9nDBdnz1K8oUVdmFObaw59SCsYNdQev
pGNvWXUQcHx65IQLfSNpSTTw/+cjc//yUrEhNfzeuldfpKvX7YVj4Ahuj//W5DYi2/QO/ddERJj5
WAKefPyLuCnrRqyKpayzue/EVxh5Qu9CK7XkZUrcGDFkz1lRT6L3Gw1phuIGmEO3SmwPYd5hVq1J
CN9IWGVlOGnGfm6cnRXkybdIf+OByX/hjSzSmE1AP676a3QDU3Lyi2j0pEALErLVk8LUU8kGtrnM
Y8kpbZgjvprP3UF/HHfSy7sUkaqP43VD1Zk9oPnjnKFh+rxuWeGmCOa9q3wKh7ZwsrQMcraDqVRs
vV00//49L2xu15QC7XnchaR4CJR1XQ4MgkGv59gwQArGT6CVlWguCU7HEmi/0efxwPWGIQJ9mslb
jbI1xijOmRncRfhdZIAQhHOjPvJWcMmM0gpe8JGW/VruZqut6OW+3HPzaHJXFACeXIEHOxRVeg8T
twRnEauDNT9aET1DBGIzvHX6Fhx1FzDH1FN2BZRtpyV3l6e7yubgFnVRq4TJ6saNoDZxcsv0Qf+n
zAT43tlPLFs+qGrCCvvVo22tD7o0fPI2Z74ZN60j02FJwQqBDDW2S+htmYt6bYmBBV4F0C7YY0fq
c1D1DcH+wdPszuBYoowdBxVNIc+9X13bjMsqftsjW/a0I6w37t76wHXLJFaYEvvWX0+kF8htinGz
GYw7rHdrMTxNrDb9frmQfFcVHfs3c7X0b76lFMApSpBM0T9sVkCcBO1WY+cxVRIs7X2fzCKWNb3t
7x4TCmwqxv9n0kj1w5D/6ng5dx/dVfoFiT3VvRvlIPEGKS+ollg9FrqNhC6ydxrZbAThE1h/bxcd
2SiImL4DiBBDOCjZ1IMkEFPHrXLyIj5MKkocmnEw8GhCoCFDXP++iqQuYyFkh4V+y+TwbI6Qt3Xy
Ar3guYLt7U124jd7K+cipVV0uxhC/j9YhDTIxKp4/v6i7lGJ5VbU+16lGZjlqoj37zjtXy5/RtWZ
6yjJ1P1OC82v7BvVxtxSNV6I5eclVhXrf74dPmY9Az23Tq8SWdbIyxzRg2d1sRpwJwMKMUd3MQxN
LFakdjDmNbG0+iK68yKgxM90WByAUXQkgij+1tGH3+DnE0DV46cNaBZyc/JDKMCUHtOpyYGn7+Mi
iX7RXkr3DZoteV7YfpvJjzJOfoSdSJm+DcTAkRL+0tcy0XPRsQvGgps3vhX05y+HqZp46etj41dF
UFlScfOdZ4/eMtwm0fr0rDLPqEfPK444eHM5LFUN83QtdT7KRRqaTTHgOFEBO6Fz0l5voqGRSk35
2l752z4C98hOeoQMkYK7ZgkG7s/7oCd93eVubLdnDeIjvtrzilfnL0yWsL/fahxvcTLp5rJhGnxA
9uuERegjR8yDBuDvmvyR3CIDTr/czsc4cmMXnk05P0qrvTdJUaE6HLRtAJD3K+VHZp+qCOoeOTA4
GQkirNrBEE2IW2MC3c7+SmkNxaxiwWtz1aOwbxpNobfPi719C39Chz7xO4RUNt+Vb6mMGu6CGW+p
qEe9rkb3RygDr85h+Q6X5bZQxZhE0D7ZkC1H/NsBCAM3SJ9mkwEiqxDVrGtWyfmOAX8g3i+XsihL
sjJt5NrBNtmJ+bZMhp8l5YkDi20jkGX/5wsrtleH4heOD34wBXKo32WGp+jvvqiUl9xik1cw2HD1
r0AFv3LVxJMPiiGfsQjYwXM/vQN5854L7ILFsvRPsgZsuFFJMAJRX6NEJqaolu+tdSJU0GhUQUrz
loy4EbvtIidz146Pv0Q61dVm6wUyHeuDERQlS5HQqXvckFZS6YAeAIoLD5idnq7VbBDpRcpkZx50
D6L6R+a1eY7KkCOJEthpayxpEAntFBFaEi9yz33M/S0m7P5AT/BfN/4HH7nUd9HL26ymDsRCrTKC
j1n5t05tmEY+O2+0zjKtmFDwPxCHL5PWp62gUXOvCeuvl5F3CE+LOKBc3/ytTZ94I3vLj53VEC13
bEIdebBC/pvuoAz7MnfrHSkbssgKhnOHPAAKGuPFSSdnw9qxNbfbjDrNYOGuylt4v5qXi5VlnJNQ
LUXO5hJr387H6GlAom22Q6KB/PH0XPIH67UWqsXtFWitKnxUJk33i+H4EJ+ZzLWU5qtdJv99mcQU
EqHZ9/suzeAmAV2uY248HZsKqD05uLADHyGwwFvguOwJlliKKvlWa8Ri77JbQsxnFfC9RJqjCx8U
CghxMQtyeBjKzusCkgEoqxU+LNg/RUqhhCu1ig6dssRED1vZ7XoEi8KNqndkekVX2eB7LEZDM2zp
TGYU1xWiiZwEdcKLigVvkPav3YLopgz3n01a5+i8pBa53FEOg0hyODm7qAKUfsflfet5YXMsybQV
njwRRf/5BmoRp/mvCXvgfyafLhLR8HX+TYmoX/s7T0lOrWXKftDJlGdtUGKSoQgWpkA9JKwZNeU2
8GeVcz3MOS3IIgDSMCTz1rsktEvI6/yMRGY/RHseSTgnEpCEE7D7A1PCwx83JS2wRiXyZWPRqOx7
tvfl17xwdJr4Dkezp98Td2Gz/oAjxYPkNEvICR7GuqWPjWhpRCUh9Lge5yoX3S9Nsw4Z9CymUc68
ho+5m5QgkhX4+6EvYSTDi+zqySjZR0/rxAcp0M6+pHSKF72lT5jzBFDBx5p4NqJB03hjyx9UIsE8
kFgOUmRXGhGg+ZoMpYZiPxdBv5TyyadOco98DBR9MUhafzfTvUceECp1Ua9m0naSn822Pr2CNdU7
TgD4LGXPQImpSQ8lTIuuK9eibpl+W4Qgy2uHFIUESBtZs2yay9j3HhS1qA3PrkAz5ed14vntMj+U
EIjmnpXeML7nfwrFZ3Hqm/I0hPKmlBvUF36ojLE5GSO4M7njqQ5m39aeY4WBkHBaIMNBOpM/6Orl
yARHaQKQsuTsciEnI5nbhlYKvWrVRknG0HOZXgiihcm8JZ88Yf48ByIS0aqQ4qWXcwJss3H2JVQu
7UIYyOG/OXefvPMtGfacUOq9mAklv77wqQc9M8riU4PRrPickNyU21i/R+gZoQHfNzNFcukn56I5
U5QrXmst2VO0vFTbMjsVv4ko8ZcPazFRwQt/OASa+YZbeVFQGpZclhHEeGf2qj8e8tR7J4w6Uft+
chOhnGVb5C/l9Ms9fsnxr23ZCqrdGjizbAW0fU2blY7DGiqFAifGaVRrsRhyNzKVgVWqhYseTeI1
pVB7cClDvk6D0Ydpbf9yJIMqfLiv7muwk5KdsI8afPskrHou3aWVdza9YvYf5RCe7b07duathIxN
mkhnO4X8fbcuWq/pkWywx89Vx/V9pXr+CuQCb2wgEA50QtHBvmR2a54u8wkP+jbHct5gMunPysmp
Mi37WmKCVwaGH2XAjHeiWr1PCrG0kXvgcOJVdU+J+U2YuEIsd2meJ3h0niXZ77wNY0OY++qDFLJn
p4iuJ4VGMz1k+KOz/wjNiJcdk5wzHXG0mcyruYyRPSBoe6Fyyl0DD+B9iaO5nkT9XVSV4Xzr2+AM
eM+wRidxeGON4fcpaBwrUkSKv7jy/zmfcvpNM5r0T8wcPCmG//1EbxN5s1nasHDnxbebKPjdcfWc
SzFtF8RUzX12dfQrs44YwV6LYT5nyNa1KJ4BE8UH4ji6Mz0IUw8KdSMNu55dDwgVgxQwQOmfWFXY
QoNHBgZ9GEmd3Bb9B8UlWY2GLEfsqN5cVRA/zPwHZ9BgdropS7WLLq+KkPiGZ6Y+5S9mKtrSGQm2
BLdqhYzyoEEzDoxRemRKKZ+fcablL9AsniqHNkrm5/6V7V470Csiygxp6vQdNHo+RAtu6RcWmdan
dxRscbpltss7ijbs7/Nf6jyn2a6ByRydUbdQCwE4CHhyIXkMzYd54OViKhNKma9IPCjt+YmI1UAi
BMX8QX1tttCCW6asDEqZBmpW0Q6kJcEpsYnusB1duJsqnLO9Bc9qhQY6vuUsdi+besYalB+Q3E3R
bBcjjBAYrAkFdGszDwhmbwu2gBWyzmcS50MbeiKHX64i2d5xJ+pvvFilnoYCR+nWBynNxUop56GO
Y8gOZR5CPKHUm0CAQeZDvyp5cWDzD/H1ArfP83AMQ8E1ZmKOxgxAmkT2Cs5IPm8mRPajco9Ug8o1
GCgqy7CVsUbVnf799OpsG/WTLqJ+KjKPD0Imb8e6hfnjH42P/5NtEdUeqRkPgCMklS4eo5JNKLxj
W7Ij+wCIHAs2W20CmZxq/xGQfqEY1HqUvhjvS2t9qgyRrk/DG/p2qmCzTMz0A5DMq0vranPMR9xz
OUVynoYNHslEi54IVjxnPCCmTq6is1SFFbu2eiXaVZxaG8QB8p4i8fYXaMvwuQNER+qQKEtQ6M17
vLKnZGV65AmtOkwwLl4PaVfcEmLZX9Kyp3FPjtEzXOkBlu2Oa2/VffyMVJMXSnq7DeVsdUnlMluU
SkUWB6TZcJ+iglq/bsS0rf4uor7xQZBgA+npPEVWLB01z+syz3oH8S9f066V5vNDrudX8WiJV6Gb
sZlOeOUP2MUaF+JvizJki+TO5P3LCeENuetApmEgMKyowl15yeY2fKEsXKgDm3+5bKIqAST++TGu
u/Yka8GfdJ9i5OPIvDTg+y23hkAwkyBO1inmqr9PyfvL120E0S/Rju/WegIGzyYoYqyLEDxGRCoL
8CWNTBgmfcByuXYhImT1gqVMI7OJgIrvPfX5iaQ5PSXI586QhlJwuONdI/TeoZxSyBJqkbW2ho8h
V3VoX38Pz5gjLViZ71RT4ixmIE8etTaO8/2oV/HW/rpj6R4L1zcKJ0k08WspzPAF8gzYWb05drMD
kuxWgpX7x5G3Py48CshaIEtPrZlfvyvB3EIRNUM3FAGc5Tp80+9IQqwgYN+Te/If0g+TVYNsv1zo
hcA2Z1RVPuBWJCCF0lsR2BoP6voe8GetL9ub5mTjMRuNlPGqOokh5iZdGJEFZ+vc2j/qRcjq1QwQ
NTfsjumalVPsuqS1U8/TRBACQ/9Q48Bp9D+6H/E548gYT2PE3BmOeBLizJM0whyQkaozcLG0TZbx
AtF0NiHmKcUAkbJGB4RXjWq1K0a4NIRWqG0eGMkGlaeNwhSYYMAseacH6G/8wcjygw5Vkb6Upw0z
oq3RsMypMYsu/Oo+OP9kDvx2R9AzZBTV8BtZQM0slfsuj/ealiHxr5Tav80RTvpSon36/zQvCuWx
DF1uBdGu0hyGi2muJR0S+TitH+UgvG9QluMWVbrQHGlZPInnM6ir9AhjMdfgCo1ki1trIr6h5MTn
zXNoEVFbC2W3OzHqwdyPfb7xmxmxVfFo9EZYZwFbUZ7n3wTHaXlsWfdd7BeqC5FKAwk/3V2sz420
wWGSfkTF58HeuhDG+RXD1477WspHQ3b7EK4s3mjYLBaGVgKTq2y0XGR1iDo7djVvfYfu6QSDj7Uo
zDmTtME83r5H+1kTi9XA9In6b9K0oonjNf8RVCIpM+UIXGbmMbfopmO0nbewFeTfGoG3zprxwVhl
8M11vLpCFzWcCuK4VgfT0RkTWUtrEgMIlE+4vcTdMoIufvr/xJoMQuNFiaMAeEUU8Ua3Mq6uDZa+
YsVye290nIsgyp+iLI+2OwBYPeIiAq/1EGK82pbDiIkExhEYxe6e67zm85qxLKhsO74DarNev+9Y
PoasoRCUzmD9+eHbpFVBaGCdkXHOco7vRe1uF+2MD8VjFOfHU/BUjXwWgN2UMGG4yFJ+6jKmdFgS
N1Aoo39A5+34QxL73JJlLQ4NH7nenHthF1n45x4EfzTN2V0gXCWN7okxWUgPNxbXW+BWINU3uK22
8fyjFtVJPZKte+0HmPM+goWrklw5QST8ZBHP5z/wZ4kO8DP5g35/LeEIciaf+kBmL9rewuPqWnr1
axGPdKTMmndpLXcSSqpupbSIqi14jh/pka8IkfW8Q3jjV6a2UnNtX2cESuYIrARmHueWmc1kT3Md
IXBYgIHB9sV8aMN6gP7emLDbT3DySccg+FgXRufyxaePkxzItyJ8fAUHl2yhTl/Y+ZhK4OI45eXG
xRCqKaM9JGuK6GvPkgtFTHKXawI5ZnR3S64abN+O73+UgC5IlgNx2wgjfiy4iCf5yT96oQg9Y3Pk
HDBC84noYTTRFMYQfS/8GLr34Ld+lKXtkiu2NrgqclejS5YHyduUhwJHquFxpl1aC3z8N3eXTbHc
f+nc4mZhgzPK6A+LaJ8Ufund94SVLfL5JcOR+Q+YZBu4H4YyDnnbJg3jxZ67SNlvKpo2NzceTqcX
wt90iW0CYCg6hjIcdG9lQ1G224nR0uyRIAzDOVi3Ae9DobcpSaW1sL1OOIxX6Vyj6dY5uEcaC8Vu
5CA/upq2elno3sAp8LfWXJkCIuX6RGUK3Oj3AhBibzOgLcaml14iAWcQtLWs19uyTeLrt2VjCqsX
44mUtpttyhLWxNUSAm9qWmVnO3qTBIReBf111PsJ/A2+GVSflP/V1a643NGjKkw2bt6p2FerOv5e
HhEEH1Fdr78UPJu9+y9MENHv7tSrASKibwffZIh93eF0l8COegOIaxdp19s/8O87/2TYUu/OGTnc
QMZWZT1ZY9Mvs0ER1Tu6qq4oGEpp0RQxtpWUv38uXcNWvUC1t96u28u6rag8oLgh3NSTGmMsd+yo
gJmnU5KAKLLV3uTooSXjZADVLDbB1QNgIWD9cF1yyKUI3l4uVpww8AcRbI5FrysgkZsabYE4HI5K
+smwOhJYsffL4ZoFcHzaC5Tlkf91ZpPD5Du4XhhLOFwwttCeHBMo/KSHQKkR/lJvhQbvFZKMzWnw
bPH7M9JZKkhRQrj6VnLCmR658oYg+iUZQGjEPo/FcuQ+EHwWz8CVO+Gy9fQ+Y3ZuHjdfBvif8rj8
+Yod4w2wCfbXyBexU9845Nb6s+jTwH0UnXr7ZVUAlpYNpW/uU5Oekgt6y48G02Qxc2YoTrFivIWP
DrH1sTNwzwL4nBPD3NDCGt0I4Bwv0gHsbST0P3j7MMd4xitp4V0IPNBkdZ9pZm1oHQX0F4dvc1Pv
RTp0aqgXYN3gU4ef7ilh0WkrlUWmTGC/MgKzwL+nB66h75kPysAIRtLCHJI+BIadbHw2+nG9DIP9
xa5kacx4h5l+fHfzhMpzeBiieLSHb1QeKZ/J8URsCkAgIt1ud6sOZQRGaK2Hqjji1xQLQarp6fW+
Ei/DA62HQ6u1E0fqS3baSWdoO9HzFqb9mzkVln1uslU/bSytIt9Kdk1LFES4VcWGiLy0pvagP3Ig
fmVDLpxoTBA++FD8Qs4Bh6PfKGHhVf1Mz2+cQ3kmHrsqPvpPEC+sYkISYm0z2AyW6ZbxAnTbxa5x
OsBcOSOp7JyZe9yLZWkygS6bppXfzhtAEP4+fUnLk47U1rCZxqPtT26IPnGggVVP7gEya2x3J6o8
Ter4kJ19lYoexocLN7BNxn8RF+/2gHXMomqzVf5fJlAOxz8GoXPmtf/kkDQSIXXG3jWo94qXxgoY
+1RKQ0zUXeO+4QXXE2Oi+Cnd9QSpey8g/R0utCeTVKY73iV75ICBQoePtyOlRnta1VJ0vThPXEg6
ECs0N1lPyCDDc29ZE0B7Ieh2YkrYGZsiO+bE9rh9VFj9XGgU4SOi3EKbCOg58yA8w2bKfycfgbfV
DkGKdaqTSBHJ1tJq5TUPmTPpOYVF+iDIlk22tPfuE8HrSnmzZyUY+5Ubvdet21w8SPkHctYbo3Q7
zPnwHtGumzuSRDcmpfBR6/1Q8l8bgZ5tcv7TTjODbzW/Tv1AjaHOpg8FFeVef1V/i/Z6bzefw511
BYnMIUkud7t9z3w2BVsBvwsHp35TSI7cQWLMnONWpBjT5Z3Hhb4k7vy8laLBvZM9mXNszbnhoOsv
1RXFUvE+ZUagzioKtUOaezIXsZEbaHWWDTHQ5ufSa6lAGMV/1Hssn9tBFoekicr3AQdVUc93N3Av
7H0UIlY8uqknZq5CHswQ27MRLiEr9q+d0hU0mJKjh3X6b+u9lBo6SBaPE2c8gnTPb7DIwIh9vDJc
ZqPetkcbFiQ7gOO6npZACrQoyfbo+faFSWWss/uN+rQSR6dVMygUUoSOVmDGsyJJcPZVf/0XwiJK
1/1iFTD3qXbYFyYrcGNT2whqEwVHE5mzUkplKQKiY+pAygOzeCbJD0R6/BQBRNsCtUTj2JsnCWhk
ooC0OjV+csl++vT+3qU1+3jb+h1aPoHtPyk5bvC1TbOp+o/fqBSVV0E7Hs7R0z1RTlvVeA8xy1+w
kP2O7YQaJVjEoHt1CM2xixI5RaDhT2QhsbSTb8sWj1Z1tX2EMx4R9hlOU+zrwXJCsInqGWB4o5/a
dY5FKjsIxqgw7Xp34lN4h3at0AyJfRY+F2S2fLToSTIrNZGVRHQuFUbOU0V95zkUFjHDiIt6ZIga
Bv4KrcerDyA7AP67/ObjX+qMcFt3pppJIYaLVi+Qbe/mVdHvXeQL/K/YIqt8pyJirIDr7bp6f06r
e8OL73c+ARfOwSmNXKHdcz3C7AWEtcC4GkqdObPvdGYHRCIqsLGVGZAarlEDqjFwF7cuU1YMf+v4
e+UMb4xrH4JfipXRaIMY0LVMCh61hEJlRJtpvm/9jDSHdL0Z8BkcW4s/2eFygCq4d1ORknt2v6Zx
Harfkia0ODx2SpsDi2D2f5lyds6ihgXikBj6u0l34mx5NUVrq8ImiTFA/4BzBfidGUW+2Gw0sMPd
VBA/FT/3F38nD0E/rHjz0wQNma+PBll6mGezRfgJ3nFSZZZh/BjFU3H3rU2psDiNQ7DP2DyIvb1T
Og6Pjs6cOJ9neEIiMisPBZRB+ApacO4hosuYkybny9OnjG0FQ/ji6gGvx2Sok7o5QgSbKH7h1Q0J
OAwy31p+uTT19soz0fmMCkjZUSVOBY7WbAKVy2fLbTe10T6WXN76t9MBWrxyBAdhWt6EbcPusdXW
DOfIiAGS8aFmDB62qP55cD1MW2NQ8VhNf6/L69BjAMG/zthzpA1tR1YeeXu+HUBn7QIlLBBgK9sA
QO6SPwS44Bm86mO3sCBAefJJOTfcopNjHt7TK8U97CBFz5mz6B346Y+F41ys6FOfq+1r9Q8BZRAT
Jl4IIc+3b8iVz6dCfm3+P8+NcdU9xY+H7N6PXf+9qdKMWoMoRZT3lwwXVlld6VqIiEtx2Op90W90
5jxyjcnJE9LtD0kir7smvl+C6T9o9GqvbB/BeGOJ08INJviWUyQBiMSOafBVyi82xIjzITyZ61/7
C/kNgYB72o1iRmaUXoJhc763HduykLRmMZ9dFqqyqwQ09aJ7n16iiVQ4WgHlp/zwqqcB4NpKOnTn
W6y7AYAH+QYQdGkJvnLhzHmB0vJCrhOECXlx8GngLNCbUVKj/p4HpgwdrDMfaUCjkQW1ow4vqxc8
yx4rGKWKdJOi4OpWoRHB8kVpTk3HXjbeX5cXC7FqAvPvd8UCULv5aGjgIVqHOJcXMmocln7tKaaK
ordUNp67s339yItsixmAuVUffu/viIN5RaIrGFYJNEC0fj5PsERvq0A2FpQXtbBQ/n7OFD7D9yLG
gup4Z88osiu0U08YpSe11cQjJc+X7WVX1xurkk+y9KkUbG5fbdLfzWN9+KWzM3A5PD3eOBxJDnkH
IW7yBiL7nfGnZVkY4Xfg9MgLW7cj1Sj9Ic8VpDyiQ/mIHfuS1qIs79CA9Lx/GoC/zfaYhDt7JE2k
2hIkQTNXy3DakRDEuXn3YZubw8x/J0yrhlbGMEfVKL9xF4aNztyvLdzvVL0y0Q8sdak4d/EzvicS
FQlSOdRUHKDAuOYwXahj3pSMtjFedT0vllKW30mqJgqexrbtVkI5C/fNkESXPGNUmuQpPWhEpQ9O
27ZXC7WixcR9KdW1H32pOpWQXcbi6eI1pM5TGazAZage0Cg3NZHqk4o2DsB7SQWy5+OVqQcuRz5h
TcE/q5nCjx8a/BZJ8UXYr1OT/Qrp3BYokZ2+ZznQDszaUrLMe9jdLTFX86pPvn9rCfcItG+bu+C8
FpzsFugarnkoQR6ETpKIsQTVBVNyotjGoNxWnpNOSZGO3Bhzia0DIqd5EopdDegPRs5BxmSAbkKa
viVD+8sPGldO8ffro17/jCvVwTE48olH+jZWMONBXVzbLnrtixpPegxsUXL70rCYmjGOrMiKyIWc
45GZz4XQ6mwF3BqP803e+6RWVquEQ4Ft3Xl8qyJG9UMyz8PFPcXO6vz1rQ4DAvzhyVw4RkwuZciN
gFSyIEp0xOItwFxfx1knp9zvrbljArnOGKEApMrTgLM89kBjrRUX2XdskFP7ldtAlPKcTuoXJfbr
lGMsp2s+g2XeFoaSjAafeXJ1gaHBQ+k4+7Th5gj1+4vM7WFxW+O6CAq+oNlor3sbai8cHql9cuFO
bMiL5qPwkA1SY+L8PHgoVKFfQaUXPsMe+H16x3E86Pgp4trd1S1ya/eNQcHRFPsmSovjUO3cSdY5
AZo+ImIhLiIT93jjBLTFU7t+ocBjoVJNLVcMDvrLZdCgcDdXdpu7ofOInvLj/sDGmqfx3JliXiPx
Ni5OQMjTvo6nrI1RjgT6x77AF5Qp58I8g/IJj/LIJPM8cdex0p6NB8E3h/HgN75HBJTxP9UO2sxh
eCVhHbls85qhOHtcEouRngutyjgiNEGqm28JZAJM3l7pC4GDsEkVcpP+pg7G3aFe82zBf1Ngtntb
LWpm8RmN0oFFbKJ9jXvrhxz+WYQhZ3roA22pMgTe8Gq5Fm32C5ncxT22MiWtv3L4J6q66uhUSjHg
huK85FjRMOr2Mk/2344VtWGuVi1E5FpUf47wKYDLcNDUAbLjnl6xkUMDNhzVfv5Y1kCc16kNz1x7
1Zyeto6PrvsgLIr62G3eeZcG4ANgdukM0UljYGvUTf9ZgPUsPO5ryjXSVal2fZpLAh2Oo77jBec0
oyUdpKiYg26y/exYz5qeGeO5B2Fyn0eGXiIXilc3XEkpxhnNI3lVYjmBqnhMjZQgvw6vM0XDiAa4
Njcfqt7fz/NwZwGt9llKZjlQzDeZ07knXPZe7pjuXknQKj2UK6ER/DtWW89mxn647MxC1AhCm6Fg
XKiV5tPIhZ/V88hSdgMJJzVdvgb0qZxdID7oIFj7Y005VoE12jOjDsGKDQ5zPTRCpZQVs3RxcvaQ
wcGlJNPDOs3AkzCzo8uQWWR+O/KQzj6NNMBMnJaqLhK+ko6TzLmZVPRf4N37uof13waCZP34neos
Vhj8ZXqKu96G63mXlQ5PPWYc4dBr55qpW/clgibbWysycfLPOtpuJ5wHosWolTzHLoN40okoWLzy
0InmMvqyYywxpXEgwqLEKhY9Zu8ScdIVpTNYoAxqQvZVI7+CesSoC60tLwH4DwSa6LsHE0xWdWGL
hHTO8U+b4fLvMeYJe/3FAqL21L6ACpxv3AZPa47/lFMjZCLte1uneIfRT3zNBnkG04sizgBseigw
aNMBkp2QHo0l0jOWDxShLtDCIyHV60eMtrnooLz4PYnGjwCgtfbHxhuMgT/Q9eVnrQGyioIsFBQ8
XQjylmqfSKW8714WTBjiLxmV07qcj+o/GjZR7aEJ6wmsCgAAjOFPkLxeGvlOqtTaQHvTjbLJFjES
Jr2AsROk+bwr0TbHP9SHhS8pk6KS10nncI8EcTrtPMWYVCbYHPxLngr9cYKGFy5PvmycDd1ulilO
y8oHXvrYYPhMszThGRbBnHl3oPkrU0vu9qs2MyHG1v2n7a0kBqGasrFrUlYfR0x6dzUK3PIEkBaP
dL21PhbobLml0Z9m7aLgovfQhXuvVK+NVCt6mRAUHhHhxP4/+5o4Q2xCzv1czfGHUKTi1vxBWspI
IWHC+9xlIAd6ztJsHkanSrzbKjWSULkx3fn16lv5JyJYtqQ7364tQmU0eZA2TIU1IPNDk/eBhaGt
EIPDq8k5g7Fat65O601BG7pR/9szgo/l55W/Il4JVERY1vbPSFZsnrMonHhnfk+K5xZKxsZDZ44v
n0gEkWit/lNB+lUh7pdFFu1YAcLy89aPuy7E/HGskKSieLIfNXlkDyStm9w4geW8W/dJW8iXZo6C
d29ktfAxRHAVO8BUjZPappiwkeZx1w7cnbPExku71QeuynW4wZMFyeVU8naChdApmQfKO2eeeKuK
+SO8Q7lEt1eRFuR0Nl/LeZPStdnpdFAl7aruUR+8ZfiHFqsdWy2ImKUUumbL53YEj8HS3JbOPHJ6
y9rR7b9qP4r2FiYlSroUvHffhj+WMiJaVL5rbD16ZSmKTnYrmmpfqMaka2ae3fIfliyYk7jvCO+E
myFHPXxXTONM0pAnIJSaNwc51d8KMyBKGbfRc+ceuybVGXvVZRhjXGVNGJ4HVIKQafNzR3LatZbV
/pbS7EIdLg2ly4T+q9514zodK5pt52oaqgN8WsxH7VDnaFq8Tf/lrIO6vpXHqGhgh/ZOmQ7w/7fq
I3jnjnSe0od9CyrbNS7Y9zJbpw5LxjwC3oiUoZ2bdE1j9nTqsK2slewaw1QE4ES3EIFGsxLLD6sX
lCnMPor+obNGMiTPo15s5B1FIR1CKNTN353STc7Q6yeKElYGaci23SUtxsYnFzFJ/S6I5wOB1fT9
Jns35ofU19Hz4FInJwfGLFM2oDw8wVzKV1XA/ZaG5UORbZMHY62wy7KeMV2Nndnqj0Z3S8xJZ15b
EJ470w1KDhy62Qk46BXghZzice4GAW3JTyM5l4jEl1nkwHlC0bAwNMstp/jJH7o2ZgLnSBKT1Tuc
O7W5UykHhv0DXBC6SURMp2/oWfopwsBDFhdXsOjZ8RLh3IgTvhlLULgwiLzgROVoeMekYQsT+pOM
TRLqKdELlD9+61O9kb40DQ2YLgYBI/ng8MuelrSEM2ABlzGT4fx1AF5K9KTsOUAm/p/90j0qyTlI
NfEIkkahcGxF98lCMzZmPfOBo2QfDVLRh0l8t4g1l+etfouGpLfFhdjWlHeqR3+xTUSEsx4LIyam
oIYJKeP6WxYTtMHzMEysV/KHVoD1euubw4RoGiAUjcQVDf6DJRPXa4YmGNf2p3i1ZT3QaVSRmfg5
yaOD5MY+0GDp4EmyDp5w0d/E8pGyeuuu1ySp5E7CbUOd5Bk+6oo1lp7vgQSfsRAFKU6DGzEOW102
xRVcRYgL3Vgg4iPfihsV7AmQCpTnylB+8DHouOoAjYKnUSe946Kz3yxLr3ioxnc+xYsEA7VX3mbn
Y5apeMZsoNYzrl6ouCoSYemsEk/UcNHil/mZcgFm9pnWnCXJTYcxNMfjLgRpW1qk02P27d1iLQ+Y
mTg8zL90B07GGMaO1g7vGeKyTpRBEIPZTHJAA0cx2vF9G5O8eG/3XdlguDnlZuv3D+KiHo4PjQr4
yKhnFaCMa6+3G2HI6TimD+WhndTG2tZPKrfB0UclSrJgiJn6pSTWqlw7joZqy2gbngUDS13XSAuP
wZwv/jxlPulOmrY7+HpF+y/lIwhRgtdXo2AxXT6oMptqS+WkwpO9tSUV5j9NYkKC5SO/XQGmsC8b
c1rx5AarPZ0fuul94IcGBOlrLTMpf/0YF88wQMCdY8SLBKe4saje7HH/rcjBU3+RHH7+xFiwBmm1
PkUz1uWkSUFYUgJ1yxFyge/N+WIfLr4+Ji8e5xkoEkG9eIu88NZYxuc21O+kc2oHPg7lYZtynaPx
/Cay6/LW+E+//9abhr5Tyb0z83D0I3k9MLFgg6xZUvhIRK//7xcNqM5tJAaF4aZcD74YXmGVCaam
lIA+XRdXK4XzJkLgIVAKQUJlHjW47SihpUiyr3vNaMm1P1BPELdneAQfi9jxcbeiqQaRYyczqEEO
qwgB7mu3c6KtlWEE9Y5kqWpvvz+3czMyTpJoR3Tupr/tQr0SGoeJ+SSDrYlH/uib8KDSEG3tZI3/
WAoW1aGwrzs6VqDWwTG/KTXY2oovSfnK9xDM7BrP3dSE2Fui584bDpeGSwjIMgAzEB24KZ73EJCm
PQmjXRkWNLaJcQO/RpewJB7Et0i8sR6aLgxM2BuhBnkZG8LGpzSrBybKS6T/6FxI0uUVERY2jn7w
dg29wRX6xv9vc0sCvQ/k/JTP7tTre764QxnWmT4yQDR8u/RHLxYsIAkpq4Pli99Y1ylY9ZZpd8Er
osuNmUOPAmw4B61GRVvyUYlC1wh0+jLueZ/gIrCUMNN3EhxD309iXVk6H42zGXhBW/njqPls5i/z
6jVljT43i9ZGVC1P6LsgycapLD+1PUt+td+qq5TG6Etgqa1Y2M+j9kCRJf/MmUft2/knINRCUC5f
iZWZyiLk9MiYpkuAmL9zhPgCwL+RstNsuH3hBiPzapzjiHIDvbcnOzc1XX368LcPfAToN73/t45E
De7Z2dPkgtJ1Jg2AybcUQ8tgB22AqaaPI9ygJvRuyFOVayh185W3nKyB3yBtHwqlKQdsoZTqyguW
vRcs8gy2uE4gojZz6wsJUzjGy+R5FvL5V6b07+qoYCC00YUM4QqhK2mEizbcq1l78RK+rc7+e9tr
yPtf0mq5EDIhbfifLeHHCVfIKu4rZRalPMZCq3dZ14+Fj+JgvPZ80BkUqsSw79PHnnA7gWrlNWc4
wUfQz3eGMIlpYcs4HFuJ4b7nzXBQYyZOxSgwtIpZKlr5ijPCs9iaH4rhcUuDlfqpDX5Nc8k4BmHP
1zkuFuDEVWnoZ/aK+l8mLmp5wPtAa5EulbH0BnTky3FQjPWFImchMWgmfTOYsRuW5eyPFJlRr2Rv
co1XvQyZbd/i8mJFAm1qpQsJtwmJoPq01BLP/sr6CjXrbqm26yRRZg1ervvhrj9cuAkwQRkmMbAh
P3g6BMg4anTgKjHhB6LcX+CaItl40BX71PXEsx7O1W9l+n2+HKC7OyoprXGL+hWTb4H3nLOBa1l/
hdlAJzrjrSOZGeZPOgkl4uUyRa9z7D0fI/Jh391W2OWGIfkrtF5ZssqyO62PrFrWH5bTDE6aSk0n
/S4gk28LU2mvbr1LcYqVKtyeQzBbY14/h6TkRq+HnoWXwxf5lE4L4ZnrMs5Kbqvk0Fn2TdIhIIOS
vMQFdOB+bLUZJhR41djyusWu3s8uSYcAIUHoHgc1niJjn9/pQQzZVH6R/wi4aAtiEfj0z9RsPiX1
/QW4eLbMc3hxg5KhWrXbwoaE1w6hOp8j1pIdkCsiGhKUTHkOann/cDvi0hLz6vjMISwpAWnhmMar
WV1VkRBssuFFjx3HaT/2p7kyF+JM67fjdLXzM4q2xt1km5JfqFFUZFSSE07NwhmVqg89N0kHhbZN
fqZ6iKHRkRN1SwmfvyQ6qq9Hr1py8hqAEoPlfcRtekOa4KpibW+y44nPTtPbmdoTg4HBoW8l8YNF
NPve+f7ldIAFpTiE03eSBmXr6qN/Uq10aWnuAj4pnec3lVWttEOvrva9LMpjNAuGnk4EY1zFKMvS
Uff4+z6G1UPlVVKG/NOxopO50a74IByOoYNuUu4oADfY5q/nNcwQInbGv/LGuUl7bqTXkmLZPei/
l5ZDyTsF5/msOAobVmRjCnq/DJy7/0uMgqMS5NOIq7xVYXCUQY3s0Vw1NZ6fJjZ7EUcqn4kmUsFT
i+rv9lRO1D6Ql/4mI6G6mlqzs1VWEoj4X8VpKAoeFi4gMXTpyigPChbUXaabcHMgHmcOPXIDAFs1
5z4GdSQHru7juoOHK+KtcQmuiNSUWw32CveTzwu++W7MFaeyGU1SIYQ7Hlu9SCkYs8Ms975ZvC8q
W9K5Ket76iLfFBYWAtEuvjDhxU1MvPY0ULikcdwSnxDGKPUL7PvLtUVBhML5RSdo5TH+bShcX23L
jIRrWBVPCl9pjRdMKHMSDGxFGw4zquf9CuvgcIFu/t4tnf9jr91HZ+xHeQRMFK6VvYBcFMHuDN3M
OOA4UsQLrzanf73LVp/ijBWNp7AxIvOtUQyWsUm7t73QB6wy+9xUOfyeo/uH03MdJuxTKObWfWvG
Ygxnx76lcKZzMVFmW1RoqL2f8Jb0deWLK/oEUlKZetItgdGD30DhH+2KjSPxhpz5crP5qfemhXdK
emYAidEK/AlI+MlzMHGVdAHyMcPkcUTZ/yDhUXtR+EDHd4FFRRJGToDBQA8lbVjJFTDEFqRwHB3s
moy2hSrb5XsuqyRB3QJOF2bX7W5zBgXSvX8VpKCA7AHpyw93y6FkMNeqT8CpDq0ralzkNU/9jtaG
qoqjoI7tlGQXTTOaYr4zor2JOK4ANap85SHA7xwLaWiI2Gmia5OZPcBZ7xntXfUtpz28Cik8CPZe
ADq/DUnZ+MpcKa88qZeDRw5wBd+vvkLZUlZDnpRerq9QVa9a7U2PbdLR92Stx3RwQJfnd6Sn3k2L
bqI9G7ymYYWSVSCSoHe7cNqyHvzJSlzruUTNsxDZR9+REyPMCvvfY/TVee82rVwrPIoxjtepQCcb
TN89jux1ao2l/5GR0JADBTcH0bDu19h1An6Wt+98lCXm80P3R1fZNAE1gDODE8hw1pX+gwDTePAw
/arREszS3ab6HBrf6oDw2cINf5ZFh7RN+dcFZ8OlAJuYRM9ViFsGMHv80c8k8NqX41fpewcHeErn
PKvjykTsoCjhvlA0AxwTYHMg+ytnLie6HJm+bwZiJPJ/KWfGh64vdkTAyyi/usP2+BV635k5oHMp
MJVxhNgpWZA7XUmlwjsDqtwS0QE2Rq5H/LSY9fX2cUOJCvN24i04J3oliwnrafKvZQA+aQg7WV6a
LnQ49IKqQJYgaWqla5xgUkDn+P7pJBeK+l6ecQjLTvSXErRauh3xyqyu6VQXDFvhyk3Tfdq6Nj3j
jZ3gxGJe/RbstoLiQ9fSwsrwcsZSTV/KxGs+BYViabXoxZjJ+6i1HCYthIn+RZEvbRPeRGirac5e
WfAMKnC7k11lo5MMyRJxyHN9CYJ6DCrnXQoU3SjNAv6UpaMY6pchmDJuhV4quT4uAWIG3xeoflJo
6v2ZmOXzR9IKZVwqz4/oT34XsdfPEUdsem792yNGq2Q5uvcizAagpmMm8aS0DF5oNBBGA/EGIRVN
OReGmCBlYuYMhgmB5J7B5LEYImH5NGyDWtDM+6t7LHaY7yKnungjnRUS2OCqZ9Gl3xD/Q8XoCQX0
/gvahfEKjlirY+ULQ1l5RhLwDUfpIv6KG4fxGzpyGJvWcUHjjLqTm17slHqOSfflawhl5F4VkNtQ
qb6AAJUSGVKancCrfh2KvvOpABwjjt99zBLml9L+/KCUBlITLXYnRj9nrnFy/QovsHPBFKApiD94
/s4PPEVHr6RzEnSIf4o924BIaIdG5FSwwLqPgntpfhtm2Hh9LfKGKfkCI2baWfvRj7fugKnfBKoU
uInDtHhoNRpaHP2mNBa9YU0o3q7JSP3CBjZX7SMkfR4mtcwCdZEjKcX0h+kDc8VzePV88/ToUsMl
FXI4BjnYn9ltioKai1vIxv62bMCdiIE7pkhV0wOVc0Y1O4efZgOKq7McDRgzxBx1rs1/K/Td21l7
RnBz3ACUhlZaEGWqb3L1mV2AL/u2fI1bVW0WP6IC50H5G6RDsssKMzK30pkT5nH2DNDV00EgQ+KZ
8TEH4y/IXKfPItfu/l2Bhw47Prir4Pt00+hNpeQammKIC663nIEEoq4Rxkcayh22+Dj2TBGioLMR
x1geidm4D0RmnJx9/erz5YGSN8YNmSis3ozXhXrefe+Nt1eXzQytZFCd/ov9v2V12Ud7K7U/yC2b
O+Vjj5Q/onphpeV/VHOMjCYkFff7tQ+C9r1LidpEgUDLJ1B+v8bjht35oJvJbzsSZrrYiIyUzEa8
OiIG2TTzMezVpuRKQSJ3ov6obP0+vEIuVbhiwGfZYhES9gn9AXSZ/fLEQYES7FTSViz4XYOWo8fB
CLfSJBpN/NXeyjwLzuwV9s4b09i2Q4ESY1+vwuxGXNpzLoDsARv4wKNocc8lga3lD3cRX/A6qtXT
XgEwX1lSm16dM/svaom0oolvpvj8rilT5mju6yTs4h2cAPRNSF3/LTNVTNBy/rvpRgbqWeEBmumU
k6NGaCm7K9Jgm4XAs+xbE7Pg9b6JJzd2X141nTsnP2SQ2XGFxBBvf6XkxKT1fGnenY/HbzC0ucLE
HQV6lwE7OlXz23qsRNhBfpfb5brzajybxMdo2a+XCIEnXWGsAG90odRO1iR7Cypgl48l9Lr3PrqA
0Z7mWRyGeeh3Sp/t3YPnNSVbwr029zgwkuVQ6pcGViGoUHtqq9xYOq1zTuGwT6s5TMchzE6DPuWS
8wJVeePIninVleyj+G+YYJNBRXia+24WK/UMzHomMxMVtrjitpkM/QBnN/cDW5/tDoT26+hGs2kn
3EyBVt5iKMOK9z9XDrmf18YVAXXZzWT7SeR3F/tc07eUj2gR1Mo/ZbLwrXdr60oO8bUsTxHJ9N6A
utsFKoF9QtdkC4icRffCPwWyFVYoVDRjuR2Nwyog0qpLjpv2jvgvt5pn+DsS9HSNC7ZaTmvdwu6P
g8Ealqu9PFPMULmwc8gHpTI9LoHzapbT9jbq/fg4FcTJMRkm7WA/Lyur5bLD9OinkLLpZc77w1o3
6Oy2vZXxW3G8qGp0vxtY7/m7n1tk6bMdDAPFw4EovACYZPje6D79U2mnDu2FPiD296hl7tHM8sbb
AjnktBDJNrBqSUmMXtneXUFaRK1AqW0giC+nW3xLWJwlFS4Jpqb5mfoWzJWsKgR0VgGfOHylRzKq
I63tIJlqYWe52E5AX4Ap1A7DGC5mlawbiGr2vWqVoDR66ImigKOj3+8FHyNGOsnctYwkW+vOoMBr
Zn90a49c7z0zye9xfx/poOLopcfn9sm74Cdc8NTuF0lSl2Oy8PIZ8UaqvBC+LXrKO/uV7U5Yn0jS
MqXS7GrEC5hEnQ1LDU0kqAmCzUnCMJt7aQUbuGnl8Mu8rHEnI0rjpoxaAK3K2Iy7r4ZwImpjyeq0
i0LaW4IxM7pKEmSdDsTOm1DM9Rw+gGEUBzQrHQouetPRN0KBsGTrxEBZ+bi/HO/UX1LDyOvttQu9
mJWXtBf9JfyVZiV1cWgaqyElNWPWYMNRbBsM3V3QwlmTcFOFypc8gbd2eo46xg2Cn7FtzEdjN9aV
A2B0Dfz58mbGZ5d9GeqQEqtLYNvnV80+GryLSR8M/QPFBbEi9M63a2qsRemVsSrHymF/2KQT0vPk
GRiTcKbGsEaKYRwC+QJXpbqvQGH34ptIpPCcHZPD4Ionjmgv3dj0jylrO73UFpZXCXffyHdRAGeT
6/IIOstn2ifpl7QZO6C3JNYq5IMEiWBWAISaDolh5AldQy5x/StyloJH64g8Lf1LZ8Dc1wx3c+iB
8360vE3l9CHm+JfPWeG9r8Bn8vnrYEFWT6pCjdqd+wl8yX1eu+YLmxcVaSu4hTGv+cluOQIK+CXa
NLq9QcurI4yHmWzyBuvNQIok/r1feM/yLPgGnWyS1Jx76+HHpoElMQNjNDCc7V4vslt/Vz5gYDDy
Z0A8LSpqjYrrlzvNPhcve0+9Qz2grNgoYHlAcTdLzb/LSQDHS1QfWe/auHlYNrcluy+0c2xcHqC7
NfGklnmtRGxXphCpF3v81hr2dz7ZccfHgr5kBuAXffCvXES1t64Y8XVS2qzooxd673OhPm7LlT/X
E3P3+7x52juMuJHyGVlgrr2ht/ngunQEWj19SU35UMu6jPEefyEQphTCsn8g3kNrwDvObm/VUSmX
yDBE9ZlQngtk6o7KO1zlOJZ9Rgz/MrGVuRomrrXM4nOuzfbUXDNnHi0YkOZQnZ0UFKF2h9LuyL6Z
HbLb9PIr0xGvccZMdBV3X3kT7e2eUBYN+hosSkLV3lf/67FNV8v9nA3keyLHF4l5mvpQeL0oVPbM
X5MdL1DGrdTR7O76OBRQccvGM65RP3Kdzr/djz/k9Vh1EsqJzwdPbuE3MIm7mqNmjm6f/X27v0OB
tuTke9YGNcthgrcime0V3KQ08abyBhXx9LhthMT+5CfpIQukQ9yIb8Koj6kd86gVGVGpwbnw+RPv
TyBeArixFHifj6Q6Np0RAdySYK7F9rsE5OY3UCeUMaeoNZdsy+Tx5KO6ungI9PQqxdDhSSd3wg7o
GAMAMFQwi5VyzmZQgrrj/ZPtYfHKCn4tgkpG6H933XjPHusK8ZrFApG21rwiutp+hX6nFQeICJ/1
8aqbR4QBVR5W6HkFyfU/coHUP18xj0ACOfC2VUwR6ldb5DeN0vqj3NkDngRHf1prYYaLAbvAU7IA
nf80bnVBxUSnabJya5Tf/tNC/ajk+KKQ9n8BM/PzovJyUscf1U4uxjN7JeepmXlEEQDs0Dy0e/i6
nz5rlgIP7DrZr3Ygu5ZbzbnbKznlMu3GPGSisS8iFxkRoiZB1Rg27U9a7aSySme08P1uSUU9hopk
kTfMnab9uX4GHSRZ3GsoU4woBUsKMlDQnePgISNKYAvWnwTLiq5/M6K+TH6ThnZm9e2KGQlQH+D/
f2qHJ0PAba1Xfe0uV/D4IkTOIfy/LMFPPUh/Ys4qkcW8NcBzMcM2f0A0hiJ5sA7184D3FScLR2o3
rnOj/Yg6nu419UJ4JopkUQn1gRRM4D1qKGQtNDFuKyCxJUODtCVghAIax2E9ceuFqA+1ZOJkBPOP
6fo8W2bBDl9ubj47EU8RUXhVulYww91aaJUywfeUG1ATBI1Dt94yIR4zOUkkvov2c3Y7nC417/PP
CfsbsMI732R4bOS0K62WuQCGJuv/KmhmWJRc/X32fSrtqFSIyJvb3k4+t85o4TjGZGWbUOo/ssQE
8iuIWlSCU5ZbBFHhEowWK/knOAsALG+l6CQreafXRaVdJSWEw++Yo1Fju0FVDn1k027+he38A/1E
6MfmTjjULTSgNkVw0LgTpUs/cTZXKzk1GOS7QCXpcz0pw1TwOjyAyrZ1GSlSEAhCl8CaQr72SvAT
Qj6fjtqAq+yTXsF/R7d7RFMgE8wuLdeT5yUsR7Stfy4jdpgSNgD6t3rqBqqAY2hpg5PI0vQk07Pj
K+svSD/bU+7Si648NvCJcFQIbLm7Z8KjQ0u4kqq72KjlWlY4eL9UjFFAy1EE/FnWBtVgRRgsjqCz
FlyGiZXGI9Inad1My+/VyEPBgkeyj0TuzWFCIV2x7z6LVAYOPPZfzgYxPbTLiFn8wwrO9jjq7ItG
6tVfCanFr42qjJZs+LYpGxmXmb4a6EZ2oJuA1QxuwjdnTV2d8LfZdZT4Gu0PNDvILRnjgxtx/wB6
zKecVifIWfcLqyYRVWnqlyP6VPPynXM3ZYM3nGVJc/bLYr40x4Z66639H0rQ+rRTBXccqBp65xqA
pTpaxkopCZDUWUJ1YBXmRNhAVWIFaGXO4xQIriZnS2Axzi1tULd4+x2nxIGeVjc1e5wwa0PGDa0e
ySnk0jNoYvpwrK7BGIZ3sTo1y/ssZoUCjpsPzxCQqF4/DklhZBSKTrTUQkIK+I6/Aa3/8TehcHgt
tD2RE5f/KQ2+oU9RGqjzPDFDqkFXlsn0LC2RPqqBgL9n86v/1iKhFA0LNo5xXpzY0V6SH1ETpgNP
yn65Ne7yiXCtdaMxZWhOvA8vC9uuMnJFktfNgynv7Nasuaj10RoXWpOlBxkkX8/HSQyEX3AT9FbW
ApTMJ/UAe47Oub4KQohC5fg/YNWDSF7UenYUzLxi8wuSmKB7UE3ZUloglNB0oA7DKrUhCKa3TO+e
qQcpTBLajLvqiTWpqEgbzoCdoJTzIjvK1VFyqLh9oSeRq5Ao0g0BK4FtFHtb0IY3tugndu/n71yZ
j3qX5+9z5O5g/uQ1Qv+1IJ28ifJaGPUe7E4EusNwN4Zi9OtcM7TAATzsY/VVsZMVnFlHRAY+ratL
4DCh6F5UlNSOEoY+DzfGqWSCX80pNzPL3lhYvR19ulbo0vh/yfX+QRtTqvTIaFe8f09kg3vonBT5
c+C6HkBUWDHTbe5uLPwpdDrbxsXEhvBRtJP4EzMNy9vbb3oiosY3AeaAkHZaF4mKG5DGa5hYkzYA
Qoh7qWITpSVJaeKb10pGxOamCzKcGB+clm+2LesWZCBEnPx0McAG45LosLjPQAohzdBqF8gJfTQy
o57tM+np8jZRZORAvSdE/1LLeijcwJlJ9pOMj9FQQJi61zUINNQrlKBxnQ3XeHAuTj9ez2ukDRJQ
PODJ1ct05YTjxcDcd2PaFhp6bRkYX3ujeR36SMwCeJDzBF17QHjCvc2q8luhPlVPXPrlXWfrDrbT
cAICyOFuneVkx35BhBjSM28L4k3OSAeuI8CUYvqK58XsmHYp8bZq4C3xAJa/yaJjQeC0LjOSvzQ8
k5NjMInVSZYtd1S5HsdrzJnG2oz+tEP2GtEismQTzoqTrAzfNojVPNkL/lKgJ+ltnDQK6yqgQ92e
CVQo4Dd7MLZTe1U3Pe/3RReESM5OQZokhzUyCSCJ8NR6PE//JDNI7LH661cWi+uNlwvEqcF+VGKZ
FR4VOQJ6pM1U4OA91FqE4SCxFqZHcZquFRcRlCtVySDBUpl1PjHCflD8EQB4X+fxIBLuRqJKHyDh
8aNrBXZYeMSbuGpmHG2UILfcMKaF22361UH5ppQWW2ZbVcZ9bJaT+wLMInEJalhj0D7Y4frO/3kM
ugF4fqaJdw3qFnYfe5KlkDW5Eh6ITx2Oa5drtJ43peqDnEn6/nl2tca+pAJi52Bwxx9iTnnnBQZG
q+xkIo3ZaQ9GOhcceuJwnMKpTsqYVjG+AAcLQkbXJrz7xf+K1Bx18q4S3/7M1ikToVMKu6PwSlTk
GBIQQFthQ+w4M5E9pbAiNQfizxh1Hc2vGPUFWhCymkx+K/xMxIs9OfasLm7hXJ4SJxAiY5gYxB70
s8rJVXgH15UB83EI5tcNSkkv3zZJZdITIx/E5OVW6MSgFTw0pqU7gRsmC78umD2hBvWwqU1HImz6
04IDDfOIn7P88hUiozztVtBzjeMq9AbVikni+TCaMeuQPe0ULMj4euwmQZH6MKH9lXh/7b9rTDgI
v6WsnPWNTCAbdVyd2qNZoPVqyOnRXgjsjn40UkLsIlFrlZYzsl36QO+PmDKev9xh5kEpXmzBSoFn
Fn98ZH/Bhc4zoolpHJSDx4i+LsGyK/NfWgE7gSJHpw4WeXoNMNOj/uAG8L0WLyWjxHxyAJr56gtq
8NgtlL3wW2iL2akye7EFDYNzd5lZrJKI3GtGbCXx69n76EofoQZ23DXUbDsyaSew3aWZqK9Dz9+a
ZXL6AcJsKu8oYQzNj6gG5Jn0hblPiZrIESspUtG+NSLQVd/m1vke0NpJ4aD2DxIU2FPLRlprB8zh
OMQlIkCGvW4ufMf1klgn4iuIlrPw0KZXfEMq/QvZEbTEPe/ImPfd8GzOsJZVM2TnkitfR2hEGrh9
bJwqeDcfwtRbKygM16xRa+TmjE7nTFEJkLT30Y05T4jc7n2kN7LCAdyVO1vBL+UCFSGjU1qMwHN3
OUIZSY4ZAVQHEVpuL29bQw9x/AkhdR3Io8EihQPcN87VP07im+PLEE0aHUBtwJRLqAlPlWae6Icf
h10C+TA7Joeex71TwpDWeVcuaYLNaSUm+vOme0E05ABDK5WrUj6mpNK6ZN+ZPLSWIyDwCqqaW0Se
wI+97VMvO7QgpUWaI9tbcFguCwFPhxkV4hCAzpqTFJzAMI/2SHzyQwDh0nPlI5eUI/NMcWFyKZzb
bwLTVZqTX6nWTM9XntqrGbBkmRoe9Wr4xGMe0MdLJ3YDJTXSxfxdtZiSezVknFpd4pg+zjMsuM8R
3DOdV6vSXqEranBi+Ezr8zR1RgnhNCXqfI6UEFobsNz4cHKCyw5XfofLtDrOAO79QQbWq6qYAwK2
BpmuwYOpkk5paZ9uZr6ZZ+AxqQymE4mea/KvcLu7cdkWNvHZ3TOn5/WnX4j4N9HW69S8J93duKn+
CfjkrdXoe5Rn51CEcKZkVNkZaSftDU13M8BKYfTArATDZUUwQhwQjlBPvO4ETUXVw6ydFRsD+cvj
XBt4lgZDVaw/FNzcKSoxd+fNpyzk0N4OwY5fXJJwAEY/fyMAOs7ep+nJS8BlXAm2NxUyRb2+ybpD
RfXGqEgFfIrEcCU0+8/nOa+GfyIGAFThYfBIqDzKCgfHoI2Z4/p6CWDhU7rFpnn6IwHT6GWEMWzU
H+2+9aH/0huXqTtfYmPCZh3GggTmXM16XvHxxSYOwhUXx41YriYIkmcVgTH463k+7yVPFZzqfcZp
x4myr4pqhAuskNvNEQz+gPMU9IXh84PKE15CBqkoKcyoxN8gioMV7MjuUNHLrd3AIMaoBFHPp53s
VC5MRwJ2K5ffJ12Slkpq2pDBdcMlyFBSe4D+Zj2rBbA8mFZ4bTSHTxO9oS2/WnG3eL+Z/XsPzHFe
aGRIXYrxCXP9yNtxCuQ/+CaesaSkNrR/CL6gYLPiEZhwnPmQoHjLLlev8til5ISBU5X4U+E/Q1TB
YrKswJi2u3aZcUO5swKcLqZW1Y3ShRTkVLrtlIZ1HbPE9Hde/FhGSc3p2kg1D++iT2XCh8G/vQ5L
ea1IpZNQTtdnLf1dhkq0pypJSQLTpuQ5xzcgs4hIrhBYRF29NEVHCJuj8Thg/i6/YsvkaN1HauTj
NMOvlwvqqYplJEaOe5/BUv6FdiomubUXsXzjVxyF66BX5MCeY5nC8Ttr0gk0Mqp/ix2XiaQ2e5ce
ETOF25/DQ0HHsBpO4y3dQ41k7ZkUtUhXCRxvqnZu5gCIxdVqem+wkQg/H5inj9yYE1Q1ISUSBNdt
5J3PrKVd9yDd/ocBc2TbZVuW/DBYT0uQR+YQYCBnp5BPYrs+dd3zscNzIl8wJmP2Sdd+cpb75Bbz
uGQ9NxTiebwtGhEpEEv/nMDmfaNCkUYTmdtOJUOFrT0t2pa8Rn+2QRzilpc5UUoL4fDQ6h62gqED
cucoB92CDTsWMVZAq98rIuhabXvWE8szdf1AIYSscMCDAI6NIthvo5k335AUjdAGYqmMq2vRxqJs
ViW1YObhFMGiXmiHbXx/cu7OyL/wMvDQzpHLgqRbxrSx+QqriMMHKs+CvQOvXN9/BYkxFmqVmGwF
rIgYwbG4PIW0a7WEpIzFT3zSYMe9HVQes+aVc7McqkiLX0ph7jWynYa/Li8uBPs1FyQ50PnlTz55
Nqqyxovv/w6XAyFSYAPoeyJd7IBX5Xsw4ZgTwglxPuugnmIurgQIbjojfKjSjfymWCx4zU85KF0G
KGtchQrbY+9N1o3lpare6MqjKo5tz13QE25aMuUwW1kjKydwZqzal4M27lSMIc+QGQ5+UBy5omh6
gvEKBxSE6tVp0/+71BJF4QR/VEfd08NMLn/PTjekwxGf9sajqYNX3XQ2rw0UTbCBmpTnJptx0exx
saB+Pg4Z+kzvsIjr5jU1MtFEmGe792DpANRqKRkJA9Xhx2tixkcUkBz7uqCZ0hG2rLFo9luJP5AF
a5sKu1knpNc21CtZLu88PjC2+U8nKyT5v8aIhSEN0k7yMatSw90tmUsk67e0GplcdIP/pBw+6Ieq
B5aCNG/UZ668bodC7IdcwRfr4wjKCz253aA3zhlKzJnPglAfQOuJMhIxNcFGgSIZiRDNCWgckzKE
FHVLLF5jIHQn1j7YFu5QCUzgh/0SP/09DzpqnngTZDubDByNFOIBWv2TZY0kF31BjLe00zX79asJ
uYnRdJk4TS3Mes8cq3Zf5SlZ6TF2K5NUZJ8FUQNXBY2+djcMVj/sTCLPuDfiMnTIZPYZN23MMuJh
eClD/jtGByoIKH9ioF+2q7Qt0sSPP4As3MU6M74gze0krdMDvda9ytH3kjpgbhDKRUKuUUFTyk72
MtXsmZtMXEk00vCBYylPjYtjOtlMyCxds6TmPuGpunPNHXwqq/QEG1xy01wCROEqonpAA1xbTJ84
hda1VCHn/+Glwx6oHyheXIRrVXyYGWXAPJSHsOoFgkzHP+f7NxXGwmo1i/mBdB9RSROboikOhUto
i30HPLMIyjbAAKU2cJwC6PXuR/8bNpgMWdP4lDs5aMMoP4gDYiOf+UJx/6YBBnm29I5QS4IOkBnN
jR8aXIjYnaXPbR0GqOPxPFIUNBRCDwTP2qyeU/D/AtivAbJKVrprdJ+5hvbo6ONpPO6H1GWIAqer
ndNj7aeqF/omzaZkQTNqgN+P5xHxeCMCBq71P+acvxUWKCJHx+d/B2O10ZoiAJRbudqeeHdLSpNr
OwHn1e029Z6rjHUNMNvLdNoq8v552ayWP13D56QYJvmbIdRn5LSq/l0wKTQei2GljYn7RB9PquFU
XWCljSMnvuxqgmSX3i+eQAd1okTqBuEprBeDRBbaXmHeGVrNczZ79Ky//y3tp96kbrxPSMgaUUsV
wt/PiHMzYIj7b+WqApmoT3YUbuW1Ya16BDHYUcqCdNFlBxv6J22KxphcrXS3vRl114i5/wSa1L13
/dbvqWc+eSfsLDnwJCCkzzVjRjavsJUbdMP1nQd8+N6Q693VsRSF5iaP3OYO/5aCRHQdtPys9sph
w20IdEEKkh7N9V3FGJRiktJ3IIVz0SKRkTupLpMGHEOxyHu/SXEqiWxrb3JFBsZQsHXH45n/OWqW
DRsXDzdJW/a5dX7tZRsaJ7sGLObyLSnz+/vfZzdwZnomTZVAQprZtwYmf7nW0cXmzsloISBC5GWj
1820sysCxOs6Ab2vlpL+2oGgIEY9juokeff09iPF7BIgICx8R7Lh92ypcZAy3gq3koMcHHupGNHB
UwU49NvVU9plDTDLPyjcYEkqYi6N2rfuva/6qvDPV+IKgc4Hj2YJDIrIGweko3TDSzsD92Bbf+mZ
aBXRxgX1oyl4eA886YELqwNOeHH5fBPJcJ2ZLW309suDaJKnaUii9Pkoy1eKSGTwOYulGfkBZrTA
GTKnttQIMPj1UthVyiQW/XoDkUT6osWsgXFFjaVuHyisTBnWIEQLXUO+vvfXWqWSEDWc4L8oTwfP
aKpovXUnRVL0Hy4u8AuxaL1fxnPReCEFB6G32yTvNlHq9fUUIFy/YMIuuF+pDgS+nkFbAM4gSKRg
98Kt4gm8OWJldWxO5ZSlOB0m89yX/JznPaxPK43cCgIpYkI0S/tok2zbE+mfYS+5UngshvsL7/o7
7JTTgFcOaPMZCbfzrGlu7W58FwLr+SNHKe9Fc1tDgbNf55AeiTtqNfEPBlZhqJzx5M1xru2jZ6Ur
OUa0JXq1KHL1NAGXlbeqOQyvYhtjcQo09CRvxUDtmE36DBO+DLU3QjCNMZR/2IwWfdOB4PpUVpjT
lxOSud3BQNQMz9jbuQuM9A2Iv93vsfVOAGTlJ5N7QkYOEd7ROVaA9s2bd3jPvUEKyB2LpqP4GZns
gyIsmvGOylpEeOlkXeK6RqrvH6dBgCFZFfQe43x8Sq6Eeso8zRZS/+13GAL7ECl+43gsBAE5Nx+N
8vgZfdBc7lF0eToWkV7Z97pZYnD4pNKJ+nI/k0glRez756tFKPeMKyKgPbkVqatq0d3Bk+XEJ6gR
G3OT+qaUIzylSewU7snfRxGR+Yp6TMxDu5zmR9J4g/dSlzbJN7a8FyT9kQ5J1i+zbonk+7dOXzMw
j3i/EF8XvdNM1dVUpFt0Iql+IbDX2RncsXmRbhS9WJjP72bSR/N/QCUaiYsdI6Hk3Dqhtf9BN9k5
F8pNxgRXC/fogPbwAfsPL5LmKqRaVzc3OetSTn+kWLc3g/5aJDD3h+P2YxGPb1TN/A2xRXwgmJ8c
AGY1XCVUHGyvV7tTngCqiekl23Ra4NDHiNGKk6FmdYCYeojvtSTZ1fQ5QBa925nwjupbzf3B420O
UzapvG+THVfU6CvOui/lbfM8Wtm97sVvyQb6GBW0J1ys0WPGN54SAPl5jrX2nbpObc9Ad1liL9vd
+0YLJW9L0xMfbV9Gwt0cSWbe9aVRGym92c+ZUI0UuExrFpm5NwL47Q+mZqtAYq+AOfSE+Zu4/j/v
rQ76x63e+8riPzK6jY6aqlc7o9OCNCgHk8hrzOgw7W3UhK3JgVXBX9ApWsWBS7pqQ0GevzsqQCdq
ZQ6IaC5TtbG8IC+RAlSfPJI8IGdjYcNvwzSRhLDfKjv7G9AH6h6a40etbSOIiKO/hFv7nkvOQFt5
Fy+jHPJAxsu3VGyZ7SQsdfvF9i84yxeJKHPJpe5EbTxHilNREB7viIpBzhJH3DFv/K2uBs5q9ASi
MreN4/iO+oRthLWy8dla5U8dYIBd6xFbHSQA03C2cEc6SGzdhBFj+dQVUMuJbCgzCMWvdsnkD+UF
TxhqI+XizD9bVI026iLztoEGhcH1Vy4m3jJv7nbha2niQNzFNl2c5LtXVErXipVVdix89CVza9th
6fdy0GFSMJ1q3x/y4+aXFUuEyjf/pIvBTb5vtFU2i1eCJcjXiYwjjCpGD+cOePYWcfHRZmtqzHYP
q3g1cVLbwkJvDiKpRDcEgF8ulu8ZGsaBD4CD0mfYxZRW5sUEE1HcvYngb6gsMk6BDSikGWBkXRVu
N6zz8RHa4zMbnTbng1kQUPB5BBfuT2kQiF1FFHhzrHO5GTt3cWOIRxJwf5VUChmh2ozfL5SXLjeZ
QKc7DFU6/OWkhhOHQj3Aex7ipjUrZjLMRaodNFp1XRJnrc/lFRdmDhzh+nfCor8UpvBmOuWG25Ab
cLBBWw3r77kZWGwifLk8tEOh5a7mrT2tlLZMxinoIeCoii+j4M9oj5fYatDhEyPe4OtfNx8VRDx/
WDQX4/y6KRSFQE3WUKmVZ5JBDn1QMPG9EzbhwK+iv9t0kTQym/dHaGjmweVYH4bLPfwCTtrnv10b
OczVVIqtF80YXEgBM7UgJ7CySOuy/4bVl2XCw2UnWCDGNVR3dXocMt0OFOjd8q5+LZslova7HBgT
EPikhYR9qJuoe5ds7xE7+dtPgRy+h/aq57z8YKWGSE0jUOTgMrQ9PgBhgQ3+h29yXJBTIUtfclOD
ODutVzij0RymqfqKrYZYE8HY0kzVu8wqHqKt+6gtMSaOOnIv2oM1vNzQJsXHCRVmmn68T07wOjjs
ZNL6eKb9gbOfmj2paHvOCN0wg90JoywZLhcfgg/L9l62V2Mwfc5/77ArgYDzoPNX8Q5y0OG6iYow
mg5h2B3L02BKFiIjaUq20sUA5kDdSVNMUrlNBoixTK1rUQ8uq/FVoidTF01TmCpcmNVffWXuKBUw
ydITDoNQRHJjV6wK+2oDWMBUDYxVartj4fXW2byd6cjGbG0zM2BhwZCYjlCIhPIKnesC8EdqSanB
SYdyBFPwnabowewfroBM8lg9Lmh4Xi0yPFOMi5DOI/MS8Wdtw8SrFCLvLqNFIEKoOUJuAAJLAEYI
pr+IjNiptANuLLFkxLtAJZfenfhOU2CgPb9a0Io/X4GmLGelVqyWv6UkqEAPTb+yHyip5cMR4++B
HBzenmjtlLsrHMwe98vx67ohBMIKKZSgCAgWIEQn5zhHPfFqqNVu25tPyO172gfeLk0AlEcvEAq/
Mc5tx9g49Ibf3qI1utsb6osQqSFOx+qfMlen4Zg+3DX3FtT4e54bPA4R9pYnYeR6OC8+w1cUGoCO
kWlNP2KTBE0/JUwAdXWDEw3q54zYeYo4emc3uKVNjlOlZ68uQ+02puYkAqjChBYcoLKt8TuV9pyc
KEk34dTcl5QCa91Rz0ASkX/JvqeVnkMgWLe0h5On2VKGwOddwPA34JgXm6VQH/LR54x5pupQ6YIX
0I2ARTB0t1WmdWD7McYyQkjsxmD5A4SjgbYIKUq/VdJfKGEho8Irf+uKAj+rFbjG+W0cGS9lgN0m
em0ZoOZbqFfup2OkHuaEg7vNJClMQSwhUqz9gq4LSEN4QSJHiUZuOPpouzfPgj8VtWQE2ircNPVD
tsChKMjzkF5rEfVZKvrROpt6zAmxL71p32A/Tq28A78qi5FRP5GjZR5XmZ1AxzFCrY4//LI1Po2C
cIujpgjfZJ3n1X1370phFJnLpqeYmEcmmTzEAbFmRSwp4ONIQgHjwJfChsMk9KlCwpgx6jsSS9eW
G2x9GWLKU/EygYpPhmvJ1KEv6VYIW5Q7z6HC9pbR6YrIqfFsUGlhEWkB7f/DdfyoSqoUu24bBAJQ
7UCA5czxsHq075bJbo89W5POod8OLcwthKKX3ltZ7ELA6aB1TED5oASyzHylMfXEovSDLmZznGZO
gIFbqJWjKK7KDfG/4vRBd96wiKNsN3KYMqFwsDRx9+8zurx44KanZ8qDZQI1eCOxyE2Zri1PcaWJ
JoqEYtoW264gyqeF0OQzJXZs2vprZqrP9M5MH83qsY8ELrzf3nAoiZa0erM20cbsjS0utIXN5aWI
quI8vVoeRRgr3Xv1Zpy9QX63oQeASrIoi5V2zsku7uzBBkyNnXDB9hZtO1YiECDhhhaYY9Wh7rwW
h/hyR/f3ZpacAewOc0PJdeR1s5GKk2e2NyZFBoxaZ9iky+OsagJrwSqvnz+WG5Q2eoVOzyAzmaPU
DKOerxaNiKILf4GMOYuDCmX4dsLhL0HqdTumwE+3aWJI0dnc/nWs1BEas6P0igih5UYMoxJL5ktV
SqcikaVnbC3EJi50eZIgBz1Xa6un7auEQw6+1F81yxJDt3vVv45TLubxRln1AHOI/k/4eKVHjXwm
SUXwRZNU93LPFLQF5Jvz0vLb17i6HWP9EA8aCNHVbtkyosV1WpWD1aRX8yteNMZsWDcprjNWh1nA
BENBAaQlt3YAnTae7aKfs6AumKY+c5VOVVdZiZ9AbIoSxmRLHQtjn0cAg971wUP4H7oyU6foiHnc
nFpj7FsRfc6AC+RDEWNs3N5db4Ft1M5+aI3vO7arCYrBkRJBJgrJccfloUOaVTykhvaJyD+O1tKh
b6oQLKib0hb9Nd99KDM0rJfQNanmz7ih+efT2nwXchy6ZSu4mEaaa42e4SplS+ZmI9AhQWzzhY6V
Gp7/wZx7UhXS8i/u5noUtN4jVi6UdZdlS4GnxIXC5c4kTuGeFuAb6IZlRMbCA57V56mpycQHp/CK
GtTK7g84/epctq1dOiny6X1JzU//h9imVLFMr+q2qaWnox+kCuWRnVL74X4EXtNuYcFW0WND419r
F1JHJnBp99lDaGyRs0RWiUpfUJJV0gg4r1ZvNtnNNNg1gGi82ryD703XBHjltdnv0e+TCerqxL+A
rjSxS2HmEdKqlNYTeqeAc+XvRhLVekYP9gWNF5QS3kfp/avzutqnrjUxo7H0IzE5CAxTc9MNqjX3
ZX9d/2bBhxNvpkvp2PDzCSKAqtC9+LrSS9vLkMGJa88D+T/vg4DO2hY1sUIFLBldnXEKKFj/BSH2
86mz+jTh+nOHpmlEmOkdKSSZ8eJJRH4UF0jnHPmP6l+tVqQ6pvCJl/ut9OhK+tFkSkyoGuO7sqbo
NUViCMTOSYVcE18L4Ixzds6mNkNCnimUaSAh4dMSjgsCRU6TaVxPC4hbuBd7UI4IpfW+oMtncaft
yvAGdsLCWpWxSfxYjzKZhIqOfTgbwZO6cIOJyAItxbRspFUFYXX1/rCkW3ZgBbHw26iqYpYhzRoP
4vpeJBpZ3tBJL/zijyiJ/q8Om4w6u398Zj4Rw4BobcmF97WxB7LH2ZI6VDHPXh/+INIe1a8gAQWR
f/G+lYBOJSJ2OkRihvxfCQVvdAgUpeKc8q5PAzBShw8YJ5kPViS3tsm3lzy+yWdQsC8OqcmD+pE/
zCpciG6Yr03bhUo0ISCDMP2cAW05uXWabUGPtYUJnMw2izo895/0qQNxgLWgGmuuJiJbeKYljCXn
fCINEqngZMjvG5CY+StJxLRSuiWUbc4KFVhNt68+B4JELIs6I/sy1i7tEYye2F6VsUFAu2AkOcYE
dWq3/UtzdqWo1WRhB2uvXfhFRhJJ3c+bAhRES9OMHJBscG4EwAqNQTcEan08xLjcVFTQj0FoVjR2
PGNfUhnEGYAn2PqSF8tEJo86DfMRYx/7JmbL3yiMPANjcoDcndbCTcF6NcMdnbX5295Cf8fLeb4f
lzkLZwYCWsXjSLMMsMdneAmhFfuWH+UJa2fm0gcq7CCMSypvtKqG+nsJ3ThbXAfDjMeeZxheeQsw
uj2sI6Y2/DgyNbpXy6mVZt3PhbfoXyb7zWvRw/Ts8aP8f4HWemf1VrjH9nnfy3zvUH7OIuLCqhfs
wnikXNddKxja5KQBim62PY9ZJdSNz1cUMzROG7HAW7RE13APJDval8eJiIVIcjrzs8F4S2SFcNkD
umf4ob+l1IJAILl/CbeeW5g3BjpSjIV6O2ovyw5/vomOqf2Y+50EI3cGFER3WGv7Smdo+lT2Ux+x
RUH5F90TtBntwRWesceXAFGJAXYVeJucFxClJ4z6mtESG+yw0sxT9JhaZJcFT8xeCqndfT1ZWv9D
JT5XIIt/eFJds7GDhAi2or1OAYatolLPzmYY+38pO91aBDWXIEhVLqK1Cpdu+k6tRDs1fJQBRQS1
ib0Bnh4PGGCvnB+P40QmnWdcZIrbOMtx2L7wf96VEag1FMis6EVMPViI3dmsxFn78gPwhisPoPEJ
3On6fc9u8uhJtaqgJqCNrRnwbeD/4BxNak+FTclMLuOCgXeTjPvImHEewPCgGGOPJKKtI+uCMi+w
BpDPtjrw2/jlJ19sNJQ8Sp2Kis4Md+s0mCVDR+DVlSgpK9I6in94533jLFK/c6ZSwTUDq9+aHzrr
itpeDjoCDp0wJO0F5v6jK4BSb29VJ/m4l0o5uqb/wOZ76/cg219bTugeqZA5uPlayI+HUMkGGYU5
axABk+/Q9wsKh1dig9rB0nU4iLEYcinx860qRfaX6BmPzmpsqN5Wn3wVDb3fS72/XF4olDeRpeYm
mLtt+QTPI8koudJnpMnF4WRJI6cIE0FxYYxSsUrZo7/e2PGPvxei8zqSI8cf95C6U0j61NOOrR2Z
QYY/eysqw+wmHxk6Gww6Tkf752y4SoCplLgk7cTxVAxCL6v5oFDQ5zgssMpZ25Yak/89CPWdNvE5
ELjt99TZrN5hpOTbIqfBkgPVQ8xUUUTtqhh1OTpe5QCsrqlXedKrMoQYMPFUsdNFrlTKfXWKR+H2
5MTn2VEzK8WCTUvxjquci2lCPNKoJ62DCwZc+KWfubGqoo5Sq2mV9rwgQSh7TjGwV2h7HPEqqWzG
BxDMtkopJ9xEGCG67pd9wehoM+ioE6AVxnUAm0fAk5uirfv88rWW8R6hMM5OeWbZ0tIHseTLxnwG
R2eAlW4hFFxvJSDydw8GyENRmCXY67InwfxeRljYKLfCiw6tocMzO6SfSAPFjKLMZ0EzZg9B2ocL
ZykdLXGnSfSM/CUOXOLcTLLCZNHpOeJkqcck+dGeRWEZ2ZVTZyEcTwn36fRdEryiXFxlrlUkSnbu
wMaHKWVMVbtJd3pvf0xo0AEX282EUIW49FlKssB1Xih8gQkQytqMaWKTa3jZ3p4WbT0LdtqyIzKO
xskWAXTnm4+u6YoJs1Yzh5HJb/FUzLrw8QS2egCYuBmLgFW40s+FDWmozAlcYDO0lDcUmjN2+dz3
rWdW3R0l2ATHgneFAbeGa7QY/tTzL5juWPnQgCiDkblkEBkIWuo4sU3c+MvJyGw4rsY72OONjW73
dE8D/wr8sukY6Ik1lVXBY4Tr3Ggg63Yefxd9+a6y5bYwnrQhT5HXRIjPUdqb2GbFakyAFevUrdkD
bB21wLXR+UGIuqW++fuOZ5OZMCUfEnrByDJ/3lOfmZxTxzbXEvPxeeq0sZmyxX73XgozNSGuMW3k
artgTnsqSINXiOWJgOyjbxI5o3w8nF2i3vDjKIzLZXvdR85mO1MdbXxb6tsTpBWyBXgmllp5btx0
Q5Hh4SpyCRGVDp2h/nTZw/FqZR/T7lKNHgphc/1BzyvJugdp+XUmMRjtG0jTT/PbmWVRNJXalZAI
Z9bvny5gFOq2L2Qz3mK4l3HyJhhYR22TD2jMz5SLPMF0PWqcCj/P9QFkcHuCbdcG3+Nf/+zLpp1b
V1IjnkQH+ds8A9Q0PXot3lf6GFervRvFx5/yn4oou01A43xtMQdG9DJJ3/CJw3CIzMxn9ogGtqq6
v3jVqjBgHhAa2hBoLTURydJZxnEbIy1lhlWE4ngyZ+/dBGMp8vCiPJIW7YJB9djTkoyzSpKiXsUU
wJV9XcQvicZKof8FE6LpRbuGuhemTs5tORFAxnZAqEAd87fPIFgkAo8GI6Q4oDE2L+ZuYeaZEOtq
W0UdQg4KyZUvYvifAxvH2sNgNShixo+vbqu5aCcabNmmzPjbEDxbv5ABBap3xevOV2U/8ZxF9Ruj
4Bbs7A6pptlLbYN5s1/We3QPErWrUZwYLZNzujmYlKj9D+WJkMqtD4MQpGsukkDaLRvfLHfUW/55
faop0tluTi+t2hAd8zCLqd7ZADmD46BZ5xbpoASUtf7DZda/FrJxTMjSu4sMYA8bdSMiubQKmfST
nm/w4v0Zek/rrK/99f+xTWfDuHvbYRcG2uCeiYINCrUaTcXVvd/lK+p7O5ovlsKf+ZgSxMTXkZTX
JCmvuusfxawx6M/3zLxnpLVGL3TKCRZjIUjqs4ChhETHGcMWlONF3HMLxymDz7ZKfPXM+bvqQ5ZH
JLBkYffCWoSl1cTKrDHbGo/Ndol1/3V20W6MFV3eUDF+WLjtU3klSbTSucqu+kGWf7hSMFNS3zHA
ztraNRqGGF5Nl7SeZI1eCnjA4BPGZimJj0yLVZV2OcJvFv2BW2L+iPGN0MfN8xpqffVVdcmdJ9Ow
PxZm6nsCRpN+jPsIMKgO0T3jmVB5if7RtTeMXTkfWO7k1pAplm8fwvhFxOCjRTqSBce+scJssF2y
Jr7wHLuE+cp7KQZTKa6IMzUkd8pN1mqW0iaBtlRnwjsBSkyshzseQr3OCH6LOq++wvoR3v/PfxIX
A640EnyeWf4vkikbQ53ZkxK/S0tHYXkLoSD4P9guAtLfEGlalc9h9qhMZJ28055XGtEYdBzSn5Wd
TPl32pUPRi5llaxfPKJlRgU5A7t1rVyJTQUDTkhwvb3Y7s0VqFFhzxJN84iO0RbcoIWN81jLv5fn
gQDcb9N9c0QN174nu5wFJh6hsDH9WpE1ehUk9Ks5iGXXDk1qkek/glClejzYgZMMxa1c+gBj7L3O
ZTHrDMfTrX8pd4ulo8veo9ZiuULHrOB48oaTkrFhFXhPYUvIYaZJ6QwMhFBXkBY0JaUIr6XxTuYo
btFbuw6nSlSMvTvdIuBfcWuiR9ooxvZDkbzSnXtDpqInB0MY9UsX5hsJ7hUdg/mMPdQLou4xMa3o
GqTA82qmBnu8/KzLevi1bBTKVqOqpKLznGmQC9PYzfYDWX4Rq1nqhA1pqzA1BVGVDvV8V0MDqPl3
gjtI8/nu9aAOUEZl+Q4XBDb4cVxyBK8yChfxf4ZDqNT0vVAPImTBMRQAyhXZnFHpxBDnhdx9AG9T
2jDEqe7PWUB8XHhpBRuaoGo3c46BHOG4u95oaGnFClbEFzNJKcs5tZ4YBCQYoRLrYRx4+74gSg74
XIeu6lBnMJSx+ireP99VdRl9x+PFzzDNUpbu6bjtkqpku7kRQ1tYYBHUOURzjuOkEp1SGJ4COZau
TjLxX4i+y2+vzWNiLclJhudxWlJE7VpAIfKgx+wpd8S9nvYSsUWbZfyEmcUatO/0wqnnREa6a/SV
jLRcY9UMEwsEfu70ACnSbygUv3Z5neIlI6A9s+iiXPd+FqtoA29cy19TBvxk2xRVw+Qu1Bz7M/wz
g0bm8cX6P1KmulOnShHecgTBMqYJS3vo3aJawxwvr0sF9ViyeuwpR0+6mWdoyd/m+mNBkUpU5ZQ0
PTRr3dbr71zo1VpLA1qUYhZQYHgc3i/yY0pBwXvdEnhNo7RlbQ0rkh4wsbdkS40JxuiWy2g7eEoX
+OOmSWG/tBUEagImqSznMcKjy6CFZ06HMMgq2aKLiNlsK0hOZ2CTSbUeI0hRWDqcJhbqut+zrmAl
vtRbW2J7NDDVvM2xXTaz93ROxNF95hZeiN3tvSJC7HIH/2ucanpBxc/xDZNGGCgeURUWzkgPhF7j
IesxC0aNQ8vFGylEyEQ/RP4meX4xECyvz3pQCl05b42hNPFdimNM74sNpzWphhxhf6uxQ7uqJLl3
3MLK0baC0N3VigPp5AB7lffF7EzSan9BAdUZieNQSa8iLeG6bS1SuhiehEk6MgV5JEKuP4Qmmaus
wd0ih27r3nc2pIObygUE9X2xuJgpge3DUiDduN2vtM0UhlfhVD7gkiKUwcsTPUvE7vFShpzVmPjr
yPFBDoXuEN6+QuUn2zMTfXphqX1OnspFgAgC0MbdCwfoXdPatVyRUOM9pTtuHzeTV6UHL2qY+AM4
UtsA9fK7b+vgWXkBZSQHMtAqRfZBhA2yGR4iLOIlwsluxwlokRYpjYbR7wFbMOxwvqGBmb4bhF3J
3P5y3R0Nhqn/vanrm5KPKL+tZ5gUu3qnrp16bGj/uqGpy9k6S1EDEayYXPOIMXlEyddOsywOZi22
pLOwmdl6hY3M8HJ4wbCgpazNgDYGkjFAaw2UCxhUPX39L3nNKOquUbWg/ThPdhfnb75ulAnTaSZL
FUfd9804j1iag82anHnEcMbLLMzSaUyZpF/ao1sC8Eg3md7eGU2Lq8MvIJXebaB1E3+y5PVaNtpX
Qsx0v+l+GPV3r2ZiRv15rfAiagyEIPD4ZCePnmgrVURB7x6iVnBV6WidFlvq/edvf/jakpztZ17a
z5hX53bgAwG37c7J3VNyxZCSK1ROh4duFn/tDwCbQQZX9izk9240t/NbUfisWSdc0suKD3BEIZw9
kx47G6z2C57L+0zcFE7c3Lky0frO9zBjVU3uR0YSG45nz45WbyWiamT3GmV1VVnganyhdi8UXHvQ
4CdJ/Sp2FlWrq/2K2S5rbQtSOe7rq8/sKMvq72gMqP86W8aiRkF8hsn4YBCsr7Xok7DfT1NYfNOp
PylBy4pDO+qioCyvPMrspY1Xh7h8FSFzhTImd73AS18bhOKc7OTV8uASdOjVVlZ8naQz/W64p0WU
W9uTAYEindEfTQsw2UtV2YaUf1LHO/tdhTTgxJkDP8M4TzUSUIAyJWMog4PsglxSIgmQp4UNwHnC
cns4AWmtTrrG7ZJdUWTWWooNxN8cGmkWd9Nu85ncqK2yRfmZqxyruOds3zH5pksswqA+PxSNIOY/
wP3wBiPTAKz+3P68tOjTly2QHBX+vbnVTeRYSbY8P8MNn8oYCVDEK/0UZRoeX6o8bwOLhc6HRMY+
ii42RLh+dht2oo+MYj0WGGAmRG4zLDg4tu7S/SUXaJ1IXfU2qpWwfkKEj8BKZ40ep3cZNZKXWSNx
LE29wS44LetQLL+omCRGtRha222n9nUUWp01i+HDSTIFT0Y+8duPXeaq1cU7HjnXIbobXV5gl9/4
K1TbV2slYCZTmlP1svpLig8QaF9FD6F04gjZ1wZnt48rfuglpICuU8ZtXU4mOt7nNqx0I/qd8ANW
uXr8vLp/N2hzJo6DxS28brxkHMNaxSWrEuAbqNYHuP660LfFrXVjJ09+hfQpaGF1wPs8y1QdFJwh
egA8/L8HZ6bgncyUpmdW+B8PC0mIz3psL/rZM55XFmAdf5Og9kzb7JND5qOvogpMHar90RlTkWtP
GnpX0AEBku4yWVvc1BdBMesSscN3qHokBlob+KtQzlFcNDuAJzBvZOSUd/VvqMPTAldsLTr9lZWZ
wBxb03freVCMUgRxV7lsFb8iogjmBOz1Xl0qetwBN/SDcftkLPKmsvqE1gx0KzWsBbfI2T/R4+4z
4wjeg2IsPL6NLaehJ4rFXwFbgzeXEJ9Joaxwb5MrMf3SR0CR4akaixO1woyIuX5XbszYzIXw8jZc
qFWqJqk34Fs99DPV6M8QWUhjKphHRpovd6VHFobrKfdd1GjfFwL+yeS4h9P+Vx29UH3hGeOQWBuq
nNIf+UHehKvWYwONXY/BJuAAOMC/33gZcq5NwpS03Euk8r15bUAsPENr5CjBEu2P239ajN+lS1O7
8zcvzc67WPvxNobuPBcerTHWwovhpA8ByYmPIqDqHQq0dxLxM5UOJVJZfSZvyh7YReZ4li5FUgYE
9wCRUOv5Tvov5oMnQpuCmucIURw2CIlC03qFbDPdQHq6SD7cODwfTTDBesZdPSYLChzQh58IFWvb
Vqn06pBEch/8IlETHZnbvMFoGuxXlZkwjIsYRtk4HjchdzKmLeUFtnQJkJXTLEaV6qpMqrEIW3Qw
ivtUxbp5dsK/gRBvK1yUA4XoeIxCTR0oR55KdlmnoOW9KY+vDVfV8vMfNiua+mSrgq1Rmv3BC27Q
RIDZZ11/OKiFlSjAutPcr386gpuNNYtzUxANRXztbBGSNZGCamvXU0T/W9iTue9FotbdntcW3Ohi
Ayhuw/essO1VlUgJ2WTfePiPjhoJfuI0Gq5t3pox8lIsnb7eUOCS6i398+HDmAOFBHz5yIgPTnyu
D10ICIwQerHomYqeJ0r5+FJVFVH94Z0R1fNC3n8G5Fpys21Q/WPTon0Eyc2qG7YVopU/tgVB/MTL
Ud1EAPwF9DkT/gAx6aUIY9FoRIhBNkrIEleQ4xe0THz5PsIIaO5tWICFlzgEYrASBLMoMFD5cV1Z
DYItLhi/B90NgP4EkS6b69CZztjvOp5VaxC56z/mT1xK0MdBt/A6orcHgu1tXp9ihTTCri6NzEwD
8nuoYRsGMGhIa7+xpDBAl694paIr61XV+Pe5c+folQmpXvIwz6QWNLih0I1a8ExWx0WLPrfQ/1c+
IeWhrE7ShUjM7+dTH3o5xxb8bwyebkHMpDOwuOWXsbxzJ9Ki5gAvZGU0ba5Gobw9mWdyVL2O+DLC
Y5CpEiUrHIPKxABpzC1LZoeSergytqrIOeoYDMxmGw90aRGBFoukRxQO/Ca6y1tjoCie/aERqYct
RIoXkPjKrg9SY+xj8sfepcBmSXZeFJRZFiTwqU3mSMp801TcJsieXgNRSzeWVLUEvViVq2dw4m1g
NPdSpWmpl0bGljJGuj+pcP0CG3lPqGK2vyxux+0iz+vY943b3T5OWhKiXrAVvI8lz9A3C3cfib8a
dew8btxUwG8vExXFsl8dd9/p14DR4uPaoqGWJpw8KnnXiFiw4me6WgsmorVSZ2OcJAs46CznTLu2
3aCgsEsNFD7qPawdk5j5TftMht2i6AV7Vas4TremolgYui0Uvm+cDs0JtUl0BtAa63j2JfvxAGW/
cOLu7bouQ3JenWdyoUMnEdRdBJ31PARLkUfDzxWhuetAPWXMk1F8MTuWeDspM0zeZuNy4z7DESEh
zWMStiwKr7wetX6t7pXer2reWcJ6Q7e5GVDugERcxZL24bGgsVR3Uy3BYGpz9uioN/bujlbP/jjG
0yzMOcK3HxAQVCvnhfGhP3Wz2N/mrTwueb9Ux2gze0V8APyRYyB73rYYvyIfkmPPsmcNzxniqcLR
pGf9We01uN6M5ty/3qMsiAkOtRERVQolyMf/Cqy/jAcAC2fuqlPo92WyOlEYySRNVFoVD5Pzh5+z
Uy6fYpRYZdsuoutuSfAEaC1HoeqL2ZXiJD3BK2QUpu2pogBvOSWdvp2Agi4RfL3WtD8Eb8zDhlry
CUniLQnU0y2W3vy7qKqc6bEnWPhoxB8q+SL53G2YnvMHsbSeQwHp8OerhWeow4snzKH4IxcEjVLx
6ZCjPCX/BB/qaLZ0TWf3jOwYpb5jddlOU149dVGi/Ke7JnAGMoa9/0WUJ5AG09kGpD0YmL9XcGOD
asmBjeR8pm1nX/q31J+OO9wAqJAZSPOHHngWZPihsekSbLigd+zMNvVfDfYfByp5t4DzZTadkO7l
V9OIEH6GFmbt9l9k/47A9f6skdZzOiA+Hi6i37+H/HQn08XJoWq4vS0AvYpB+qJZC5yboDT7NHMP
7faUZXKUSSbTTza6cJ74rq5v5p0NySEKkYnx49VnJif+z3a3yiQAXT21b42rbhD4UuYC6099KYLd
z4Ek6P7BcFVt3QFX5QDz4abqeZf1mV/cy68/AQOL3KVvDukWX5fAvLWJJ1ZFBKiw4kSJr443+Mz3
/V8r/CBuGAnuZje6mIlDX/cEbWjZuGMb6bSHDcAcyRKNB8Kmwqs/n+Ir7pLNqzgTzpS+42fSDepE
ujddKpNlQkBYGaBF0ALtWqeBt7hekvFoVqJ0aLjEx5nJk0o+2z2OsOLeEHqvc3Ic9rWxgcpVspOm
3RsmxvV8SGk3I75uGuqi8TT2FEudj0agK+IPV4nQ4k/y8bU5QKrgqD3TzwPxZ2foVkhKd95ENC4m
YAAc0NfOrYMtkVpTeQ+IAE2myL0zjmNteYuHMjyKfUXDbkqprbCBoSWq0cak4OjIYTirDPMnkFGY
s0oDgWdTdmOvJelBkNxozR2l8olxbnhzhlq95FFfXwfHtTcsoDdAP931xQwFQkEBL0vsyOKLDRZl
VJr/VRiA/PYr8MWRY4RUEZMl2KXCOQWZ3ixwXxnIECKQDBC1hGq2w7nBVW8u9RqqzTaaZPQ0nIe7
LYtNE8iljEV8RY6Dmhh7Spgvj5+auWcEqs62XnAhylWV9CUfu7ZeEqb4e3c8qOsdg3dmhfhCDzGT
bY3JicBYjZZURIP4O46oHqC0JAch2rIhbizEqbzN5Fo23wOin28X+KF0mehxeLYtgD7WdVygmmpV
2zgIkVhU+TMq7RANdvdcOvCmmyR/w/7A75JQLX4667VgmB01cD8y0OWIIy2p3VmwW/x+VLT6jawb
3OHfonghYxOxGtIqVAWkJ1KSoy1NAwVjv6viZ2AD7Q8ClCaE4UPYduxLK/9wIb5HPcEbM4AzHfc6
um+suZqZoDbNFVpheH12opbyewlU74dn5F76KCd9BPVpEhzNYnCxHesOLYGFwZeffcr9IbStacLw
Z20kLGcz0pX2epRvi0/BWCrrs4hnsA6JYk4E0rCIQcZ8npLrBxzPBOiSF3FRNyg1x2Bn3IUF5rfb
WkQfUPCmqN6do9wqrjnRPjErf39x9vUhFpGMp9F0+hFbjgdK8kBd2lByR/h49t8+gfgpmVO8qU/X
s4KegY0qG5YhpFzEn8eWIRlTBHoiR83CmyWpgzlAfpzVg1uKMn/QqsoOzcC2oZc0khLuXZuYmNJR
USQbj3NP4XSAlgdd1lMPYtiMKQ6DiTA/kqozqQTu7XvzuPZ+18T4ciHIi/wlQEtcw4l1MOBSj8K5
ZK2oGzB2T6aNNgL10AFkVZov8rRMRE1KmOnSIWlG/DU3p3PBC+IhPFtKJCs7iB9GmurPTjpsjLNV
Senx72kQ6dTj01Zy9/18uIDuYkgRiqNQgiaEoMO3xVadKPhs4vFjtdOgSU/JtvbrV61uMlbbCvsA
+b6U32MpSx6MetgaCoRQfg3pmNguoxwxmRddIF54kS5aphLfpVDvd+gx11aY+ftWlOsvoulWkEgD
Zjot8Q+CpozXibsGD7aJ3Tuyi15lqCfgqIF1kKFN2eSCj0YrwnBZHlmCqRp8JjUytRUaMrvoyTBo
BrynGK7tAkLhdzQaRSD6VRYpsiq+RhKud8pO7adSYdCRQhdkdRyqCMEEzOBFz0kDkMap7N3dQIJA
iTRSDuYLrGYpGlGGIPDR09Qqb53JOSAHh4Bg4WL7+6QBKYsWV764GRBacD/GCHJEQMSdQceFpFH1
JzPc2GJxLXtCdiyVMt2derQbOJuwXq0uwzQ9HZOa28mosJQSbwT0Zvxs0TQrz/Z+LzwUMJbO+Zm0
VZp6MDK+2CfPQONpki01vL2PGk9ad7bizUO1ldHTmt+DBi4IBEtGXnoXtK8M/SnxxhqrCG+iaaxs
v5pI3Ko6lLiqLtTzSKXpxcUc+KEsfh9PgWtrvEUWMsfzye0ZieG2Wltji07UE2lDq01FuXhQmlVW
7GByO/YP9OryJBibklWkLWrTsgQCaHUk3nPmK1fLJcf0iKfZCX5iTXBqoY/KREdz0PyGZG/6SnSj
zMM14d+f4/5cnu8SzpHIQu8mAGNrMce/7vjFHwSEJWfmedCyaFUopmUs2oPNqTCM+GtbZBsnwi3W
Q2LuzAtE1s1OEEaI5sE0O5w48v7NQBqTUtlEoNG3uhq7paHGXjOXPHuXmp1jxcZUa4HNl0qqz5AS
2TDCM7xuGVYHmpMCOapE0Gf2/X6cjsbMpAAwiX+hEGELmapvXHSsso2AlLC8TDYMjM+e6UPCGo8j
pFijwlhcIDaO/wk+auBR9GApE+Y7OnK9sN8CZs5biH86mIoJ0wp+4B72o6u+z7iyFZ8AnT/1uns6
EdSkkSq0hqA4IGqA36yhoX0hmhvUfT4CQziPX75NSS2qgLFis6sBxnMlBxzeVLXFYLljfs7DAFiS
5GJcPE0QqnHV6jJxqnKQ9woNi3MUlujcBOngEk9umH0QzIy0eg28F4+LCZ4sm1s1g6/Rn2Ddt+/g
VimLzrLzFOBqtEoOaMei8ug9NQHro/wv7Ns3mVy6Q8YKV+y0z53bY4OG+7DErssbuKyNSEEuzZ3o
Ji01oXLYKn2Ow2bDCVlycxU8qJoZfZZJ6VxXJAeCFu5sPq7yG5+1w1FpUA0J/594Zh4zgO7gtN8E
bCt4UAnyYm7Wzh7SGM9SHuy3CLpCOnr1lf3dN5yMlv5GQNhl1YOYMel1HUdo2sDIuxO7kGLPXRLr
tG968Rrf76TxWm+xD8ljHx3xY3mPgZ3ruKSvjJuq4FOMcqJznBUMB5Kd+WRAHJ8jOV9Zx8qdJpKH
0ucq/C8s46A/6wRyGPoiAF06vNOCRs0Ijzc5R98KPxdyi/AkuiSTclfl655DpoxX6Icy43TOGe1k
V5UyRQCEEsA+/xAQyhsFeFEFLUk3r3nOj+zmmKGBZRShAwjBihO+bg4Cond+z3D88md6Znf1cO01
0gAPbaGMBwuHALGZ9rPJ1y6dktlQ4IOjhjBDWZO++0GCmpdPwsHOKyMxsmiY7seqGwoAG7ScXGoa
iwnEbGZJA9uQbUgHazonfRDY/QzvXpFies3oCduC1rEVWmqcJ94/BiLv6WPaMRCGGvtMSww3Gffm
NfL4sC2DMCIZhkHcjIE7gB0O4G/juxXrcGff9nVjaYz6DxWv38KfzUT/7qqWBbklzuDlMQZJzomL
cTsCL72O4/+MmBPGaW/vn6iAD/aimclxAusY9X75zagn5UTWA2LtormL0kzODIhsCZpqBh8tHkzc
rZfYMGrGk3+HCvCeJl1kwxBmUZJG4f5tNlJANX7ouzULI4mf/tZlfr348r3ZvoAxaupUiy7yk89J
H7OiMPrmoHfpVGI45al7edsJvCGeLkc9FW0qDjY+KtGxrg12qsb5IWMjUoXSuyK5PtHoqbEUUznO
5g+nJbfey9+FWQ+3d3EGIvOx0fUM2A7r2a0vKrz9cQLOi1uMs7gL5n9OKQS6vtqo9AIxsKZa7OVP
D4yhC6dcDHChbXHzYoGDiRVUiaOsWIkjUfR+3Y/sr9SD1L8EAmMSS1Gd2Id64WOMZ3uymwz3mE3J
Ag+ymoFCfJJskgABmkR29j5kBQkT4ZoyeDAsh8t5xNG8QG6lgyF7Be+l5sz1CxXpI0fi5yUBN9uE
6kw2ry3BzVOsGZo8J8zckU14MWt2qPjFjgf643hxL/XG8F55qHsRWpgM577sMTFIDMnyomhQ5at5
QqElXSa5quj87pJ5uwGCEcgaRvdU7Qfz0hLVpilFTERLswV0uMAoIZ7sIVhjxiXhjjlVuA6QASaM
2oVsmhlsdiZH32A7M8mV/Og3kte2G3EWWAyimyfQoyqWvFcluuagTqlY/aZ9F2ZrVZzhQDZ82bAt
5D3BhrUapVVvR9Pq7x5d/yXWV2NhsjSBg8SwVvUcs/qT8fCDp82cCQ6+l+ZhR0nC3LjcPDtVZYSM
ZNNJR6zUJO2HBZxNZ0BV+/yfJHmeomW8heLfEBgy2ZUK1e9vEihDa6pieSYaoOysFH65c70N2XBr
dQy4P/sqsL0w73tbLJc4mwY7TFsPrv0ATyWy9jCu7l2FBHSxbQwBVYhhtdUOmIG4z5CmDCOPk4Xe
J3c9skk+9lbKpOPAkBsqu1o5OIZBVA/bzWG+ajj5FgYxHctf1XhDUsFczhsuSk41/ESsjFDGZkXI
65YIbGzgdHXeWrjplKRp9BXeq7ZKYzcyPES4G/K5ZAbhEi+y+85Qc+9Y1WuQGjvH5l8RFF5HOXlf
QPeSD+uFreovUpQ3ulfTFI6JhokTrLsAjpxhBVj5O2vmZjoaH6OAUkqlizDCINpDJikJ1Gox0L/u
Mw07jTwFZHyi9NnepkiVsqsLjF2nG3anZW7y/FG/kYKDdwB59U9AsqXP67/218xityfbnCMyf9Nq
b5z/iqqT6TnIwia2HriPwD/GstBctV0fe5eXWPejcMulIUHxmvKwUSXhR4pJmspKDvyvPY+bD5sn
9NuJTevZ4MFANbr/2UBZrnSIBdJ6tpEIPapBvAFmgruXPshJ+0/VTGjE+cp3hLpheQi9UPPgyICM
y6GTR7lWMur2ON0Uk9xluzt4EOjR3rPOeFzG7ZwlQVTgGp947F8phmDsgpMGbY7duOwMK1CQcXLR
CAIB4OL27aekGbHzhzt4c7kk48cPEXe9FehTOWa3dKmRMXQCK4e8nDB3XJl1LWCqkhlTVBL+0mIn
fI+rud4lVa08mLmmOwe6TKe84PXC7TqnXtlS/C+9WBmLEfCB96vRIYb28QQM2CjFjgsfvqQezFmd
4jQUZJCxi4v3TfB4iOEx9tdTMT8cWwZbHV3ery8LWB1hVQ/oBcfN0h/8zeRBn907LGR5CnSgj6eI
EgmReuhQgqWCd3lELuIaFWeMWtKdIwLNFTAXzViCiY/RCoDp1gDeGnn6BjAPO+DCd1Xdyv+LKTvu
kfSY9pU/tkQGWH2/0PIAZqgzGv7MXAl5qysC/9zHBGJ7/sWAXd7C1prJKYax9ZuDNbrhpcFfmAmL
mZQvq7AwvqzTRh0xZ1oh/GE7I3qJjz6FUZ6diELXNx/HwFN+Yyj/HME5EyXKRIf7JQaA+aHH6p74
Yu5botMo8m9hI0HzGfnfvWLH/Dq6FaeJCOzzGkNL1IUa6SfdbDQbcHQWkquUVpJvjVHPoY9z5UIU
o8BWnoihqtM0kzVTk0oU4MuxqCNWlM19uUJSiqznWej1L70HtigJQyi2hLC1dQcMj0Qux6+Jv3a2
ROpZccrql2rYI8W1xo0tdqbdnLthEkx3cRv77A8XvD14TtplInRgMnPPFX/zhaGPNx51ZejtQjiU
T6WXcN2JCAK39wuoqYmPbPF3d1B32fi/ZpHg1ImgrU/poo9ZxhPeMrN9IoSz1WSB107eV3ZYINzm
My5lwSsfeeri9NNQqFY7iSJHZKSqHSNd/B5scFNRfvEvdkGsXPPflt5oolsOc+HWVm5laio7FHMu
va2fmxXj0gFdFdmEcs2TMw6SsnwVCh7uSflRQqGaN1Jeugb8hVAEdY95+8HwPfBxAEaDQy3Rkfhk
cG9FGJzDoIFsVsVi0y3UuNi6BLPTdorYtNe6re1eaKEKbVob97MOqQ4gS3t9ZADNh0i2TB4fziyu
Kewn1auAivdjaLjQCPAV4abcvIJffjvDMI+3m6VlTLB0uaPhGuiTWesv2V3yOmNt51S3FCWObb8d
N3t82nCOzA/Ohmt+tTkuJqWsFz4EK9t4IphYN05218fIudLpkjVZlTxc3U02rjnwps7tc97MUII+
jun93nVO2nKsIG/NadcTB27GRnR8y+t5IxTVNfBAhFHHqgUq2MLN48oGICpMxe72+5i0iBa0vjBK
Kl8w11Gwr3Uq3brnQ6Y/dbmYArPz6800KWCpPIpdXBNiLHEjlVQc8hrlVA6XNpgD6J4Q28Im9A+M
JlZeRG7VLobPTKf6aXRkLByR6OZn7LORYlfB4li/ZoLbWGzZgdrMJKcM8Xo6y+rakk8xuGEEqSOI
6/0R45KCuImmQyBGbkeM3yHGftSbk+nGS7HrKHJjCuNmrU7wVgLYLsdBlBQVR0aV3JKoWUYJm6W9
ytxpTE9zfUEYfYgQj6iROK4zD+u7aOUqN7suL/0UqSDl8PBLlxNY/yOIeA5mN61bqsTrnmpYkLBw
cNexhtQcTYI5u53kWYwnqYvjXcuxlzQtFW86rQ+UdTN3QC6cIyUualMfnAitoj9mPdP232XAFN0U
19ABK5WLlpmAy+d6/YplrqrIShZWjx6A7EGvZiSuPv63rZDAsEx5Un2XmyYd3M5TONAaMVTGOq+D
lZCMi1s4grkT2EXKZ1h0HCrawTNyvd3kpf8P4UsjJrRkIcfYKrOE4rqL2I7o4FO6RqYNTWjpokWK
XppDfO8fuyuH+hu+9wfs9xfiARUzu1DocGLEwmiTQiIb1gqpTGYBdv/GDXOR8LVFqg5rnP/q4hfv
5ky97h7VVToyTqOW6gVj7hjNExW8pDRNzYgkGFnyZGRSd3FroQwBjyR6mIH/gZgeKovYyHkayPUC
fc622iM4CxMSpYVt7AcyzxRJg8KXEWtU3cVXibynaIUEqqrxQPsqqlZG7I9AY6YW2iBiIWxmJ+av
Tot18OoDAgdvsBtDAxyqWxNLOYhJSSPHQJZe//u+YkT9ok1qF9DWakwGLZRATWXDufYO+PPvfrWP
pwGAjFDAJZpzRXhqnYBh2pECN2J/0SCDX76kVn2KFP+wYMkTIVKr61EzXmr/vYT5PnZ89hBaxX5t
cOSPnQyNMj9z62+qdgzx+HzZbj/YJwHTEsnbLfzPvpZVcw61nsyYxsSznM41xb4liR4RpqYt67Z6
e/R82HGdH4BvI3+sANoSdZKdcDt3Bl156po1198DhcMQBqiZmhtLtQdT75hnL5JyJcOeasQBuZuW
qo+yLdIC61HUmksFJXCxPr0tDJ66IxG3yjAlrJmKO6XDcVTjV9n1gSMd/sziH1F9ERD0UryyYZQH
5xthZkdyonjrCf2sC8jOBjVwD7rM1Ev+sv62GNMXUTUkko3AC1EZoH3tGyN0zLHHqKtJr6teRHZ0
ELw2fVWGoKH5AX+Pym+Kf4ciuQ2CBguvbM8ZyxgSyIeTpIo3SN7WeXhmb07NgvT6Vrgdw+jLFE0T
DweJjOs9Dr+WtE9yElGXHCh2ILkYXPpjZV4w1PY3tv/sUaPLvX7GshnQ8SpSh6BIesPKaafTr9wD
KoeA5mpLp04iL4FGG5aysvNKd/LBuuMQpb2WRMTrGheyGTirOcIX7GUaFvV5suovFvDgPT8P5xjc
dK25+WCR+nagWpqhmaOtLpiP2tddJgWG+4I9u5OXyiWdE4CGRud4NBjWJWBwDNgau1BWEJR9y7/O
Vt6nlRfThj6qATcz5KVmKnja4fXdRVPdP4879yqrpKKpU5v9zGd7XJXS5G2T2PfivWmzptcqhJZs
JRXR0Thf5x4hqFCrUlttZ6CUwmzfcb6q5XvvDVulU2pl0etrb+484PgGCpTHoEfvces5fANx4A26
bbdjeMW4k9bVOPOtMBZ2vycJY5QzmhpVvr3HQyd50SfQ6SyOM2GFgKwxFKHeXi+l7DM0xiH1rq2O
aRhv8toBww7VYl7DYDICjpx9A/UAGeHJywllRzHLd/eyFssIvqMjxFhUasMbDg8pOQ2W87LNcYct
4hetdo0Eq4c9ct9f03cquSAm6E1gXYnEVPG/Jl3iQY+pgSnBmIWhPS448iDOjA5Nci+2T7k/Ngty
dBkQfeN44/34PL5jTOgh7vZJ1HaXUgoeEPD1z1aZFEgXtifjuaRraHZ6uQ77RKfJH26HeeRziSMu
O4rzHpTjJtQbUmhUCKvj66PNoAdACg0wU+jE+ojW0a/sEEeXQ3/chl0Gzg2wBHrH1sjiDfEdICDn
g3ZPUPIHu2taz5atcd0DQbGd/M0ttsnDE/6Wcs72CJ6zjXcSQ+WZ4qFRNTmdy3F/Etp/LeB3tULa
gXdz91/dC2QC0rg0UIuGCBUw9zdaseTn4ksvwexAY+xkJJOHCqa4c2j9GvxNM5NCgbsGNsTC1Pl8
WbWjRxMXJHsROA8MmGfDP5DW58WGlD8R5eqhrmxLfUXUUt+B+meUDHCQKKOnrzzNRz0ElP33EAgq
/HUdjwn7BDCdOkW15TN7L5uobv9DOb6NyI5okOUGFMGlq5WddryoYoIEdtrCEXP4dPcT6KPSwjpd
4WwFx378sPMHntWRZzp7sSqIJQm80jJj2wjqYWC4RWUpQEAXwScmdXvCdU6EpqsFNnoZCQTttSqS
e6l8gtocHWod5VkCCAlgLqQxkYgbRO8uQHgNrdyxCamDKufIp0p1PMFUi1aeTypD7vIqcFEW+rbQ
RiDETkOqnPUvTtWy3YR59wjzI1cJ8yW17c5hbIVZDEPIlIyQkuWCZvrM/yHCLWS/8B+FSI4DJ9s8
zGGkmkp0M1ItpY5zais3+r7NI6KBcHysxWN4YPQPzZ69jkjGY5bQanVmgJLG3Ojh/64wOgsB3wee
W9IAcMBC8YzkCSn8oH3gEtn/oma8qgZ4uHiRV5KvRse0YOHeKVlypdZgSlU2uh3RPCE8FTuxTFbG
RniOpvySSXni1Pqt+8q8/AC6jVc2wLyi0AjfFGEV/4agwyBrJlxeQDsUJdwd5wNk5I8sk85ODldu
b20gMzP9yJb9H4llhmeSE4+dYZZ8TJlp7CQDknHL4g9komIByPQYCIHKoV0rN6ZOoy956bjCmWGq
Y+4FSykbOk7vRSXgJsnMyokMOlz1HCy/tcUxpFlGSq1g3tt3QT9wfGMuc1wqOThX3Snup+aR3YlR
jCVnqptNnaLizpZ4/MehuoxD2pR3q4RbYpjvc7EqYY+7yK1MHMyeRp/JVhN+ua2FIfZtCS5xg8Dw
zdgkpUDjLR9TwPQpAmb820gRmPDt96mb8OoWJ6QDLucMCgvrnEY0qi8fNZEVO/RZGfnki7F5cOKZ
clWaRcKHbPLofxfqlIVFAMSQVyHe8ALvYVuYfVjcN3nd/O80695hq/dyOHL/YQ+YoiBBrbh69zoD
9I4l+bp2xJR40F2GMtvrznM9pDXTNdB2pR1jxTdPThnBan5vvSRd2dh4m39Q2H5jf3CH5BnDMn6G
sPIIR1Wgl1Xqxy6s3P94EF+Fn3ccPr7IHbTS4/BZ2gjNcRX47q92lPM64dgDzBYL0CFFfWs1UWMi
uEa2HV398yyq2FTSlqhdTFt0DMTIx70StfY8dk8jLwj9rVBeokVyIl+geXJ1F9LTh15KbOY6uuCt
NlMiXqlCedy8nW5CP1xIj/9Tl6H24G+5LMAgmI0grOJcLia8p3z5idCRxfQcQsIw2SKj3BUSYaB3
eOY+9wzAGPdTQcqaTBjAoGpVgYXu6Ev2K06sKyNF8dLkmto5PWMZurHo8Q24KA5TEx9yxKwxTGi8
zQ9o91LXOToLbg7kPfkjwllSSlwCGJwsuxPQo3LYdVyNhKDL9JOxDT0Xj4mu2UvG7RwUvRaoSy9r
P56egI+bAMoEyxoxQYRmc/PeVwQgpn3OYw7t1zGl8t9eE2FM2fLHEbzccRP4NdjuARjPjlTc9pGy
bYxpxzt43sPH0/UuGt9xmlV8Zl2Dg7bWlKjlc22YbTYqKfEmh8zBtPQxFTLJamrKyoGXv+slFgjQ
waDjvqOKn9NBYn8PLBxnIp9iermaSkXhDcwZWANcfICK8zXAOfvNwPVb48J3GgFBKfD1ahQzul8z
OuWddQB1tB5OhMeShJ6yuefkz6Rseao2vqMh01biHFf2ThXkjjNU8bi90HR+KQHvixFzNu45Jxy6
odWNtkrR+7xSLBtRJeDd3x7xGAnOn6GRerVv5QvfsjXH4hiF/+kcH2Ki4Nus9TmfYbGSqnp0kD6W
k+nTOOiWy+zK7g9FegWtlG/81ifRMq9Iy8IlsddeTPTdhufWSBRQLji3VO3rmAkC9cTb2/7CPiog
FFTFUb8e0046KuOyi1ImHLlMcILoQF/SbTosuJpysrdizOzpaBA2H+ZMsHGWPVdP/RcRlx2seUDL
OAj8tqx6QoeZnedilYvYyT8NpKvtG1QU04Lekh7bkApNivKXm57bcJl8oyRGGBVF6qIiBQAtnxFB
5ytJlquE/az+6y4yCIi10NEh90V+El9MPUxGlICV55s1JGHkghgx9Ro2V4jFS4607Kfu6k8QXLGb
Hhf029EDAsBeZ9xgljWGQXczHPbMRQTHuA3hviHyzplctuxz6NQlSVxBb5kuqbhltpoyFhFscph/
Qbh51gzhEVq3eS0jOc+1WEJj61m6vVSKLQ25mx344AFID9iFc8sV+FqTiEBZjIvchzdlf2rqrk36
KSNZg1qyzqn8RM7dBwhyCDrp70u0cJQwLsh9R+LCo5npvX8Ozng++t5MH8Kp3B3w0k4o7gc3m1eC
mh9gd0H+iM8R0zC3jjwHEPzuCh0Dmn8IX2EFs+ldIFGUYaDQuFw5SuLD2rers27mmPAFWB05NHQ3
cgEgaVkh4Omho7GBfM5FtyCiArpl6z2W90HaFrwyCm0dKQCmAADrO3y3wxDiaJB02jyqiG9gCd23
8f58dGvz8Vd2fO2fgYQ6GWKx9TTiRjp8lPj40biFJ0BgwUvJXOo+vAKG4RWeFDT578JTlrPxP1yA
YWhU2oYHmsOvU/M4AaFY1xVEJV+l6zi44cuqeW7hAs1emSDWqTzg72BcPI11/2cjGr87sbLL9LY3
dMxh9QZLv5JQGI40BgRv2pSOeuR3CeDNF7/9L6uDXctfQzhtBytINyd2lGYi5lWBR4sVWXkpcxxH
UcvST+74nqBhM+Ov2tarDApvI9O+Y5drYa2M2wgYTHAMVVFksE4l2vnKg8MYuHlCeop9zfBnZkbr
9Z+7nJiTxoVBiWENXcOhH+FDuMQXcu3XQvSsY1g+FQ5LTMPz31ETuZFImQtrerCbSgFS50Bgw2e/
9oKAKSWpJZjCKd9X2dgrj0rYJuva1BJ8vIObCoqONispXwb6UkwtMlk3gVSlI21u0lflpPipJslH
whRWBc7STTe+Qx4B+V4SgwDhUd3OmRH8/zlhk83VT9kF2G2ZZnbmXX9I11nLEUDLVxvVUPj4E21X
2j1wnTouOW5iF7EfTrQwZyUEvl0nYMM8ADmyA/kCAOCznYYqAuiSH6wHCOmHjQuWccsxaLCyi6lm
Ufm6KMSagQpdGruWp8SGsmRMuyyzoJQ1exONsaMB2LHQDUnfPc2D5TLf/QXQyVrdHItqtmmzz9uy
UOXyp0AjT3nYdmQ9yr7WKXcrPLaYFKBwTWp/8p1rhquGji83CEKmQOf+MxP8aEUAMl2bNYDs/xrs
c74eyOjlHR/62VfwC9vV/bLD8ajRFOWdD1YeHr+rBdDcIfbNOHkiEmwxm1PCDO8BiXDp4JrbvfCx
svbfMG/RuL1lgnKDujeynhmrmq6jCzVJiY7BsJHUiCkTfggVDMliuMQZ/PTpHYXAoEuSU35WhLMq
Eh2MsMQR/7wBUh5IR3FybNlRnjNuldchH+ENBU/Kuvqzk+6AJ9ZdXuZvwCVE1LmjU6I44mEOJ5dc
uiUOOyHEEc376PEVIxPP6p2D9D82glg3wAiNH9EDtbY54HoV4R28uwnOQ109Udlf8IXehwa3XXwZ
6bmyN8UGJvFFxfv1BuquR2FXHBEyA0CxMLtZfb6szpjH8Kke9pJOPkyF4MRu2bo3Dss7kygJioVY
xISevq1Avh4eqsbrM6MKYau5MEAKyBy7YcuXcvT95bFiwBOgqwGUrgFmguqBYAuerUN6xK5WT/3F
eFQ1cYb2CYUEcazZhMgVy1HIoHJUJonTcjD2ElDUY4XsM7CfUcOYu+W6lEm9tL7L4iQ5uU8LhSkt
cJrmaPSb9RmcZMkpz3cqAiV4JWbgzb/QMwJaV+SvDF3/2o+qWd3o+4K1Aczyd8wqPDEGQQw9xqDC
APRbIPatpskMJ9Xfp+AOHsA+GFAPXj4TFvPtvlr7yRmsMY3rq32qgxdfk3UT/XOQ0o1Dl3LPAPuO
I7YGpemdMtFpPNoKVuCyl2BAh4lx0u7v3xwSScwgcVF5iTBejSEcwM3kW9Ner1Xj6bOX7/C9PrOk
AIaTrYLubt0S6hWbZ9OUHrKfNxhHlRMt+OnoCapaJVMt/eDJ1dnSz4XTV+vyghaAO6D+Zxx7LybY
jTpODL2XASVSKOlCFmPku/JbswIBArmsMCmypMJLkzwWZcFooJRKtZ5tQatpRE5YynPBzgA8/Gsq
wmBPtoQ3WGL125oF2Gb3338o5sSM4dZF0gUK0Su1FlLH91LHd2bcp4mhkkZpbkSK0rXmtnx68hZR
PWIwbqHF+mrGDoQkffr3bCceLXwendJbZEiTFBGPTcQijpTXigPM0E4UQmermctDsuONyPZT9LCL
YscvF37vbiPsqO5qBjJ1wMq+poMas+SgacicMlcTKfFEa1gYs9gBe6Ygt7yeAzTyiGKZOUqAOK8x
Ph+74RhJD8Fh2qX8W1xpfMGxByhEv7HyFLPpijfq5hGWMjVmPHR4UE2sT1IkPjRTxcnzdw3sbEB2
iABpw8NTkItrQuTz8mKuIakDeTmXF90nVl/ZZMRdDLht2v2uhE8MQZyP2OeghTnHqe4pwZQPdkoK
US4xGILMJ2NMSgWn1Tk7kVacyNhX1++YV1R0/6ZK9nYk0sdmoUBgWTFmHrAbEP2L/95qYbeJgzPL
KgI5GCHY2vwUjupKGugyKI36dH5ka8+p4os/9ggaDqVrG3bqn4yfAKE62vQyfo6pumwbEn/Y4ovy
4uLIAtybAEZVqmcS9QMeniMQ6XVjhTwho7EnX/GZl5PBaL7FL5sGKgO+DkUDSlK1xyclalj7SP+7
an/uWCO4uqwbisVOvaqeub8IRain1QmCvw9bVuvfCNYSnRMKYlBjfSIPVmu88UrBFR46vIRFrMu9
PJh/KGgLOS/lMSc6iK0tQl2kh+ePXbD0H7CcrD3at7YY+pDQ0eCO+O7C5OlmNHeqqsOgMjxex0SX
xr4s9zQnjdf7kB76WA2URiKB71SeQ2/MDh/D/mK7lAp1EPHDkRq72FuuKlAqC/FRHurhQyF/eB/h
VPbyebaF9cDKq4UDCsJBinmEJg5V3nAKUwqsbzUWyJ2B5jvPQx3WlXom2RW5Hs+N+hfOhZeqekQ5
qNsGRGGWELH4LwNeJLhZ8f6/O60IWPWg+d0TlG4wDmknBLLekdY28vowEg8B+Ie4a+VR232vhiHT
PUlIIS66dxQgm89IS0mV9rgvomUaimzGNZkCP5lWQ5r0YeON2faXjNSnrUUKnTQpbXctpkg3XWG8
fmbRhBTYha8Qknr4qQShXqOMJ3JHIvJgYKXyqodgZC4B5Xy5azG23ZfApSJBwsatfFPmpd8PwTLi
s/yVenR9joYVcCQlrctMotGbOIBFGI7zNkNjIP5PomQf23hNuZh0teRSbXLssnkI5xN+ROmVTNN9
D6/bOQTxRLY3aIQeADVCX7Q65DIE+spSkXgTzkX5sz+J5BVX8eOsnqCrKhZZ+gGRFQ/spFQaNwjE
3AFVZUoBkwJXl2zmS6d6Ew0Ys0BFltx/b5/ZXqU4kNUQkDJHrrK++CKbi3hEUpbfzL2onhZDfDK9
MtXPpe6RP5bDuPYBwv2gru/9tKJXh3oQEJzcaFYtUliJhvpGiLSniBPq+gl6FoDTlbBLc3Q9qdER
3TI0n+/tK6dd/yE8Rb+7+N39uDdJOz0lYcO1+lMKPjb37ZcqSsfFXQDPIKS0VFNz9GzlwJWJhvhP
OG/FPkNPgT4ZHHVM5vD+VgWLofOdW3TvUpwRtz94xbc0ZoN66NDHwuhkwKFttmwKX+JqKi1Y580O
6Tb0WXjFTjojcl2DraPCQdTPCQQVoCUAG9eUzoJW0lDvo60x0uJ4YGE8wuejVzrhH5B1+G1abaq4
z7OL02KyKSQu6XgWKxjiR+KvmxHfgW+3UBkDZMQtZ5QAxLLK8a6DPU6lcnY5HFsRTK+1mF3imUXW
TE5R0RDyubxfu/yj8KsmZn+TUsdFnHDZwWOEP0fe3z6+ZHXmgU3lw8HZIVumGd8/asnURg10ZHA8
ywVXt3ocTFS7J6belTEviu+9E1Okq2CBtRktSBC+mCWGIvZdFsuEwyy6GUtT3C3ktWU5HiDQJEit
TylnmMdo6DxNnYL0vmCiHsLEQ85+CUGJB2Rn8jtfev7yjIH7OQ8wIPVx4BJZuSPOBglfeMeomwRm
XeztOx0O18J61ZHtA9/gdve801uvfIMCqvOqHVlBrdalFoMbfaLmWIwaSyhp5Dka7xKsct/y2z5E
wKb6jfpoilymKERd3UzIL9w3tRv5vmsatQ9rnUF8O2kAPApvepiGWjSj081hnlItZEevAPBJ6gtF
R5sE3tyHuaFnaNEBtVY16hdZ4oL81YHdOvAY6mKbKhBVzvYtICEfamD/QliDVzh/QPFBoKNaqiOP
6HZBoiX+j5ojfaoZwcQHzoOwurDCkzdeNv/KxtPKsohx1KIqdcedGdyGOiOUZLRdd16iki49ZT8m
DUo81URGkP8BlW8NY22T5d3r4Lc2/dLbf5+9ZJI50+hZjkkQfIwugo7OD/FfoqcbeZL9GckjqIxk
nYLeOO1iXmb/CC8r4mjLeMZnwlpTRmdlL2xNj5I0C0JOVXFiPw1xmUSSmKUxWDDcWTKx5AxVLKbI
tteEyTYFa9X3cAzTO4MpM8F7/ZfLfK57P8uGWK28rZn493YbObFJ6ImosIArJtaaiogqPyAw/eA9
P2Ttvmlr34Z2DIvouedfvbXBPCPCRttetJf/X7Xgz2u9/4niip+Yf46qsBtrMy+WmacoLnnO1+hT
bztz89YLLgoeHWeNz4m4Z3XcS86XUxDkKfKN1LQ+FsmH85rCSlpwL010q1Q9nGRmsrX6zIi0+NVX
uFi31j3ziTN2x1vAdb8WN9rRPS1PP+dNrnUq3NhIEpCRgeG3rbt24JU7mjI5lXK4CXFWBDqO3rqm
FmNH/ZmP462ZG/BrT7mxKrpu/tGT6eOmKLPWRy8nL0sbq7ngzC4eGoOTPrL237SVC1MQTsSnQZ+h
vQbXzC8bmjgYGEjImyDOPPp6rfOIxowKIS1snnwyZUDrmlSRdM4H6mhhpiOlDOBbPoyMuI3mV4DN
eC3DGG4dlsae68pRxjvjMjmhOGPJSiS02B5V178c/W4f1yY43i09DcgTEHqX0rRHDQg328b0NCJ+
Fh0QHCOm9HjzmomgWyXcB3MgzEK6bEt1Lblb/SbsgPkjGbLyaXKbYzq9hrKjoqTbhH27M42VOtSr
+I1uZ/bwTCuUoIqeH6Y4/aL7oT+vniiNIGB6lVY3+F6Sb8Hnc+KqYuJuK1pr6MaRlscI3pj9FgnD
/JbIauKY6baCL51yLgRd29G8zDPSdRTEcRru0n4ag/VZfWpi3n6VFFjMLr8h+MlrtzwqO7GTGbpr
3Ti5V+v+gaIb58Flt42CHpUFG3/eQ02jV5TPsEEq/GiirdOOcyMEutplnqXiVXkea6O0Gl6gJs4/
kUdRvY29QnmomVtN3XImAESebbvpg9ZcoiBA43OTXRv0V0KTyeRRl4LkHtrDuS3rcAOFKdsFBPuU
WbnFz1WSxJW1J5iDKpPQ00VRL9hgDbQwTHOClrIEhOa1iq9rmJjldx8f4txrog6zjUE8ZNkLD7yL
J/UxTuhVB5CcZiTxIrTAc/GZ/P0KvP6E9kiwpYNh9/hzHTsEvqLc56jTqdfZGO6ccgjFMETBC3xP
1gAF3IT3ireQ44mwZQh6rpvy178iS2D+XJnR/0F53PX7/96gWfeMumZce/oUevEFq1bQvC+b2/0T
ZMkmqANJ4MzbzaRvcAFEQeEcke4bJvE63hNVFgV12T+dx61q1IGVX7AkUs4PVYKP13uXbgxM/CaV
hdS/CdTy9p8J3P4UPBBtfbhnOtHpdn0VZKte2QFdcGV9zlA3yLUUWqbs8M0VeYoLwJJ+B6fv9Gd/
bzkD6Lr+NwrBkcyoCa9CCh+FB5FP+NnPQkm4qyV5B43BwfmiI3h9H08AlKp2AAe/VYqGn6mBey0C
v2HHUB38A56DYSIMwsnHo52FnJm7QFMl98y0M90DQ+lOvQPKQX7jF+FCetqosOHASqxkpAKnAhPC
oQZvCRfUqx/uYflage/WhphMgIqnOl+Z8AXE2a9agIeFIFM44yiIMPRhBV4pjfTr/o0qz+NfRkI8
F3887xmhOSehZoyRIsPQXJuvpD/roOc0YErerwJUT6RgkFReGELgpAbl78c4QIztqLWoe5AWL605
PgxmDpIRphRCtzuhz6aCvOug4wlNlzHWQbFG8irPQGO+dVeyETK/x9wQcHPh9bYJchsGNYFk0GRH
KrZMzBRlzXDdyqiuBEVJHs/YfTXzNMnMTDBnQ99i8QPuJ0MVV33qKDpQQl/d1YonOjba+FyG60rj
elCwW+MFWFJmI3U8Mcj42AcHfUfbcznxRqw/MuXQ/Oq8xsOs6zQYVM2UBx4OOkl5PG8l0XoAXOQU
XUhAugAtiD+uFZJgY4y+NfJO/t6Nj38Lj4BN5EygsDgOe9GspPo8DEep5Nkt8IvxWmTfSv3Z/OVj
NwY4gtrZmpQa0M65pODu7Bg4WMHXtRjN8JLyH5yu9q+6HNtTZfzwsu9Xp6mTBrIPqmy6KZaCFhKk
Lv1lGTCxpQ48x7Jas5qzSDiMNjvWfATmhU5wEK9k2UoJUs6Dn9zVQox3UaEIcqpUnhq/vO74kRz8
YarnL6gnVevDAA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_MULTI_GT is
  port (
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_out_clk : out STD_LOGIC;
    bufg_gt_clr_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init_clk : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt_refclk1_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end aurora_64b66b_SL_MULTI_GT;

architecture STRUCTURE of aurora_64b66b_SL_MULTI_GT is
  signal aurora_64b66b_SL_gt_i_n_118 : STD_LOGIC;
  signal aurora_64b66b_SL_gt_i_n_119 : STD_LOGIC;
  signal \^bufg_gt_clr_out\ : STD_LOGIC;
  signal gtwiz_userclk_rx_active_out : STD_LOGIC;
  signal gtwiz_userclk_rx_reset_in : STD_LOGIC;
  signal gtwiz_userclk_rx_reset_in_r : STD_LOGIC;
  signal \^gtwiz_userclk_rx_usrclk_out\ : STD_LOGIC;
  signal gtx_rx_pcsreset_comb : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpmaresetdone_out : STD_LOGIC;
  signal ultrascale_rx_userclk_n_1 : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal NLW_aurora_64b66b_SL_gt_i_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_aurora_64b66b_SL_gt_i_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_SL_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_SL_gt_i_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_SL_gt_i_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_SL_gt_i_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_aurora_64b66b_SL_gt_i_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_aurora_64b66b_SL_gt_i_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_aurora_64b66b_SL_gt_i_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_aurora_64b66b_SL_gt_i_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_SL_gt_i_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_SL_gt_i_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_aurora_64b66b_SL_gt_i_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_aurora_64b66b_SL_gt_i_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_SL_gt_i_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_SL_gt_i_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of aurora_64b66b_SL_gt_i : label is "aurora_64b66b_SL_gt,aurora_64b66b_SL_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of aurora_64b66b_SL_gt_i : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of aurora_64b66b_SL_gt_i : label is "aurora_64b66b_SL_gt_gtwizard_top,Vivado 2022.1";
  attribute DowngradeIPIdentifiedWarnings of ultrascale_rx_userclk : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ultrascale_rx_userclk : label is "soft";
  attribute P_CONTENTS : integer;
  attribute P_CONTENTS of ultrascale_rx_userclk : label is 0;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK : integer;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK of ultrascale_rx_userclk : label is 1;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 : integer;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 of ultrascale_rx_userclk : label is 1;
  attribute P_USRCLK2_DIV : string;
  attribute P_USRCLK2_DIV of ultrascale_rx_userclk : label is "3'b000";
  attribute P_USRCLK2_INT_DIV : integer;
  attribute P_USRCLK2_INT_DIV of ultrascale_rx_userclk : label is 0;
  attribute P_USRCLK_DIV : string;
  attribute P_USRCLK_DIV of ultrascale_rx_userclk : label is "3'b000";
  attribute P_USRCLK_INT_DIV : integer;
  attribute P_USRCLK_INT_DIV of ultrascale_rx_userclk : label is 0;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[7]_i_2\ : label is "soft_lutpair68";
begin
  bufg_gt_clr_out <= \^bufg_gt_clr_out\;
  gtwiz_userclk_rx_usrclk_out <= \^gtwiz_userclk_rx_usrclk_out\;
  \out\(0) <= \^out\(0);
aurora_64b66b_SL_gt_i: entity work.aurora_64b66b_SL_gt
     port map (
      cplllock_out(0) => cplllock_out(0),
      dmonitorout_out(15 downto 0) => NLW_aurora_64b66b_SL_gt_i_dmonitorout_out_UNCONNECTED(15 downto 0),
      drpaddr_in(9 downto 0) => gt0_drpaddr(9 downto 0),
      drpclk_in(0) => init_clk,
      drpdi_in(15 downto 0) => gt0_drpdi(15 downto 0),
      drpdo_out(15 downto 0) => gt0_drpdo(15 downto 0),
      drpen_in(0) => gt0_drpen,
      drprdy_out(0) => gt0_drprdy,
      drpwe_in(0) => gt0_drpwe,
      eyescandataerror_out(0) => NLW_aurora_64b66b_SL_gt_i_eyescandataerror_out_UNCONNECTED(0),
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      gtpowergood_out(0) => gt_powergood(0),
      gtrefclk0_in(0) => gt_refclk1_out,
      gtwiz_reset_all_in(0) => '0',
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_aurora_64b66b_SL_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => rst_in_out_reg_0,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => rst_in_out_reg,
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => \^out\(0),
      gtwiz_userclk_tx_active_in(0) => '0',
      gtwiz_userclk_tx_reset_in(0) => \^bufg_gt_clr_out\,
      gtwiz_userdata_rx_out(63 downto 0) => D(63 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      gtyrxn_in(0) => rxn,
      gtyrxp_in(0) => rxp,
      gtytxn_out(0) => NLW_aurora_64b66b_SL_gt_i_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_aurora_64b66b_SL_gt_i_gtytxp_out_UNCONNECTED(0),
      loopback_in(2 downto 0) => B"000",
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => gtwiz_userclk_rx_reset_in_r,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => rxbufstatus_out(0),
      rxbufstatus_out(1 downto 0) => NLW_aurora_64b66b_SL_gt_i_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxcdrhold_in(0) => '0',
      rxcdrovrden_in(0) => gt_rxcdrovrden_in,
      rxdatavalid_out(1) => NLW_aurora_64b66b_SL_gt_i_rxdatavalid_out_UNCONNECTED(1),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxdfelpmreset_in(0) => '0',
      rxgearboxslip_in(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0\(0),
      rxheader_out(5 downto 2) => NLW_aurora_64b66b_SL_gt_i_rxheader_out_UNCONNECTED(5 downto 2),
      rxheader_out(1 downto 0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST\(1 downto 0),
      rxheadervalid_out(1) => NLW_aurora_64b66b_SL_gt_i_rxheadervalid_out_UNCONNECTED(1),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxlpmen_in(0) => '0',
      rxoutclk_out(0) => aurora_64b66b_SL_gt_i_n_118,
      rxpcsreset_in(0) => '0',
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => aurora_64b66b_SL_gt_i_n_119,
      rxpolarity_in(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_1\,
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_aurora_64b66b_SL_gt_i_rxprbserr_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxresetdone_out(0) => NLW_aurora_64b66b_SL_gt_i_rxresetdone_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_aurora_64b66b_SL_gt_i_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxusrclk2_in(0) => ultrascale_rx_userclk_n_1,
      rxusrclk_in(0) => \^gtwiz_userclk_rx_usrclk_out\,
      txbufstatus_out(1 downto 0) => NLW_aurora_64b66b_SL_gt_i_txbufstatus_out_UNCONNECTED(1 downto 0),
      txdiffctrl_in(4 downto 0) => B"01000",
      txheader_in(5 downto 0) => B"000000",
      txinhibit_in(0) => '0',
      txoutclk_out(0) => tx_out_clk,
      txoutclkfabric_out(0) => NLW_aurora_64b66b_SL_gt_i_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_aurora_64b66b_SL_gt_i_txoutclkpcs_out_UNCONNECTED(0),
      txpcsreset_in(0) => '0',
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => txpmaresetdone_out,
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txresetdone_out(0) => NLW_aurora_64b66b_SL_gt_i_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => B"0000000",
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0'
    );
\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out,
      O => \^bufg_gt_clr_out\
    );
gtwiz_userclk_rx_reset_in_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aurora_64b66b_SL_gt_i_n_119,
      O => gtwiz_userclk_rx_reset_in
    );
gtwiz_userclk_rx_reset_in_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => gtwiz_userclk_rx_reset_in,
      Q => gtwiz_userclk_rx_reset_in_r,
      R => '0'
    );
ultrascale_rx_userclk: entity work.aurora_64b66b_SL_ultrascale_rx_userclk
     port map (
      gtwiz_reset_clk_freerun_in => '0',
      gtwiz_userclk_rx_active_out => gtwiz_userclk_rx_active_out,
      gtwiz_userclk_rx_reset_in => gtwiz_userclk_rx_reset_in_r,
      gtwiz_userclk_rx_srcclk_in => aurora_64b66b_SL_gt_i_n_118,
      gtwiz_userclk_rx_usrclk2_out => ultrascale_rx_userclk_n_1,
      gtwiz_userclk_rx_usrclk_out => \^gtwiz_userclk_rx_usrclk_out\,
      lopt => lopt_4,
      lopt_1 => lopt_5,
      lopt_2 => lopt_6
    );
\usrclk_rx_active_in_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__9\(0)
    );
\usrclk_rx_active_in_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__9\(1)
    );
\usrclk_rx_active_in_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__9\(2)
    );
\usrclk_rx_active_in_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__9\(3)
    );
\usrclk_rx_active_in_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__9\(4)
    );
\usrclk_rx_active_in_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      I5 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__9\(5)
    );
\usrclk_rx_active_in_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__9\(6)
    );
\usrclk_rx_active_in_extend_cntr[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => gtx_rx_pcsreset_comb
    );
\usrclk_rx_active_in_extend_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__9\(7)
    );
\usrclk_rx_active_in_extend_cntr[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtwiz_userclk_rx_active_out,
      O => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\
    );
\usrclk_rx_active_in_extend_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I5 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\
    );
\usrclk_rx_active_in_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__9\(0),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\
    );
\usrclk_rx_active_in_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__9\(1),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\
    );
\usrclk_rx_active_in_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__9\(2),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\
    );
\usrclk_rx_active_in_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__9\(3),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\
    );
\usrclk_rx_active_in_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__9\(4),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\
    );
\usrclk_rx_active_in_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__9\(5),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\
    );
\usrclk_rx_active_in_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__9\(6),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\
    );
\usrclk_rx_active_in_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__9\(7),
      Q => \^out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_fifo_gen_master is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of aurora_64b66b_SL_fifo_gen_master : entity is "aurora_64b66b_SL_fifo_gen_master,fifo_generator_v13_2_7,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of aurora_64b66b_SL_fifo_gen_master : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of aurora_64b66b_SL_fifo_gen_master : entity is "fifo_generator_v13_2_7,Vivado 2022.1";
end aurora_64b66b_SL_fifo_gen_master;

architecture STRUCTURE of aurora_64b66b_SL_fifo_gen_master is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 71 downto 66 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 72;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 72;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 1;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 12;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 13;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 1;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 450;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 449;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_parameter of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute x_interface_info of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute x_interface_info of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  dout(71) <= \<const0>\;
  dout(70) <= \<const0>\;
  dout(69) <= \<const0>\;
  dout(68) <= \^dout\(68);
  dout(67) <= \<const0>\;
  dout(66) <= \<const0>\;
  dout(65 downto 0) <= \^dout\(65 downto 0);
  prog_full <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.aurora_64b66b_SL_fifo_generator_v13_2_7
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 69) => NLW_U0_dout_UNCONNECTED(71 downto 69),
      dout(68) => \^dout\(68),
      dout(67 downto 66) => NLW_U0_dout_UNCONNECTED(67 downto 66),
      dout(65 downto 0) => \^dout\(65 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => overflow,
      prog_empty => prog_empty,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_CLOCK_CORRECTION_CHANNEL_BONDING is
  port (
    CC_RX_HEADER_OUT_ERR : out STD_LOGIC;
    do_rd_en_i : out STD_LOGIC;
    master_do_rd_en_reg_0 : out STD_LOGIC;
    CC_detect_dlyd1 : out STD_LOGIC;
    CB_detect_dlyd0p5 : out STD_LOGIC;
    final_gater_for_fifo_din_i : out STD_LOGIC;
    rx_lossofsync_i : out STD_LOGIC;
    bit_err_chan_bond_i : out STD_LOGIC;
    ANY_VLD_BTF_FLAG : out STD_LOGIC;
    valid_btf_detect_dlyd1 : out STD_LOGIC;
    RX_ENABLE_ERR_DETECT_reg : out STD_LOGIC;
    hold_reg_r_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 66 downto 0 );
    rxdatavalid_i : out STD_LOGIC;
    hard_err_usr0 : out STD_LOGIC;
    rxfsm_reset_i : out STD_LOGIC;
    \LINK_RESET_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LINK_RESET_OUT0 : out STD_LOGIC;
    START_CB_WRITES_OUT : out STD_LOGIC;
    srst : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    s_level_out_d5_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    in0 : in STD_LOGIC;
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    hold_reg_reg_0 : in STD_LOGIC;
    CC_detect_pulse_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    CB_detect0 : in STD_LOGIC;
    \count_for_reset_r_reg[23]_0\ : in STD_LOGIC;
    rx_enable_err_detect_i : in STD_LOGIC;
    hard_err_usr_reg : in STD_LOGIC;
    do_wr_en_reg_0 : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk : in STD_LOGIC;
    hard_err_usr_reg_0 : in STD_LOGIC;
    allow_block_sync_propagation_reg : in STD_LOGIC;
    LINK_RESET_OUT_reg : in STD_LOGIC;
    hard_err_rst_int : in STD_LOGIC;
    \raw_data_r_reg[65]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    UNSCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 63 downto 0 );
    CB_detect : in STD_LOGIC;
    \valid_btf_detect_extend_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    START_CB_WRITES_OUT_reg_0 : in STD_LOGIC
  );
end aurora_64b66b_SL_CLOCK_CORRECTION_CHANNEL_BONDING;

architecture STRUCTURE of aurora_64b66b_SL_CLOCK_CORRECTION_CHANNEL_BONDING is
  signal \^any_vld_btf_flag\ : STD_LOGIC;
  signal ANY_VLD_BTF_FLAG_i_1_n_0 : STD_LOGIC;
  signal \^cb_detect_dlyd0p5\ : STD_LOGIC;
  signal CB_detect_dlyd1 : STD_LOGIC;
  signal CB_detect_dlyd10 : STD_LOGIC;
  signal CB_detect_dlyd1p0 : STD_LOGIC;
  signal CC_RX_HEADER_OUT_ERR0 : STD_LOGIC;
  signal CC_detect_pulse_r : STD_LOGIC;
  signal FINAL_GATER_FOR_FIFO_DIN_i_1_n_0 : STD_LOGIC;
  signal FINAL_GATER_FOR_FIFO_DIN_i_3_n_0 : STD_LOGIC;
  signal FINAL_GATER_FOR_FIFO_DIN_i_4_n_0 : STD_LOGIC;
  signal FINAL_GATER_FOR_FIFO_DIN_i_5_n_0 : STD_LOGIC;
  signal FINAL_GATER_FOR_FIFO_DIN_i_6_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT2_out : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0 : STD_LOGIC;
  signal \LINK_RESET[0]_i_2_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_3_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_4_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_5_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_6_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal \^start_cb_writes_out\ : STD_LOGIC;
  signal START_CB_WRITES_OUT_i_1_n_0 : STD_LOGIC;
  signal \^bit_err_chan_bond_i\ : STD_LOGIC;
  signal buffer_too_empty_c : STD_LOGIC;
  signal \count_for_reset_r[0]_i_3_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \count_for_reset_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal do_rd_en : STD_LOGIC;
  signal \^do_rd_en_i\ : STD_LOGIC;
  signal do_wr_en : STD_LOGIC;
  signal do_wr_en_i_1_n_0 : STD_LOGIC;
  signal do_wr_en_i_2_n_0 : STD_LOGIC;
  signal do_wr_en_i_3_n_0 : STD_LOGIC;
  signal fifo_din_i_reg : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \fifo_din_i_reg[71]_i_1_n_0\ : STD_LOGIC;
  signal fifo_dout_i : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal \^final_gater_for_fifo_din_i\ : STD_LOGIC;
  signal flag_mask_CB_r_i_1_n_0 : STD_LOGIC;
  signal flag_mask_CB_r_i_3_n_0 : STD_LOGIC;
  signal flag_mask_CB_r_i_4_n_0 : STD_LOGIC;
  signal flag_mask_CB_r_i_5_n_0 : STD_LOGIC;
  signal flag_mask_CB_r_i_6_n_0 : STD_LOGIC;
  signal flag_mask_CB_r_reg_n_0 : STD_LOGIC;
  signal hold_reg : STD_LOGIC;
  signal hold_reg_r : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal link_reset_0_c : STD_LOGIC;
  signal master_do_rd_en_q : STD_LOGIC;
  signal \^master_do_rd_en_reg_0\ : STD_LOGIC;
  signal new_do_wr_en : STD_LOGIC;
  signal new_do_wr_en_i_1_n_0 : STD_LOGIC;
  signal new_underflow_flag_c : STD_LOGIC;
  signal new_underflow_flag_c0 : STD_LOGIC;
  signal overflow_flag_c : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_in : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[35]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[36]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[37]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[38]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[39]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[40]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[41]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[42]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[43]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[44]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[45]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[46]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[47]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[48]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[49]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[50]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[51]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[52]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[53]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[54]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[55]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[56]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[57]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[58]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[59]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[60]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[61]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[62]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[63]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[64]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[65]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[35]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[36]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[37]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[38]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[39]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[40]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[41]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[42]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[43]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[44]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[45]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[46]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[47]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[48]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[49]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[50]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[51]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[52]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[53]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[54]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[55]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[56]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[57]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[58]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[59]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[60]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[61]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[62]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[63]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[64]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[65]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[66]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal rd_err_c : STD_LOGIC;
  signal rd_err_pre : STD_LOGIC;
  signal rxbuferr_out_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdatavalid_lookahead_i : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_0 : STD_LOGIC;
  signal u_rst_sync_btf_sync_n_0 : STD_LOGIC;
  signal underflow_flag_c : STD_LOGIC;
  signal underflow_flag_r1 : STD_LOGIC;
  signal underflow_flag_r10 : STD_LOGIC;
  signal underflow_flag_r2 : STD_LOGIC;
  signal underflow_flag_r3 : STD_LOGIC;
  signal valid_btf_detect : STD_LOGIC;
  signal valid_btf_detect_c : STD_LOGIC;
  signal valid_btf_detect_c1 : STD_LOGIC;
  signal valid_btf_detect_extend_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal valid_btf_detect_extend_r2 : STD_LOGIC;
  signal valid_btf_detect_extend_r20_n_0 : STD_LOGIC;
  signal valid_btf_detect_r : STD_LOGIC;
  signal valid_btf_detect_r_i_2_n_0 : STD_LOGIC;
  signal valid_btf_detect_r_i_3_n_0 : STD_LOGIC;
  signal valid_btf_detect_r_i_4_n_0 : STD_LOGIC;
  signal valid_btf_detect_r_i_5_n_0 : STD_LOGIC;
  signal wait_for_rd_en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wait_for_rd_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_2_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en[5]_i_1_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wait_for_wr_en_wr3_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_wr4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_err_c : STD_LOGIC;
  signal wr_err_rd_clk_pre : STD_LOGIC;
  signal wr_monitor_flag : STD_LOGIC;
  signal wr_monitor_flag_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_SRLC32E_inst_4_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 71 downto 66 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ANY_VLD_BTF_FLAG_i_1 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of CC_RX_HEADER_OUT_ERR_i_1 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of FINAL_GATER_FOR_FIFO_DIN_i_1 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_onehot_cdr_reset_fsm_r[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of RXDATAVALID_IN_REG_i_1 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of RX_HARD_ERR_i_1 : label is "soft_lutpair82";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_4 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_4 : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 ";
  attribute SOFT_HLUTNM of START_CB_WRITES_OUT_i_1 : label is "soft_lutpair88";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of flag_mask_CB_r_i_3 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of hard_err_usr_i_1 : label is "soft_lutpair82";
  attribute shift_extract : string;
  attribute shift_extract of master_do_rd_en_q_reg : label is "{no}";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \master_fifo.data_fifo\ : label is "aurora_64b66b_SL_fifo_gen_master,fifo_generator_v13_2_7,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \master_fifo.data_fifo\ : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \master_fifo.data_fifo\ : label is "fifo_generator_v13_2_7,Vivado 2022.1";
  attribute SOFT_HLUTNM of new_do_wr_en_i_1 : label is "soft_lutpair83";
  attribute inverted : string;
  attribute inverted of new_underflow_flag_c_reg_inv : label is "yes";
  attribute shift_extract of \raw_data_r_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[35]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[36]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[37]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[38]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[39]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[40]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[41]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[42]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[43]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[44]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[45]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[46]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[47]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[48]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[49]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[50]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[51]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[52]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[53]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[54]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[55]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[56]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[57]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[58]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[59]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[60]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[61]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[62]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[63]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[64]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[65]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[66]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[9]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[35]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[36]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[37]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[38]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[39]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[40]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[41]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[42]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[43]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[44]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[45]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[46]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[47]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[48]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[49]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[50]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[51]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[52]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[53]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[54]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[55]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[56]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[57]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[58]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[59]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[60]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[61]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[62]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[63]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[64]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[65]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[66]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[9]\ : label is "{no}";
  attribute SOFT_HLUTNM of rxfsm_reset_i_inferred_i_1 : label is "soft_lutpair86";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of valid_btf_detect_reg : label is "no";
  attribute shift_extract of valid_btf_detect_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wait_for_rd_en[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \wait_for_rd_en[2]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \wait_for_wr_en[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \wait_for_wr_en[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \wait_for_wr_en[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wait_for_wr_en[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wait_for_wr_en[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \wait_for_wr_en[5]_i_2\ : label is "soft_lutpair81";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[2]_srl3\ : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[2]_srl3\ : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[2]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[3]_srl3\ : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[3]_srl3\ : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[3]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[4]_srl3\ : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[4]_srl3\ : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[4]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[5]_srl3\ : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[5]_srl3\ : label is "inst/\aurora_64b66b_SL_core_i/aurora_64b66b_SL_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3 ";
  attribute shift_extract of wr_err_rd_clk_sync_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wr_monitor_flag[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wr_monitor_flag[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wr_monitor_flag[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_monitor_flag[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_monitor_flag[4]_i_2\ : label is "soft_lutpair80";
begin
  ANY_VLD_BTF_FLAG <= \^any_vld_btf_flag\;
  CB_detect_dlyd0p5 <= \^cb_detect_dlyd0p5\;
  Q(66 downto 0) <= \^q\(66 downto 0);
  START_CB_WRITES_OUT <= \^start_cb_writes_out\;
  bit_err_chan_bond_i <= \^bit_err_chan_bond_i\;
  do_rd_en_i <= \^do_rd_en_i\;
  final_gater_for_fifo_din_i <= \^final_gater_for_fifo_din_i\;
  master_do_rd_en_reg_0 <= \^master_do_rd_en_reg_0\;
ANY_VLD_BTF_FLAG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^any_vld_btf_flag\,
      I1 => p_13_in,
      I2 => do_wr_en_i_2_n_0,
      O => ANY_VLD_BTF_FLAG_i_1_n_0
    );
ANY_VLD_BTF_FLAG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => ANY_VLD_BTF_FLAG_i_1_n_0,
      Q => \^any_vld_btf_flag\,
      R => '0'
    );
CB_detect_dlyd0p5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect0,
      Q => \^cb_detect_dlyd0p5\,
      R => SR(0)
    );
CB_detect_dlyd1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CB_detect_dlyd1p0,
      I1 => \^cb_detect_dlyd0p5\,
      O => CB_detect_dlyd10
    );
CB_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect_dlyd10,
      Q => CB_detect_dlyd1,
      R => SR(0)
    );
CB_detect_dlyd1p0_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^cb_detect_dlyd0p5\,
      Q => CB_detect_dlyd1p0,
      R => SR(0)
    );
CC_RXLOSSOFSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_0,
      Q => rx_lossofsync_i,
      R => '0'
    );
CC_RX_HEADER_OUT_ERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080888"
    )
        port map (
      I0 => \^q\(66),
      I1 => \^master_do_rd_en_reg_0\,
      I2 => hold_reg_r,
      I3 => \^q\(64),
      I4 => \^q\(65),
      O => CC_RX_HEADER_OUT_ERR0
    );
CC_RX_HEADER_OUT_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => CC_RX_HEADER_OUT_ERR0,
      Q => CC_RX_HEADER_OUT_ERR,
      R => '0'
    );
CC_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_15_in,
      Q => CC_detect_dlyd1,
      R => SR(0)
    );
CC_detect_pulse_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CC_detect_pulse_i,
      Q => CC_detect_pulse_r,
      R => '0'
    );
FINAL_GATER_FOR_FIFO_DIN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => do_wr_en_reg_0,
      I1 => p_13_in,
      I2 => \^final_gater_for_fifo_din_i\,
      O => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0
    );
FINAL_GATER_FOR_FIFO_DIN_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => FINAL_GATER_FOR_FIFO_DIN_i_3_n_0,
      I1 => FINAL_GATER_FOR_FIFO_DIN_i_4_n_0,
      I2 => \raw_data_r_r_reg_n_0_[55]\,
      I3 => \raw_data_r_r_reg_n_0_[62]\,
      I4 => \raw_data_r_r_reg_n_0_[49]\,
      O => p_13_in
    );
FINAL_GATER_FOR_FIFO_DIN_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[51]\,
      I1 => p_0_in10_in,
      I2 => \raw_data_r_r_reg_n_0_[52]\,
      I3 => \raw_data_r_r_reg_n_0_[53]\,
      I4 => FINAL_GATER_FOR_FIFO_DIN_i_5_n_0,
      O => FINAL_GATER_FOR_FIFO_DIN_i_3_n_0
    );
FINAL_GATER_FOR_FIFO_DIN_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[63]\,
      I1 => \raw_data_r_r_reg_n_0_[59]\,
      I2 => \raw_data_r_r_reg_n_0_[50]\,
      I3 => \raw_data_r_r_reg_n_0_[61]\,
      I4 => FINAL_GATER_FOR_FIFO_DIN_i_6_n_0,
      O => FINAL_GATER_FOR_FIFO_DIN_i_4_n_0
    );
FINAL_GATER_FOR_FIFO_DIN_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[60]\,
      I1 => \raw_data_r_r_reg_n_0_[56]\,
      I2 => \raw_data_r_r_reg_n_0_[65]\,
      I3 => \raw_data_r_r_reg_n_0_[64]\,
      O => FINAL_GATER_FOR_FIFO_DIN_i_5_n_0
    );
FINAL_GATER_FOR_FIFO_DIN_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[48]\,
      I1 => \raw_data_r_r_reg_n_0_[58]\,
      I2 => \raw_data_r_r_reg_n_0_[54]\,
      I3 => \raw_data_r_r_reg_n_0_[57]\,
      O => FINAL_GATER_FOR_FIFO_DIN_i_6_n_0
    );
FINAL_GATER_FOR_FIFO_DIN_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0,
      Q => \^final_gater_for_fifo_din_i\,
      R => SR(0)
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000555555554"
    )
        port map (
      I0 => FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0,
      I1 => wr_monitor_flag_reg(0),
      I2 => wr_monitor_flag_reg(1),
      I3 => wr_monitor_flag_reg(3),
      I4 => wr_monitor_flag_reg(2),
      I5 => wr_monitor_flag_reg(4),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAFABABAB"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk,
      I1 => \^bit_err_chan_bond_i\,
      I2 => FIRST_CB_BITERR_CB_RESET_OUT2_out,
      I3 => new_do_wr_en,
      I4 => flag_mask_CB_r_i_3_n_0,
      I5 => FIRST_CB_BITERR_CB_RESET_OUT0,
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => wr_monitor_flag_reg(1),
      I1 => wr_monitor_flag_reg(3),
      I2 => wr_monitor_flag_reg(2),
      I3 => wr_monitor_flag_reg(4),
      I4 => flag_mask_CB_r_reg_n_0,
      O => FIRST_CB_BITERR_CB_RESET_OUT2_out
    );
FIRST_CB_BITERR_CB_RESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0,
      Q => \^bit_err_chan_bond_i\,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => link_reset_0_c,
      I1 => allow_block_sync_propagation_reg,
      I2 => hard_err_rst_int,
      O => \LINK_RESET_reg[0]_0\(0)
    );
\LINK_RESET[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8000000000000"
    )
        port map (
      I0 => \LINK_RESET[0]_i_2_n_0\,
      I1 => count_for_reset_r_reg(1),
      I2 => count_for_reset_r_reg(2),
      I3 => \LINK_RESET[0]_i_3_n_0\,
      I4 => \LINK_RESET[0]_i_4_n_0\,
      I5 => \LINK_RESET[0]_i_5_n_0\,
      O => link_reset_0
    );
\LINK_RESET[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => count_for_reset_r_reg(3),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(7),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(4),
      O => \LINK_RESET[0]_i_2_n_0\
    );
\LINK_RESET[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count_for_reset_r_reg(6),
      I1 => count_for_reset_r_reg(7),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(3),
      I5 => count_for_reset_r_reg(0),
      O => \LINK_RESET[0]_i_3_n_0\
    );
\LINK_RESET[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => count_for_reset_r_reg(10),
      I1 => count_for_reset_r_reg(11),
      I2 => count_for_reset_r_reg(8),
      I3 => count_for_reset_r_reg(9),
      I4 => \LINK_RESET[0]_i_6_n_0\,
      O => \LINK_RESET[0]_i_4_n_0\
    );
\LINK_RESET[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(20),
      I1 => count_for_reset_r_reg(21),
      I2 => count_for_reset_r_reg(18),
      I3 => count_for_reset_r_reg(19),
      I4 => count_for_reset_r_reg(23),
      I5 => count_for_reset_r_reg(22),
      O => \LINK_RESET[0]_i_5_n_0\
    );
\LINK_RESET[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(14),
      I1 => count_for_reset_r_reg(15),
      I2 => count_for_reset_r_reg(12),
      I3 => count_for_reset_r_reg(13),
      I4 => count_for_reset_r_reg(17),
      I5 => count_for_reset_r_reg(16),
      O => \LINK_RESET[0]_i_6_n_0\
    );
LINK_RESET_OUT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => LINK_RESET_OUT_reg,
      I1 => link_reset_0_c,
      O => LINK_RESET_OUT0
    );
\LINK_RESET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_0_c,
      R => '0'
    );
RXDATAVALID_IN_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^master_do_rd_en_reg_0\,
      I1 => \^q\(66),
      O => rxdatavalid_i
    );
\RX_DATA_REG[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_reg_r,
      O => hold_reg_r_reg_0
    );
RX_HARD_ERR_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rx_enable_err_detect_i,
      I1 => hard_err_usr_reg,
      I2 => rxbuferr_out_i(0),
      I3 => rxbuferr_out_i(1),
      O => RX_ENABLE_ERR_DETECT_reg
    );
SRLC32E_inst_4: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => rxdatavalid_to_fifo_i,
      Q => rxdatavalid_lookahead_i,
      Q31 => NLW_SRLC32E_inst_4_Q31_UNCONNECTED
    );
START_CB_WRITES_OUT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_13_in,
      I1 => START_CB_WRITES_OUT_reg_0,
      I2 => \^start_cb_writes_out\,
      O => START_CB_WRITES_OUT_i_1_n_0
    );
START_CB_WRITES_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => START_CB_WRITES_OUT_i_1_n_0,
      Q => \^start_cb_writes_out\,
      R => SR(0)
    );
\count_for_reset_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_15\,
      Q => count_for_reset_r_reg(0),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \count_for_reset_r_reg[0]_i_2_n_0\,
      CO(6) => \count_for_reset_r_reg[0]_i_2_n_1\,
      CO(5) => \count_for_reset_r_reg[0]_i_2_n_2\,
      CO(4) => \count_for_reset_r_reg[0]_i_2_n_3\,
      CO(3) => \count_for_reset_r_reg[0]_i_2_n_4\,
      CO(2) => \count_for_reset_r_reg[0]_i_2_n_5\,
      CO(1) => \count_for_reset_r_reg[0]_i_2_n_6\,
      CO(0) => \count_for_reset_r_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \count_for_reset_r_reg[0]_i_2_n_8\,
      O(6) => \count_for_reset_r_reg[0]_i_2_n_9\,
      O(5) => \count_for_reset_r_reg[0]_i_2_n_10\,
      O(4) => \count_for_reset_r_reg[0]_i_2_n_11\,
      O(3) => \count_for_reset_r_reg[0]_i_2_n_12\,
      O(2) => \count_for_reset_r_reg[0]_i_2_n_13\,
      O(1) => \count_for_reset_r_reg[0]_i_2_n_14\,
      O(0) => \count_for_reset_r_reg[0]_i_2_n_15\,
      S(7 downto 1) => count_for_reset_r_reg(7 downto 1),
      S(0) => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_13\,
      Q => count_for_reset_r_reg(10),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_12\,
      Q => count_for_reset_r_reg(11),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_11\,
      Q => count_for_reset_r_reg(12),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_10\,
      Q => count_for_reset_r_reg(13),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_9\,
      Q => count_for_reset_r_reg(14),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_8\,
      Q => count_for_reset_r_reg(15),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_15\,
      Q => count_for_reset_r_reg(16),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_for_reset_r_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \count_for_reset_r_reg[16]_i_1_n_1\,
      CO(5) => \count_for_reset_r_reg[16]_i_1_n_2\,
      CO(4) => \count_for_reset_r_reg[16]_i_1_n_3\,
      CO(3) => \count_for_reset_r_reg[16]_i_1_n_4\,
      CO(2) => \count_for_reset_r_reg[16]_i_1_n_5\,
      CO(1) => \count_for_reset_r_reg[16]_i_1_n_6\,
      CO(0) => \count_for_reset_r_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_for_reset_r_reg[16]_i_1_n_8\,
      O(6) => \count_for_reset_r_reg[16]_i_1_n_9\,
      O(5) => \count_for_reset_r_reg[16]_i_1_n_10\,
      O(4) => \count_for_reset_r_reg[16]_i_1_n_11\,
      O(3) => \count_for_reset_r_reg[16]_i_1_n_12\,
      O(2) => \count_for_reset_r_reg[16]_i_1_n_13\,
      O(1) => \count_for_reset_r_reg[16]_i_1_n_14\,
      O(0) => \count_for_reset_r_reg[16]_i_1_n_15\,
      S(7 downto 0) => count_for_reset_r_reg(23 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_14\,
      Q => count_for_reset_r_reg(17),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_13\,
      Q => count_for_reset_r_reg(18),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_12\,
      Q => count_for_reset_r_reg(19),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_14\,
      Q => count_for_reset_r_reg(1),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_11\,
      Q => count_for_reset_r_reg(20),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_10\,
      Q => count_for_reset_r_reg(21),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_9\,
      Q => count_for_reset_r_reg(22),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_8\,
      Q => count_for_reset_r_reg(23),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_13\,
      Q => count_for_reset_r_reg(2),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_12\,
      Q => count_for_reset_r_reg(3),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_11\,
      Q => count_for_reset_r_reg(4),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_10\,
      Q => count_for_reset_r_reg(5),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_9\,
      Q => count_for_reset_r_reg(6),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_8\,
      Q => count_for_reset_r_reg(7),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_15\,
      Q => count_for_reset_r_reg(8),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_for_reset_r_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(6) => \count_for_reset_r_reg[8]_i_1_n_1\,
      CO(5) => \count_for_reset_r_reg[8]_i_1_n_2\,
      CO(4) => \count_for_reset_r_reg[8]_i_1_n_3\,
      CO(3) => \count_for_reset_r_reg[8]_i_1_n_4\,
      CO(2) => \count_for_reset_r_reg[8]_i_1_n_5\,
      CO(1) => \count_for_reset_r_reg[8]_i_1_n_6\,
      CO(0) => \count_for_reset_r_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_for_reset_r_reg[8]_i_1_n_8\,
      O(6) => \count_for_reset_r_reg[8]_i_1_n_9\,
      O(5) => \count_for_reset_r_reg[8]_i_1_n_10\,
      O(4) => \count_for_reset_r_reg[8]_i_1_n_11\,
      O(3) => \count_for_reset_r_reg[8]_i_1_n_12\,
      O(2) => \count_for_reset_r_reg[8]_i_1_n_13\,
      O(1) => \count_for_reset_r_reg[8]_i_1_n_14\,
      O(0) => \count_for_reset_r_reg[8]_i_1_n_15\,
      S(7 downto 0) => count_for_reset_r_reg(15 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_14\,
      Q => count_for_reset_r_reg(9),
      R => \count_for_reset_r_reg[23]_0\
    );
do_rd_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => cbcc_fifo_reset_rd_clk,
      I1 => wait_for_rd_en(2),
      I2 => wait_for_rd_en(1),
      O => do_rd_en
    );
do_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => new_underflow_flag_c,
      Q => \^do_rd_en_i\,
      R => do_rd_en
    );
do_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F80000"
    )
        port map (
      I0 => do_wr_en_reg_0,
      I1 => p_13_in,
      I2 => \^final_gater_for_fifo_din_i\,
      I3 => overflow_flag_c,
      I4 => \raw_data_r_reg_n_0_[66]\,
      I5 => do_wr_en_i_2_n_0,
      O => do_wr_en_i_1_n_0
    );
do_wr_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_for_wr_en_wr4(4),
      I1 => wait_for_wr_en_wr4(0),
      I2 => wait_for_wr_en_wr4(3),
      I3 => do_wr_en_i_3_n_0,
      O => do_wr_en_i_2_n_0
    );
do_wr_en_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => wait_for_wr_en_wr4(2),
      I1 => SR(0),
      I2 => wait_for_wr_en_wr4(5),
      I3 => wait_for_wr_en_wr4(1),
      O => do_wr_en_i_3_n_0
    );
do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => do_wr_en_i_1_n_0,
      Q => do_wr_en,
      R => '0'
    );
\fifo_din_i_reg[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => do_wr_en_reg_0,
      I1 => p_13_in,
      I2 => do_wr_en,
      O => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[0]\,
      Q => fifo_din_i_reg(0),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[10]\,
      Q => fifo_din_i_reg(10),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[11]\,
      Q => fifo_din_i_reg(11),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[12]\,
      Q => fifo_din_i_reg(12),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[13]\,
      Q => fifo_din_i_reg(13),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[14]\,
      Q => fifo_din_i_reg(14),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[15]\,
      Q => fifo_din_i_reg(15),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[16]\,
      Q => fifo_din_i_reg(16),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[17]\,
      Q => fifo_din_i_reg(17),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[18]\,
      Q => fifo_din_i_reg(18),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[19]\,
      Q => fifo_din_i_reg(19),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[1]\,
      Q => fifo_din_i_reg(1),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[20]\,
      Q => fifo_din_i_reg(20),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[21]\,
      Q => fifo_din_i_reg(21),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[22]\,
      Q => fifo_din_i_reg(22),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[23]\,
      Q => fifo_din_i_reg(23),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[24]\,
      Q => fifo_din_i_reg(24),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[25]\,
      Q => fifo_din_i_reg(25),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[26]\,
      Q => fifo_din_i_reg(26),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[27]\,
      Q => fifo_din_i_reg(27),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[28]\,
      Q => fifo_din_i_reg(28),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[29]\,
      Q => fifo_din_i_reg(29),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[2]\,
      Q => fifo_din_i_reg(2),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[30]\,
      Q => fifo_din_i_reg(30),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[31]\,
      Q => fifo_din_i_reg(31),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[32]\,
      Q => fifo_din_i_reg(32),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[33]\,
      Q => fifo_din_i_reg(33),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[34]\,
      Q => fifo_din_i_reg(34),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[35]\,
      Q => fifo_din_i_reg(35),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[36]\,
      Q => fifo_din_i_reg(36),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[37]\,
      Q => fifo_din_i_reg(37),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[38]\,
      Q => fifo_din_i_reg(38),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[39]\,
      Q => fifo_din_i_reg(39),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[3]\,
      Q => fifo_din_i_reg(3),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[40]\,
      Q => fifo_din_i_reg(40),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[41]\,
      Q => fifo_din_i_reg(41),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[42]\,
      Q => fifo_din_i_reg(42),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[43]\,
      Q => fifo_din_i_reg(43),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[44]\,
      Q => fifo_din_i_reg(44),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[45]\,
      Q => fifo_din_i_reg(45),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[46]\,
      Q => fifo_din_i_reg(46),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[47]\,
      Q => fifo_din_i_reg(47),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[48]\,
      Q => fifo_din_i_reg(48),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[49]\,
      Q => fifo_din_i_reg(49),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[4]\,
      Q => fifo_din_i_reg(4),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[50]\,
      Q => fifo_din_i_reg(50),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[51]\,
      Q => fifo_din_i_reg(51),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[52]\,
      Q => fifo_din_i_reg(52),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[53]\,
      Q => fifo_din_i_reg(53),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[54]\,
      Q => fifo_din_i_reg(54),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[55]\,
      Q => fifo_din_i_reg(55),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[56]\,
      Q => fifo_din_i_reg(56),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[57]\,
      Q => fifo_din_i_reg(57),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[58]\,
      Q => fifo_din_i_reg(58),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[59]\,
      Q => fifo_din_i_reg(59),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[5]\,
      Q => fifo_din_i_reg(5),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[60]\,
      Q => fifo_din_i_reg(60),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[61]\,
      Q => fifo_din_i_reg(61),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[62]\,
      Q => fifo_din_i_reg(62),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[63]\,
      Q => fifo_din_i_reg(63),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[64]\,
      Q => fifo_din_i_reg(64),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[65]\,
      Q => fifo_din_i_reg(65),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => rxdatavalid_lookahead_i,
      Q => fifo_din_i_reg(66),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CC_detect_pulse_r,
      Q => fifo_din_i_reg(67),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_0_in10_in,
      Q => fifo_din_i_reg(68),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect_dlyd1,
      Q => fifo_din_i_reg(69),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[6]\,
      Q => fifo_din_i_reg(6),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect,
      Q => fifo_din_i_reg(70),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CC_detect_pulse_i,
      Q => fifo_din_i_reg(71),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[7]\,
      Q => fifo_din_i_reg(7),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[8]\,
      Q => fifo_din_i_reg(8),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_din_i_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_r_reg_n_0_[9]\,
      Q => fifo_din_i_reg(9),
      R => \fifo_din_i_reg[71]_i_1_n_0\
    );
\fifo_dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(0),
      Q => \^q\(0),
      R => '0'
    );
\fifo_dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(10),
      Q => \^q\(10),
      R => '0'
    );
\fifo_dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(11),
      Q => \^q\(11),
      R => '0'
    );
\fifo_dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(12),
      Q => \^q\(12),
      R => '0'
    );
\fifo_dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(13),
      Q => \^q\(13),
      R => '0'
    );
\fifo_dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(14),
      Q => \^q\(14),
      R => '0'
    );
\fifo_dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(15),
      Q => \^q\(15),
      R => '0'
    );
\fifo_dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(16),
      Q => \^q\(16),
      R => '0'
    );
\fifo_dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(17),
      Q => \^q\(17),
      R => '0'
    );
\fifo_dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(18),
      Q => \^q\(18),
      R => '0'
    );
\fifo_dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(19),
      Q => \^q\(19),
      R => '0'
    );
\fifo_dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(1),
      Q => \^q\(1),
      R => '0'
    );
\fifo_dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(20),
      Q => \^q\(20),
      R => '0'
    );
\fifo_dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(21),
      Q => \^q\(21),
      R => '0'
    );
\fifo_dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(22),
      Q => \^q\(22),
      R => '0'
    );
\fifo_dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(23),
      Q => \^q\(23),
      R => '0'
    );
\fifo_dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(24),
      Q => \^q\(24),
      R => '0'
    );
\fifo_dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(25),
      Q => \^q\(25),
      R => '0'
    );
\fifo_dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(26),
      Q => \^q\(26),
      R => '0'
    );
\fifo_dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(27),
      Q => \^q\(27),
      R => '0'
    );
\fifo_dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(28),
      Q => \^q\(28),
      R => '0'
    );
\fifo_dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(29),
      Q => \^q\(29),
      R => '0'
    );
\fifo_dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(2),
      Q => \^q\(2),
      R => '0'
    );
\fifo_dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(30),
      Q => \^q\(30),
      R => '0'
    );
\fifo_dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(31),
      Q => \^q\(31),
      R => '0'
    );
\fifo_dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(32),
      Q => \^q\(32),
      R => '0'
    );
\fifo_dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(33),
      Q => \^q\(33),
      R => '0'
    );
\fifo_dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(34),
      Q => \^q\(34),
      R => '0'
    );
\fifo_dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(35),
      Q => \^q\(35),
      R => '0'
    );
\fifo_dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(36),
      Q => \^q\(36),
      R => '0'
    );
\fifo_dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(37),
      Q => \^q\(37),
      R => '0'
    );
\fifo_dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(38),
      Q => \^q\(38),
      R => '0'
    );
\fifo_dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(39),
      Q => \^q\(39),
      R => '0'
    );
\fifo_dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(3),
      Q => \^q\(3),
      R => '0'
    );
\fifo_dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(40),
      Q => \^q\(40),
      R => '0'
    );
\fifo_dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(41),
      Q => \^q\(41),
      R => '0'
    );
\fifo_dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(42),
      Q => \^q\(42),
      R => '0'
    );
\fifo_dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(43),
      Q => \^q\(43),
      R => '0'
    );
\fifo_dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(44),
      Q => \^q\(44),
      R => '0'
    );
\fifo_dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(45),
      Q => \^q\(45),
      R => '0'
    );
\fifo_dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(46),
      Q => \^q\(46),
      R => '0'
    );
\fifo_dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(47),
      Q => \^q\(47),
      R => '0'
    );
\fifo_dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(48),
      Q => \^q\(48),
      R => '0'
    );
\fifo_dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(49),
      Q => \^q\(49),
      R => '0'
    );
\fifo_dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(4),
      Q => \^q\(4),
      R => '0'
    );
\fifo_dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(50),
      Q => \^q\(50),
      R => '0'
    );
\fifo_dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(51),
      Q => \^q\(51),
      R => '0'
    );
\fifo_dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(52),
      Q => \^q\(52),
      R => '0'
    );
\fifo_dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(53),
      Q => \^q\(53),
      R => '0'
    );
\fifo_dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(54),
      Q => \^q\(54),
      R => '0'
    );
\fifo_dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(55),
      Q => \^q\(55),
      R => '0'
    );
\fifo_dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(56),
      Q => \^q\(56),
      R => '0'
    );
\fifo_dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(57),
      Q => \^q\(57),
      R => '0'
    );
\fifo_dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(58),
      Q => \^q\(58),
      R => '0'
    );
\fifo_dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(59),
      Q => \^q\(59),
      R => '0'
    );
\fifo_dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(5),
      Q => \^q\(5),
      R => '0'
    );
\fifo_dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(60),
      Q => \^q\(60),
      R => '0'
    );
\fifo_dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(61),
      Q => \^q\(61),
      R => '0'
    );
\fifo_dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(62),
      Q => \^q\(62),
      R => '0'
    );
\fifo_dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(63),
      Q => \^q\(63),
      R => '0'
    );
\fifo_dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(64),
      Q => \^q\(64),
      R => '0'
    );
\fifo_dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(65),
      Q => \^q\(65),
      R => '0'
    );
\fifo_dout_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(68),
      Q => \^q\(66),
      R => '0'
    );
\fifo_dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(6),
      Q => \^q\(6),
      R => '0'
    );
\fifo_dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(7),
      Q => \^q\(7),
      R => '0'
    );
\fifo_dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(8),
      Q => \^q\(8),
      R => '0'
    );
\fifo_dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => fifo_dout_i(9),
      Q => \^q\(9),
      R => '0'
    );
flag_mask_CB_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
        port map (
      I0 => FIRST_CB_BITERR_CB_RESET_OUT0,
      I1 => wr_monitor_flag,
      I2 => flag_mask_CB_r_i_3_n_0,
      I3 => flag_mask_CB_r_reg_n_0,
      I4 => cbcc_fifo_reset_to_fifo_wr_clk,
      O => flag_mask_CB_r_i_1_n_0
    );
flag_mask_CB_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => flag_mask_CB_r_i_4_n_0,
      I1 => flag_mask_CB_r_i_5_n_0,
      I2 => flag_mask_CB_r_i_6_n_0,
      I3 => fifo_din_i_reg(48),
      I4 => fifo_din_i_reg(53),
      I5 => fifo_din_i_reg(52),
      O => FIRST_CB_BITERR_CB_RESET_OUT0
    );
flag_mask_CB_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => wr_monitor_flag_reg(4),
      I1 => wr_monitor_flag_reg(2),
      I2 => wr_monitor_flag_reg(1),
      I3 => wr_monitor_flag_reg(0),
      I4 => wr_monitor_flag_reg(3),
      O => flag_mask_CB_r_i_3_n_0
    );
flag_mask_CB_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => fifo_din_i_reg(55),
      I1 => fifo_din_i_reg(62),
      I2 => fifo_din_i_reg(58),
      I3 => fifo_din_i_reg(61),
      I4 => fifo_din_i_reg(51),
      I5 => fifo_din_i_reg(50),
      O => flag_mask_CB_r_i_4_n_0
    );
flag_mask_CB_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => fifo_din_i_reg(54),
      I1 => fifo_din_i_reg(59),
      I2 => fifo_din_i_reg(63),
      I3 => fifo_din_i_reg(57),
      O => flag_mask_CB_r_i_5_n_0
    );
flag_mask_CB_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => fifo_din_i_reg(60),
      I1 => fifo_din_i_reg(49),
      I2 => fifo_din_i_reg(68),
      I3 => fifo_din_i_reg(56),
      O => flag_mask_CB_r_i_6_n_0
    );
flag_mask_CB_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => flag_mask_CB_r_i_1_n_0,
      Q => flag_mask_CB_r_reg_n_0,
      R => '0'
    );
hard_err_usr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => hard_err_usr_reg,
      I1 => rxbuferr_out_i(0),
      I2 => rxbuferr_out_i(1),
      I3 => hard_err_usr_reg_0,
      O => hard_err_usr0
    );
hold_reg_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => \^do_rd_en_i\,
      D => hold_reg,
      Q => hold_reg_r,
      R => hold_reg_reg_0
    );
hold_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => \^do_rd_en_i\,
      D => \^do_rd_en_i\,
      Q => hold_reg,
      R => hold_reg_reg_0
    );
master_do_rd_en_q_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => \out\,
      Q => master_do_rd_en_q,
      R => cbcc_fifo_reset_rd_clk
    );
master_do_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => master_do_rd_en_q,
      Q => \^master_do_rd_en_reg_0\,
      R => cbcc_fifo_reset_rd_clk
    );
\master_fifo.data_fifo\: entity work.aurora_64b66b_SL_fifo_gen_master
     port map (
      din(71 downto 0) => fifo_din_i_reg(71 downto 0),
      dout(71 downto 69) => \NLW_master_fifo.data_fifo_dout_UNCONNECTED\(71 downto 69),
      dout(68) => fifo_dout_i(68),
      dout(67 downto 66) => \NLW_master_fifo.data_fifo_dout_UNCONNECTED\(67 downto 66),
      dout(65 downto 0) => fifo_dout_i(65 downto 0),
      empty => underflow_flag_c,
      full => overflow_flag_c,
      overflow => wr_err_c,
      prog_empty => buffer_too_empty_c,
      prog_full => \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED\,
      rd_clk => s_level_out_d5_reg,
      rd_en => \out\,
      rd_rst_busy => \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED\,
      srst => srst,
      underflow => rd_err_c,
      wr_clk => gtwiz_userclk_rx_usrclk_out,
      wr_en => new_do_wr_en,
      wr_rst_busy => \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED\
    );
new_do_wr_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => do_wr_en_reg_0,
      I1 => p_13_in,
      I2 => do_wr_en,
      I3 => do_wr_en_i_2_n_0,
      O => new_do_wr_en_i_1_n_0
    );
new_do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => new_do_wr_en_i_1_n_0,
      Q => new_do_wr_en,
      R => '0'
    );
new_underflow_flag_c_inv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => underflow_flag_r3,
      I1 => buffer_too_empty_c,
      I2 => underflow_flag_c,
      O => new_underflow_flag_c0
    );
new_underflow_flag_c_reg_inv: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => new_underflow_flag_c0,
      Q => new_underflow_flag_c,
      R => cbcc_fifo_reset_rd_clk
    );
\raw_data_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => \raw_data_r_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => \raw_data_r_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => \raw_data_r_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => \raw_data_r_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => \raw_data_r_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => \raw_data_r_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => \raw_data_r_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => \raw_data_r_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => \raw_data_r_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => \raw_data_r_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => \raw_data_r_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => \raw_data_r_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => \raw_data_r_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => \raw_data_r_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => \raw_data_r_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => \raw_data_r_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => \raw_data_r_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => \raw_data_r_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => \raw_data_r_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => \raw_data_r_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => \raw_data_r_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => \raw_data_r_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => \raw_data_r_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => \raw_data_r_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => \raw_data_r_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[34]\,
      Q => \raw_data_r_r_reg_n_0_[34]\,
      R => '0'
    );
\raw_data_r_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[35]\,
      Q => \raw_data_r_r_reg_n_0_[35]\,
      R => '0'
    );
\raw_data_r_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[36]\,
      Q => \raw_data_r_r_reg_n_0_[36]\,
      R => '0'
    );
\raw_data_r_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[37]\,
      Q => \raw_data_r_r_reg_n_0_[37]\,
      R => '0'
    );
\raw_data_r_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[38]\,
      Q => \raw_data_r_r_reg_n_0_[38]\,
      R => '0'
    );
\raw_data_r_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[39]\,
      Q => \raw_data_r_r_reg_n_0_[39]\,
      R => '0'
    );
\raw_data_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[40]\,
      Q => \raw_data_r_r_reg_n_0_[40]\,
      R => '0'
    );
\raw_data_r_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[41]\,
      Q => \raw_data_r_r_reg_n_0_[41]\,
      R => '0'
    );
\raw_data_r_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[42]\,
      Q => \raw_data_r_r_reg_n_0_[42]\,
      R => '0'
    );
\raw_data_r_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[43]\,
      Q => \raw_data_r_r_reg_n_0_[43]\,
      R => '0'
    );
\raw_data_r_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[44]\,
      Q => \raw_data_r_r_reg_n_0_[44]\,
      R => '0'
    );
\raw_data_r_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[45]\,
      Q => \raw_data_r_r_reg_n_0_[45]\,
      R => '0'
    );
\raw_data_r_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[46]\,
      Q => \raw_data_r_r_reg_n_0_[46]\,
      R => '0'
    );
\raw_data_r_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[47]\,
      Q => \raw_data_r_r_reg_n_0_[47]\,
      R => '0'
    );
\raw_data_r_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[48]\,
      Q => \raw_data_r_r_reg_n_0_[48]\,
      R => '0'
    );
\raw_data_r_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[49]\,
      Q => \raw_data_r_r_reg_n_0_[49]\,
      R => '0'
    );
\raw_data_r_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[50]\,
      Q => \raw_data_r_r_reg_n_0_[50]\,
      R => '0'
    );
\raw_data_r_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[51]\,
      Q => \raw_data_r_r_reg_n_0_[51]\,
      R => '0'
    );
\raw_data_r_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[52]\,
      Q => \raw_data_r_r_reg_n_0_[52]\,
      R => '0'
    );
\raw_data_r_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[53]\,
      Q => \raw_data_r_r_reg_n_0_[53]\,
      R => '0'
    );
\raw_data_r_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[54]\,
      Q => \raw_data_r_r_reg_n_0_[54]\,
      R => '0'
    );
\raw_data_r_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[55]\,
      Q => \raw_data_r_r_reg_n_0_[55]\,
      R => '0'
    );
\raw_data_r_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[56]\,
      Q => \raw_data_r_r_reg_n_0_[56]\,
      R => '0'
    );
\raw_data_r_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[57]\,
      Q => \raw_data_r_r_reg_n_0_[57]\,
      R => '0'
    );
\raw_data_r_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[58]\,
      Q => \raw_data_r_r_reg_n_0_[58]\,
      R => '0'
    );
\raw_data_r_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[59]\,
      Q => \raw_data_r_r_reg_n_0_[59]\,
      R => '0'
    );
\raw_data_r_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[60]\,
      Q => \raw_data_r_r_reg_n_0_[60]\,
      R => '0'
    );
\raw_data_r_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[61]\,
      Q => \raw_data_r_r_reg_n_0_[61]\,
      R => '0'
    );
\raw_data_r_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[62]\,
      Q => \raw_data_r_r_reg_n_0_[62]\,
      R => '0'
    );
\raw_data_r_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[63]\,
      Q => \raw_data_r_r_reg_n_0_[63]\,
      R => '0'
    );
\raw_data_r_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[64]\,
      Q => \raw_data_r_r_reg_n_0_[64]\,
      R => '0'
    );
\raw_data_r_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[65]\,
      Q => \raw_data_r_r_reg_n_0_[65]\,
      R => '0'
    );
\raw_data_r_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[66]\,
      Q => p_0_in10_in,
      R => '0'
    );
\raw_data_r_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r_r_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(34),
      Q => \raw_data_r_reg_n_0_[34]\,
      R => '0'
    );
\raw_data_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(35),
      Q => \raw_data_r_reg_n_0_[35]\,
      R => '0'
    );
\raw_data_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(36),
      Q => \raw_data_r_reg_n_0_[36]\,
      R => '0'
    );
\raw_data_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(37),
      Q => \raw_data_r_reg_n_0_[37]\,
      R => '0'
    );
\raw_data_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(38),
      Q => \raw_data_r_reg_n_0_[38]\,
      R => '0'
    );
\raw_data_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(39),
      Q => \raw_data_r_reg_n_0_[39]\,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(40),
      Q => \raw_data_r_reg_n_0_[40]\,
      R => '0'
    );
\raw_data_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(41),
      Q => \raw_data_r_reg_n_0_[41]\,
      R => '0'
    );
\raw_data_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(42),
      Q => \raw_data_r_reg_n_0_[42]\,
      R => '0'
    );
\raw_data_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(43),
      Q => \raw_data_r_reg_n_0_[43]\,
      R => '0'
    );
\raw_data_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(44),
      Q => \raw_data_r_reg_n_0_[44]\,
      R => '0'
    );
\raw_data_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(45),
      Q => \raw_data_r_reg_n_0_[45]\,
      R => '0'
    );
\raw_data_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(46),
      Q => \raw_data_r_reg_n_0_[46]\,
      R => '0'
    );
\raw_data_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(47),
      Q => \raw_data_r_reg_n_0_[47]\,
      R => '0'
    );
\raw_data_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(48),
      Q => \raw_data_r_reg_n_0_[48]\,
      R => '0'
    );
\raw_data_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(49),
      Q => \raw_data_r_reg_n_0_[49]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(50),
      Q => \raw_data_r_reg_n_0_[50]\,
      R => '0'
    );
\raw_data_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(51),
      Q => \raw_data_r_reg_n_0_[51]\,
      R => '0'
    );
\raw_data_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(52),
      Q => \raw_data_r_reg_n_0_[52]\,
      R => '0'
    );
\raw_data_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(53),
      Q => \raw_data_r_reg_n_0_[53]\,
      R => '0'
    );
\raw_data_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(54),
      Q => \raw_data_r_reg_n_0_[54]\,
      R => '0'
    );
\raw_data_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(55),
      Q => \raw_data_r_reg_n_0_[55]\,
      R => '0'
    );
\raw_data_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(56),
      Q => \raw_data_r_reg_n_0_[56]\,
      R => '0'
    );
\raw_data_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(57),
      Q => \raw_data_r_reg_n_0_[57]\,
      R => '0'
    );
\raw_data_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(58),
      Q => \raw_data_r_reg_n_0_[58]\,
      R => '0'
    );
\raw_data_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(59),
      Q => \raw_data_r_reg_n_0_[59]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(60),
      Q => \raw_data_r_reg_n_0_[60]\,
      R => '0'
    );
\raw_data_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(61),
      Q => \raw_data_r_reg_n_0_[61]\,
      R => '0'
    );
\raw_data_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(62),
      Q => \raw_data_r_reg_n_0_[62]\,
      R => '0'
    );
\raw_data_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(63),
      Q => \raw_data_r_reg_n_0_[63]\,
      R => '0'
    );
\raw_data_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg[65]_0\(0),
      Q => \raw_data_r_reg_n_0_[64]\,
      R => '0'
    );
\raw_data_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg[65]_0\(1),
      Q => \raw_data_r_reg_n_0_[65]\,
      R => '0'
    );
\raw_data_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => rxdatavalid_to_fifo_i,
      Q => \raw_data_r_reg_n_0_[66]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => UNSCRAMBLED_DATA_OUT(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
rd_err_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => rd_err_c,
      Q => rd_err_pre,
      R => do_rd_en
    );
rd_err_q_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => rd_err_pre,
      Q => rxbuferr_out_i(0),
      R => do_rd_en
    );
rxfsm_reset_i_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => allow_block_sync_propagation_reg,
      I1 => LINK_RESET_OUT_reg,
      I2 => link_reset_0_c,
      I3 => hard_err_rst_int,
      O => rxfsm_reset_i
    );
u_cdc_overflow_flag_c: entity work.\aurora_64b66b_SL_cdc_sync__parameterized3\
     port map (
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      full => overflow_flag_c,
      s_level_out_d5_reg_0 => s_level_out_d5_reg
    );
u_cdc_rxlossofsync_in: entity work.\aurora_64b66b_SL_cdc_sync__parameterized0_23\
     port map (
      CC_RXLOSSOFSYNC_OUT_reg => hold_reg_reg_0,
      in0 => in0,
      s_level_out_d5_reg_0 => u_cdc_rxlossofsync_in_n_0,
      s_level_out_d5_reg_1 => s_level_out_d5_reg
    );
u_cdc_valid_btf_detect: entity work.\aurora_64b66b_SL_cdc_sync__parameterized0_24\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => valid_btf_detect_r,
      \out\ => valid_btf_detect_c1
    );
u_cdc_wr_err_rd_clk: entity work.\aurora_64b66b_SL_cdc_sync__parameterized3_25\
     port map (
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      \out\ => wr_err_rd_clk_pre,
      overflow => wr_err_c,
      s_level_out_d5_reg_0 => s_level_out_d5_reg
    );
u_rst_sync_btf_sync: entity work.\aurora_64b66b_SL_rst_sync__parameterized1_26\
     port map (
      in0 => valid_btf_detect_extend_r2,
      init_clk => init_clk,
      stg3_reg_0 => u_rst_sync_btf_sync_n_0
    );
underflow_flag_r1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => underflow_flag_c,
      I1 => buffer_too_empty_c,
      O => underflow_flag_r10
    );
underflow_flag_r1_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => underflow_flag_r10,
      Q => underflow_flag_r1,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r2_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => underflow_flag_r1,
      Q => underflow_flag_r2,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r3_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => underflow_flag_r2,
      Q => underflow_flag_r3,
      S => cbcc_fifo_reset_rd_clk
    );
valid_btf_detect_dlyd1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_btf_sync_n_0,
      Q => valid_btf_detect_dlyd1,
      R => '0'
    );
valid_btf_detect_extend_r20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => valid_btf_detect_extend_r(0),
      I1 => valid_btf_detect_extend_r(3),
      I2 => valid_btf_detect_extend_r(4),
      I3 => valid_btf_detect_extend_r(1),
      I4 => valid_btf_detect_extend_r(2),
      O => valid_btf_detect_extend_r20_n_0
    );
valid_btf_detect_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r20_n_0,
      Q => valid_btf_detect_extend_r2,
      R => '0'
    );
\valid_btf_detect_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(1),
      Q => valid_btf_detect_extend_r(0),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(2),
      Q => valid_btf_detect_extend_r(1),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(3),
      Q => valid_btf_detect_extend_r(2),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(4),
      Q => valid_btf_detect_extend_r(3),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect,
      Q => valid_btf_detect_extend_r(4),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
valid_btf_detect_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^q\(66),
      I1 => \^master_do_rd_en_reg_0\,
      I2 => valid_btf_detect_r_i_2_n_0,
      I3 => valid_btf_detect_r_i_3_n_0,
      I4 => \^q\(65),
      I5 => \^q\(64),
      O => valid_btf_detect_c
    );
valid_btf_detect_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^q\(49),
      I2 => \^q\(52),
      I3 => \^q\(63),
      I4 => valid_btf_detect_r_i_4_n_0,
      O => valid_btf_detect_r_i_2_n_0
    );
valid_btf_detect_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^q\(53),
      I1 => \^q\(62),
      I2 => \^q\(51),
      I3 => \^q\(54),
      I4 => valid_btf_detect_r_i_5_n_0,
      O => valid_btf_detect_r_i_3_n_0
    );
valid_btf_detect_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(50),
      I2 => \^q\(56),
      I3 => \^q\(57),
      O => valid_btf_detect_r_i_4_n_0
    );
valid_btf_detect_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(59),
      I1 => \^q\(55),
      I2 => \^q\(61),
      I3 => \^q\(60),
      O => valid_btf_detect_r_i_5_n_0
    );
valid_btf_detect_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => valid_btf_detect_c,
      Q => valid_btf_detect_r,
      R => '0'
    );
valid_btf_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_c1,
      Q => valid_btf_detect,
      R => '0'
    );
\wait_for_rd_en[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_rd_en(0),
      O => \wait_for_rd_en[0]_i_1_n_0\
    );
\wait_for_rd_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      O => \wait_for_rd_en[1]_i_1_n_0\
    );
\wait_for_rd_en[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => wait_for_rd_en(1),
      I1 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_1_n_0\
    );
\wait_for_rd_en[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_2_n_0\
    );
\wait_for_rd_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[0]_i_1_n_0\,
      Q => wait_for_rd_en(0),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[1]_i_1_n_0\,
      Q => wait_for_rd_en(1),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[2]_i_2_n_0\,
      Q => wait_for_rd_en(2),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_wr_en[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      O => \p_0_in__4\(0)
    );
\wait_for_wr_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      I1 => wait_for_wr_en_reg(1),
      O => \p_0_in__4\(1)
    );
\wait_for_wr_en[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => wait_for_wr_en_reg(2),
      I1 => wait_for_wr_en_reg(1),
      I2 => wait_for_wr_en_reg(0),
      O => \p_0_in__4\(2)
    );
\wait_for_wr_en[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => wait_for_wr_en_reg(3),
      I1 => wait_for_wr_en_reg(0),
      I2 => wait_for_wr_en_reg(1),
      I3 => wait_for_wr_en_reg(2),
      O => \p_0_in__4\(3)
    );
\wait_for_wr_en[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => wait_for_wr_en_reg(4),
      I1 => wait_for_wr_en_reg(2),
      I2 => wait_for_wr_en_reg(1),
      I3 => wait_for_wr_en_reg(0),
      I4 => wait_for_wr_en_reg(3),
      O => \p_0_in__4\(4)
    );
\wait_for_wr_en[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_wr_en_reg(5),
      O => \wait_for_wr_en[5]_i_1_n_0\
    );
\wait_for_wr_en[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => wait_for_wr_en_reg(3),
      I1 => wait_for_wr_en_reg(0),
      I2 => wait_for_wr_en_reg(1),
      I3 => wait_for_wr_en_reg(2),
      I4 => wait_for_wr_en_reg(4),
      O => \p_0_in__4\(5)
    );
\wait_for_wr_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__4\(0),
      Q => wait_for_wr_en_reg(0),
      R => SR(0)
    );
\wait_for_wr_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__4\(1),
      Q => wait_for_wr_en_reg(1),
      R => SR(0)
    );
\wait_for_wr_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__4\(2),
      Q => wait_for_wr_en_reg(2),
      R => SR(0)
    );
\wait_for_wr_en_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__4\(3),
      Q => wait_for_wr_en_reg(3),
      R => SR(0)
    );
\wait_for_wr_en_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__4\(4),
      Q => wait_for_wr_en_reg(4),
      R => SR(0)
    );
\wait_for_wr_en_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__4\(5),
      Q => wait_for_wr_en_reg(5),
      R => SR(0)
    );
\wait_for_wr_en_wr3_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(0),
      Q => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(1),
      Q => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(2),
      Q => \wait_for_wr_en_wr3_reg[2]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(3),
      Q => \wait_for_wr_en_wr3_reg[3]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(4),
      Q => \wait_for_wr_en_wr3_reg[4]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(5),
      Q => \wait_for_wr_en_wr3_reg[5]_srl3_n_0\
    );
\wait_for_wr_en_wr4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(0),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(1),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[2]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(2),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[3]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(3),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[4]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(4),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[5]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(5),
      R => '0'
    );
wr_err_rd_clk_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => wr_err_rd_clk_pre,
      Q => rxbuferr_out_i(1),
      R => do_rd_en
    );
\wr_monitor_flag[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      O => \p_0_in__5\(0)
    );
\wr_monitor_flag[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      O => \p_0_in__5\(1)
    );
\wr_monitor_flag[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => wr_monitor_flag_reg(2),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(0),
      O => \p_0_in__5\(2)
    );
\wr_monitor_flag[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => wr_monitor_flag_reg(3),
      I1 => wr_monitor_flag_reg(0),
      I2 => wr_monitor_flag_reg(1),
      I3 => wr_monitor_flag_reg(2),
      O => \p_0_in__5\(3)
    );
\wr_monitor_flag[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => new_do_wr_en,
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(3),
      I3 => wr_monitor_flag_reg(2),
      I4 => wr_monitor_flag_reg(4),
      O => wr_monitor_flag
    );
\wr_monitor_flag[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => wr_monitor_flag_reg(4),
      I1 => wr_monitor_flag_reg(2),
      I2 => wr_monitor_flag_reg(1),
      I3 => wr_monitor_flag_reg(0),
      I4 => wr_monitor_flag_reg(3),
      O => \p_0_in__5\(4)
    );
\wr_monitor_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__5\(0),
      Q => wr_monitor_flag_reg(0),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__5\(1),
      Q => wr_monitor_flag_reg(1),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__5\(2),
      Q => wr_monitor_flag_reg(2),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__5\(3),
      Q => wr_monitor_flag_reg(3),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__5\(4),
      Q => wr_monitor_flag_reg(4),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_WRAPPER is
  port (
    \out\ : out STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_out_clk : out STD_LOGIC;
    bufg_gt_clr_out : out STD_LOGIC;
    CC_RX_HEADER_OUT_ERR : out STD_LOGIC;
    master_do_rd_en : out STD_LOGIC;
    HLD_POLARITY_OUT_reg : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    rx_lossofsync_i : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    RX_ENABLE_ERR_DETECT_reg : out STD_LOGIC;
    polarity_val_i : out STD_LOGIC;
    hold_reg_r_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 66 downto 0 );
    rxdatavalid_i : out STD_LOGIC;
    \hard_err_cntr_r_reg[7]_0\ : in STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init_clk : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt_refclk1_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    in0 : in STD_LOGIC;
    s_level_out_d1_aurora_64b66b_SL_cdc_to_reg : in STD_LOGIC;
    stg2_reg : in STD_LOGIC;
    stg1_aurora_64b66b_SL_cdc_to_reg : in STD_LOGIC;
    in_polarity_i : in STD_LOGIC;
    rx_reset_i : in STD_LOGIC;
    rx_enable_err_detect_i : in STD_LOGIC;
    hard_err_usr_reg_0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end aurora_64b66b_SL_WRAPPER;

architecture STRUCTURE of aurora_64b66b_SL_WRAPPER is
  signal ANY_VLD_BTF_FLAG : STD_LOGIC;
  signal CB_detect : STD_LOGIC;
  signal CB_detect0 : STD_LOGIC;
  signal CB_detect_dlyd0p5 : STD_LOGIC;
  signal CC_detect_dlyd1 : STD_LOGIC;
  signal CC_detect_pulse_i : STD_LOGIC;
  signal FSM_RESETDONE_j : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\ : STD_LOGIC;
  signal HPCNT_RESET_IN : STD_LOGIC;
  signal LINK_RESET_OUT0 : STD_LOGIC;
  signal START_CB_WRITES_OUT : STD_LOGIC;
  signal all_start_cb_writes_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of all_start_cb_writes_i : signal is "true";
  signal all_vld_btf_flag_i : STD_LOGIC;
  attribute RTL_KEEP of all_vld_btf_flag_i : signal is "true";
  signal allow_block_sync_propagation : STD_LOGIC;
  signal allow_block_sync_propagation_inrxclk : STD_LOGIC;
  signal allow_block_sync_propagation_reg_n_0 : STD_LOGIC;
  signal bit_err_chan_bond_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_i : signal is "true";
  signal block_sync_sm_gtx0_i_n_2 : STD_LOGIC;
  signal blocksync_all_lanes_inrxclk_q : STD_LOGIC;
  signal blocksync_out_i : STD_LOGIC;
  signal cb_bit_err_out : STD_LOGIC;
  signal cbcc_data_srst : STD_LOGIC;
  signal cbcc_fifo_reset_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk : STD_LOGIC;
  signal cbcc_fifo_reset_wr_clk : STD_LOGIC;
  signal cbcc_reset_cbstg2_rd_clk : STD_LOGIC;
  signal cdr_reset_fsm_cntr_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cdr_reset_fsm_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_i_1_n_0 : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_reg_n_0 : STD_LOGIC;
  signal common_reset_cbcc_i_n_2 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_0 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_1 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_2 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_3 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_6 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_7 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_76 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_8 : STD_LOGIC;
  signal do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_i : signal is "true";
  signal final_gater_for_fifo_din_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_i : signal is "true";
  signal fsm_resetdone_initclk : STD_LOGIC;
  signal fsm_resetdone_to_rxreset_in : STD_LOGIC;
  signal gt_cplllock_j : STD_LOGIC;
  signal gtwiz_userclk_rx_active_in : STD_LOGIC;
  signal hard_err_cntr_r : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_6_n_0\ : STD_LOGIC;
  signal hard_err_cntr_r_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hard_err_rst_int : STD_LOGIC;
  signal hard_err_rst_int_i_3_n_0 : STD_LOGIC;
  signal hard_err_usr : STD_LOGIC;
  signal hard_err_usr0 : STD_LOGIC;
  signal in_polarity_i_0 : STD_LOGIC;
  signal int_gt_rxbufstatus : STD_LOGIC_VECTOR ( 2 to 2 );
  signal master_do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of master_do_rd_en_i : signal is "true";
  signal new_gtx_rx_pcsreset_comb : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal pol_state : STD_LOGIC_VECTOR ( 3 to 3 );
  signal polarity_check_i_n_1 : STD_LOGIC;
  signal polarity_check_i_n_4 : STD_LOGIC;
  signal polarity_check_i_n_5 : STD_LOGIC;
  signal polarity_check_i_n_6 : STD_LOGIC;
  signal \^polarity_val_i\ : STD_LOGIC;
  signal pos_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal pos_rxdatavalid_i : STD_LOGIC;
  signal pos_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pos_rxheadervalid_i : STD_LOGIC;
  signal pre_r1_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal pre_r1_rxdatavalid_i : STD_LOGIC;
  signal pre_r1_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_r1_rxheadervalid_i : STD_LOGIC;
  signal pre_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal pre_rxdatavalid_i : STD_LOGIC;
  signal pre_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_rxheadervalid_i : STD_LOGIC;
  signal reset_initclk : STD_LOGIC;
  signal rx_elastic_buf_err : STD_LOGIC;
  signal rx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_i : signal is "true";
  signal rx_fsm_resetdone_ii : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_ii : signal is "true";
  signal rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rxdata_to_fifo_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rxdatavalid_i_1 : STD_LOGIC;
  signal rxdatavalid_to_fifo_i : STD_LOGIC;
  signal rxfsm_reset_i : STD_LOGIC;
  attribute RTL_KEEP of rxfsm_reset_i : signal is "true";
  signal rxgearboxslip_i : STD_LOGIC;
  signal rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_to_fifo_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheadervalid_i : STD_LOGIC;
  signal rxlossofsync_out_i : STD_LOGIC;
  signal rxlossofsync_out_q : STD_LOGIC;
  signal rxreset_for_lanes_q : STD_LOGIC;
  signal rxusrclk_out : STD_LOGIC;
  signal sync_rx_polarity_r : STD_LOGIC;
  signal tx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_i : signal is "true";
  signal tx_fsm_resetdone_ii : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_ii : signal is "true";
  signal u_cdc_hard_err_init_n_0 : STD_LOGIC;
  signal u_rst_sync_blocksyncall_initclk_sync_n_0 : STD_LOGIC;
  signal u_rst_sync_fsm_resetdone_initclk_n_1 : STD_LOGIC;
  signal u_rst_sync_fsm_resetdone_n_0 : STD_LOGIC;
  signal valid_btf_detect_dlyd1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_cdr_reset_fsm_r[2]_i_3\ : label is "soft_lutpair155";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[1]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[2]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[5]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[7]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[4]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_6\ : label is "soft_lutpair154";
  attribute shift_extract : string;
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[32]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[33]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[34]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[35]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[36]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[37]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[38]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[39]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[40]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[41]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[42]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[43]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[44]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[45]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[46]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[47]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[48]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[49]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[50]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[51]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[52]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[53]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[54]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[55]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[56]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[57]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[58]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[59]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[60]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[61]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[62]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[63]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[9]\ : label is "{no}";
  attribute shift_extract of pos_rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of pos_rxheadervalid_i_reg : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[32]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[33]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[34]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[35]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[36]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[37]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[38]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[39]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[40]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[41]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[42]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[43]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[44]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[45]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[46]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[47]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[48]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[49]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[50]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[51]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[52]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[53]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[54]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[55]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[56]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[57]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[58]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[59]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[60]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[61]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[62]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[63]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxdata_from_gtx_i_reg[9]\ : label is "{no}";
  attribute shift_extract of pre_r1_rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of \pre_r1_rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pre_r1_rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of pre_r1_rxheadervalid_i_reg : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[32]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[33]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[34]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[35]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[36]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[37]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[38]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[39]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[40]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[41]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[42]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[43]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[44]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[45]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[46]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[47]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[48]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[49]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[50]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[51]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[52]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[53]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[54]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[55]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[56]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[57]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[58]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[59]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[60]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[61]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[62]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[63]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[9]\ : label is "{no}";
  attribute shift_extract of rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of rxheadervalid_i_reg : label is "{no}";
begin
  \out\ <= \^out\;
  polarity_val_i <= \^polarity_val_i\;
FSM_RESETDONE_j_reg: unisim.vcomponents.FDRE
     port map (
      C => stg2_reg,
      CE => '1',
      D => \^out\,
      Q => FSM_RESETDONE_j,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => allow_block_sync_propagation,
      I1 => cdr_reset_fsm_lnkreset,
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I1 => cdr_reset_fsm_cntr_r(7),
      I2 => cdr_reset_fsm_cntr_r(6),
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(5),
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\
    );
\FSM_onehot_cdr_reset_fsm_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => '0',
      Q => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      S => p_2_in
    );
\FSM_onehot_cdr_reset_fsm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      Q => cdr_reset_fsm_lnkreset,
      R => p_2_in
    );
\FSM_onehot_cdr_reset_fsm_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\,
      Q => allow_block_sync_propagation,
      R => p_2_in
    );
LINK_RESET_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => LINK_RESET_OUT0,
      Q => link_reset_out,
      R => '0'
    );
allow_block_sync_propagation_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => cdr_reset_fsm_lnkreset_i_1_n_0,
      D => allow_block_sync_propagation,
      Q => allow_block_sync_propagation_reg_n_0,
      R => p_2_in
    );
aurora_64b66b_SL_multi_gt_i: entity work.aurora_64b66b_SL_MULTI_GT
     port map (
      D(63 downto 0) => pre_rxdata_from_gtx_i(63 downto 0),
      bufg_gt_clr_out => bufg_gt_clr_out,
      cplllock_out(0) => gt_cplllock_j,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_powergood(0) => gt_powergood(0),
      gt_refclk1_out => gt_refclk1_out,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gtwiz_reset_rx_done_out(0) => rx_fsm_resetdone_i,
      gtwiz_reset_tx_done_out(0) => tx_fsm_resetdone_i,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST\(1 downto 0) => pre_rxheader_from_gtx_i(1 downto 0),
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0\(0) => rxgearboxslip_i,
      \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_1\ => sync_rx_polarity_r,
      init_clk => init_clk,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      \out\(0) => gtwiz_userclk_rx_active_in,
      rst_in_out_reg => \hard_err_cntr_r_reg[7]_0\,
      rst_in_out_reg_0 => rxfsm_reset_i,
      rxbufstatus_out(0) => int_gt_rxbufstatus(2),
      rxdatavalid_out(0) => pre_rxdatavalid_i,
      rxheadervalid_out(0) => pre_rxheadervalid_i,
      rxn => rxn,
      rxp => rxp,
      tx_out_clk => tx_out_clk
    );
block_sync_sm_gtx0_i: entity work.aurora_64b66b_SL_BLOCK_SYNC_SM
     port map (
      BLOCKSYNC_OUT_reg_0 => block_sync_sm_gtx0_i_n_2,
      D(0) => rxgearboxslip_i,
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      SR(0) => new_gtx_rx_pcsreset_comb,
      allow_block_sync_propagation_inrxclk => allow_block_sync_propagation_inrxclk,
      blocksync_out_i => blocksync_out_i,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      rxheadervalid_i => rxheadervalid_i,
      rxlossofsync_out_i => rxlossofsync_out_i
    );
blocksync_all_lanes_inrxclk_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_out,
      CE => '1',
      D => blocksync_out_i,
      Q => blocksync_all_lanes_inrxclk_q,
      R => '0'
    );
cbcc_gtx0_i: entity work.aurora_64b66b_SL_CLOCK_CORRECTION_CHANNEL_BONDING
     port map (
      ANY_VLD_BTF_FLAG => ANY_VLD_BTF_FLAG,
      CB_detect => CB_detect,
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CC_RX_HEADER_OUT_ERR => CC_RX_HEADER_OUT_ERR,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      CC_detect_pulse_i => CC_detect_pulse_i,
      LINK_RESET_OUT0 => LINK_RESET_OUT0,
      LINK_RESET_OUT_reg => cdr_reset_fsm_lnkreset_reg_n_0,
      \LINK_RESET_reg[0]_0\(0) => p_2_in,
      Q(66 downto 0) => Q(66 downto 0),
      RX_ENABLE_ERR_DETECT_reg => RX_ENABLE_ERR_DETECT_reg,
      SR(0) => cbcc_fifo_reset_wr_clk,
      START_CB_WRITES_OUT => START_CB_WRITES_OUT,
      START_CB_WRITES_OUT_reg_0 => all_vld_btf_flag_i,
      UNSCRAMBLED_DATA_OUT(63 downto 0) => rxdata_to_fifo_i(63 downto 0),
      allow_block_sync_propagation_reg => \hard_err_cntr_r_reg[7]_0\,
      bit_err_chan_bond_i => bit_err_chan_bond_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_to_fifo_wr_clk => cbcc_fifo_reset_to_fifo_wr_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      \count_for_reset_r_reg[23]_0\ => u_rst_sync_fsm_resetdone_initclk_n_1,
      do_rd_en_i => do_rd_en_i,
      do_wr_en_reg_0 => all_start_cb_writes_i,
      final_gater_for_fifo_din_i => final_gater_for_fifo_din_i,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_usr0 => hard_err_usr0,
      hard_err_usr_reg => rx_elastic_buf_err,
      hard_err_usr_reg_0 => hard_err_usr_reg_0,
      hold_reg_r_reg_0 => hold_reg_r_reg,
      hold_reg_reg_0 => common_reset_cbcc_i_n_2,
      in0 => rxlossofsync_out_q,
      init_clk => init_clk,
      master_do_rd_en_reg_0 => master_do_rd_en,
      \out\ => master_do_rd_en_i,
      p_15_in => p_15_in,
      \raw_data_r_reg[65]_0\(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      rx_enable_err_detect_i => rx_enable_err_detect_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rxdatavalid_i => rxdatavalid_i,
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      rxfsm_reset_i => rxfsm_reset_i,
      s_level_out_d5_reg => stg2_reg,
      srst => cbcc_data_srst,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1,
      \valid_btf_detect_extend_r_reg[4]_0\(0) => new_gtx_rx_pcsreset_comb
    );
\cdr_reset_fsm_cntr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(0),
      O => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(0),
      I1 => cdr_reset_fsm_cntr_r(1),
      I2 => cdr_reset_fsm_cntr_r(2),
      I3 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(2),
      I2 => cdr_reset_fsm_cntr_r(1),
      I3 => cdr_reset_fsm_cntr_r(0),
      I4 => cdr_reset_fsm_cntr_r(3),
      O => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      I4 => cdr_reset_fsm_cntr_r(4),
      I5 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      O => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(6),
      O => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      I1 => allow_block_sync_propagation,
      I2 => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      I4 => cdr_reset_fsm_cntr_r(6),
      I5 => cdr_reset_fsm_cntr_r(7),
      O => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => cdr_reset_fsm_cntr_r(4),
      I3 => cdr_reset_fsm_cntr_r(6),
      I4 => cdr_reset_fsm_cntr_r(7),
      I5 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      O => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\
    );
\cdr_reset_fsm_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(0),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(1),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(2),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(3),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(4),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(5),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(6),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      Q => cdr_reset_fsm_cntr_r(7),
      R => p_2_in
    );
cdr_reset_fsm_lnkreset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      I2 => allow_block_sync_propagation,
      O => cdr_reset_fsm_lnkreset_i_1_n_0
    );
cdr_reset_fsm_lnkreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => cdr_reset_fsm_lnkreset_i_1_n_0,
      D => cdr_reset_fsm_lnkreset,
      Q => cdr_reset_fsm_lnkreset_reg_n_0,
      R => p_2_in
    );
common_logic_cbcc_i: entity work.aurora_64b66b_SL_common_logic_cbcc
     port map (
      ANY_VLD_BTF_FLAG => ANY_VLD_BTF_FLAG,
      SR(0) => cbcc_fifo_reset_wr_clk,
      START_CB_WRITES_OUT => START_CB_WRITES_OUT,
      all_vld_btf_flag_i => all_vld_btf_flag_i,
      cb_bit_err_out => cb_bit_err_out,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => all_start_cb_writes_i,
      master_do_rd_en_i => master_do_rd_en_i,
      master_do_rd_en_out_reg_0 => do_rd_en_i,
      master_do_rd_en_out_reg_1 => stg2_reg,
      \out\ => bit_err_chan_bond_i
    );
common_reset_cbcc_i: entity work.aurora_64b66b_SL_common_reset_cbcc
     port map (
      SR(0) => cbcc_fifo_reset_wr_clk,
      cb_bit_err_out => cb_bit_err_out,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_to_fifo_wr_clk => cbcc_fifo_reset_to_fifo_wr_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      srst => cbcc_data_srst,
      stg1_aurora_64b66b_SL_cdc_to_reg(0) => new_gtx_rx_pcsreset_comb,
      stg5_reg => common_reset_cbcc_i_n_2,
      stg5_reg_0 => stg2_reg
    );
descrambler_64b66b_gtx0_i: entity work.aurora_64b66b_SL_DESCRAMBLER_64B66B
     port map (
      CB_detect => CB_detect,
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      CC_detect_pulse_i => CC_detect_pulse_i,
      D(0) => p_0_in_0(3),
      E(0) => rxdatavalid_i_1,
      Q(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      UNSCRAMBLED_DATA_OUT(63 downto 0) => rxdata_to_fifo_i(63 downto 0),
      cur_polarity_reg => descrambler_64b66b_gtx0_i_n_2,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \idl_count_r_reg[0]\ => descrambler_64b66b_gtx0_i_n_7,
      in0 => rxlossofsync_out_q,
      p_15_in => p_15_in,
      \pol_state_reg[0]\ => descrambler_64b66b_gtx0_i_n_0,
      \pol_state_reg[1]\ => polarity_check_i_n_5,
      \pol_state_reg[2]\ => polarity_check_i_n_1,
      \pol_state_reg[3]\ => \^polarity_val_i\,
      \pol_state_reg[3]_0\ => polarity_check_i_n_4,
      \pol_state_reg[3]_1\ => polarity_check_i_n_6,
      \pol_state_reg[3]_2\(0) => pol_state(3),
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      \unscrambled_data_i_reg[19]_0\ => descrambler_64b66b_gtx0_i_n_3,
      \unscrambled_data_i_reg[19]_1\ => descrambler_64b66b_gtx0_i_n_76,
      \unscrambled_data_i_reg[32]_0\ => descrambler_64b66b_gtx0_i_n_1,
      \unscrambled_data_i_reg[54]_0\ => descrambler_64b66b_gtx0_i_n_8,
      \unscrambled_data_i_reg[63]_0\ => descrambler_64b66b_gtx0_i_n_6,
      \unscrambled_data_i_reg[63]_1\(63 downto 0) => rxdata_from_gtx_i(63 downto 0)
    );
\hard_err_cntr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      O => \p_0_in__8\(0)
    );
\hard_err_cntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      I1 => hard_err_cntr_r_reg(1),
      O => \p_0_in__8\(1)
    );
\hard_err_cntr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      O => \p_0_in__8\(2)
    );
\hard_err_cntr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hard_err_cntr_r_reg(2),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(1),
      I3 => hard_err_cntr_r_reg(3),
      O => \p_0_in__8\(3)
    );
\hard_err_cntr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(1),
      I2 => hard_err_cntr_r_reg(0),
      I3 => hard_err_cntr_r_reg(2),
      I4 => hard_err_cntr_r_reg(4),
      O => \p_0_in__8\(4)
    );
\hard_err_cntr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      I3 => hard_err_cntr_r_reg(3),
      I4 => hard_err_cntr_r_reg(4),
      I5 => hard_err_cntr_r_reg(5),
      O => \p_0_in__8\(5)
    );
\hard_err_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \hard_err_cntr_r[7]_i_6_n_0\,
      I1 => hard_err_cntr_r_reg(4),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(6),
      O => \p_0_in__8\(6)
    );
\hard_err_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \hard_err_cntr_r[7]_i_6_n_0\,
      I1 => hard_err_cntr_r_reg(5),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(4),
      I4 => hard_err_cntr_r_reg(6),
      I5 => hard_err_cntr_r_reg(7),
      O => \p_0_in__8\(7)
    );
\hard_err_cntr_r[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => hard_err_cntr_r_reg(6),
      I1 => hard_err_cntr_r_reg(4),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(7),
      O => \hard_err_cntr_r[7]_i_4_n_0\
    );
\hard_err_cntr_r[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(6),
      I2 => hard_err_cntr_r_reg(7),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(4),
      O => \hard_err_cntr_r[7]_i_5_n_0\
    );
\hard_err_cntr_r[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      O => \hard_err_cntr_r[7]_i_6_n_0\
    );
\hard_err_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__8\(0),
      Q => hard_err_cntr_r_reg(0),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__8\(1),
      Q => hard_err_cntr_r_reg(1),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__8\(2),
      Q => hard_err_cntr_r_reg(2),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__8\(3),
      Q => hard_err_cntr_r_reg(3),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__8\(4),
      Q => hard_err_cntr_r_reg(4),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__8\(5),
      Q => hard_err_cntr_r_reg(5),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__8\(6),
      Q => hard_err_cntr_r_reg(6),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__8\(7),
      Q => hard_err_cntr_r_reg(7),
      R => HPCNT_RESET_IN
    );
hard_err_rst_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => hard_err_cntr_r_reg(2),
      I1 => hard_err_cntr_r_reg(6),
      I2 => hard_err_cntr_r_reg(4),
      I3 => hard_err_cntr_r_reg(3),
      I4 => hard_err_cntr_r_reg(5),
      I5 => hard_err_cntr_r_reg(7),
      O => hard_err_rst_int_i_3_n_0
    );
hard_err_rst_int_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => u_cdc_hard_err_init_n_0,
      Q => hard_err_rst_int,
      R => '0'
    );
hard_err_usr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg2_reg,
      CE => '1',
      D => hard_err_usr0,
      Q => hard_err_usr,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => tx_fsm_resetdone_ii
    );
new_gtx_rx_pcsreset_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxusrclk_out,
      CE => '1',
      D => u_rst_sync_fsm_resetdone_n_0,
      Q => new_gtx_rx_pcsreset_comb,
      R => '0'
    );
polarity_check_i: entity work.aurora_64b66b_SL_POLARITY_CHECK
     port map (
      D(0) => p_0_in_0(3),
      E(0) => rxdatavalid_to_fifo_i,
      HLD_POLARITY_OUT_reg_0 => HLD_POLARITY_OUT_reg,
      Q(0) => pol_state(3),
      cur_polarity_reg_0 => \^polarity_val_i\,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \idl_count_r_reg[0]_0\ => polarity_check_i_n_5,
      \idl_count_reg[0]_0\ => descrambler_64b66b_gtx0_i_n_1,
      \inv_idl_count_r_reg[0]_0\ => polarity_check_i_n_6,
      \inv_idl_count_reg[0]_0\ => descrambler_64b66b_gtx0_i_n_3,
      \out\ => in_polarity_i_0,
      \pol_state_reg[0]_0\ => polarity_check_i_n_1,
      \pol_state_reg[0]_1\ => descrambler_64b66b_gtx0_i_n_6,
      \pol_state_reg[0]_2\ => descrambler_64b66b_gtx0_i_n_76,
      \pol_state_reg[0]_3\ => descrambler_64b66b_gtx0_i_n_8,
      \pol_state_reg[1]_0\ => polarity_check_i_n_4,
      \pol_state_reg[1]_1\ => descrambler_64b66b_gtx0_i_n_7,
      \pol_state_reg[2]_0\ => descrambler_64b66b_gtx0_i_n_2,
      \pol_state_reg[2]_1\ => descrambler_64b66b_gtx0_i_n_0,
      reset_r_reg_0 => block_sync_sm_gtx0_i_n_2
    );
\pos_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(0),
      Q => pos_rxdata_from_gtx_i(0),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(10),
      Q => pos_rxdata_from_gtx_i(10),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(11),
      Q => pos_rxdata_from_gtx_i(11),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(12),
      Q => pos_rxdata_from_gtx_i(12),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(13),
      Q => pos_rxdata_from_gtx_i(13),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(14),
      Q => pos_rxdata_from_gtx_i(14),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(15),
      Q => pos_rxdata_from_gtx_i(15),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(16),
      Q => pos_rxdata_from_gtx_i(16),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(17),
      Q => pos_rxdata_from_gtx_i(17),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(18),
      Q => pos_rxdata_from_gtx_i(18),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(19),
      Q => pos_rxdata_from_gtx_i(19),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(1),
      Q => pos_rxdata_from_gtx_i(1),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(20),
      Q => pos_rxdata_from_gtx_i(20),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(21),
      Q => pos_rxdata_from_gtx_i(21),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(22),
      Q => pos_rxdata_from_gtx_i(22),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(23),
      Q => pos_rxdata_from_gtx_i(23),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(24),
      Q => pos_rxdata_from_gtx_i(24),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(25),
      Q => pos_rxdata_from_gtx_i(25),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(26),
      Q => pos_rxdata_from_gtx_i(26),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(27),
      Q => pos_rxdata_from_gtx_i(27),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(28),
      Q => pos_rxdata_from_gtx_i(28),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(29),
      Q => pos_rxdata_from_gtx_i(29),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(2),
      Q => pos_rxdata_from_gtx_i(2),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(30),
      Q => pos_rxdata_from_gtx_i(30),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(31),
      Q => pos_rxdata_from_gtx_i(31),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(32),
      Q => pos_rxdata_from_gtx_i(32),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(33),
      Q => pos_rxdata_from_gtx_i(33),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(34),
      Q => pos_rxdata_from_gtx_i(34),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(35),
      Q => pos_rxdata_from_gtx_i(35),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(36),
      Q => pos_rxdata_from_gtx_i(36),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(37),
      Q => pos_rxdata_from_gtx_i(37),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(38),
      Q => pos_rxdata_from_gtx_i(38),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(39),
      Q => pos_rxdata_from_gtx_i(39),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(3),
      Q => pos_rxdata_from_gtx_i(3),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(40),
      Q => pos_rxdata_from_gtx_i(40),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(41),
      Q => pos_rxdata_from_gtx_i(41),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(42),
      Q => pos_rxdata_from_gtx_i(42),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(43),
      Q => pos_rxdata_from_gtx_i(43),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(44),
      Q => pos_rxdata_from_gtx_i(44),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(45),
      Q => pos_rxdata_from_gtx_i(45),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(46),
      Q => pos_rxdata_from_gtx_i(46),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(47),
      Q => pos_rxdata_from_gtx_i(47),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(48),
      Q => pos_rxdata_from_gtx_i(48),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(49),
      Q => pos_rxdata_from_gtx_i(49),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(4),
      Q => pos_rxdata_from_gtx_i(4),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(50),
      Q => pos_rxdata_from_gtx_i(50),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(51),
      Q => pos_rxdata_from_gtx_i(51),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(52),
      Q => pos_rxdata_from_gtx_i(52),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(53),
      Q => pos_rxdata_from_gtx_i(53),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(54),
      Q => pos_rxdata_from_gtx_i(54),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(55),
      Q => pos_rxdata_from_gtx_i(55),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(56),
      Q => pos_rxdata_from_gtx_i(56),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(57),
      Q => pos_rxdata_from_gtx_i(57),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(58),
      Q => pos_rxdata_from_gtx_i(58),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(59),
      Q => pos_rxdata_from_gtx_i(59),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(5),
      Q => pos_rxdata_from_gtx_i(5),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(60),
      Q => pos_rxdata_from_gtx_i(60),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(61),
      Q => pos_rxdata_from_gtx_i(61),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(62),
      Q => pos_rxdata_from_gtx_i(62),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(63),
      Q => pos_rxdata_from_gtx_i(63),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(6),
      Q => pos_rxdata_from_gtx_i(6),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(7),
      Q => pos_rxdata_from_gtx_i(7),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(8),
      Q => pos_rxdata_from_gtx_i(8),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(9),
      Q => pos_rxdata_from_gtx_i(9),
      R => '0'
    );
pos_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_r1_rxdatavalid_i,
      Q => pos_rxdatavalid_i,
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxheadervalid_i,
      D => pre_r1_rxheader_from_gtx_i(0),
      Q => pos_rxheader_from_gtx_i(0),
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxheadervalid_i,
      D => pre_r1_rxheader_from_gtx_i(1),
      Q => pos_rxheader_from_gtx_i(1),
      R => '0'
    );
pos_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_r1_rxheadervalid_i,
      Q => pos_rxheadervalid_i,
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(0),
      Q => pre_r1_rxdata_from_gtx_i(0),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(10),
      Q => pre_r1_rxdata_from_gtx_i(10),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(11),
      Q => pre_r1_rxdata_from_gtx_i(11),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(12),
      Q => pre_r1_rxdata_from_gtx_i(12),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(13),
      Q => pre_r1_rxdata_from_gtx_i(13),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(14),
      Q => pre_r1_rxdata_from_gtx_i(14),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(15),
      Q => pre_r1_rxdata_from_gtx_i(15),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(16),
      Q => pre_r1_rxdata_from_gtx_i(16),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(17),
      Q => pre_r1_rxdata_from_gtx_i(17),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(18),
      Q => pre_r1_rxdata_from_gtx_i(18),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(19),
      Q => pre_r1_rxdata_from_gtx_i(19),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(1),
      Q => pre_r1_rxdata_from_gtx_i(1),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(20),
      Q => pre_r1_rxdata_from_gtx_i(20),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(21),
      Q => pre_r1_rxdata_from_gtx_i(21),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(22),
      Q => pre_r1_rxdata_from_gtx_i(22),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(23),
      Q => pre_r1_rxdata_from_gtx_i(23),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(24),
      Q => pre_r1_rxdata_from_gtx_i(24),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(25),
      Q => pre_r1_rxdata_from_gtx_i(25),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(26),
      Q => pre_r1_rxdata_from_gtx_i(26),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(27),
      Q => pre_r1_rxdata_from_gtx_i(27),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(28),
      Q => pre_r1_rxdata_from_gtx_i(28),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(29),
      Q => pre_r1_rxdata_from_gtx_i(29),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(2),
      Q => pre_r1_rxdata_from_gtx_i(2),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(30),
      Q => pre_r1_rxdata_from_gtx_i(30),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(31),
      Q => pre_r1_rxdata_from_gtx_i(31),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(32),
      Q => pre_r1_rxdata_from_gtx_i(32),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(33),
      Q => pre_r1_rxdata_from_gtx_i(33),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(34),
      Q => pre_r1_rxdata_from_gtx_i(34),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(35),
      Q => pre_r1_rxdata_from_gtx_i(35),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(36),
      Q => pre_r1_rxdata_from_gtx_i(36),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(37),
      Q => pre_r1_rxdata_from_gtx_i(37),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(38),
      Q => pre_r1_rxdata_from_gtx_i(38),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(39),
      Q => pre_r1_rxdata_from_gtx_i(39),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(3),
      Q => pre_r1_rxdata_from_gtx_i(3),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(40),
      Q => pre_r1_rxdata_from_gtx_i(40),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(41),
      Q => pre_r1_rxdata_from_gtx_i(41),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(42),
      Q => pre_r1_rxdata_from_gtx_i(42),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(43),
      Q => pre_r1_rxdata_from_gtx_i(43),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(44),
      Q => pre_r1_rxdata_from_gtx_i(44),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(45),
      Q => pre_r1_rxdata_from_gtx_i(45),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(46),
      Q => pre_r1_rxdata_from_gtx_i(46),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(47),
      Q => pre_r1_rxdata_from_gtx_i(47),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(48),
      Q => pre_r1_rxdata_from_gtx_i(48),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(49),
      Q => pre_r1_rxdata_from_gtx_i(49),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(4),
      Q => pre_r1_rxdata_from_gtx_i(4),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(50),
      Q => pre_r1_rxdata_from_gtx_i(50),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(51),
      Q => pre_r1_rxdata_from_gtx_i(51),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(52),
      Q => pre_r1_rxdata_from_gtx_i(52),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(53),
      Q => pre_r1_rxdata_from_gtx_i(53),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(54),
      Q => pre_r1_rxdata_from_gtx_i(54),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(55),
      Q => pre_r1_rxdata_from_gtx_i(55),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(56),
      Q => pre_r1_rxdata_from_gtx_i(56),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(57),
      Q => pre_r1_rxdata_from_gtx_i(57),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(58),
      Q => pre_r1_rxdata_from_gtx_i(58),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(59),
      Q => pre_r1_rxdata_from_gtx_i(59),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(5),
      Q => pre_r1_rxdata_from_gtx_i(5),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(60),
      Q => pre_r1_rxdata_from_gtx_i(60),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(61),
      Q => pre_r1_rxdata_from_gtx_i(61),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(62),
      Q => pre_r1_rxdata_from_gtx_i(62),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(63),
      Q => pre_r1_rxdata_from_gtx_i(63),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(6),
      Q => pre_r1_rxdata_from_gtx_i(6),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(7),
      Q => pre_r1_rxdata_from_gtx_i(7),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(8),
      Q => pre_r1_rxdata_from_gtx_i(8),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(9),
      Q => pre_r1_rxdata_from_gtx_i(9),
      R => '0'
    );
pre_r1_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdatavalid_i,
      Q => pre_r1_rxdatavalid_i,
      R => '0'
    );
\pre_r1_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxheader_from_gtx_i(0),
      Q => pre_r1_rxheader_from_gtx_i(0),
      R => '0'
    );
\pre_r1_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxheader_from_gtx_i(1),
      Q => pre_r1_rxheader_from_gtx_i(1),
      R => '0'
    );
pre_r1_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxheadervalid_i,
      Q => pre_r1_rxheadervalid_i,
      R => '0'
    );
\rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(0),
      Q => rxdata_from_gtx_i(0),
      R => '0'
    );
\rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(10),
      Q => rxdata_from_gtx_i(10),
      R => '0'
    );
\rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(11),
      Q => rxdata_from_gtx_i(11),
      R => '0'
    );
\rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(12),
      Q => rxdata_from_gtx_i(12),
      R => '0'
    );
\rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(13),
      Q => rxdata_from_gtx_i(13),
      R => '0'
    );
\rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(14),
      Q => rxdata_from_gtx_i(14),
      R => '0'
    );
\rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(15),
      Q => rxdata_from_gtx_i(15),
      R => '0'
    );
\rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(16),
      Q => rxdata_from_gtx_i(16),
      R => '0'
    );
\rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(17),
      Q => rxdata_from_gtx_i(17),
      R => '0'
    );
\rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(18),
      Q => rxdata_from_gtx_i(18),
      R => '0'
    );
\rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(19),
      Q => rxdata_from_gtx_i(19),
      R => '0'
    );
\rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(1),
      Q => rxdata_from_gtx_i(1),
      R => '0'
    );
\rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(20),
      Q => rxdata_from_gtx_i(20),
      R => '0'
    );
\rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(21),
      Q => rxdata_from_gtx_i(21),
      R => '0'
    );
\rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(22),
      Q => rxdata_from_gtx_i(22),
      R => '0'
    );
\rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(23),
      Q => rxdata_from_gtx_i(23),
      R => '0'
    );
\rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(24),
      Q => rxdata_from_gtx_i(24),
      R => '0'
    );
\rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(25),
      Q => rxdata_from_gtx_i(25),
      R => '0'
    );
\rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(26),
      Q => rxdata_from_gtx_i(26),
      R => '0'
    );
\rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(27),
      Q => rxdata_from_gtx_i(27),
      R => '0'
    );
\rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(28),
      Q => rxdata_from_gtx_i(28),
      R => '0'
    );
\rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(29),
      Q => rxdata_from_gtx_i(29),
      R => '0'
    );
\rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(2),
      Q => rxdata_from_gtx_i(2),
      R => '0'
    );
\rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(30),
      Q => rxdata_from_gtx_i(30),
      R => '0'
    );
\rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(31),
      Q => rxdata_from_gtx_i(31),
      R => '0'
    );
\rxdata_from_gtx_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(32),
      Q => rxdata_from_gtx_i(32),
      R => '0'
    );
\rxdata_from_gtx_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(33),
      Q => rxdata_from_gtx_i(33),
      R => '0'
    );
\rxdata_from_gtx_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(34),
      Q => rxdata_from_gtx_i(34),
      R => '0'
    );
\rxdata_from_gtx_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(35),
      Q => rxdata_from_gtx_i(35),
      R => '0'
    );
\rxdata_from_gtx_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(36),
      Q => rxdata_from_gtx_i(36),
      R => '0'
    );
\rxdata_from_gtx_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(37),
      Q => rxdata_from_gtx_i(37),
      R => '0'
    );
\rxdata_from_gtx_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(38),
      Q => rxdata_from_gtx_i(38),
      R => '0'
    );
\rxdata_from_gtx_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(39),
      Q => rxdata_from_gtx_i(39),
      R => '0'
    );
\rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(3),
      Q => rxdata_from_gtx_i(3),
      R => '0'
    );
\rxdata_from_gtx_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(40),
      Q => rxdata_from_gtx_i(40),
      R => '0'
    );
\rxdata_from_gtx_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(41),
      Q => rxdata_from_gtx_i(41),
      R => '0'
    );
\rxdata_from_gtx_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(42),
      Q => rxdata_from_gtx_i(42),
      R => '0'
    );
\rxdata_from_gtx_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(43),
      Q => rxdata_from_gtx_i(43),
      R => '0'
    );
\rxdata_from_gtx_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(44),
      Q => rxdata_from_gtx_i(44),
      R => '0'
    );
\rxdata_from_gtx_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(45),
      Q => rxdata_from_gtx_i(45),
      R => '0'
    );
\rxdata_from_gtx_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(46),
      Q => rxdata_from_gtx_i(46),
      R => '0'
    );
\rxdata_from_gtx_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(47),
      Q => rxdata_from_gtx_i(47),
      R => '0'
    );
\rxdata_from_gtx_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(48),
      Q => rxdata_from_gtx_i(48),
      R => '0'
    );
\rxdata_from_gtx_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(49),
      Q => rxdata_from_gtx_i(49),
      R => '0'
    );
\rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(4),
      Q => rxdata_from_gtx_i(4),
      R => '0'
    );
\rxdata_from_gtx_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(50),
      Q => rxdata_from_gtx_i(50),
      R => '0'
    );
\rxdata_from_gtx_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(51),
      Q => rxdata_from_gtx_i(51),
      R => '0'
    );
\rxdata_from_gtx_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(52),
      Q => rxdata_from_gtx_i(52),
      R => '0'
    );
\rxdata_from_gtx_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(53),
      Q => rxdata_from_gtx_i(53),
      R => '0'
    );
\rxdata_from_gtx_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(54),
      Q => rxdata_from_gtx_i(54),
      R => '0'
    );
\rxdata_from_gtx_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(55),
      Q => rxdata_from_gtx_i(55),
      R => '0'
    );
\rxdata_from_gtx_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(56),
      Q => rxdata_from_gtx_i(56),
      R => '0'
    );
\rxdata_from_gtx_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(57),
      Q => rxdata_from_gtx_i(57),
      R => '0'
    );
\rxdata_from_gtx_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(58),
      Q => rxdata_from_gtx_i(58),
      R => '0'
    );
\rxdata_from_gtx_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(59),
      Q => rxdata_from_gtx_i(59),
      R => '0'
    );
\rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(5),
      Q => rxdata_from_gtx_i(5),
      R => '0'
    );
\rxdata_from_gtx_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(60),
      Q => rxdata_from_gtx_i(60),
      R => '0'
    );
\rxdata_from_gtx_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(61),
      Q => rxdata_from_gtx_i(61),
      R => '0'
    );
\rxdata_from_gtx_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(62),
      Q => rxdata_from_gtx_i(62),
      R => '0'
    );
\rxdata_from_gtx_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(63),
      Q => rxdata_from_gtx_i(63),
      R => '0'
    );
\rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(6),
      Q => rxdata_from_gtx_i(6),
      R => '0'
    );
\rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(7),
      Q => rxdata_from_gtx_i(7),
      R => '0'
    );
\rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(8),
      Q => rxdata_from_gtx_i(8),
      R => '0'
    );
\rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(9),
      Q => rxdata_from_gtx_i(9),
      R => '0'
    );
rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdatavalid_i,
      Q => rxdatavalid_i_1,
      R => '0'
    );
rxdatavalid_to_fifo_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => rxdatavalid_i_1,
      Q => rxdatavalid_to_fifo_i,
      R => '0'
    );
\rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxheader_from_gtx_i(0),
      Q => rxheader_from_gtx_i(0),
      R => '0'
    );
\rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxheader_from_gtx_i(1),
      Q => rxheader_from_gtx_i(1),
      R => '0'
    );
\rxheader_to_fifo_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => rxheader_from_gtx_i(0),
      Q => rxheader_to_fifo_i(0),
      R => '0'
    );
\rxheader_to_fifo_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => rxheader_from_gtx_i(1),
      Q => rxheader_to_fifo_i(1),
      R => '0'
    );
rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxheadervalid_i,
      Q => rxheadervalid_i,
      R => '0'
    );
rxlossofsync_out_q_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => rxlossofsync_out_i,
      Q => rxlossofsync_out_q,
      R => '0'
    );
rxreset_for_lanes_q_reg: unisim.vcomponents.FDRE
     port map (
      C => stg2_reg,
      CE => '1',
      D => rx_reset_i,
      Q => rxreset_for_lanes_q,
      R => '0'
    );
\u_cdc__check_polarity\: entity work.aurora_64b66b_SL_cdc_sync_6
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => in0
    );
\u_cdc__in_polarity\: entity work.aurora_64b66b_SL_cdc_sync_7
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in_polarity_i => in_polarity_i,
      \out\ => in_polarity_i_0
    );
u_cdc_gt_cplllock_i: entity work.\aurora_64b66b_SL_cdc_sync__parameterized0\
     port map (
      cplllock_out(0) => gt_cplllock_j,
      gt_pll_lock => gt_pll_lock,
      init_clk => init_clk,
      \out\ => rx_fsm_resetdone_ii
    );
u_cdc_hard_err_init: entity work.\aurora_64b66b_SL_cdc_sync__parameterized0_8\
     port map (
      E(0) => hard_err_cntr_r,
      Q(2 downto 0) => hard_err_cntr_r_reg(2 downto 0),
      \dly_gt_rst_r_reg[18]\ => u_cdc_hard_err_init_n_0,
      fsm_resetdone_initclk => fsm_resetdone_initclk,
      \hard_err_cntr_r_reg[0]\ => \hard_err_cntr_r[7]_i_4_n_0\,
      \hard_err_cntr_r_reg[0]_0\ => \hard_err_cntr_r[7]_i_5_n_0\,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_rst_int_reg => \hard_err_cntr_r_reg[7]_0\,
      hard_err_rst_int_reg_0 => cdr_reset_fsm_lnkreset_reg_n_0,
      hard_err_rst_int_reg_1 => hard_err_rst_int_i_3_n_0,
      in0 => hard_err_usr,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk
    );
u_cdc_rx_elastic_buferr: entity work.\aurora_64b66b_SL_cdc_sync__parameterized1\
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \out\ => rx_elastic_buf_err,
      rxbufstatus_out(0) => int_gt_rxbufstatus(2),
      s_level_out_d6_reg_0 => stg2_reg
    );
u_cdc_rx_fsm_resetdone_i: entity work.\aurora_64b66b_SL_cdc_sync__parameterized0_9\
     port map (
      init_clk => init_clk,
      \out\ => rx_fsm_resetdone_i,
      rx_fsm_resetdone_ii => rx_fsm_resetdone_ii
    );
\u_cdc_rxpolarity_\: entity work.\aurora_64b66b_SL_cdc_sync__parameterized2\
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \out\ => sync_rx_polarity_r,
      s_level_out_d1_aurora_64b66b_SL_cdc_to_reg_0 => s_level_out_d1_aurora_64b66b_SL_cdc_to_reg
    );
u_rst_done_sync_rx: entity work.\aurora_64b66b_SL_rst_sync__parameterized0\
     port map (
      \out\ => rx_fsm_resetdone_i,
      stg2_reg_0 => stg2_reg,
      stg3_reg_0 => \^out\
    );
u_rst_done_sync_rx1: entity work.\aurora_64b66b_SL_rst_sync__parameterized0_10\
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \out\ => rx_fsm_resetdone_i
    );
u_rst_sync_blocksyncall_initclk_sync: entity work.\aurora_64b66b_SL_rst_sync__parameterized1\
     port map (
      E(0) => u_rst_sync_blocksyncall_initclk_sync_n_0,
      \FSM_onehot_cdr_reset_fsm_r_reg[0]\ => \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\,
      Q(2) => allow_block_sync_propagation,
      Q(1) => cdr_reset_fsm_lnkreset,
      Q(0) => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      in0 => blocksync_all_lanes_inrxclk_q,
      init_clk => init_clk
    );
u_rst_sync_blocksyncprop_inrxclk_sync: entity work.\aurora_64b66b_SL_rst_sync__parameterized1_11\
     port map (
      allow_block_sync_propagation_inrxclk => allow_block_sync_propagation_inrxclk,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => allow_block_sync_propagation_reg_n_0
    );
u_rst_sync_fsm_resetdone: entity work.\aurora_64b66b_SL_rst_sync__parameterized1_12\
     port map (
      fsm_resetdone_to_rxreset_in => fsm_resetdone_to_rxreset_in,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => FSM_RESETDONE_j,
      \out\(0) => gtwiz_userclk_rx_active_in,
      stg5_reg_0 => u_rst_sync_fsm_resetdone_n_0
    );
u_rst_sync_fsm_resetdone_initclk: entity work.\aurora_64b66b_SL_rst_sync__parameterized1_13\
     port map (
      \count_for_reset_r_reg[23]\ => \hard_err_cntr_r_reg[7]_0\,
      \count_for_reset_r_reg[23]_0\ => cdr_reset_fsm_lnkreset_reg_n_0,
      \dly_gt_rst_r_reg[18]\ => u_rst_sync_fsm_resetdone_initclk_n_1,
      fsm_resetdone_initclk => fsm_resetdone_initclk,
      in0 => FSM_RESETDONE_j,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1
    );
u_rst_sync_reset_initclk: entity work.\aurora_64b66b_SL_rst_sync__parameterized1_14\
     port map (
      SR(0) => HPCNT_RESET_IN,
      fsm_resetdone_initclk => fsm_resetdone_initclk,
      \hard_err_cntr_r_reg[7]\ => cdr_reset_fsm_lnkreset_reg_n_0,
      \hard_err_cntr_r_reg[7]_0\ => \hard_err_cntr_r_reg[7]_0\,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      stg1_aurora_64b66b_SL_cdc_to_reg_0 => stg1_aurora_64b66b_SL_cdc_to_reg
    );
u_rst_sync_rxreset_in: entity work.\aurora_64b66b_SL_rst_sync__parameterized1_15\
     port map (
      fsm_resetdone_to_rxreset_in => fsm_resetdone_to_rxreset_in,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => rxreset_for_lanes_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_core is
  port (
    link_reset_out : out STD_LOGIC;
    lane_up_flop_i : out STD_LOGIC;
    SYSTEM_RESET_reg : out STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_out_clk : out STD_LOGIC;
    bufg_gt_clr_out : out STD_LOGIC;
    RX_CHANNEL_UP_reg : out STD_LOGIC;
    rx_hard_err : out STD_LOGIC;
    rx_soft_err : out STD_LOGIC;
    reset2fc : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 7 );
    power_down : in STD_LOGIC;
    sysreset_from_support : in STD_LOGIC;
    \m_axi_rx_tkeep_reg[0]\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]\ : in STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init_clk : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt_refclk1_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end aurora_64b66b_SL_core;

architecture STRUCTURE of aurora_64b66b_SL_core is
  signal CC_RX_HEADER_OUT_ERR : STD_LOGIC;
  signal \^rx_channel_up_reg\ : STD_LOGIC;
  signal \^system_reset_reg\ : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_27 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_29 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_49 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_50 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_51 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_52 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_53 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_54 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_55 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_56 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_57 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_58 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_59 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_60 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_61 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_62 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_63 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_64 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_65 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_66 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_67 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_68 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_69 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_70 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_71 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_72 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_73 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_74 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_75 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_76 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_77 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_78 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_79 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_80 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_81 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_82 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_83 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_84 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_85 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_86 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_87 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_88 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_89 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_90 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_91 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_92 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_93 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_94 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_95 : STD_LOGIC;
  signal aurora_64b66b_SL_wrapper_i_n_96 : STD_LOGIC;
  signal \cbcc_gtx0_i/master_do_rd_en\ : STD_LOGIC;
  signal \cbcc_gtx0_i/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cbcc_gtx0_i/p_1_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cbcc_gtx0_i/p_2_in\ : STD_LOGIC;
  signal check_polarity_i : STD_LOGIC;
  signal fsm_resetdone : STD_LOGIC;
  signal got_cc_i : STD_LOGIC;
  signal hld_polarity_i : STD_LOGIC;
  signal in_polarity_i : STD_LOGIC;
  signal \^lane_up_flop_i\ : STD_LOGIC;
  signal \^link_reset_out\ : STD_LOGIC;
  signal polarity_val_i : STD_LOGIC;
  signal remote_ready_i : STD_LOGIC;
  signal reset2fc_r : STD_LOGIC;
  signal reset_lanes_i : STD_LOGIC;
  signal rx_enable_err_detect_i : STD_LOGIC;
  signal rx_hard_err_i : STD_LOGIC;
  signal rx_lossofsync_i : STD_LOGIC;
  signal rx_polarity_i : STD_LOGIC;
  signal rx_reset_i : STD_LOGIC;
  signal rx_sep7_i : STD_LOGIC;
  signal rx_sep_i : STD_LOGIC;
  signal rxdatavalid_i : STD_LOGIC;
  signal rxdatavalid_to_ll_i : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_10 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_11 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_12 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_13 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_14 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_15 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_16 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_17 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_18 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_19 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_20 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_21 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_22 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_23 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_24 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_25 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_26 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_27 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_28 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_29 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_30 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_31 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_32 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_33 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_34 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_35 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_36 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_37 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_38 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_39 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_4 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_40 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_41 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_42 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_43 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_44 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_45 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_46 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_47 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_48 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_49 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_5 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_50 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_51 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_52 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_53 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_54 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_55 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_56 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_57 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_58 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_59 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_6 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_60 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_61 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_62 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_63 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_64 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_65 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_66 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_67 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_68 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_69 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_7 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_70 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_71 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_72 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_73 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_74 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_75 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_8 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_84 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_87 : STD_LOGIC;
  signal simplex_rx_aurora_lane_0_i_n_9 : STD_LOGIC;
  signal \simplex_rx_channel_init_sm_i/reset_lanes_c\ : STD_LOGIC;
  signal \simplex_rx_channel_init_sm_i/wait_for_lane_up_r\ : STD_LOGIC;
  signal \simplex_rx_channel_init_sm_i/wait_for_lane_up_r0\ : STD_LOGIC;
  signal \simplex_rx_lane_init_sm_i/reset_count_r0\ : STD_LOGIC;
  signal \simplex_rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c\ : STD_LOGIC;
  signal \simplex_rx_ll_datapath_i/rx_pe_data_v_c\ : STD_LOGIC;
  signal \simplex_rx_ll_datapath_i/rx_sep_c\ : STD_LOGIC;
  signal \sym_dec_i/Shift4Reset2FC0\ : STD_LOGIC;
begin
  RX_CHANNEL_UP_reg <= \^rx_channel_up_reg\;
  SYSTEM_RESET_reg <= \^system_reset_reg\;
  lane_up_flop_i <= \^lane_up_flop_i\;
  link_reset_out <= \^link_reset_out\;
RESET2FC_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]\,
      CE => '1',
      D => reset2fc_r,
      Q => reset2fc,
      R => '0'
    );
aurora_64b66b_SL_wrapper_i: entity work.aurora_64b66b_SL_WRAPPER
     port map (
      CC_RX_HEADER_OUT_ERR => CC_RX_HEADER_OUT_ERR,
      HLD_POLARITY_OUT_reg => hld_polarity_i,
      Q(66) => \cbcc_gtx0_i/p_2_in\,
      Q(65 downto 64) => \cbcc_gtx0_i/p_0_in\(1 downto 0),
      Q(63 downto 48) => \cbcc_gtx0_i/p_1_in\(15 downto 0),
      Q(47) => aurora_64b66b_SL_wrapper_i_n_49,
      Q(46) => aurora_64b66b_SL_wrapper_i_n_50,
      Q(45) => aurora_64b66b_SL_wrapper_i_n_51,
      Q(44) => aurora_64b66b_SL_wrapper_i_n_52,
      Q(43) => aurora_64b66b_SL_wrapper_i_n_53,
      Q(42) => aurora_64b66b_SL_wrapper_i_n_54,
      Q(41) => aurora_64b66b_SL_wrapper_i_n_55,
      Q(40) => aurora_64b66b_SL_wrapper_i_n_56,
      Q(39) => aurora_64b66b_SL_wrapper_i_n_57,
      Q(38) => aurora_64b66b_SL_wrapper_i_n_58,
      Q(37) => aurora_64b66b_SL_wrapper_i_n_59,
      Q(36) => aurora_64b66b_SL_wrapper_i_n_60,
      Q(35) => aurora_64b66b_SL_wrapper_i_n_61,
      Q(34) => aurora_64b66b_SL_wrapper_i_n_62,
      Q(33) => aurora_64b66b_SL_wrapper_i_n_63,
      Q(32) => aurora_64b66b_SL_wrapper_i_n_64,
      Q(31) => aurora_64b66b_SL_wrapper_i_n_65,
      Q(30) => aurora_64b66b_SL_wrapper_i_n_66,
      Q(29) => aurora_64b66b_SL_wrapper_i_n_67,
      Q(28) => aurora_64b66b_SL_wrapper_i_n_68,
      Q(27) => aurora_64b66b_SL_wrapper_i_n_69,
      Q(26) => aurora_64b66b_SL_wrapper_i_n_70,
      Q(25) => aurora_64b66b_SL_wrapper_i_n_71,
      Q(24) => aurora_64b66b_SL_wrapper_i_n_72,
      Q(23) => aurora_64b66b_SL_wrapper_i_n_73,
      Q(22) => aurora_64b66b_SL_wrapper_i_n_74,
      Q(21) => aurora_64b66b_SL_wrapper_i_n_75,
      Q(20) => aurora_64b66b_SL_wrapper_i_n_76,
      Q(19) => aurora_64b66b_SL_wrapper_i_n_77,
      Q(18) => aurora_64b66b_SL_wrapper_i_n_78,
      Q(17) => aurora_64b66b_SL_wrapper_i_n_79,
      Q(16) => aurora_64b66b_SL_wrapper_i_n_80,
      Q(15) => aurora_64b66b_SL_wrapper_i_n_81,
      Q(14) => aurora_64b66b_SL_wrapper_i_n_82,
      Q(13) => aurora_64b66b_SL_wrapper_i_n_83,
      Q(12) => aurora_64b66b_SL_wrapper_i_n_84,
      Q(11) => aurora_64b66b_SL_wrapper_i_n_85,
      Q(10) => aurora_64b66b_SL_wrapper_i_n_86,
      Q(9) => aurora_64b66b_SL_wrapper_i_n_87,
      Q(8) => aurora_64b66b_SL_wrapper_i_n_88,
      Q(7) => aurora_64b66b_SL_wrapper_i_n_89,
      Q(6) => aurora_64b66b_SL_wrapper_i_n_90,
      Q(5) => aurora_64b66b_SL_wrapper_i_n_91,
      Q(4) => aurora_64b66b_SL_wrapper_i_n_92,
      Q(3) => aurora_64b66b_SL_wrapper_i_n_93,
      Q(2) => aurora_64b66b_SL_wrapper_i_n_94,
      Q(1) => aurora_64b66b_SL_wrapper_i_n_95,
      Q(0) => aurora_64b66b_SL_wrapper_i_n_96,
      RX_ENABLE_ERR_DETECT_reg => aurora_64b66b_SL_wrapper_i_n_27,
      bufg_gt_clr_out => bufg_gt_clr_out,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_refclk1_out => gt_refclk1_out,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      \hard_err_cntr_r_reg[7]_0\ => \hard_err_cntr_r_reg[7]\,
      hard_err_usr_reg_0 => \^rx_channel_up_reg\,
      hold_reg_r_reg => aurora_64b66b_SL_wrapper_i_n_29,
      in0 => check_polarity_i,
      in_polarity_i => in_polarity_i,
      init_clk => init_clk,
      link_reset_out => \^link_reset_out\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      master_do_rd_en => \cbcc_gtx0_i/master_do_rd_en\,
      \out\ => fsm_resetdone,
      polarity_val_i => polarity_val_i,
      rx_enable_err_detect_i => rx_enable_err_detect_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_reset_i => rx_reset_i,
      rxdatavalid_i => rxdatavalid_i,
      rxn => rxn,
      rxp => rxp,
      s_level_out_d1_aurora_64b66b_SL_cdc_to_reg => rx_polarity_i,
      stg1_aurora_64b66b_SL_cdc_to_reg => \^system_reset_reg\,
      stg2_reg => \m_axi_rx_tkeep_reg[0]\,
      tx_out_clk => tx_out_clk
    );
core_reset_logic_i: entity work.aurora_64b66b_SL_RESET_LOGIC
     port map (
      SR(0) => \sym_dec_i/Shift4Reset2FC0\,
      SYSTEM_RESET_reg_0 => \^system_reset_reg\,
      \Shift4Reset2FC_reg[0]\ => simplex_rx_aurora_lane_0_i_n_84,
      link_reset_out => \^link_reset_out\,
      \out\ => fsm_resetdone,
      power_down => power_down,
      reset_count_r0 => \simplex_rx_lane_init_sm_i/reset_count_r0\,
      reset_lanes_c => \simplex_rx_channel_init_sm_i/reset_lanes_c\,
      reset_lanes_flop_0_i => \^lane_up_flop_i\,
      rx_reset_i => rx_reset_i,
      stg5_reg => \m_axi_rx_tkeep_reg[0]\,
      sysreset_from_support => sysreset_from_support,
      wait_for_lane_up_r => \simplex_rx_channel_init_sm_i/wait_for_lane_up_r\,
      wait_for_lane_up_r0 => \simplex_rx_channel_init_sm_i/wait_for_lane_up_r0\
    );
rx_soft_err_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_axi_rx_tkeep_reg[0]\,
      CE => '1',
      D => simplex_rx_aurora_lane_0_i_n_87,
      Q => rx_soft_err,
      R => \^system_reset_reg\
    );
simplex_rx_aurora_lane_0_i: entity work.aurora_64b66b_SL_SIMPLEX_RX_AURORA_LANE
     port map (
      CC_RX_HEADER_OUT_ERR => CC_RX_HEADER_OUT_ERR,
      D(73) => simplex_rx_aurora_lane_0_i_n_4,
      D(72) => simplex_rx_aurora_lane_0_i_n_5,
      D(71) => simplex_rx_aurora_lane_0_i_n_6,
      D(70) => simplex_rx_aurora_lane_0_i_n_7,
      D(69) => simplex_rx_aurora_lane_0_i_n_8,
      D(68) => simplex_rx_aurora_lane_0_i_n_9,
      D(67) => simplex_rx_aurora_lane_0_i_n_10,
      D(66) => simplex_rx_aurora_lane_0_i_n_11,
      D(65) => simplex_rx_aurora_lane_0_i_n_12,
      D(64) => simplex_rx_aurora_lane_0_i_n_13,
      D(63) => simplex_rx_aurora_lane_0_i_n_14,
      D(62) => simplex_rx_aurora_lane_0_i_n_15,
      D(61) => simplex_rx_aurora_lane_0_i_n_16,
      D(60) => simplex_rx_aurora_lane_0_i_n_17,
      D(59) => simplex_rx_aurora_lane_0_i_n_18,
      D(58) => simplex_rx_aurora_lane_0_i_n_19,
      D(57) => simplex_rx_aurora_lane_0_i_n_20,
      D(56) => simplex_rx_aurora_lane_0_i_n_21,
      D(55) => simplex_rx_aurora_lane_0_i_n_22,
      D(54) => simplex_rx_aurora_lane_0_i_n_23,
      D(53) => simplex_rx_aurora_lane_0_i_n_24,
      D(52) => simplex_rx_aurora_lane_0_i_n_25,
      D(51) => simplex_rx_aurora_lane_0_i_n_26,
      D(50) => simplex_rx_aurora_lane_0_i_n_27,
      D(49) => simplex_rx_aurora_lane_0_i_n_28,
      D(48) => simplex_rx_aurora_lane_0_i_n_29,
      D(47) => simplex_rx_aurora_lane_0_i_n_30,
      D(46) => simplex_rx_aurora_lane_0_i_n_31,
      D(45) => simplex_rx_aurora_lane_0_i_n_32,
      D(44) => simplex_rx_aurora_lane_0_i_n_33,
      D(43) => simplex_rx_aurora_lane_0_i_n_34,
      D(42) => simplex_rx_aurora_lane_0_i_n_35,
      D(41) => simplex_rx_aurora_lane_0_i_n_36,
      D(40) => simplex_rx_aurora_lane_0_i_n_37,
      D(39) => simplex_rx_aurora_lane_0_i_n_38,
      D(38) => simplex_rx_aurora_lane_0_i_n_39,
      D(37) => simplex_rx_aurora_lane_0_i_n_40,
      D(36) => simplex_rx_aurora_lane_0_i_n_41,
      D(35) => simplex_rx_aurora_lane_0_i_n_42,
      D(34) => simplex_rx_aurora_lane_0_i_n_43,
      D(33) => simplex_rx_aurora_lane_0_i_n_44,
      D(32) => simplex_rx_aurora_lane_0_i_n_45,
      D(31) => simplex_rx_aurora_lane_0_i_n_46,
      D(30) => simplex_rx_aurora_lane_0_i_n_47,
      D(29) => simplex_rx_aurora_lane_0_i_n_48,
      D(28) => simplex_rx_aurora_lane_0_i_n_49,
      D(27) => simplex_rx_aurora_lane_0_i_n_50,
      D(26) => simplex_rx_aurora_lane_0_i_n_51,
      D(25) => simplex_rx_aurora_lane_0_i_n_52,
      D(24) => simplex_rx_aurora_lane_0_i_n_53,
      D(23) => simplex_rx_aurora_lane_0_i_n_54,
      D(22) => simplex_rx_aurora_lane_0_i_n_55,
      D(21) => simplex_rx_aurora_lane_0_i_n_56,
      D(20) => simplex_rx_aurora_lane_0_i_n_57,
      D(19) => simplex_rx_aurora_lane_0_i_n_58,
      D(18) => simplex_rx_aurora_lane_0_i_n_59,
      D(17) => simplex_rx_aurora_lane_0_i_n_60,
      D(16) => simplex_rx_aurora_lane_0_i_n_61,
      D(15) => simplex_rx_aurora_lane_0_i_n_62,
      D(14) => simplex_rx_aurora_lane_0_i_n_63,
      D(13) => simplex_rx_aurora_lane_0_i_n_64,
      D(12) => simplex_rx_aurora_lane_0_i_n_65,
      D(11) => simplex_rx_aurora_lane_0_i_n_66,
      D(10) => simplex_rx_aurora_lane_0_i_n_67,
      D(9) => simplex_rx_aurora_lane_0_i_n_68,
      D(8) => simplex_rx_aurora_lane_0_i_n_69,
      D(7) => simplex_rx_aurora_lane_0_i_n_70,
      D(6) => simplex_rx_aurora_lane_0_i_n_71,
      D(5) => simplex_rx_aurora_lane_0_i_n_72,
      D(4) => simplex_rx_aurora_lane_0_i_n_73,
      D(3) => simplex_rx_aurora_lane_0_i_n_74,
      D(2) => simplex_rx_aurora_lane_0_i_n_75,
      D(1) => rx_sep_i,
      D(0) => rx_sep7_i,
      E(0) => \simplex_rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c\,
      Q(66) => \cbcc_gtx0_i/p_2_in\,
      Q(65 downto 64) => \cbcc_gtx0_i/p_0_in\(1 downto 0),
      Q(63 downto 48) => \cbcc_gtx0_i/p_1_in\(15 downto 0),
      Q(47) => aurora_64b66b_SL_wrapper_i_n_49,
      Q(46) => aurora_64b66b_SL_wrapper_i_n_50,
      Q(45) => aurora_64b66b_SL_wrapper_i_n_51,
      Q(44) => aurora_64b66b_SL_wrapper_i_n_52,
      Q(43) => aurora_64b66b_SL_wrapper_i_n_53,
      Q(42) => aurora_64b66b_SL_wrapper_i_n_54,
      Q(41) => aurora_64b66b_SL_wrapper_i_n_55,
      Q(40) => aurora_64b66b_SL_wrapper_i_n_56,
      Q(39) => aurora_64b66b_SL_wrapper_i_n_57,
      Q(38) => aurora_64b66b_SL_wrapper_i_n_58,
      Q(37) => aurora_64b66b_SL_wrapper_i_n_59,
      Q(36) => aurora_64b66b_SL_wrapper_i_n_60,
      Q(35) => aurora_64b66b_SL_wrapper_i_n_61,
      Q(34) => aurora_64b66b_SL_wrapper_i_n_62,
      Q(33) => aurora_64b66b_SL_wrapper_i_n_63,
      Q(32) => aurora_64b66b_SL_wrapper_i_n_64,
      Q(31) => aurora_64b66b_SL_wrapper_i_n_65,
      Q(30) => aurora_64b66b_SL_wrapper_i_n_66,
      Q(29) => aurora_64b66b_SL_wrapper_i_n_67,
      Q(28) => aurora_64b66b_SL_wrapper_i_n_68,
      Q(27) => aurora_64b66b_SL_wrapper_i_n_69,
      Q(26) => aurora_64b66b_SL_wrapper_i_n_70,
      Q(25) => aurora_64b66b_SL_wrapper_i_n_71,
      Q(24) => aurora_64b66b_SL_wrapper_i_n_72,
      Q(23) => aurora_64b66b_SL_wrapper_i_n_73,
      Q(22) => aurora_64b66b_SL_wrapper_i_n_74,
      Q(21) => aurora_64b66b_SL_wrapper_i_n_75,
      Q(20) => aurora_64b66b_SL_wrapper_i_n_76,
      Q(19) => aurora_64b66b_SL_wrapper_i_n_77,
      Q(18) => aurora_64b66b_SL_wrapper_i_n_78,
      Q(17) => aurora_64b66b_SL_wrapper_i_n_79,
      Q(16) => aurora_64b66b_SL_wrapper_i_n_80,
      Q(15) => aurora_64b66b_SL_wrapper_i_n_81,
      Q(14) => aurora_64b66b_SL_wrapper_i_n_82,
      Q(13) => aurora_64b66b_SL_wrapper_i_n_83,
      Q(12) => aurora_64b66b_SL_wrapper_i_n_84,
      Q(11) => aurora_64b66b_SL_wrapper_i_n_85,
      Q(10) => aurora_64b66b_SL_wrapper_i_n_86,
      Q(9) => aurora_64b66b_SL_wrapper_i_n_87,
      Q(8) => aurora_64b66b_SL_wrapper_i_n_88,
      Q(7) => aurora_64b66b_SL_wrapper_i_n_89,
      Q(6) => aurora_64b66b_SL_wrapper_i_n_90,
      Q(5) => aurora_64b66b_SL_wrapper_i_n_91,
      Q(4) => aurora_64b66b_SL_wrapper_i_n_92,
      Q(3) => aurora_64b66b_SL_wrapper_i_n_93,
      Q(2) => aurora_64b66b_SL_wrapper_i_n_94,
      Q(1) => aurora_64b66b_SL_wrapper_i_n_95,
      Q(0) => aurora_64b66b_SL_wrapper_i_n_96,
      RXDATAVALID_IN_REG_reg => simplex_rx_aurora_lane_0_i_n_84,
      \RX_DATA_REG_reg[0]\ => aurora_64b66b_SL_wrapper_i_n_29,
      RX_HARD_ERR_reg => aurora_64b66b_SL_wrapper_i_n_27,
      RX_SOFT_ERR_reg => simplex_rx_aurora_lane_0_i_n_87,
      SR(0) => \sym_dec_i/Shift4Reset2FC0\,
      got_cc_i => got_cc_i,
      in0 => check_polarity_i,
      in_polarity_i => in_polarity_i,
      lane_up_flop_i => \^lane_up_flop_i\,
      master_do_rd_en => \cbcc_gtx0_i/master_do_rd_en\,
      polarity_val_i => polarity_val_i,
      \raw_data_r_reg[0]\ => \^rx_channel_up_reg\,
      remote_ready_i => remote_ready_i,
      reset2fc_r => reset2fc_r,
      reset2fc_r_reg => \^system_reset_reg\,
      reset_count_r0 => \simplex_rx_lane_init_sm_i/reset_count_r0\,
      reset_lanes_i => reset_lanes_i,
      rx_enable_err_detect_i => rx_enable_err_detect_i,
      rx_hard_err_i => rx_hard_err_i,
      rx_lossofsync_i => rx_lossofsync_i,
      \rx_na_idles_cntr_reg[4]\ => \m_axi_rx_tkeep_reg[0]\,
      rx_pe_data_v_c => \simplex_rx_ll_datapath_i/rx_pe_data_v_c\,
      rx_polarity_r_reg => rx_polarity_i,
      rx_reset_i => rx_reset_i,
      rxdatavalid_i => rxdatavalid_i,
      rxdatavalid_to_ll_i => rxdatavalid_to_ll_i,
      s_level_out_d1_aurora_64b66b_SL_cdc_to_reg => hld_polarity_i
    );
simplex_rx_global_logic_i: entity work.aurora_64b66b_SL_SIMPLEX_RX_GLOBAL_LOGIC
     port map (
      D(0) => rx_sep_i,
      RX_CHANNEL_UP_reg => \^rx_channel_up_reg\,
      RX_CHANNEL_UP_reg_0 => \m_axi_rx_tkeep_reg[0]\,
      RX_CHANNEL_UP_reg_1 => \^system_reset_reg\,
      remote_ready_i => remote_ready_i,
      reset_lanes_c => \simplex_rx_channel_init_sm_i/reset_lanes_c\,
      reset_lanes_i => reset_lanes_i,
      rx_hard_err => rx_hard_err,
      rx_hard_err_i => rx_hard_err_i,
      rx_sep_c => \simplex_rx_ll_datapath_i/rx_sep_c\,
      wait_for_lane_up_r => \simplex_rx_channel_init_sm_i/wait_for_lane_up_r\,
      wait_for_lane_up_r0 => \simplex_rx_channel_init_sm_i/wait_for_lane_up_r0\
    );
simplex_rx_ll_i: entity work.aurora_64b66b_SL_SIMPLEX_RX_LL
     port map (
      D(73) => simplex_rx_aurora_lane_0_i_n_4,
      D(72) => simplex_rx_aurora_lane_0_i_n_5,
      D(71) => simplex_rx_aurora_lane_0_i_n_6,
      D(70) => simplex_rx_aurora_lane_0_i_n_7,
      D(69) => simplex_rx_aurora_lane_0_i_n_8,
      D(68) => simplex_rx_aurora_lane_0_i_n_9,
      D(67) => simplex_rx_aurora_lane_0_i_n_10,
      D(66) => simplex_rx_aurora_lane_0_i_n_11,
      D(65) => simplex_rx_aurora_lane_0_i_n_12,
      D(64) => simplex_rx_aurora_lane_0_i_n_13,
      D(63) => simplex_rx_aurora_lane_0_i_n_14,
      D(62) => simplex_rx_aurora_lane_0_i_n_15,
      D(61) => simplex_rx_aurora_lane_0_i_n_16,
      D(60) => simplex_rx_aurora_lane_0_i_n_17,
      D(59) => simplex_rx_aurora_lane_0_i_n_18,
      D(58) => simplex_rx_aurora_lane_0_i_n_19,
      D(57) => simplex_rx_aurora_lane_0_i_n_20,
      D(56) => simplex_rx_aurora_lane_0_i_n_21,
      D(55) => simplex_rx_aurora_lane_0_i_n_22,
      D(54) => simplex_rx_aurora_lane_0_i_n_23,
      D(53) => simplex_rx_aurora_lane_0_i_n_24,
      D(52) => simplex_rx_aurora_lane_0_i_n_25,
      D(51) => simplex_rx_aurora_lane_0_i_n_26,
      D(50) => simplex_rx_aurora_lane_0_i_n_27,
      D(49) => simplex_rx_aurora_lane_0_i_n_28,
      D(48) => simplex_rx_aurora_lane_0_i_n_29,
      D(47) => simplex_rx_aurora_lane_0_i_n_30,
      D(46) => simplex_rx_aurora_lane_0_i_n_31,
      D(45) => simplex_rx_aurora_lane_0_i_n_32,
      D(44) => simplex_rx_aurora_lane_0_i_n_33,
      D(43) => simplex_rx_aurora_lane_0_i_n_34,
      D(42) => simplex_rx_aurora_lane_0_i_n_35,
      D(41) => simplex_rx_aurora_lane_0_i_n_36,
      D(40) => simplex_rx_aurora_lane_0_i_n_37,
      D(39) => simplex_rx_aurora_lane_0_i_n_38,
      D(38) => simplex_rx_aurora_lane_0_i_n_39,
      D(37) => simplex_rx_aurora_lane_0_i_n_40,
      D(36) => simplex_rx_aurora_lane_0_i_n_41,
      D(35) => simplex_rx_aurora_lane_0_i_n_42,
      D(34) => simplex_rx_aurora_lane_0_i_n_43,
      D(33) => simplex_rx_aurora_lane_0_i_n_44,
      D(32) => simplex_rx_aurora_lane_0_i_n_45,
      D(31) => simplex_rx_aurora_lane_0_i_n_46,
      D(30) => simplex_rx_aurora_lane_0_i_n_47,
      D(29) => simplex_rx_aurora_lane_0_i_n_48,
      D(28) => simplex_rx_aurora_lane_0_i_n_49,
      D(27) => simplex_rx_aurora_lane_0_i_n_50,
      D(26) => simplex_rx_aurora_lane_0_i_n_51,
      D(25) => simplex_rx_aurora_lane_0_i_n_52,
      D(24) => simplex_rx_aurora_lane_0_i_n_53,
      D(23) => simplex_rx_aurora_lane_0_i_n_54,
      D(22) => simplex_rx_aurora_lane_0_i_n_55,
      D(21) => simplex_rx_aurora_lane_0_i_n_56,
      D(20) => simplex_rx_aurora_lane_0_i_n_57,
      D(19) => simplex_rx_aurora_lane_0_i_n_58,
      D(18) => simplex_rx_aurora_lane_0_i_n_59,
      D(17) => simplex_rx_aurora_lane_0_i_n_60,
      D(16) => simplex_rx_aurora_lane_0_i_n_61,
      D(15) => simplex_rx_aurora_lane_0_i_n_62,
      D(14) => simplex_rx_aurora_lane_0_i_n_63,
      D(13) => simplex_rx_aurora_lane_0_i_n_64,
      D(12) => simplex_rx_aurora_lane_0_i_n_65,
      D(11) => simplex_rx_aurora_lane_0_i_n_66,
      D(10) => simplex_rx_aurora_lane_0_i_n_67,
      D(9) => simplex_rx_aurora_lane_0_i_n_68,
      D(8) => simplex_rx_aurora_lane_0_i_n_69,
      D(7) => simplex_rx_aurora_lane_0_i_n_70,
      D(6) => simplex_rx_aurora_lane_0_i_n_71,
      D(5) => simplex_rx_aurora_lane_0_i_n_72,
      D(4) => simplex_rx_aurora_lane_0_i_n_73,
      D(3) => simplex_rx_aurora_lane_0_i_n_74,
      D(2) => simplex_rx_aurora_lane_0_i_n_75,
      D(1) => rx_sep_i,
      D(0) => rx_sep7_i,
      E(0) => \simplex_rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c\,
      got_cc_i => got_cc_i,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tkeep(0 to 7) => m_axi_rx_tkeep(0 to 7),
      \m_axi_rx_tkeep_reg[0]\ => \m_axi_rx_tkeep_reg[0]\,
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tlast_reg => \^rx_channel_up_reg\,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      rx_pe_data_v_c => \simplex_rx_ll_datapath_i/rx_pe_data_v_c\,
      rx_sep_c => \simplex_rx_ll_datapath_i/rx_sep_c\,
      rxdatavalid_to_ll_i => rxdatavalid_to_ll_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL_support is
  port (
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 7 );
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rx_hard_err : out STD_LOGIC;
    rx_soft_err : out STD_LOGIC;
    rx_channel_up : out STD_LOGIC;
    rx_lane_up : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    reset2fc : out STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    pma_init : in STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    gt_refclk1_p : in STD_LOGIC;
    gt_refclk1_n : in STD_LOGIC;
    gt_refclk1_out : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of aurora_64b66b_SL_support : entity is "yes";
end aurora_64b66b_SL_support;

architecture STRUCTURE of aurora_64b66b_SL_support is
  signal bufg_gt_clr_out : STD_LOGIC;
  signal \^gt_refclk1_out\ : STD_LOGIC;
  signal \^gt_reset_out\ : STD_LOGIC;
  signal gt_reset_sync_n_0 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal stg5 : STD_LOGIC;
  signal sysreset_from_support : STD_LOGIC;
  signal \^tx_out_clk\ : STD_LOGIC;
  signal \^user_clk_out\ : STD_LOGIC;
  signal NLW_IBUFDS_GTE4_refclk1_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of IBUFDS_GTE4_refclk1 : label is "PRIMITIVE";
begin
  gt_refclk1_out <= \^gt_refclk1_out\;
  gt_reset_out <= \^gt_reset_out\;
  tx_out_clk <= \^tx_out_clk\;
  user_clk_out <= \^user_clk_out\;
IBUFDS_GTE4_refclk1: unisim.vcomponents.IBUFDS_GTE4
    generic map(
      REFCLK_EN_TX_PATH => '0',
      REFCLK_HROW_CK_SEL => B"00",
      REFCLK_ICNTL_RX => B"00"
    )
        port map (
      CEB => '0',
      I => gt_refclk1_p,
      IB => gt_refclk1_n,
      O => \^gt_refclk1_out\,
      ODIV2 => NLW_IBUFDS_GTE4_refclk1_ODIV2_UNCONNECTED
    );
aurora_64b66b_SL_core_i: entity work.aurora_64b66b_SL_core
     port map (
      RX_CHANNEL_UP_reg => rx_channel_up,
      SYSTEM_RESET_reg => sys_reset_out,
      bufg_gt_clr_out => bufg_gt_clr_out,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_refclk1_out => \^gt_refclk1_out\,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      \hard_err_cntr_r_reg[7]\ => \^gt_reset_out\,
      init_clk => init_clk,
      lane_up_flop_i => rx_lane_up,
      link_reset_out => link_reset_out,
      lopt => lopt,
      lopt_1 => bufg_gt_clr_out,
      lopt_2 => lopt_1,
      lopt_3 => lopt_2,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tkeep(0 to 7) => m_axi_rx_tkeep(0 to 7),
      \m_axi_rx_tkeep_reg[0]\ => \^user_clk_out\,
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      power_down => power_down,
      reset2fc => reset2fc,
      rx_hard_err => rx_hard_err,
      rx_soft_err => rx_soft_err,
      rxn => rxn,
      rxp => rxp,
      sysreset_from_support => sysreset_from_support,
      tx_out_clk => \^tx_out_clk\
    );
clock_module_i: entity work.aurora_64b66b_SL_CLOCK_MODULE
     port map (
      bufg_gt_clr_out => bufg_gt_clr_out,
      \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ => \^user_clk_out\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mmcm_not_locked_out => mmcm_not_locked_out,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      tx_out_clk => \^tx_out_clk\
    );
gt_reset_sync: entity work.aurora_64b66b_SL_rst_sync
     port map (
      D(0) => gt_reset_sync_n_0,
      init_clk => init_clk,
      pma_init => pma_init
    );
reset_pb_sync: entity work.aurora_64b66b_SL_rst_sync_0
     port map (
      D(0) => stg5,
      reset_pb => reset_pb,
      stg4_reg_0 => \^user_clk_out\
    );
support_reset_logic_i: entity work.aurora_64b66b_SL_SUPPORT_RESET_LOGIC
     port map (
      D(0) => stg5,
      \debounce_gt_rst_r_reg[0]_0\(0) => gt_reset_sync_n_0,
      gt_reset_out => \^gt_reset_out\,
      init_clk => init_clk,
      stg5_reg => \^user_clk_out\,
      sysreset_from_support => sysreset_from_support
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_SL is
  port (
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 7 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_refclk1_p : in STD_LOGIC;
    gt_refclk1_n : in STD_LOGIC;
    gt_refclk1_out : out STD_LOGIC;
    rx_hard_err : out STD_LOGIC;
    rx_soft_err : out STD_LOGIC;
    rx_channel_up : out STD_LOGIC;
    rx_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    reset2fc : out STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    pma_init : in STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of aurora_64b66b_SL : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of aurora_64b66b_SL : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of aurora_64b66b_SL : entity is "aurora_64b66b_v12_0_9, Coregen v14.3_ip3, Number of lanes = 1, Line rate is double1.25Gbps, Reference Clock is double156.25MHz, Interface is Framing, Flow Control is None and is operating in DUPLEX configuration";
end aurora_64b66b_SL;

architecture STRUCTURE of aurora_64b66b_SL is
  signal NLW_inst_mmcm_not_locked_out_UNCONNECTED : STD_LOGIC;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
inst: entity work.aurora_64b66b_SL_support
     port map (
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_refclk1_n => gt_refclk1_n,
      gt_refclk1_out => gt_refclk1_out,
      gt_refclk1_p => gt_refclk1_p,
      gt_reset_out => gt_reset_out,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      init_clk => init_clk,
      link_reset_out => link_reset_out,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tkeep(0 to 7) => m_axi_rx_tkeep(0 to 7),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      mmcm_not_locked_out => NLW_inst_mmcm_not_locked_out_UNCONNECTED,
      mmcm_not_locked_out2 => mmcm_not_locked_out,
      pma_init => pma_init,
      power_down => power_down,
      reset2fc => reset2fc,
      reset_pb => reset_pb,
      rx_channel_up => rx_channel_up,
      rx_hard_err => rx_hard_err,
      rx_lane_up => rx_lane_up(0),
      rx_soft_err => rx_soft_err,
      rxn => rxn(0),
      rxp => rxp(0),
      sys_reset_out => sys_reset_out,
      tx_out_clk => tx_out_clk,
      user_clk_out => user_clk_out
    );
end STRUCTURE;
