

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s'
================================================================
* Date:           Fri May 24 19:13:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.432 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      903|      903|  3.010 us|  3.010 us|  903|  903|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      901|      901|         3|          1|          1|   900|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer5_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %layer4_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @nnet_KD_KD_pooling2d_buffer_cl_MD_nnet_KD_KD_array_MD_ap_ufixed_MD_6_MC_AC_0_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 9 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln241 = store i10 0, i10 %indvar_flatten" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 10 'store' 'store_ln241' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln241 = br void %arrayctor.loop.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 11 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "%icmp_ln241 = icmp_eq  i10 %indvar_flatten_load, i10 900" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 13 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.72ns)   --->   "%add_ln241 = add i10 %indvar_flatten_load, i10 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 14 'add' 'add_ln241' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %for.inc13.i, void %nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>.region_end" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 15 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sX_2_load = load i32 %sX_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 16 'load' 'sX_2_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln191 = icmp_eq  i32 %sX_2_load, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 17 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln241)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pX_2_load = load i32 %pX_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:212]   --->   Operation 18 'load' 'pX_2_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %if.end.i.i, void %land.lhs.true.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 19 'br' 'br_ln191' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pY_2_load = load i32 %pY_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 20 'load' 'pY_2_load' <Predicate = (!icmp_ln241 & icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln191_8 = icmp_sgt  i32 %pY_2_load, i32 0" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 21 'icmp' 'icmp_ln191_8' <Predicate = (!icmp_ln241 & icmp_ln191)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln191_9 = icmp_sgt  i32 %pX_2_load, i32 0" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 22 'icmp' 'icmp_ln191_9' <Predicate = (!icmp_ln241 & icmp_ln191)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%add_ln212 = add i32 %pX_2_load, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:212]   --->   Operation 23 'add' 'add_ln212' <Predicate = (!icmp_ln241)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln212 = icmp_eq  i32 %add_ln212, i32 30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:212]   --->   Operation 24 'icmp' 'icmp_ln212' <Predicate = (!icmp_ln241)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %if.else39.i.i, void %if.then28.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:212]   --->   Operation 25 'br' 'br_ln212' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln225 = store i32 %add_ln212, i32 %pX_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:225]   --->   Operation 26 'store' 'store_ln225' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln227)   --->   "%select_ln227 = select i1 %icmp_ln191, i32 4294967295, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227]   --->   Operation 27 'select' 'select_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln227 = add i32 %sX_2_load, i32 %select_ln227" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227]   --->   Operation 28 'add' 'add_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln227 = store i32 %add_ln227, i32 %sX_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227]   --->   Operation 29 'store' 'store_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln214 = store i32 0, i32 %pX_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:214]   --->   Operation 31 'store' 'store_ln214' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln215 = store i32 0, i32 %sX_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:215]   --->   Operation 32 'store' 'store_ln215' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pY_2_load_1 = load i32 %pY_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:216]   --->   Operation 33 'load' 'pY_2_load_1' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln216 = add i32 %pY_2_load_1, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:216]   --->   Operation 34 'add' 'add_ln216' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln216 = icmp_eq  i32 %add_ln216, i32 30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:216]   --->   Operation 35 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %if.else.i.i, void %if.then31.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:216]   --->   Operation 36 'br' 'br_ln216' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln220 = store i32 %add_ln216, i32 %pY_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:220]   --->   Operation 37 'store' 'store_ln220' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln217 = store i32 0, i32 %pY_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:217]   --->   Operation 38 'store' 'store_ln217' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln219 = br void %if.end38.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:219]   --->   Operation 39 'br' 'br_ln219' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln243 = store i10 %add_ln241, i10 %indvar_flatten" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:243->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 40 'store' 'store_ln243' <Predicate = (!icmp_ln241)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln243 = br void %arrayctor.loop.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:243->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 41 'br' 'br_ln243' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln245 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:245->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 44 'specpipeline' 'specpipeline_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 45 'specloopname' 'specloopname_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%layer4_out_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %layer4_out" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 46 'read' 'layer4_out_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 900> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i96 %layer4_out_read" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 47 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln247_s = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 84, i32 89" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 48 'partselect' 'trunc_ln247_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln247_37 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 90, i32 95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 49 'partselect' 'trunc_ln247_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln247_38 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 50 'partselect' 'trunc_ln247_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln247_39 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 12, i32 17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 51 'partselect' 'trunc_ln247_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln247_40 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 18, i32 23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 52 'partselect' 'trunc_ln247_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln247_41 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 24, i32 29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 53 'partselect' 'trunc_ln247_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln247_42 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 30, i32 35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 54 'partselect' 'trunc_ln247_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln247_43 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 36, i32 41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 55 'partselect' 'trunc_ln247_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln247_44 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 42, i32 47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 56 'partselect' 'trunc_ln247_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln247_45 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 48, i32 53" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 57 'partselect' 'trunc_ln247_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln247_46 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 54, i32 59" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 58 'partselect' 'trunc_ln247_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln247_47 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 60, i32 65" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 59 'partselect' 'trunc_ln247_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln247_48 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 66, i32 71" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 60 'partselect' 'trunc_ln247_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln247_49 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 72, i32 77" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 61 'partselect' 'trunc_ln247_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln247_50 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 78, i32 83" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 62 'partselect' 'trunc_ln247_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.61ns)   --->   "%p_37 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247, i1 1"   --->   Operation 63 'memshiftread' 'p_37' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 64 [1/1] (0.61ns)   --->   "%p_38 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_38, i1 1"   --->   Operation 64 'memshiftread' 'p_38' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 65 [1/1] (0.61ns)   --->   "%p_39 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_39, i1 1"   --->   Operation 65 'memshiftread' 'p_39' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 66 [1/1] (0.61ns)   --->   "%p_40 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_40, i1 1"   --->   Operation 66 'memshiftread' 'p_40' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 67 [1/1] (0.61ns)   --->   "%p_41 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_41, i1 1"   --->   Operation 67 'memshiftread' 'p_41' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 68 [1/1] (0.61ns)   --->   "%p_42 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_42, i1 1"   --->   Operation 68 'memshiftread' 'p_42' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 69 [1/1] (0.61ns)   --->   "%p_43 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_43, i1 1"   --->   Operation 69 'memshiftread' 'p_43' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 70 [1/1] (0.61ns)   --->   "%p_44 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_44, i1 1"   --->   Operation 70 'memshiftread' 'p_44' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 71 [1/1] (0.61ns)   --->   "%p_45 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_45, i1 1"   --->   Operation 71 'memshiftread' 'p_45' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 72 [1/1] (0.61ns)   --->   "%p_46 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_46, i1 1"   --->   Operation 72 'memshiftread' 'p_46' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 73 [1/1] (0.61ns)   --->   "%p_47 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_47, i1 1"   --->   Operation 73 'memshiftread' 'p_47' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 74 [1/1] (0.61ns)   --->   "%p_48 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_48, i1 1"   --->   Operation 74 'memshiftread' 'p_48' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 75 [1/1] (0.61ns)   --->   "%p_49 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_49, i1 1"   --->   Operation 75 'memshiftread' 'p_49' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 76 [1/1] (0.61ns)   --->   "%p_50 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_50, i1 1"   --->   Operation 76 'memshiftread' 'p_50' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 77 [1/1] (0.61ns)   --->   "%p_s = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_s, i1 1"   --->   Operation 77 'memshiftread' 'p_s' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 78 [1/1] (0.61ns)   --->   "%p_0 = memshiftread i6 @_ssdm_op_MemShiftRead.[30 x i6]P0A, i6 29, i6 %trunc_ln247_37, i1 1"   --->   Operation 78 'memshiftread' 'p_0' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 30> <ShiftMem>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_203 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 79 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_204 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 80 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_205 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 81 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_206 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 82 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_207 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 83 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_208 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 84 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_209 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 85 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_210 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 86 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_211 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 87 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_212 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 88 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_213 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 89 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_214 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 90 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_215 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 91 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_216 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 92 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_217 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 93 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_218 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 94 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_219 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 95 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_220 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 96 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_221 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 97 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_222 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 98 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_223 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 99 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_224 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 100 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_225 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 101 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_226 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 102 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_227 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 103 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_228 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 104 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_229 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 105 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_230 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 106 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_231 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 107 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_232 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 108 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_233 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 109 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_234 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 110 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_37, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 111 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_38, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 112 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_39, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 113 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_40, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 114 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_41, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 115 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_42, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 116 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_43, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 117 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_44, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 118 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_45, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 119 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_46, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 120 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_47, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 121 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_48, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 122 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_49, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 123 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_50, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 124 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_s, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 125 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_0, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 126 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 127 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_38, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 128 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_39, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 129 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_40, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 130 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_41, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 131 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_42, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 132 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_43, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 133 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_44, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 134 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_45, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 135 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_46, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 136 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_47, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 137 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_48, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 138 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_49, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 139 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_50, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 140 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_s, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 141 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_37, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 142 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sY_2_load = load i32 %sY_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 143 'load' 'sY_2_load' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.85ns)   --->   "%icmp_ln191_7 = icmp_eq  i32 %sY_2_load, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 144 'icmp' 'icmp_ln191_7' <Predicate = (icmp_ln191)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_3)   --->   "%and_ln191 = and i1 %icmp_ln191_8, i1 %icmp_ln191_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 145 'and' 'and_ln191' <Predicate = (icmp_ln191)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln191_3 = and i1 %and_ln191, i1 %icmp_ln191_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 146 'and' 'and_ln191_3' <Predicate = (icmp_ln191)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %and_ln191_3, void %if.end.i.i, void %for.body19.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 147 'br' 'br_ln191' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%pool_window_V = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_203, i4 0"   --->   Operation 148 'bitconcatenate' 'pool_window_V' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%pool_window_V_159 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_37, i4 0"   --->   Operation 149 'bitconcatenate' 'pool_window_V_159' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%pool_window_V_160 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_219, i4 0"   --->   Operation 150 'bitconcatenate' 'pool_window_V_160' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%pool_window_V_161 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247, i4 0"   --->   Operation 151 'bitconcatenate' 'pool_window_V_161' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.60ns)   --->   "%icmp_ln1651 = icmp_ult  i10 %pool_window_V, i10 %pool_window_V_159"   --->   Operation 152 'icmp' 'icmp_ln1651' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.60ns)   --->   "%icmp_ln1651_127 = icmp_ult  i10 %pool_window_V_160, i10 %pool_window_V_161"   --->   Operation 153 'icmp' 'icmp_ln1651_127' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_127)   --->   "%xor_ln1651_127 = xor i1 %icmp_ln1651_127, i1 1"   --->   Operation 154 'xor' 'xor_ln1651_127' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_127 = select i1 %xor_ln1651_127, i10 %pool_window_V_160, i10 %pool_window_V_161" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 155 'select' 'select_ln65_127' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%pool_window_V_162 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_204, i4 0"   --->   Operation 156 'bitconcatenate' 'pool_window_V_162' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%pool_window_V_163 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_38, i4 0"   --->   Operation 157 'bitconcatenate' 'pool_window_V_163' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%pool_window_V_164 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_220, i4 0"   --->   Operation 158 'bitconcatenate' 'pool_window_V_164' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%pool_window_V_165 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_38, i4 0"   --->   Operation 159 'bitconcatenate' 'pool_window_V_165' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.60ns)   --->   "%icmp_ln1651_129 = icmp_ult  i10 %pool_window_V_162, i10 %pool_window_V_163"   --->   Operation 160 'icmp' 'icmp_ln1651_129' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.60ns)   --->   "%icmp_ln1651_130 = icmp_ult  i10 %pool_window_V_164, i10 %pool_window_V_165"   --->   Operation 161 'icmp' 'icmp_ln1651_130' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_130)   --->   "%xor_ln1651_130 = xor i1 %icmp_ln1651_130, i1 1"   --->   Operation 162 'xor' 'xor_ln1651_130' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_130 = select i1 %xor_ln1651_130, i10 %pool_window_V_164, i10 %pool_window_V_165" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 163 'select' 'select_ln65_130' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%pool_window_V_166 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_205, i4 0"   --->   Operation 164 'bitconcatenate' 'pool_window_V_166' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%pool_window_V_167 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_39, i4 0"   --->   Operation 165 'bitconcatenate' 'pool_window_V_167' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%pool_window_V_168 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_221, i4 0"   --->   Operation 166 'bitconcatenate' 'pool_window_V_168' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%pool_window_V_169 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_39, i4 0"   --->   Operation 167 'bitconcatenate' 'pool_window_V_169' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.60ns)   --->   "%icmp_ln1651_132 = icmp_ult  i10 %pool_window_V_166, i10 %pool_window_V_167"   --->   Operation 168 'icmp' 'icmp_ln1651_132' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.60ns)   --->   "%icmp_ln1651_133 = icmp_ult  i10 %pool_window_V_168, i10 %pool_window_V_169"   --->   Operation 169 'icmp' 'icmp_ln1651_133' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_133)   --->   "%xor_ln1651_133 = xor i1 %icmp_ln1651_133, i1 1"   --->   Operation 170 'xor' 'xor_ln1651_133' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_133 = select i1 %xor_ln1651_133, i10 %pool_window_V_168, i10 %pool_window_V_169" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 171 'select' 'select_ln65_133' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%pool_window_V_170 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_206, i4 0"   --->   Operation 172 'bitconcatenate' 'pool_window_V_170' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%pool_window_V_171 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_40, i4 0"   --->   Operation 173 'bitconcatenate' 'pool_window_V_171' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%pool_window_V_172 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_222, i4 0"   --->   Operation 174 'bitconcatenate' 'pool_window_V_172' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%pool_window_V_173 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_40, i4 0"   --->   Operation 175 'bitconcatenate' 'pool_window_V_173' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.60ns)   --->   "%icmp_ln1651_135 = icmp_ult  i10 %pool_window_V_170, i10 %pool_window_V_171"   --->   Operation 176 'icmp' 'icmp_ln1651_135' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.60ns)   --->   "%icmp_ln1651_136 = icmp_ult  i10 %pool_window_V_172, i10 %pool_window_V_173"   --->   Operation 177 'icmp' 'icmp_ln1651_136' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_136)   --->   "%xor_ln1651_136 = xor i1 %icmp_ln1651_136, i1 1"   --->   Operation 178 'xor' 'xor_ln1651_136' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_136 = select i1 %xor_ln1651_136, i10 %pool_window_V_172, i10 %pool_window_V_173" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 179 'select' 'select_ln65_136' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%pool_window_V_174 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_207, i4 0"   --->   Operation 180 'bitconcatenate' 'pool_window_V_174' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%pool_window_V_175 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_41, i4 0"   --->   Operation 181 'bitconcatenate' 'pool_window_V_175' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%pool_window_V_176 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_223, i4 0"   --->   Operation 182 'bitconcatenate' 'pool_window_V_176' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%pool_window_V_177 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_41, i4 0"   --->   Operation 183 'bitconcatenate' 'pool_window_V_177' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.60ns)   --->   "%icmp_ln1651_138 = icmp_ult  i10 %pool_window_V_174, i10 %pool_window_V_175"   --->   Operation 184 'icmp' 'icmp_ln1651_138' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.60ns)   --->   "%icmp_ln1651_139 = icmp_ult  i10 %pool_window_V_176, i10 %pool_window_V_177"   --->   Operation 185 'icmp' 'icmp_ln1651_139' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_139)   --->   "%xor_ln1651_139 = xor i1 %icmp_ln1651_139, i1 1"   --->   Operation 186 'xor' 'xor_ln1651_139' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_139 = select i1 %xor_ln1651_139, i10 %pool_window_V_176, i10 %pool_window_V_177" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 187 'select' 'select_ln65_139' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%pool_window_V_178 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_208, i4 0"   --->   Operation 188 'bitconcatenate' 'pool_window_V_178' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%pool_window_V_179 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_42, i4 0"   --->   Operation 189 'bitconcatenate' 'pool_window_V_179' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%pool_window_V_180 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_224, i4 0"   --->   Operation 190 'bitconcatenate' 'pool_window_V_180' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%pool_window_V_181 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_42, i4 0"   --->   Operation 191 'bitconcatenate' 'pool_window_V_181' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.60ns)   --->   "%icmp_ln1651_141 = icmp_ult  i10 %pool_window_V_178, i10 %pool_window_V_179"   --->   Operation 192 'icmp' 'icmp_ln1651_141' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.60ns)   --->   "%icmp_ln1651_142 = icmp_ult  i10 %pool_window_V_180, i10 %pool_window_V_181"   --->   Operation 193 'icmp' 'icmp_ln1651_142' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_142)   --->   "%xor_ln1651_142 = xor i1 %icmp_ln1651_142, i1 1"   --->   Operation 194 'xor' 'xor_ln1651_142' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_142 = select i1 %xor_ln1651_142, i10 %pool_window_V_180, i10 %pool_window_V_181" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 195 'select' 'select_ln65_142' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%pool_window_V_182 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_209, i4 0"   --->   Operation 196 'bitconcatenate' 'pool_window_V_182' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%pool_window_V_183 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_43, i4 0"   --->   Operation 197 'bitconcatenate' 'pool_window_V_183' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%pool_window_V_184 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_225, i4 0"   --->   Operation 198 'bitconcatenate' 'pool_window_V_184' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%pool_window_V_185 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_43, i4 0"   --->   Operation 199 'bitconcatenate' 'pool_window_V_185' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.60ns)   --->   "%icmp_ln1651_144 = icmp_ult  i10 %pool_window_V_182, i10 %pool_window_V_183"   --->   Operation 200 'icmp' 'icmp_ln1651_144' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.60ns)   --->   "%icmp_ln1651_145 = icmp_ult  i10 %pool_window_V_184, i10 %pool_window_V_185"   --->   Operation 201 'icmp' 'icmp_ln1651_145' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_145)   --->   "%xor_ln1651_145 = xor i1 %icmp_ln1651_145, i1 1"   --->   Operation 202 'xor' 'xor_ln1651_145' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_145 = select i1 %xor_ln1651_145, i10 %pool_window_V_184, i10 %pool_window_V_185" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 203 'select' 'select_ln65_145' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%pool_window_V_186 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_210, i4 0"   --->   Operation 204 'bitconcatenate' 'pool_window_V_186' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%pool_window_V_187 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_44, i4 0"   --->   Operation 205 'bitconcatenate' 'pool_window_V_187' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%pool_window_V_188 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_226, i4 0"   --->   Operation 206 'bitconcatenate' 'pool_window_V_188' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%pool_window_V_189 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_44, i4 0"   --->   Operation 207 'bitconcatenate' 'pool_window_V_189' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.60ns)   --->   "%icmp_ln1651_147 = icmp_ult  i10 %pool_window_V_186, i10 %pool_window_V_187"   --->   Operation 208 'icmp' 'icmp_ln1651_147' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.60ns)   --->   "%icmp_ln1651_148 = icmp_ult  i10 %pool_window_V_188, i10 %pool_window_V_189"   --->   Operation 209 'icmp' 'icmp_ln1651_148' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_148)   --->   "%xor_ln1651_148 = xor i1 %icmp_ln1651_148, i1 1"   --->   Operation 210 'xor' 'xor_ln1651_148' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_148 = select i1 %xor_ln1651_148, i10 %pool_window_V_188, i10 %pool_window_V_189" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 211 'select' 'select_ln65_148' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%pool_window_V_190 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_211, i4 0"   --->   Operation 212 'bitconcatenate' 'pool_window_V_190' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%pool_window_V_191 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_45, i4 0"   --->   Operation 213 'bitconcatenate' 'pool_window_V_191' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%pool_window_V_192 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_227, i4 0"   --->   Operation 214 'bitconcatenate' 'pool_window_V_192' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%pool_window_V_193 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_45, i4 0"   --->   Operation 215 'bitconcatenate' 'pool_window_V_193' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.60ns)   --->   "%icmp_ln1651_150 = icmp_ult  i10 %pool_window_V_190, i10 %pool_window_V_191"   --->   Operation 216 'icmp' 'icmp_ln1651_150' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.60ns)   --->   "%icmp_ln1651_151 = icmp_ult  i10 %pool_window_V_192, i10 %pool_window_V_193"   --->   Operation 217 'icmp' 'icmp_ln1651_151' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_151)   --->   "%xor_ln1651_151 = xor i1 %icmp_ln1651_151, i1 1"   --->   Operation 218 'xor' 'xor_ln1651_151' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_151 = select i1 %xor_ln1651_151, i10 %pool_window_V_192, i10 %pool_window_V_193" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 219 'select' 'select_ln65_151' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%pool_window_V_194 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_212, i4 0"   --->   Operation 220 'bitconcatenate' 'pool_window_V_194' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%pool_window_V_195 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_46, i4 0"   --->   Operation 221 'bitconcatenate' 'pool_window_V_195' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%pool_window_V_196 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_228, i4 0"   --->   Operation 222 'bitconcatenate' 'pool_window_V_196' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%pool_window_V_197 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_46, i4 0"   --->   Operation 223 'bitconcatenate' 'pool_window_V_197' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.60ns)   --->   "%icmp_ln1651_153 = icmp_ult  i10 %pool_window_V_194, i10 %pool_window_V_195"   --->   Operation 224 'icmp' 'icmp_ln1651_153' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.60ns)   --->   "%icmp_ln1651_154 = icmp_ult  i10 %pool_window_V_196, i10 %pool_window_V_197"   --->   Operation 225 'icmp' 'icmp_ln1651_154' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_154)   --->   "%xor_ln1651_154 = xor i1 %icmp_ln1651_154, i1 1"   --->   Operation 226 'xor' 'xor_ln1651_154' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_154 = select i1 %xor_ln1651_154, i10 %pool_window_V_196, i10 %pool_window_V_197" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 227 'select' 'select_ln65_154' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%pool_window_V_198 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_213, i4 0"   --->   Operation 228 'bitconcatenate' 'pool_window_V_198' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%pool_window_V_199 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_47, i4 0"   --->   Operation 229 'bitconcatenate' 'pool_window_V_199' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%pool_window_V_200 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_229, i4 0"   --->   Operation 230 'bitconcatenate' 'pool_window_V_200' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%pool_window_V_201 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_47, i4 0"   --->   Operation 231 'bitconcatenate' 'pool_window_V_201' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.60ns)   --->   "%icmp_ln1651_156 = icmp_ult  i10 %pool_window_V_198, i10 %pool_window_V_199"   --->   Operation 232 'icmp' 'icmp_ln1651_156' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.60ns)   --->   "%icmp_ln1651_157 = icmp_ult  i10 %pool_window_V_200, i10 %pool_window_V_201"   --->   Operation 233 'icmp' 'icmp_ln1651_157' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_157)   --->   "%xor_ln1651_157 = xor i1 %icmp_ln1651_157, i1 1"   --->   Operation 234 'xor' 'xor_ln1651_157' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_157 = select i1 %xor_ln1651_157, i10 %pool_window_V_200, i10 %pool_window_V_201" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 235 'select' 'select_ln65_157' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%pool_window_V_202 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_214, i4 0"   --->   Operation 236 'bitconcatenate' 'pool_window_V_202' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%pool_window_V_203 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_48, i4 0"   --->   Operation 237 'bitconcatenate' 'pool_window_V_203' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%pool_window_V_204 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_230, i4 0"   --->   Operation 238 'bitconcatenate' 'pool_window_V_204' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%pool_window_V_205 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_48, i4 0"   --->   Operation 239 'bitconcatenate' 'pool_window_V_205' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.60ns)   --->   "%icmp_ln1651_159 = icmp_ult  i10 %pool_window_V_202, i10 %pool_window_V_203"   --->   Operation 240 'icmp' 'icmp_ln1651_159' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.60ns)   --->   "%icmp_ln1651_160 = icmp_ult  i10 %pool_window_V_204, i10 %pool_window_V_205"   --->   Operation 241 'icmp' 'icmp_ln1651_160' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_160)   --->   "%xor_ln1651_160 = xor i1 %icmp_ln1651_160, i1 1"   --->   Operation 242 'xor' 'xor_ln1651_160' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_160 = select i1 %xor_ln1651_160, i10 %pool_window_V_204, i10 %pool_window_V_205" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 243 'select' 'select_ln65_160' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%pool_window_V_206 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_215, i4 0"   --->   Operation 244 'bitconcatenate' 'pool_window_V_206' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%pool_window_V_207 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_49, i4 0"   --->   Operation 245 'bitconcatenate' 'pool_window_V_207' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%pool_window_V_208 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_231, i4 0"   --->   Operation 246 'bitconcatenate' 'pool_window_V_208' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%pool_window_V_209 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_49, i4 0"   --->   Operation 247 'bitconcatenate' 'pool_window_V_209' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.60ns)   --->   "%icmp_ln1651_162 = icmp_ult  i10 %pool_window_V_206, i10 %pool_window_V_207"   --->   Operation 248 'icmp' 'icmp_ln1651_162' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.60ns)   --->   "%icmp_ln1651_163 = icmp_ult  i10 %pool_window_V_208, i10 %pool_window_V_209"   --->   Operation 249 'icmp' 'icmp_ln1651_163' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_163)   --->   "%xor_ln1651_163 = xor i1 %icmp_ln1651_163, i1 1"   --->   Operation 250 'xor' 'xor_ln1651_163' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_163 = select i1 %xor_ln1651_163, i10 %pool_window_V_208, i10 %pool_window_V_209" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 251 'select' 'select_ln65_163' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%pool_window_V_210 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_216, i4 0"   --->   Operation 252 'bitconcatenate' 'pool_window_V_210' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%pool_window_V_211 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_50, i4 0"   --->   Operation 253 'bitconcatenate' 'pool_window_V_211' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%pool_window_V_212 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_232, i4 0"   --->   Operation 254 'bitconcatenate' 'pool_window_V_212' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%pool_window_V_213 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_50, i4 0"   --->   Operation 255 'bitconcatenate' 'pool_window_V_213' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.60ns)   --->   "%icmp_ln1651_165 = icmp_ult  i10 %pool_window_V_210, i10 %pool_window_V_211"   --->   Operation 256 'icmp' 'icmp_ln1651_165' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.60ns)   --->   "%icmp_ln1651_166 = icmp_ult  i10 %pool_window_V_212, i10 %pool_window_V_213"   --->   Operation 257 'icmp' 'icmp_ln1651_166' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_166)   --->   "%xor_ln1651_166 = xor i1 %icmp_ln1651_166, i1 1"   --->   Operation 258 'xor' 'xor_ln1651_166' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_166 = select i1 %xor_ln1651_166, i10 %pool_window_V_212, i10 %pool_window_V_213" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 259 'select' 'select_ln65_166' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%pool_window_V_214 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_217, i4 0"   --->   Operation 260 'bitconcatenate' 'pool_window_V_214' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%pool_window_V_215 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_s, i4 0"   --->   Operation 261 'bitconcatenate' 'pool_window_V_215' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%pool_window_V_216 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_233, i4 0"   --->   Operation 262 'bitconcatenate' 'pool_window_V_216' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%pool_window_V_217 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_s, i4 0"   --->   Operation 263 'bitconcatenate' 'pool_window_V_217' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.60ns)   --->   "%icmp_ln1651_168 = icmp_ult  i10 %pool_window_V_214, i10 %pool_window_V_215"   --->   Operation 264 'icmp' 'icmp_ln1651_168' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.60ns)   --->   "%icmp_ln1651_169 = icmp_ult  i10 %pool_window_V_216, i10 %pool_window_V_217"   --->   Operation 265 'icmp' 'icmp_ln1651_169' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_169)   --->   "%xor_ln1651_169 = xor i1 %icmp_ln1651_169, i1 1"   --->   Operation 266 'xor' 'xor_ln1651_169' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_169 = select i1 %xor_ln1651_169, i10 %pool_window_V_216, i10 %pool_window_V_217" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 267 'select' 'select_ln65_169' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%pool_window_V_218 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_218, i4 0"   --->   Operation 268 'bitconcatenate' 'pool_window_V_218' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%pool_window_V_219 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_0, i4 0"   --->   Operation 269 'bitconcatenate' 'pool_window_V_219' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%pool_window_V_220 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_234, i4 0"   --->   Operation 270 'bitconcatenate' 'pool_window_V_220' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%pool_window_V_221 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_37, i4 0"   --->   Operation 271 'bitconcatenate' 'pool_window_V_221' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.60ns)   --->   "%icmp_ln1651_171 = icmp_ult  i10 %pool_window_V_218, i10 %pool_window_V_219"   --->   Operation 272 'icmp' 'icmp_ln1651_171' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.60ns)   --->   "%icmp_ln1651_172 = icmp_ult  i10 %pool_window_V_220, i10 %pool_window_V_221"   --->   Operation 273 'icmp' 'icmp_ln1651_172' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_172)   --->   "%xor_ln1651_172 = xor i1 %icmp_ln1651_172, i1 1"   --->   Operation 274 'xor' 'xor_ln1651_172' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_172 = select i1 %xor_ln1651_172, i10 %pool_window_V_220, i10 %pool_window_V_221" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 275 'select' 'select_ln65_172' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%sY_2_load_1 = load i32 %sY_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 276 'load' 'sY_2_load_1' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.85ns)   --->   "%icmp_ln222 = icmp_eq  i32 %sY_2_load_1, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 277 'icmp' 'icmp_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln222)   --->   "%select_ln222 = select i1 %icmp_ln222, i32 4294967295, i32 1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 278 'select' 'select_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln222 = add i32 %sY_2_load_1, i32 %select_ln222" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 279 'add' 'add_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end38.i.i"   --->   Operation 280 'br' 'br_ln0' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.38>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%storemerge_i = phi i32 %add_ln222, void %if.else.i.i, i32 0, void %if.then31.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 281 'phi' 'storemerge_i' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln218 = store i32 %storemerge_i, i32 %sY_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:218]   --->   Operation 282 'store' 'store_ln218' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln224 = br void %for.inc.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:224]   --->   Operation 283 'br' 'br_ln224' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @nnet_KD_KD_pooling2d_buffer_cl_MD_nnet_KD_KD_array_MD_ap_ufixed_MD_6_MC_AC_0_2, i32 %rbegin" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:263]   --->   Operation 383 'specregionend' 'rend' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%ret_ln263 = ret" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:263]   --->   Operation 384 'ret' 'ret_ln263' <Predicate = (icmp_ln241)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 284 'xor' 'xor_ln1651' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i10 %pool_window_V, i10 %pool_window_V_159" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 285 'select' 'select_ln65' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.60ns)   --->   "%icmp_ln1651_128 = icmp_ult  i10 %select_ln65, i10 %select_ln65_127"   --->   Operation 286 'icmp' 'icmp_ln1651_128' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data)   --->   "%xor_ln1651_128 = xor i1 %icmp_ln1651_128, i1 1"   --->   Operation 287 'xor' 'xor_ln1651_128' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data = select i1 %xor_ln1651_128, i10 %select_ln65, i10 %select_ln65_127" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 288 'select' 'res_pack_data' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i10 %res_pack_data" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:184]   --->   Operation 289 'zext' 'zext_ln184' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_129)   --->   "%xor_ln1651_129 = xor i1 %icmp_ln1651_129, i1 1"   --->   Operation 290 'xor' 'xor_ln1651_129' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_129 = select i1 %xor_ln1651_129, i10 %pool_window_V_162, i10 %pool_window_V_163" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 291 'select' 'select_ln65_129' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.60ns)   --->   "%icmp_ln1651_131 = icmp_ult  i10 %select_ln65_129, i10 %select_ln65_130"   --->   Operation 292 'icmp' 'icmp_ln1651_131' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_7)   --->   "%xor_ln1651_131 = xor i1 %icmp_ln1651_131, i1 1"   --->   Operation 293 'xor' 'xor_ln1651_131' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_7 = select i1 %xor_ln1651_131, i10 %select_ln65_129, i10 %select_ln65_130" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 294 'select' 'res_pack_data_7' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln184_7 = zext i10 %res_pack_data_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:184]   --->   Operation 295 'zext' 'zext_ln184_7' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_132)   --->   "%xor_ln1651_132 = xor i1 %icmp_ln1651_132, i1 1"   --->   Operation 296 'xor' 'xor_ln1651_132' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_132 = select i1 %xor_ln1651_132, i10 %pool_window_V_166, i10 %pool_window_V_167" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 297 'select' 'select_ln65_132' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.60ns)   --->   "%icmp_ln1651_134 = icmp_ult  i10 %select_ln65_132, i10 %select_ln65_133"   --->   Operation 298 'icmp' 'icmp_ln1651_134' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_8)   --->   "%xor_ln1651_134 = xor i1 %icmp_ln1651_134, i1 1"   --->   Operation 299 'xor' 'xor_ln1651_134' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_8 = select i1 %xor_ln1651_134, i10 %select_ln65_132, i10 %select_ln65_133" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 300 'select' 'res_pack_data_8' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln184_8 = zext i10 %res_pack_data_8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:184]   --->   Operation 301 'zext' 'zext_ln184_8' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_135)   --->   "%xor_ln1651_135 = xor i1 %icmp_ln1651_135, i1 1"   --->   Operation 302 'xor' 'xor_ln1651_135' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_135 = select i1 %xor_ln1651_135, i10 %pool_window_V_170, i10 %pool_window_V_171" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 303 'select' 'select_ln65_135' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.60ns)   --->   "%icmp_ln1651_137 = icmp_ult  i10 %select_ln65_135, i10 %select_ln65_136"   --->   Operation 304 'icmp' 'icmp_ln1651_137' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_9)   --->   "%xor_ln1651_137 = xor i1 %icmp_ln1651_137, i1 1"   --->   Operation 305 'xor' 'xor_ln1651_137' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_9 = select i1 %xor_ln1651_137, i10 %select_ln65_135, i10 %select_ln65_136" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 306 'select' 'res_pack_data_9' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln184_9 = zext i10 %res_pack_data_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:184]   --->   Operation 307 'zext' 'zext_ln184_9' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_138)   --->   "%xor_ln1651_138 = xor i1 %icmp_ln1651_138, i1 1"   --->   Operation 308 'xor' 'xor_ln1651_138' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_138 = select i1 %xor_ln1651_138, i10 %pool_window_V_174, i10 %pool_window_V_175" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 309 'select' 'select_ln65_138' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.60ns)   --->   "%icmp_ln1651_140 = icmp_ult  i10 %select_ln65_138, i10 %select_ln65_139"   --->   Operation 310 'icmp' 'icmp_ln1651_140' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_140)   --->   "%xor_ln1651_140 = xor i1 %icmp_ln1651_140, i1 1"   --->   Operation 311 'xor' 'xor_ln1651_140' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_140 = select i1 %xor_ln1651_140, i10 %select_ln65_138, i10 %select_ln65_139" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 312 'select' 'select_ln65_140' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln837 = zext i10 %select_ln65_140"   --->   Operation 313 'zext' 'zext_ln837' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_141)   --->   "%xor_ln1651_141 = xor i1 %icmp_ln1651_141, i1 1"   --->   Operation 314 'xor' 'xor_ln1651_141' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_141 = select i1 %xor_ln1651_141, i10 %pool_window_V_178, i10 %pool_window_V_179" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 315 'select' 'select_ln65_141' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.60ns)   --->   "%icmp_ln1651_143 = icmp_ult  i10 %select_ln65_141, i10 %select_ln65_142"   --->   Operation 316 'icmp' 'icmp_ln1651_143' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_143)   --->   "%xor_ln1651_143 = xor i1 %icmp_ln1651_143, i1 1"   --->   Operation 317 'xor' 'xor_ln1651_143' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_143 = select i1 %xor_ln1651_143, i10 %select_ln65_141, i10 %select_ln65_142" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 318 'select' 'select_ln65_143' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln837_29 = zext i10 %select_ln65_143"   --->   Operation 319 'zext' 'zext_ln837_29' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_144)   --->   "%xor_ln1651_144 = xor i1 %icmp_ln1651_144, i1 1"   --->   Operation 320 'xor' 'xor_ln1651_144' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_144 = select i1 %xor_ln1651_144, i10 %pool_window_V_182, i10 %pool_window_V_183" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 321 'select' 'select_ln65_144' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.60ns)   --->   "%icmp_ln1651_146 = icmp_ult  i10 %select_ln65_144, i10 %select_ln65_145"   --->   Operation 322 'icmp' 'icmp_ln1651_146' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_146)   --->   "%xor_ln1651_146 = xor i1 %icmp_ln1651_146, i1 1"   --->   Operation 323 'xor' 'xor_ln1651_146' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_146 = select i1 %xor_ln1651_146, i10 %select_ln65_144, i10 %select_ln65_145" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 324 'select' 'select_ln65_146' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln837_30 = zext i10 %select_ln65_146"   --->   Operation 325 'zext' 'zext_ln837_30' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_147)   --->   "%xor_ln1651_147 = xor i1 %icmp_ln1651_147, i1 1"   --->   Operation 326 'xor' 'xor_ln1651_147' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_147 = select i1 %xor_ln1651_147, i10 %pool_window_V_186, i10 %pool_window_V_187" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 327 'select' 'select_ln65_147' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.60ns)   --->   "%icmp_ln1651_149 = icmp_ult  i10 %select_ln65_147, i10 %select_ln65_148"   --->   Operation 328 'icmp' 'icmp_ln1651_149' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_149)   --->   "%xor_ln1651_149 = xor i1 %icmp_ln1651_149, i1 1"   --->   Operation 329 'xor' 'xor_ln1651_149' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_149 = select i1 %xor_ln1651_149, i10 %select_ln65_147, i10 %select_ln65_148" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 330 'select' 'select_ln65_149' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln837_31 = zext i10 %select_ln65_149"   --->   Operation 331 'zext' 'zext_ln837_31' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_150)   --->   "%xor_ln1651_150 = xor i1 %icmp_ln1651_150, i1 1"   --->   Operation 332 'xor' 'xor_ln1651_150' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_150 = select i1 %xor_ln1651_150, i10 %pool_window_V_190, i10 %pool_window_V_191" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 333 'select' 'select_ln65_150' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.60ns)   --->   "%icmp_ln1651_152 = icmp_ult  i10 %select_ln65_150, i10 %select_ln65_151"   --->   Operation 334 'icmp' 'icmp_ln1651_152' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_152)   --->   "%xor_ln1651_152 = xor i1 %icmp_ln1651_152, i1 1"   --->   Operation 335 'xor' 'xor_ln1651_152' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_152 = select i1 %xor_ln1651_152, i10 %select_ln65_150, i10 %select_ln65_151" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 336 'select' 'select_ln65_152' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln837_32 = zext i10 %select_ln65_152"   --->   Operation 337 'zext' 'zext_ln837_32' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_153)   --->   "%xor_ln1651_153 = xor i1 %icmp_ln1651_153, i1 1"   --->   Operation 338 'xor' 'xor_ln1651_153' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_153 = select i1 %xor_ln1651_153, i10 %pool_window_V_194, i10 %pool_window_V_195" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 339 'select' 'select_ln65_153' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.60ns)   --->   "%icmp_ln1651_155 = icmp_ult  i10 %select_ln65_153, i10 %select_ln65_154"   --->   Operation 340 'icmp' 'icmp_ln1651_155' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_155)   --->   "%xor_ln1651_155 = xor i1 %icmp_ln1651_155, i1 1"   --->   Operation 341 'xor' 'xor_ln1651_155' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_155 = select i1 %xor_ln1651_155, i10 %select_ln65_153, i10 %select_ln65_154" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 342 'select' 'select_ln65_155' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln837_33 = zext i10 %select_ln65_155"   --->   Operation 343 'zext' 'zext_ln837_33' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_156)   --->   "%xor_ln1651_156 = xor i1 %icmp_ln1651_156, i1 1"   --->   Operation 344 'xor' 'xor_ln1651_156' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_156 = select i1 %xor_ln1651_156, i10 %pool_window_V_198, i10 %pool_window_V_199" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 345 'select' 'select_ln65_156' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.60ns)   --->   "%icmp_ln1651_158 = icmp_ult  i10 %select_ln65_156, i10 %select_ln65_157"   --->   Operation 346 'icmp' 'icmp_ln1651_158' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_158)   --->   "%xor_ln1651_158 = xor i1 %icmp_ln1651_158, i1 1"   --->   Operation 347 'xor' 'xor_ln1651_158' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_158 = select i1 %xor_ln1651_158, i10 %select_ln65_156, i10 %select_ln65_157" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 348 'select' 'select_ln65_158' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln837_34 = zext i10 %select_ln65_158"   --->   Operation 349 'zext' 'zext_ln837_34' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_159)   --->   "%xor_ln1651_159 = xor i1 %icmp_ln1651_159, i1 1"   --->   Operation 350 'xor' 'xor_ln1651_159' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_159 = select i1 %xor_ln1651_159, i10 %pool_window_V_202, i10 %pool_window_V_203" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 351 'select' 'select_ln65_159' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.60ns)   --->   "%icmp_ln1651_161 = icmp_ult  i10 %select_ln65_159, i10 %select_ln65_160"   --->   Operation 352 'icmp' 'icmp_ln1651_161' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_161)   --->   "%xor_ln1651_161 = xor i1 %icmp_ln1651_161, i1 1"   --->   Operation 353 'xor' 'xor_ln1651_161' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_161 = select i1 %xor_ln1651_161, i10 %select_ln65_159, i10 %select_ln65_160" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 354 'select' 'select_ln65_161' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln837_35 = zext i10 %select_ln65_161"   --->   Operation 355 'zext' 'zext_ln837_35' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_162)   --->   "%xor_ln1651_162 = xor i1 %icmp_ln1651_162, i1 1"   --->   Operation 356 'xor' 'xor_ln1651_162' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_162 = select i1 %xor_ln1651_162, i10 %pool_window_V_206, i10 %pool_window_V_207" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 357 'select' 'select_ln65_162' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.60ns)   --->   "%icmp_ln1651_164 = icmp_ult  i10 %select_ln65_162, i10 %select_ln65_163"   --->   Operation 358 'icmp' 'icmp_ln1651_164' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_164)   --->   "%xor_ln1651_164 = xor i1 %icmp_ln1651_164, i1 1"   --->   Operation 359 'xor' 'xor_ln1651_164' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_164 = select i1 %xor_ln1651_164, i10 %select_ln65_162, i10 %select_ln65_163" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 360 'select' 'select_ln65_164' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln837_36 = zext i10 %select_ln65_164"   --->   Operation 361 'zext' 'zext_ln837_36' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_165)   --->   "%xor_ln1651_165 = xor i1 %icmp_ln1651_165, i1 1"   --->   Operation 362 'xor' 'xor_ln1651_165' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_165 = select i1 %xor_ln1651_165, i10 %pool_window_V_210, i10 %pool_window_V_211" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 363 'select' 'select_ln65_165' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.60ns)   --->   "%icmp_ln1651_167 = icmp_ult  i10 %select_ln65_165, i10 %select_ln65_166"   --->   Operation 364 'icmp' 'icmp_ln1651_167' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_167)   --->   "%xor_ln1651_167 = xor i1 %icmp_ln1651_167, i1 1"   --->   Operation 365 'xor' 'xor_ln1651_167' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_167 = select i1 %xor_ln1651_167, i10 %select_ln65_165, i10 %select_ln65_166" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 366 'select' 'select_ln65_167' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln837_37 = zext i10 %select_ln65_167"   --->   Operation 367 'zext' 'zext_ln837_37' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_168)   --->   "%xor_ln1651_168 = xor i1 %icmp_ln1651_168, i1 1"   --->   Operation 368 'xor' 'xor_ln1651_168' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_168 = select i1 %xor_ln1651_168, i10 %pool_window_V_214, i10 %pool_window_V_215" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 369 'select' 'select_ln65_168' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.60ns)   --->   "%icmp_ln1651_170 = icmp_ult  i10 %select_ln65_168, i10 %select_ln65_169"   --->   Operation 370 'icmp' 'icmp_ln1651_170' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_170)   --->   "%xor_ln1651_170 = xor i1 %icmp_ln1651_170, i1 1"   --->   Operation 371 'xor' 'xor_ln1651_170' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_170 = select i1 %xor_ln1651_170, i10 %select_ln65_168, i10 %select_ln65_169" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 372 'select' 'select_ln65_170' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln837_38 = zext i10 %select_ln65_170"   --->   Operation 373 'zext' 'zext_ln837_38' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_171)   --->   "%xor_ln1651_171 = xor i1 %icmp_ln1651_171, i1 1"   --->   Operation 374 'xor' 'xor_ln1651_171' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_171 = select i1 %xor_ln1651_171, i10 %pool_window_V_218, i10 %pool_window_V_219" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 375 'select' 'select_ln65_171' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.60ns)   --->   "%icmp_ln1651_173 = icmp_ult  i10 %select_ln65_171, i10 %select_ln65_172"   --->   Operation 376 'icmp' 'icmp_ln1651_173' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_173)   --->   "%xor_ln1651_173 = xor i1 %icmp_ln1651_173, i1 1"   --->   Operation 377 'xor' 'xor_ln1651_173' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_173 = select i1 %xor_ln1651_173, i10 %select_ln65_171, i10 %select_ln65_172" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 378 'select' 'select_ln65_173' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%or_ln208_s = bitconcatenate i250 @_ssdm_op_BitConcatenate.i250.i10.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i10 %select_ln65_173, i16 %zext_ln837_38, i16 %zext_ln837_37, i16 %zext_ln837_36, i16 %zext_ln837_35, i16 %zext_ln837_34, i16 %zext_ln837_33, i16 %zext_ln837_32, i16 %zext_ln837_31, i16 %zext_ln837_30, i16 %zext_ln837_29, i16 %zext_ln837, i16 %zext_ln184_9, i16 %zext_ln184_8, i16 %zext_ln184_7, i16 %zext_ln184" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:208]   --->   Operation 379 'bitconcatenate' 'or_ln208_s' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i250 %or_ln208_s" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:208]   --->   Operation 380 'zext' 'zext_ln208' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (1.21ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer5_out, i256 %zext_ln208" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:208]   --->   Operation 381 'write' 'write_ln208' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 225> <FIFO>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln209 = br void %if.end.i.i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:209]   --->   Operation 382 'br' 'br_ln209' <Predicate = (icmp_ln191 & and_ln191_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.25ns
The critical path consists of the following:
	'load' operation ('sX_2_load', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191) on static variable 'sX_2' [152]  (0 ns)
	'icmp' operation ('icmp_ln191', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:191) [153]  (0.859 ns)
	'select' operation ('select_ln227', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227) [399]  (0 ns)
	'add' operation ('add_ln227', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227) [400]  (0.88 ns)
	'store' operation ('store_ln227', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227) of variable 'add_ln227', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:227 on static variable 'sX_2' [401]  (0.387 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 2.43ns
The critical path consists of the following:
	fifo read operation ('layer4_out_read', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257) on port 'layer4_out' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:257) [55]  (1.22 ns)
	'memshiftread' operation ('p_37') [72]  (0.611 ns)
	'icmp' operation ('icmp_ln1651') [170]  (0.605 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'xor' operation ('xor_ln1651') [171]  (0 ns)
	'select' operation ('select_ln65', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65) [172]  (0.303 ns)
	'icmp' operation ('icmp_ln1651_128') [176]  (0.605 ns)
	'xor' operation ('xor_ln1651_128') [177]  (0 ns)
	'select' operation ('res_pack.data', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_common.h:65) [178]  (0.303 ns)
	fifo write operation ('write_ln208', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:208) on port 'layer5_out' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_pooling_stream.h:208) [391]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
