MUX4T1_32.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_WB_0/ip/MUX4T1_32_0/MUX4T1_32.v,
MUX4T1_32_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_WB_0/ip/MUX4T1_32_0/sim/MUX4T1_32_0.v,
Pipeline_WB.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_WB_0/new/Pipeline_WB.v,
Pipeline_WB_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_WB_0/sim/Pipeline_WB_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
