<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › cpm1.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cpm1.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * General Purpose functions for the global management of the</span>
<span class="cm"> * Communication Processor Module.</span>
<span class="cm"> * Copyright (c) 1997 Dan error_act (dmalek@jlc.net)</span>
<span class="cm"> *</span>
<span class="cm"> * In addition to the individual control of the communication</span>
<span class="cm"> * channels, there are a few functions that globally affect the</span>
<span class="cm"> * communication processor.</span>
<span class="cm"> *</span>
<span class="cm"> * Buffer descriptors must be allocated from the dual ported memory</span>
<span class="cm"> * space.  The allocator for that is here.  When the communication</span>
<span class="cm"> * process is reset, we reclaim the memory available.  There is</span>
<span class="cm"> * currently no deallocator for this memory.</span>
<span class="cm"> * The amount of space available is platform dependent.  On the</span>
<span class="cm"> * MBX, the EPPC software loads additional microcode into the</span>
<span class="cm"> * communication processor, and uses some of the DP ram for this</span>
<span class="cm"> * purpose.  Current, the first 512 bytes and the last 256 bytes of</span>
<span class="cm"> * memory are used.  Right now I am conservative and only use the</span>
<span class="cm"> * memory that can never be used for microcode.  If there are</span>
<span class="cm"> * applications that require more DP ram, we can expand the boundaries</span>
<span class="cm"> * but then we have to be careful of any downloaded microcode.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/param.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/8xx_immap.h&gt;</span>
<span class="cp">#include &lt;asm/cpm1.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>
<span class="cp">#include &lt;asm/rheap.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>
<span class="cp">#include &lt;asm/cpm.h&gt;</span>

<span class="cp">#include &lt;asm/fs_pd.h&gt;</span>

<span class="cp">#ifdef CONFIG_8xx_GPIO</span>
<span class="cp">#include &lt;linux/of_gpio.h&gt;</span>
<span class="cp">#endif</span>

<span class="cp">#define CPM_MAP_SIZE    (0x4000)</span>

<span class="n">cpm8xx_t</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cpmp</span><span class="p">;</span>  <span class="cm">/* Pointer to comm processor space */</span>
<span class="n">immap_t</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mpc8xx_immr</span><span class="p">;</span>
<span class="k">static</span> <span class="n">cpic8xx_t</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cpic_reg</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">cpm_pic_host</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cpm_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpm_vec</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>

	<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpic_reg</span><span class="o">-&gt;</span><span class="n">cpic_cimr</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cpm_vec</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cpm_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpm_vec</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>

	<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpic_reg</span><span class="o">-&gt;</span><span class="n">cpic_cimr</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cpm_vec</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cpm_end_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpm_vec</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpic_reg</span><span class="o">-&gt;</span><span class="n">cpic_cisr</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cpm_vec</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">cpm_pic</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;CPM PIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">cpm_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">cpm_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span> <span class="o">=</span> <span class="n">cpm_end_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">cpm_get_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpm_vec</span><span class="p">;</span>

	<span class="cm">/* Get the vector by setting the ACK bit and then reading</span>
<span class="cm">	 * the register.</span>
<span class="cm">	 */</span>
	<span class="n">out_be16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpic_reg</span><span class="o">-&gt;</span><span class="n">cpic_civr</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">cpm_vec</span> <span class="o">=</span> <span class="n">in_be16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpic_reg</span><span class="o">-&gt;</span><span class="n">cpic_civr</span><span class="p">);</span>
	<span class="n">cpm_vec</span> <span class="o">&gt;&gt;=</span> <span class="mi">11</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">irq_linear_revmap</span><span class="p">(</span><span class="n">cpm_pic_host</span><span class="p">,</span> <span class="n">cpm_vec</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cpm_pic_host_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span>
			  <span class="n">irq_hw_number_t</span> <span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpm_pic_host_map(%d, 0x%lx)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">virq</span><span class="p">,</span> <span class="n">hw</span><span class="p">);</span>

	<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">IRQ_LEVEL</span><span class="p">);</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpm_pic</span><span class="p">,</span> <span class="n">handle_fasteoi_irq</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* The CPM can generate the error interrupt when there is a race condition</span>
<span class="cm"> * between generating and masking interrupts.  All we have to do is ACK it</span>
<span class="cm"> * and return.  This is a no-op function so we don&#39;t need any special</span>
<span class="cm"> * tests in the interrupt handler.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">cpm_error_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">cpm_error_irqaction</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">cpm_error_interrupt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;error&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">cpm_pic_host_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span> <span class="o">=</span> <span class="n">cpm_pic_host_map</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">cpm_pic_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sirq</span> <span class="o">=</span> <span class="n">NO_IRQ</span><span class="p">,</span> <span class="n">hwirq</span><span class="p">,</span> <span class="n">eirq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cpm_pic_init</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fsl,cpm1-pic&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">np</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;cpm-pic&quot;</span><span class="p">,</span> <span class="s">&quot;CPM&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">np</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;CPM PIC init: can not find cpm-pic node</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">sirq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">end</span><span class="p">;</span>

	<span class="n">cpic_reg</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpic_reg</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">end</span><span class="p">;</span>

	<span class="n">sirq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sirq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">end</span><span class="p">;</span>

	<span class="cm">/* Initialize the CPM interrupt controller. */</span>
	<span class="n">hwirq</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">virq_to_hw</span><span class="p">(</span><span class="n">sirq</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpic_reg</span><span class="o">-&gt;</span><span class="n">cpic_cicr</span><span class="p">,</span>
	    <span class="p">(</span><span class="n">CICR_SCD_SCC4</span> <span class="o">|</span> <span class="n">CICR_SCC_SCC3</span> <span class="o">|</span> <span class="n">CICR_SCB_SCC2</span> <span class="o">|</span> <span class="n">CICR_SCA_SCC1</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">hwirq</span><span class="o">/</span><span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">|</span> <span class="n">CICR_HP_MASK</span><span class="p">);</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpic_reg</span><span class="o">-&gt;</span><span class="n">cpic_cimr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">cpm_pic_host</span> <span class="o">=</span> <span class="n">irq_domain_add_linear</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpm_pic_host_ops</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpm_pic_host</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;CPM2 PIC: failed to allocate irq host!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">sirq</span> <span class="o">=</span> <span class="n">NO_IRQ</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">end</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Install our own error handler. */</span>
	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fsl,cpm1&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">np</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_node_by_type</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;cpm&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">np</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;CPM PIC init: can not find cpm node</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">end</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">eirq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">eirq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">end</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">setup_irq</span><span class="p">(</span><span class="n">eirq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpm_error_irqaction</span><span class="p">))</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Could not allocate CPM error IRQ!&quot;</span><span class="p">);</span>

	<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpic_reg</span><span class="o">-&gt;</span><span class="n">cpic_cicr</span><span class="p">,</span> <span class="n">CICR_IEN</span><span class="p">);</span>

<span class="nl">end:</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">sirq</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">cpm_reset</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sysconf8xx_t</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">siu_conf</span><span class="p">;</span>

	<span class="n">mpc8xx_immr</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">get_immrbase</span><span class="p">(),</span> <span class="mh">0x4000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mpc8xx_immr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Could not map IMMR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cpmp</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">;</span>

<span class="cp">#ifndef CONFIG_PPC_EARLY_DEBUG_CPM</span>
	<span class="cm">/* Perform a reset.</span>
<span class="cm">	*/</span>
	<span class="n">out_be16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpmp</span><span class="o">-&gt;</span><span class="n">cp_cpcr</span><span class="p">,</span> <span class="n">CPM_CR_RST</span> <span class="o">|</span> <span class="n">CPM_CR_FLG</span><span class="p">);</span>

	<span class="cm">/* Wait for it.</span>
<span class="cm">	*/</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">in_be16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpmp</span><span class="o">-&gt;</span><span class="n">cp_cpcr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CPM_CR_FLG</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_UCODE_PATCH</span>
	<span class="n">cpm_load_patch</span><span class="p">(</span><span class="n">cpmp</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/* Set SDMA Bus Request priority 5.</span>
<span class="cm">	 * On 860T, this also enables FEC priority 6.  I am not sure</span>
<span class="cm">	 * this is what we really want for some applications, but the</span>
<span class="cm">	 * manual recommends it.</span>
<span class="cm">	 * Bit 25, FAM can also be set to use FEC aggressive mode (860T).</span>
<span class="cm">	 */</span>
	<span class="n">siu_conf</span> <span class="o">=</span> <span class="n">immr_map</span><span class="p">(</span><span class="n">im_siu_conf</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">siu_conf</span><span class="o">-&gt;</span><span class="n">sc_sdcr</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">immr_unmap</span><span class="p">(</span><span class="n">siu_conf</span><span class="p">);</span>

	<span class="n">cpm_muram_init</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">cmd_lock</span><span class="p">);</span>

<span class="cp">#define MAX_CR_CMD_LOOPS        10000</span>

<span class="kt">int</span> <span class="nf">cpm_command</span><span class="p">(</span><span class="n">u32</span> <span class="n">command</span><span class="p">,</span> <span class="n">u8</span> <span class="n">opcode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">command</span> <span class="o">&amp;</span> <span class="mh">0xffffff0f</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmd_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">out_be16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpmp</span><span class="o">-&gt;</span><span class="n">cp_cpcr</span><span class="p">,</span> <span class="n">command</span> <span class="o">|</span> <span class="n">CPM_CR_FLG</span> <span class="o">|</span> <span class="p">(</span><span class="n">opcode</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_CR_CMD_LOOPS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">in_be16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpmp</span><span class="o">-&gt;</span><span class="n">cp_cpcr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CPM_CR_FLG</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s(): Not able to issue CPM command</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmd_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cpm_command</span><span class="p">);</span>

<span class="cm">/* Set a baud rate generator.  This needs lots of work.  There are</span>
<span class="cm"> * four BRGs, any of which can be wired to any channel.</span>
<span class="cm"> * The internal baud rate clock is the system clock divided by 16.</span>
<span class="cm"> * This assumes the baudrate is 16x oversampled by the uart.</span>
<span class="cm"> */</span>
<span class="cp">#define BRG_INT_CLK		(get_brgfreq())</span>
<span class="cp">#define BRG_UART_CLK		(BRG_INT_CLK/16)</span>
<span class="cp">#define BRG_UART_CLK_DIV16	(BRG_UART_CLK/16)</span>

<span class="kt">void</span>
<span class="nf">cpm_setbrg</span><span class="p">(</span><span class="n">uint</span> <span class="n">brg</span><span class="p">,</span> <span class="n">uint</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bp</span><span class="p">;</span>

	<span class="cm">/* This is good enough to get SMCs running.....</span>
<span class="cm">	*/</span>
	<span class="n">bp</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpmp</span><span class="o">-&gt;</span><span class="n">cp_brgc1</span><span class="p">;</span>
	<span class="n">bp</span> <span class="o">+=</span> <span class="n">brg</span><span class="p">;</span>
	<span class="cm">/* The BRG has a 12-bit counter.  For really slow baud rates (or</span>
<span class="cm">	 * really fast processors), we may have to further divide by 16.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">BRG_UART_CLK</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">4096</span><span class="p">)</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">bp</span><span class="p">,</span> <span class="p">(((</span><span class="n">BRG_UART_CLK</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">CPM_BRG_EN</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">bp</span><span class="p">,</span> <span class="p">(((</span><span class="n">BRG_UART_CLK_DIV16</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			      <span class="n">CPM_BRG_EN</span> <span class="o">|</span> <span class="n">CPM_BRG_DIV16</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">cpm_ioport16</span> <span class="p">{</span>
	<span class="n">__be16</span> <span class="n">dir</span><span class="p">,</span> <span class="n">par</span><span class="p">,</span> <span class="n">odr_sor</span><span class="p">,</span> <span class="n">dat</span><span class="p">,</span> <span class="n">intr</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">res</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpm_ioport32b</span> <span class="p">{</span>
	<span class="n">__be32</span> <span class="n">dir</span><span class="p">,</span> <span class="n">par</span><span class="p">,</span> <span class="n">odr</span><span class="p">,</span> <span class="n">dat</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpm_ioport32e</span> <span class="p">{</span>
	<span class="n">__be32</span> <span class="n">dir</span><span class="p">,</span> <span class="n">par</span><span class="p">,</span> <span class="n">sor</span><span class="p">,</span> <span class="n">odr</span><span class="p">,</span> <span class="n">dat</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cpm1_set_pin32</span><span class="p">(</span><span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pin</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpm_ioport32e</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span><span class="p">;</span>
	<span class="n">pin</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">pin</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">==</span> <span class="n">CPM_PORTB</span><span class="p">)</span>
		<span class="n">iop</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">cpm_ioport32e</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span>
		      <span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_pbdir</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">iop</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">cpm_ioport32e</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span>
		      <span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_pedir</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_OUTPUT</span><span class="p">)</span>
		<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dir</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dir</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_GPIO</span><span class="p">))</span>
		<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">==</span> <span class="n">CPM_PORTB</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_OPENDRAIN</span><span class="p">)</span>
			<span class="n">setbits16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_pbodr</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">clrbits16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_pbodr</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">==</span> <span class="n">CPM_PORTE</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_SECONDARY</span><span class="p">)</span>
			<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">sor</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">sor</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_OPENDRAIN</span><span class="p">)</span>
			<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_peodr</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_peodr</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cpm1_set_pin16</span><span class="p">(</span><span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pin</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpm_ioport16</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span> <span class="o">=</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">cpm_ioport16</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_ioport</span><span class="p">;</span>

	<span class="n">pin</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">15</span> <span class="o">-</span> <span class="n">pin</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">iop</span> <span class="o">+=</span> <span class="n">port</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_OUTPUT</span><span class="p">)</span>
		<span class="n">setbits16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dir</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clrbits16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dir</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_GPIO</span><span class="p">))</span>
		<span class="n">setbits16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clrbits16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">==</span> <span class="n">CPM_PORTA</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_OPENDRAIN</span><span class="p">)</span>
			<span class="n">setbits16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">odr_sor</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">clrbits16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">odr_sor</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">==</span> <span class="n">CPM_PORTC</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPM_PIN_SECONDARY</span><span class="p">)</span>
			<span class="n">setbits16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">odr_sor</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">clrbits16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">odr_sor</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cpm1_set_pin</span><span class="p">(</span><span class="k">enum</span> <span class="n">cpm_port</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pin</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">==</span> <span class="n">CPM_PORTB</span> <span class="o">||</span> <span class="n">port</span> <span class="o">==</span> <span class="n">CPM_PORTE</span><span class="p">)</span>
		<span class="n">cpm1_set_pin32</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="n">pin</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">cpm1_set_pin16</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="n">pin</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cpm1_clk_setup</span><span class="p">(</span><span class="k">enum</span> <span class="n">cpm_clk_target</span> <span class="n">target</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clock</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">shift</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">bits</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">clk_map</span><span class="p">[][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_BRG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_BRG2</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_BRG3</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_BRG4</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_CLK1</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_CLK2</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_CLK3</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC1</span><span class="p">,</span> <span class="n">CPM_CLK4</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>

		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_BRG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_BRG2</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_BRG3</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_BRG4</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_CLK1</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_CLK2</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_CLK3</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC2</span><span class="p">,</span> <span class="n">CPM_CLK4</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>

		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_BRG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_BRG2</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_BRG3</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_BRG4</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_CLK5</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_CLK6</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_CLK7</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC3</span><span class="p">,</span> <span class="n">CPM_CLK8</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>

		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_BRG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_BRG2</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_BRG3</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_BRG4</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_CLK5</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_CLK6</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_CLK7</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SCC4</span><span class="p">,</span> <span class="n">CPM_CLK8</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>

		<span class="p">{</span><span class="n">CPM_CLK_SMC1</span><span class="p">,</span> <span class="n">CPM_BRG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC1</span><span class="p">,</span> <span class="n">CPM_BRG2</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC1</span><span class="p">,</span> <span class="n">CPM_BRG3</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC1</span><span class="p">,</span> <span class="n">CPM_BRG4</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC1</span><span class="p">,</span> <span class="n">CPM_CLK1</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC1</span><span class="p">,</span> <span class="n">CPM_CLK2</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC1</span><span class="p">,</span> <span class="n">CPM_CLK3</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC1</span><span class="p">,</span> <span class="n">CPM_CLK4</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>

		<span class="p">{</span><span class="n">CPM_CLK_SMC2</span><span class="p">,</span> <span class="n">CPM_BRG1</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC2</span><span class="p">,</span> <span class="n">CPM_BRG2</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC2</span><span class="p">,</span> <span class="n">CPM_BRG3</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC2</span><span class="p">,</span> <span class="n">CPM_BRG4</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC2</span><span class="p">,</span> <span class="n">CPM_CLK5</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC2</span><span class="p">,</span> <span class="n">CPM_CLK6</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC2</span><span class="p">,</span> <span class="n">CPM_CLK7</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">CPM_CLK_SMC2</span><span class="p">,</span> <span class="n">CPM_CLK8</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
	<span class="p">};</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">target</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPM_CLK_SCC1</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_sicr</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPM_CLK_SCC2</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_sicr</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPM_CLK_SCC3</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_sicr</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPM_CLK_SCC4</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_sicr</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPM_CLK_SMC1</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_simode</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPM_CLK_SMC2</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_simode</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">28</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;cpm1_clock_setup: invalid clock target</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_map</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk_map</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">target</span> <span class="o">&amp;&amp;</span> <span class="n">clk_map</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="n">clock</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">bits</span> <span class="o">=</span> <span class="n">clk_map</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">2</span><span class="p">];</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_map</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;cpm1_clock_setup: invalid clock combination</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">bits</span> <span class="o">&lt;&lt;=</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">&lt;&lt;=</span> <span class="n">shift</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">mpc8xx_immr</span><span class="o">-&gt;</span><span class="n">im_cpm</span><span class="p">.</span><span class="n">cp_sicr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">CPM_CLK_RTX</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">bits</span> <span class="o">|=</span> <span class="n">bits</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">|=</span> <span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">CPM_CLK_RX</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">bits</span> <span class="o">&lt;&lt;=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">&lt;&lt;=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="n">bits</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * GPIO LIB API implementation</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_8xx_GPIO</span>

<span class="k">struct</span> <span class="n">cpm1_gpio16_chip</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="n">mm_gc</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>

	<span class="cm">/* shadowed data register to clear/set bits safely */</span>
	<span class="n">u16</span> <span class="n">cpdata</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">cpm1_gpio16_chip</span> <span class="o">*</span>
<span class="nf">to_cpm1_gpio16_chip</span><span class="p">(</span><span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpm1_gpio16_chip</span><span class="p">,</span> <span class="n">mm_gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cpm1_gpio16_save_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpm1_gpio16_chip</span> <span class="o">*</span><span class="n">cpm1_gc</span> <span class="o">=</span> <span class="n">to_cpm1_gpio16_chip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm_ioport16</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">cpdata</span> <span class="o">=</span> <span class="n">in_be16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dat</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cpm1_gpio16_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm_ioport16</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pin_mask</span><span class="p">;</span>

	<span class="n">pin_mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">15</span> <span class="o">-</span> <span class="n">gpio</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">in_be16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">pin_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__cpm1_gpio16_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span><span class="p">,</span> <span class="n">u16</span> <span class="n">pin_mask</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpm1_gpio16_chip</span> <span class="o">*</span><span class="n">cpm1_gc</span> <span class="o">=</span> <span class="n">to_cpm1_gpio16_chip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm_ioport16</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span>
		<span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">cpdata</span> <span class="o">|=</span> <span class="n">pin_mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">cpdata</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">pin_mask</span><span class="p">;</span>

	<span class="n">out_be16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dat</span><span class="p">,</span> <span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">cpdata</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cpm1_gpio16_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm1_gpio16_chip</span> <span class="o">*</span><span class="n">cpm1_gc</span> <span class="o">=</span> <span class="n">to_cpm1_gpio16_chip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pin_mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">15</span> <span class="o">-</span> <span class="n">gpio</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">__cpm1_gpio16_set</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">,</span> <span class="n">pin_mask</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cpm1_gpio16_dir_out</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm1_gpio16_chip</span> <span class="o">*</span><span class="n">cpm1_gc</span> <span class="o">=</span> <span class="n">to_cpm1_gpio16_chip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm_ioport16</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pin_mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">15</span> <span class="o">-</span> <span class="n">gpio</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">setbits16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dir</span><span class="p">,</span> <span class="n">pin_mask</span><span class="p">);</span>
	<span class="n">__cpm1_gpio16_set</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">,</span> <span class="n">pin_mask</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cpm1_gpio16_dir_in</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm1_gpio16_chip</span> <span class="o">*</span><span class="n">cpm1_gc</span> <span class="o">=</span> <span class="n">to_cpm1_gpio16_chip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm_ioport16</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pin_mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">15</span> <span class="o">-</span> <span class="n">gpio</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">clrbits16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dir</span><span class="p">,</span> <span class="n">pin_mask</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cpm1_gpiochip_add16</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpm1_gpio16_chip</span> <span class="o">*</span><span class="n">cpm1_gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>

	<span class="n">cpm1_gc</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">cpm1_gc</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpm1_gc</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">mm_gc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">mm_gc</span><span class="p">;</span>
	<span class="n">gc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">gc</span><span class="p">;</span>

	<span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">save_regs</span> <span class="o">=</span> <span class="n">cpm1_gpio16_save_regs</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">ngpio</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">direction_input</span> <span class="o">=</span> <span class="n">cpm1_gpio16_dir_in</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">direction_output</span> <span class="o">=</span> <span class="n">cpm1_gpio16_dir_out</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">get</span> <span class="o">=</span> <span class="n">cpm1_gpio16_get</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">set</span> <span class="o">=</span> <span class="n">cpm1_gpio16_set</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">of_mm_gpiochip_add</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="n">mm_gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">cpm1_gpio32_chip</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="n">mm_gc</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>

	<span class="cm">/* shadowed data register to clear/set bits safely */</span>
	<span class="n">u32</span> <span class="n">cpdata</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">cpm1_gpio32_chip</span> <span class="o">*</span>
<span class="nf">to_cpm1_gpio32_chip</span><span class="p">(</span><span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cpm1_gpio32_chip</span><span class="p">,</span> <span class="n">mm_gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cpm1_gpio32_save_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpm1_gpio32_chip</span> <span class="o">*</span><span class="n">cpm1_gc</span> <span class="o">=</span> <span class="n">to_cpm1_gpio32_chip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm_ioport32b</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">cpdata</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dat</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cpm1_gpio32_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm_ioport32b</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pin_mask</span><span class="p">;</span>

	<span class="n">pin_mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">gpio</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">pin_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__cpm1_gpio32_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pin_mask</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpm1_gpio32_chip</span> <span class="o">*</span><span class="n">cpm1_gc</span> <span class="o">=</span> <span class="n">to_cpm1_gpio32_chip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm_ioport32b</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span>
		<span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">cpdata</span> <span class="o">|=</span> <span class="n">pin_mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">cpdata</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">pin_mask</span><span class="p">;</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dat</span><span class="p">,</span> <span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">cpdata</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cpm1_gpio32_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm1_gpio32_chip</span> <span class="o">*</span><span class="n">cpm1_gc</span> <span class="o">=</span> <span class="n">to_cpm1_gpio32_chip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pin_mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">gpio</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">__cpm1_gpio32_set</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">,</span> <span class="n">pin_mask</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cpm1_gpio32_dir_out</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm1_gpio32_chip</span> <span class="o">*</span><span class="n">cpm1_gc</span> <span class="o">=</span> <span class="n">to_cpm1_gpio32_chip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm_ioport32b</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pin_mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">gpio</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dir</span><span class="p">,</span> <span class="n">pin_mask</span><span class="p">);</span>
	<span class="n">__cpm1_gpio32_set</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">,</span> <span class="n">pin_mask</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cpm1_gpio32_dir_in</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm1_gpio32_chip</span> <span class="o">*</span><span class="n">cpm1_gc</span> <span class="o">=</span> <span class="n">to_cpm1_gpio32_chip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpm_ioport32b</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pin_mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">gpio</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iop</span><span class="o">-&gt;</span><span class="n">dir</span><span class="p">,</span> <span class="n">pin_mask</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cpm1_gpiochip_add32</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpm1_gpio32_chip</span> <span class="o">*</span><span class="n">cpm1_gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>

	<span class="n">cpm1_gc</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">cpm1_gc</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpm1_gc</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">mm_gc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpm1_gc</span><span class="o">-&gt;</span><span class="n">mm_gc</span><span class="p">;</span>
	<span class="n">gc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">gc</span><span class="p">;</span>

	<span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">save_regs</span> <span class="o">=</span> <span class="n">cpm1_gpio32_save_regs</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">ngpio</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">direction_input</span> <span class="o">=</span> <span class="n">cpm1_gpio32_dir_in</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">direction_output</span> <span class="o">=</span> <span class="n">cpm1_gpio32_dir_out</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">get</span> <span class="o">=</span> <span class="n">cpm1_gpio32_get</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">set</span> <span class="o">=</span> <span class="n">cpm1_gpio32_set</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">of_mm_gpiochip_add</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="n">mm_gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cpm_init_par_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>

	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fsl,cpm1-pario-bank-a&quot;</span><span class="p">)</span>
		<span class="n">cpm1_gpiochip_add16</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>

	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fsl,cpm1-pario-bank-b&quot;</span><span class="p">)</span>
		<span class="n">cpm1_gpiochip_add32</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>

	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fsl,cpm1-pario-bank-c&quot;</span><span class="p">)</span>
		<span class="n">cpm1_gpiochip_add16</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>

	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fsl,cpm1-pario-bank-d&quot;</span><span class="p">)</span>
		<span class="n">cpm1_gpiochip_add16</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>

	<span class="cm">/* Port E uses CPM2 layout */</span>
	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;fsl,cpm1-pario-bank-e&quot;</span><span class="p">)</span>
		<span class="n">cpm2_gpiochip_add32</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">cpm_init_par_io</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_8xx_GPIO */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
