// Seed: 4292053018
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  assign module_1.id_8 = 0;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output tri id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = -1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd13,
    parameter id_3 = 32'd68,
    parameter id_8 = 32'd90
) (
    output tri0  id_0,
    output tri0  id_1,
    input  wor   _id_2,
    input  wand  _id_3,
    output tri0  id_4,
    output wand  id_5,
    output logic id_6
);
  always_latch begin : LABEL_0
    $unsigned(44);
    ;
    id_6 = -1 & -1;
  end
  wire [-1  <  id_3 : id_3] _id_8;
  wire [1  -  id_2  <->  1  -  id_8 : 1  ==  -1 'h0] id_9;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
