# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do projekt_na_vhdl-a_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:32 on Jul 11,2019
# vcom -reportprogress 300 -2008 -work work D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity sampler
# -- Compiling architecture sampler_arch of sampler
# End time: 01:42:32 on Jul 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_MAXimator/Workspace/VHDL_projekt/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:32 on Jul 11,2019
# vcom -reportprogress 300 -2008 -work work D:/VHDL_MAXimator/Workspace/VHDL_projekt/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity memory
# -- Compiling architecture SYN of memory
# End time: 01:42:33 on Jul 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:33 on Jul 11,2019
# vcom -reportprogress 300 -2008 -work work D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity prescaler
# -- Compiling architecture prescaler_arch of prescaler
# End time: 01:42:33 on Jul 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampleAndStore.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:33 on Jul 11,2019
# vcom -reportprogress 300 -2008 -work work D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampleAndStore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity sampleAndStore
# -- Compiling architecture sampleAndStore_arch of sampleAndStore
# End time: 01:42:33 on Jul 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode out -language vhdl -range 7 0 /sampleandstore/SAMPLES
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# sampleandstore
wave create -pattern none -portmode in -language vhdl -range 7 0 /sampleandstore/INPUT
# sampleandstore
wave create -pattern none -portmode out -language vhdl -range 14 0 /sampleandstore/FACTOR
# sampleandstore
wave create -pattern none -portmode in -language vhdl /sampleandstore/RST
# sampleandstore
wave create -pattern none -portmode in -language vhdl /sampleandstore/CLK
# sampleandstore
wave create -pattern none -portmode in -language vhdl /sampleandstore/FASTER
# sampleandstore
wave create -pattern none -portmode in -language vhdl /sampleandstore/SLOWER
# sampleandstore
wave create -pattern none -portmode in -language vhdl -range 10 0 /sampleandstore/READ_ADDR
# sampleandstore
wave modify -driver expectedOutput -pattern constant -value 0 -range 7 0 -starttime 0ns -endtime 450000ns NewSig:/sampleandstore/samples
# Value length (1) does not equal array index length (8).
# 
#Invalid value to -value switch: 0
# Usage: wave create -driver <freeze|deposit|drive|expectedOutput> -pattern constant -value <value> [-range <msb lsb>] -starttime <Time> -endtime <Time> netName
wave modify -driver freeze -pattern constant -value 0 -range 7 0 -starttime 0ns -endtime 450000ns NewSig:/sampleandstore/input
# Value length (1) does not equal array index length (8).
# 
#Invalid value to -value switch: 0
# Usage: wave create -driver <freeze|deposit|drive|expectedOutput> -pattern constant -value <value> [-range <msb lsb>] -starttime <Time> -endtime <Time> netName
wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 450000ns NewSig:/sampleandstore/clk
# sampleandstore
wave modify -driver freeze -pattern constant -value 0000000 -range 7 0 -starttime 0ns -endtime 450000ns NewSig:/sampleandstore/input
# Value length (7) does not equal array index length (8).
# 
#Invalid value to -value switch: 0000000
# Usage: wave create -driver <freeze|deposit|drive|expectedOutput> -pattern constant -value <value> [-range <msb lsb>] -starttime <Time> -endtime <Time> netName
wave modify -driver freeze -pattern constant -value 0 -range 7 0 -starttime 0ns -endtime 450000ns NewSig:/sampleandstore/input
# Value length (1) does not equal array index length (8).
# 
#Invalid value to -value switch: 0
# Usage: wave create -driver <freeze|deposit|drive|expectedOutput> -pattern constant -value <value> [-range <msb lsb>] -starttime <Time> -endtime <Time> netName
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 450000ns NewSig:/sampleandstore/faster
# sampleandstore
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 450000ns NewSig:/sampleandstore/slower
# sampleandstore
wave modify -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 450000ns NewSig:/sampleandstore/rst
# sampleandstore
wave modify -driver freeze -pattern constant -value 0000000000 -range 10 0 -starttime 0ns -endtime 450000ns NewSig:/sampleandstore/read_addr
# Value length (10) does not equal array index length (11).
# 
#Invalid value to -value switch: 0000000000
# Usage: wave create -driver <freeze|deposit|drive|expectedOutput> -pattern constant -value <value> [-range <msb lsb>] -starttime <Time> -endtime <Time> netName
# Paste insertion failed: NewSig:/sampleandstore/rst: Signal "NewSig:/sampleandstore/rst "is already present as an editable signal in the wave widget.
# Editable signals can not be added twice in the wave widget.
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave export -file sampleAndStore_tb -starttime 0 -endtime {450000 } -format vhdl -designunit sampleandstore
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
