# Unified Transistor and Resistor Summary  
**Process Node: 0.18Î¼m CMOS / Gate Width W = 10Î¼m**

This document summarizes:

- Transistor characteristics (NMOS / PMOS) for 1.8V, 3.3V, and 5.0V operation  
- Sheet and contact resistances for diffusions, polysilicon, and metals  
- $T_{\text{ox}}$ values per voltage domain  

---

## ðŸ“ Gate Oxide Thickness by Voltage

| Voltage | $T_{\text{ox}}$ (nm) | Notes                        |
|---------|----------------------|------------------------------|
| 1.8V    | ~3.5                 | Core logic transistors       |
| 3.3V    | ~7.0                 | I/O and ESD protection       |
| 5.0V    | ~15.0                | Analog / high-voltage blocks |

---

## ðŸ”‹ Transistor Characteristics (W = 10Î¼m)

| VDD  | L (Î¼m) | Device | $T_{\text{ox}}$ (nm) | $V_{\text{tg}}$ (V) | $I_{\text{dlin}}$ (Î¼A/Î¼m) | $I_{\text{dsat}}$ (Î¼A/Î¼m) | $I_{\text{off}}$ (nA/Î¼m) | $I_{\text{cutoff}}$ (pA/Î¼m) | $B_{\text{vds}}$ (V) |
|------|--------|--------|----------------------|----------------------|----------------------------|----------------------------|---------------------------|------------------------------|----------------------|
| 1.8V | 0.16   | NMOS   | 3.5                  | 0.42                 | 300.0                      | 500.0                      | 100.00                    | 1000.0                       | 1.60                 |
| 1.8V | 0.16   | PMOS   | 3.5                  | 0.62                 | 150.0                      | 250.0                      | 80.00                     | 800.0                        | 1.60                 |
| 1.8V | 0.18   | NMOS   | 3.5                  | 0.42                 | 298.8                      | 498.0                      | 92.31                     | 941.8                        | 1.68                 |
| 1.8V | 0.18   | PMOS   | 3.5                  | 0.62                 | 149.4                      | 249.0                      | 73.85                     | 753.4                        | 1.68                 |
| 3.3V | 0.25   | NMOS   | 7.0                  | 0.68                 | 120.0                      | 200.0                      | 20.00                     | 50.0                         | 3.50                 |
| 3.3V | 0.25   | PMOS   | 7.0                  | 0.88                 | 60.0                       | 100.0                      | 16.00                     | 40.0                         | 3.50                 |
| 5.0V | 2.0    | NMOS   | 15.0                 | 1.00                 | 100.0                      | 150.0                      | 5.00                      | 20.0                         | 8.00                 |
| 5.0V | 2.0    | PMOS   | 15.0                 | 1.20                 | 50.0                       | 75.0                       | 4.00                      | 16.0                         | 8.00                 |

---

## ðŸ§ª Sheet Resistance (Î©/â–¡)

| Structure             | $R_{\text{sheet}}$ (Î©/â–¡) | Notes                                   |
|-----------------------|--------------------------|------------------------------------------|
| N+ Diffusion          | ~70                     | Shallow implant, moderate Rs             |
| P+ Diffusion          | ~100                    | Higher resistivity                       |
| N+ Poly               | ~60                     | Doped polysilicon                        |
| P+ Poly               | ~80                     | Higher than N+ poly                      |
| ALA (Metal-1)         | ~0.05â€“0.08              | Core routing                             |
| ALB / HLA (Metal-2)   | ~0.03â€“0.06              | Intermediate routing                     |
| ALC / HLB (Metal-3)   | ~0.02â€“0.05              | Power stripe, major signal distribution  |
| ALD / HLC (Metal-4)   | ~0.015â€“0.03             | Pad-level or wide global power bus       |

---

## ðŸ”§ Kelvin Contact Resistance (Î¼Î©Â·cmÂ²)

| Contact Type    | $R_{\text{contact}}$ (Î¼Î©Â·cmÂ²) | Notes                                 |
|------------------|-------------------------------|----------------------------------------|
| CNT_Kelvin       | ~1.2                          | Poly/Diff to W-plug contact            |
| HLA_Kelvin       | ~0.8                          | W plug to Metal-2                      |
| HLB_Kelvin       | ~0.7                          | W plug to Metal-3                      |
| HLC_Kelvin       | ~0.6                          | W plug to Metal-4                      |

---

## ðŸ“ Notes

- All transistor values are estimated for educational use.  
- PMOS characteristics are modeled by adjusted $V_{\text{th}}$ and ~0.5Ã— current of NMOS.  
- $R_{\text{sheet}}$ and contact values vary slightly by layout, CMP, and thermal budget.  
- $T_{\text{ox}}$ increases with $V_{\text{DD}}$ to meet TDDB and leakage targets.  
- All transistor characteristics assume **W = 10Î¼m** width for normalization.

---

## ðŸ§® MOS Capacitor Characteristics (Reference)

| Voltage | $T_{\text{ox}}$ (nm) | $C_{\text{ox}}$ (fF/Î¼mÂ²) | Total Cap (10Î¼m Ã— 10Î¼m) | Notes             |
|---------|----------------------|---------------------------|--------------------------|--------------------|
| 1.8V    | 3.5                  | ~1.0                      | ~1000 fF (1.0 pF)        | Core device level  |
| 3.3V    | 7.0                  | ~0.5                      | ~500 fF                  | I/O buffer use     |
| 5.0V    | 15.0                 | ~0.23                     | ~230 fF                  | Analog / HV block  |

> ðŸ” **Calculation Note:**  
> $C_{\text{ox}} = \dfrac{\varepsilon_0 \cdot \varepsilon_{\text{ox}}}{T_{\text{ox}}} \approx \dfrac{3.45 \times 10^{-13}}{T_{\text{ox}}} \ \text{[F/cm}^2]$  
> (with $T_{\text{ox}}$ in cm. Example: 3.5nm = $3.5 \times 10^{-7}$ cm â†’ $C_{\text{ox}} \approx 0.99$ fF/Î¼mÂ²)

---
