
App.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08020400  08020400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f580  08020590  08020590  00000590  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002314  0802fb10  0802fb10  0000fb10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08031e24  08031e24  0001209c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08031e24  08031e24  00011e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08031e2c  08031e2c  0001209c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08031e2c  08031e2c  00011e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08031e30  08031e30  00011e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08031e34  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001209c  2**0
                  CONTENTS
 10 .bss          000015d0  2000009c  2000009c  0001209c  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  2000166c  2000166c  0001209c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001209c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00032cd0  00000000  00000000  000120cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007b0f  00000000  00000000  00044d9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e48  00000000  00000000  0004c8b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000298e2  00000000  00000000  0004e6f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00033816  00000000  00000000  00077fda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df43b  00000000  00000000  000ab7f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018ac2b  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 00001711  00000000  00000000  0018ac6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007ea0  00000000  00000000  0018c380  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  00194220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08020590 <__do_global_dtors_aux>:
 8020590:	b510      	push	{r4, lr}
 8020592:	4c05      	ldr	r4, [pc, #20]	@ (80205a8 <__do_global_dtors_aux+0x18>)
 8020594:	7823      	ldrb	r3, [r4, #0]
 8020596:	b933      	cbnz	r3, 80205a6 <__do_global_dtors_aux+0x16>
 8020598:	4b04      	ldr	r3, [pc, #16]	@ (80205ac <__do_global_dtors_aux+0x1c>)
 802059a:	b113      	cbz	r3, 80205a2 <__do_global_dtors_aux+0x12>
 802059c:	4804      	ldr	r0, [pc, #16]	@ (80205b0 <__do_global_dtors_aux+0x20>)
 802059e:	f3af 8000 	nop.w
 80205a2:	2301      	movs	r3, #1
 80205a4:	7023      	strb	r3, [r4, #0]
 80205a6:	bd10      	pop	{r4, pc}
 80205a8:	2000009c 	.word	0x2000009c
 80205ac:	00000000 	.word	0x00000000
 80205b0:	0802faf8 	.word	0x0802faf8

080205b4 <frame_dummy>:
 80205b4:	b508      	push	{r3, lr}
 80205b6:	4b03      	ldr	r3, [pc, #12]	@ (80205c4 <frame_dummy+0x10>)
 80205b8:	b11b      	cbz	r3, 80205c2 <frame_dummy+0xe>
 80205ba:	4903      	ldr	r1, [pc, #12]	@ (80205c8 <frame_dummy+0x14>)
 80205bc:	4803      	ldr	r0, [pc, #12]	@ (80205cc <frame_dummy+0x18>)
 80205be:	f3af 8000 	nop.w
 80205c2:	bd08      	pop	{r3, pc}
 80205c4:	00000000 	.word	0x00000000
 80205c8:	200000a0 	.word	0x200000a0
 80205cc:	0802faf8 	.word	0x0802faf8

080205d0 <memchr>:
 80205d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80205d4:	2a10      	cmp	r2, #16
 80205d6:	db2b      	blt.n	8020630 <memchr+0x60>
 80205d8:	f010 0f07 	tst.w	r0, #7
 80205dc:	d008      	beq.n	80205f0 <memchr+0x20>
 80205de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80205e2:	3a01      	subs	r2, #1
 80205e4:	428b      	cmp	r3, r1
 80205e6:	d02d      	beq.n	8020644 <memchr+0x74>
 80205e8:	f010 0f07 	tst.w	r0, #7
 80205ec:	b342      	cbz	r2, 8020640 <memchr+0x70>
 80205ee:	d1f6      	bne.n	80205de <memchr+0xe>
 80205f0:	b4f0      	push	{r4, r5, r6, r7}
 80205f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80205f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80205fa:	f022 0407 	bic.w	r4, r2, #7
 80205fe:	f07f 0700 	mvns.w	r7, #0
 8020602:	2300      	movs	r3, #0
 8020604:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8020608:	3c08      	subs	r4, #8
 802060a:	ea85 0501 	eor.w	r5, r5, r1
 802060e:	ea86 0601 	eor.w	r6, r6, r1
 8020612:	fa85 f547 	uadd8	r5, r5, r7
 8020616:	faa3 f587 	sel	r5, r3, r7
 802061a:	fa86 f647 	uadd8	r6, r6, r7
 802061e:	faa5 f687 	sel	r6, r5, r7
 8020622:	b98e      	cbnz	r6, 8020648 <memchr+0x78>
 8020624:	d1ee      	bne.n	8020604 <memchr+0x34>
 8020626:	bcf0      	pop	{r4, r5, r6, r7}
 8020628:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 802062c:	f002 0207 	and.w	r2, r2, #7
 8020630:	b132      	cbz	r2, 8020640 <memchr+0x70>
 8020632:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020636:	3a01      	subs	r2, #1
 8020638:	ea83 0301 	eor.w	r3, r3, r1
 802063c:	b113      	cbz	r3, 8020644 <memchr+0x74>
 802063e:	d1f8      	bne.n	8020632 <memchr+0x62>
 8020640:	2000      	movs	r0, #0
 8020642:	4770      	bx	lr
 8020644:	3801      	subs	r0, #1
 8020646:	4770      	bx	lr
 8020648:	2d00      	cmp	r5, #0
 802064a:	bf06      	itte	eq
 802064c:	4635      	moveq	r5, r6
 802064e:	3803      	subeq	r0, #3
 8020650:	3807      	subne	r0, #7
 8020652:	f015 0f01 	tst.w	r5, #1
 8020656:	d107      	bne.n	8020668 <memchr+0x98>
 8020658:	3001      	adds	r0, #1
 802065a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 802065e:	bf02      	ittt	eq
 8020660:	3001      	addeq	r0, #1
 8020662:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8020666:	3001      	addeq	r0, #1
 8020668:	bcf0      	pop	{r4, r5, r6, r7}
 802066a:	3801      	subs	r0, #1
 802066c:	4770      	bx	lr
 802066e:	bf00      	nop

08020670 <strlen>:
 8020670:	4603      	mov	r3, r0
 8020672:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020676:	2a00      	cmp	r2, #0
 8020678:	d1fb      	bne.n	8020672 <strlen+0x2>
 802067a:	1a18      	subs	r0, r3, r0
 802067c:	3801      	subs	r0, #1
 802067e:	4770      	bx	lr

08020680 <__aeabi_drsub>:
 8020680:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8020684:	e002      	b.n	802068c <__adddf3>
 8020686:	bf00      	nop

08020688 <__aeabi_dsub>:
 8020688:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0802068c <__adddf3>:
 802068c:	b530      	push	{r4, r5, lr}
 802068e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8020692:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8020696:	ea94 0f05 	teq	r4, r5
 802069a:	bf08      	it	eq
 802069c:	ea90 0f02 	teqeq	r0, r2
 80206a0:	bf1f      	itttt	ne
 80206a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80206a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80206aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80206ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80206b2:	f000 80e2 	beq.w	802087a <__adddf3+0x1ee>
 80206b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80206ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80206be:	bfb8      	it	lt
 80206c0:	426d      	neglt	r5, r5
 80206c2:	dd0c      	ble.n	80206de <__adddf3+0x52>
 80206c4:	442c      	add	r4, r5
 80206c6:	ea80 0202 	eor.w	r2, r0, r2
 80206ca:	ea81 0303 	eor.w	r3, r1, r3
 80206ce:	ea82 0000 	eor.w	r0, r2, r0
 80206d2:	ea83 0101 	eor.w	r1, r3, r1
 80206d6:	ea80 0202 	eor.w	r2, r0, r2
 80206da:	ea81 0303 	eor.w	r3, r1, r3
 80206de:	2d36      	cmp	r5, #54	@ 0x36
 80206e0:	bf88      	it	hi
 80206e2:	bd30      	pophi	{r4, r5, pc}
 80206e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80206e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80206ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80206f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80206f4:	d002      	beq.n	80206fc <__adddf3+0x70>
 80206f6:	4240      	negs	r0, r0
 80206f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80206fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8020700:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020704:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8020708:	d002      	beq.n	8020710 <__adddf3+0x84>
 802070a:	4252      	negs	r2, r2
 802070c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020710:	ea94 0f05 	teq	r4, r5
 8020714:	f000 80a7 	beq.w	8020866 <__adddf3+0x1da>
 8020718:	f1a4 0401 	sub.w	r4, r4, #1
 802071c:	f1d5 0e20 	rsbs	lr, r5, #32
 8020720:	db0d      	blt.n	802073e <__adddf3+0xb2>
 8020722:	fa02 fc0e 	lsl.w	ip, r2, lr
 8020726:	fa22 f205 	lsr.w	r2, r2, r5
 802072a:	1880      	adds	r0, r0, r2
 802072c:	f141 0100 	adc.w	r1, r1, #0
 8020730:	fa03 f20e 	lsl.w	r2, r3, lr
 8020734:	1880      	adds	r0, r0, r2
 8020736:	fa43 f305 	asr.w	r3, r3, r5
 802073a:	4159      	adcs	r1, r3
 802073c:	e00e      	b.n	802075c <__adddf3+0xd0>
 802073e:	f1a5 0520 	sub.w	r5, r5, #32
 8020742:	f10e 0e20 	add.w	lr, lr, #32
 8020746:	2a01      	cmp	r2, #1
 8020748:	fa03 fc0e 	lsl.w	ip, r3, lr
 802074c:	bf28      	it	cs
 802074e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8020752:	fa43 f305 	asr.w	r3, r3, r5
 8020756:	18c0      	adds	r0, r0, r3
 8020758:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 802075c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8020760:	d507      	bpl.n	8020772 <__adddf3+0xe6>
 8020762:	f04f 0e00 	mov.w	lr, #0
 8020766:	f1dc 0c00 	rsbs	ip, ip, #0
 802076a:	eb7e 0000 	sbcs.w	r0, lr, r0
 802076e:	eb6e 0101 	sbc.w	r1, lr, r1
 8020772:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8020776:	d31b      	bcc.n	80207b0 <__adddf3+0x124>
 8020778:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 802077c:	d30c      	bcc.n	8020798 <__adddf3+0x10c>
 802077e:	0849      	lsrs	r1, r1, #1
 8020780:	ea5f 0030 	movs.w	r0, r0, rrx
 8020784:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8020788:	f104 0401 	add.w	r4, r4, #1
 802078c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8020790:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8020794:	f080 809a 	bcs.w	80208cc <__adddf3+0x240>
 8020798:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 802079c:	bf08      	it	eq
 802079e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80207a2:	f150 0000 	adcs.w	r0, r0, #0
 80207a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80207aa:	ea41 0105 	orr.w	r1, r1, r5
 80207ae:	bd30      	pop	{r4, r5, pc}
 80207b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80207b4:	4140      	adcs	r0, r0
 80207b6:	eb41 0101 	adc.w	r1, r1, r1
 80207ba:	3c01      	subs	r4, #1
 80207bc:	bf28      	it	cs
 80207be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80207c2:	d2e9      	bcs.n	8020798 <__adddf3+0x10c>
 80207c4:	f091 0f00 	teq	r1, #0
 80207c8:	bf04      	itt	eq
 80207ca:	4601      	moveq	r1, r0
 80207cc:	2000      	moveq	r0, #0
 80207ce:	fab1 f381 	clz	r3, r1
 80207d2:	bf08      	it	eq
 80207d4:	3320      	addeq	r3, #32
 80207d6:	f1a3 030b 	sub.w	r3, r3, #11
 80207da:	f1b3 0220 	subs.w	r2, r3, #32
 80207de:	da0c      	bge.n	80207fa <__adddf3+0x16e>
 80207e0:	320c      	adds	r2, #12
 80207e2:	dd08      	ble.n	80207f6 <__adddf3+0x16a>
 80207e4:	f102 0c14 	add.w	ip, r2, #20
 80207e8:	f1c2 020c 	rsb	r2, r2, #12
 80207ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80207f0:	fa21 f102 	lsr.w	r1, r1, r2
 80207f4:	e00c      	b.n	8020810 <__adddf3+0x184>
 80207f6:	f102 0214 	add.w	r2, r2, #20
 80207fa:	bfd8      	it	le
 80207fc:	f1c2 0c20 	rsble	ip, r2, #32
 8020800:	fa01 f102 	lsl.w	r1, r1, r2
 8020804:	fa20 fc0c 	lsr.w	ip, r0, ip
 8020808:	bfdc      	itt	le
 802080a:	ea41 010c 	orrle.w	r1, r1, ip
 802080e:	4090      	lslle	r0, r2
 8020810:	1ae4      	subs	r4, r4, r3
 8020812:	bfa2      	ittt	ge
 8020814:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8020818:	4329      	orrge	r1, r5
 802081a:	bd30      	popge	{r4, r5, pc}
 802081c:	ea6f 0404 	mvn.w	r4, r4
 8020820:	3c1f      	subs	r4, #31
 8020822:	da1c      	bge.n	802085e <__adddf3+0x1d2>
 8020824:	340c      	adds	r4, #12
 8020826:	dc0e      	bgt.n	8020846 <__adddf3+0x1ba>
 8020828:	f104 0414 	add.w	r4, r4, #20
 802082c:	f1c4 0220 	rsb	r2, r4, #32
 8020830:	fa20 f004 	lsr.w	r0, r0, r4
 8020834:	fa01 f302 	lsl.w	r3, r1, r2
 8020838:	ea40 0003 	orr.w	r0, r0, r3
 802083c:	fa21 f304 	lsr.w	r3, r1, r4
 8020840:	ea45 0103 	orr.w	r1, r5, r3
 8020844:	bd30      	pop	{r4, r5, pc}
 8020846:	f1c4 040c 	rsb	r4, r4, #12
 802084a:	f1c4 0220 	rsb	r2, r4, #32
 802084e:	fa20 f002 	lsr.w	r0, r0, r2
 8020852:	fa01 f304 	lsl.w	r3, r1, r4
 8020856:	ea40 0003 	orr.w	r0, r0, r3
 802085a:	4629      	mov	r1, r5
 802085c:	bd30      	pop	{r4, r5, pc}
 802085e:	fa21 f004 	lsr.w	r0, r1, r4
 8020862:	4629      	mov	r1, r5
 8020864:	bd30      	pop	{r4, r5, pc}
 8020866:	f094 0f00 	teq	r4, #0
 802086a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 802086e:	bf06      	itte	eq
 8020870:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8020874:	3401      	addeq	r4, #1
 8020876:	3d01      	subne	r5, #1
 8020878:	e74e      	b.n	8020718 <__adddf3+0x8c>
 802087a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 802087e:	bf18      	it	ne
 8020880:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8020884:	d029      	beq.n	80208da <__adddf3+0x24e>
 8020886:	ea94 0f05 	teq	r4, r5
 802088a:	bf08      	it	eq
 802088c:	ea90 0f02 	teqeq	r0, r2
 8020890:	d005      	beq.n	802089e <__adddf3+0x212>
 8020892:	ea54 0c00 	orrs.w	ip, r4, r0
 8020896:	bf04      	itt	eq
 8020898:	4619      	moveq	r1, r3
 802089a:	4610      	moveq	r0, r2
 802089c:	bd30      	pop	{r4, r5, pc}
 802089e:	ea91 0f03 	teq	r1, r3
 80208a2:	bf1e      	ittt	ne
 80208a4:	2100      	movne	r1, #0
 80208a6:	2000      	movne	r0, #0
 80208a8:	bd30      	popne	{r4, r5, pc}
 80208aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80208ae:	d105      	bne.n	80208bc <__adddf3+0x230>
 80208b0:	0040      	lsls	r0, r0, #1
 80208b2:	4149      	adcs	r1, r1
 80208b4:	bf28      	it	cs
 80208b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80208ba:	bd30      	pop	{r4, r5, pc}
 80208bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80208c0:	bf3c      	itt	cc
 80208c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80208c6:	bd30      	popcc	{r4, r5, pc}
 80208c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80208cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80208d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80208d4:	f04f 0000 	mov.w	r0, #0
 80208d8:	bd30      	pop	{r4, r5, pc}
 80208da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80208de:	bf1a      	itte	ne
 80208e0:	4619      	movne	r1, r3
 80208e2:	4610      	movne	r0, r2
 80208e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80208e8:	bf1c      	itt	ne
 80208ea:	460b      	movne	r3, r1
 80208ec:	4602      	movne	r2, r0
 80208ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80208f2:	bf06      	itte	eq
 80208f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80208f8:	ea91 0f03 	teqeq	r1, r3
 80208fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8020900:	bd30      	pop	{r4, r5, pc}
 8020902:	bf00      	nop

08020904 <__aeabi_ui2d>:
 8020904:	f090 0f00 	teq	r0, #0
 8020908:	bf04      	itt	eq
 802090a:	2100      	moveq	r1, #0
 802090c:	4770      	bxeq	lr
 802090e:	b530      	push	{r4, r5, lr}
 8020910:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8020914:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8020918:	f04f 0500 	mov.w	r5, #0
 802091c:	f04f 0100 	mov.w	r1, #0
 8020920:	e750      	b.n	80207c4 <__adddf3+0x138>
 8020922:	bf00      	nop

08020924 <__aeabi_i2d>:
 8020924:	f090 0f00 	teq	r0, #0
 8020928:	bf04      	itt	eq
 802092a:	2100      	moveq	r1, #0
 802092c:	4770      	bxeq	lr
 802092e:	b530      	push	{r4, r5, lr}
 8020930:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8020934:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8020938:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 802093c:	bf48      	it	mi
 802093e:	4240      	negmi	r0, r0
 8020940:	f04f 0100 	mov.w	r1, #0
 8020944:	e73e      	b.n	80207c4 <__adddf3+0x138>
 8020946:	bf00      	nop

08020948 <__aeabi_f2d>:
 8020948:	0042      	lsls	r2, r0, #1
 802094a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 802094e:	ea4f 0131 	mov.w	r1, r1, rrx
 8020952:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8020956:	bf1f      	itttt	ne
 8020958:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 802095c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8020960:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8020964:	4770      	bxne	lr
 8020966:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 802096a:	bf08      	it	eq
 802096c:	4770      	bxeq	lr
 802096e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8020972:	bf04      	itt	eq
 8020974:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8020978:	4770      	bxeq	lr
 802097a:	b530      	push	{r4, r5, lr}
 802097c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8020980:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8020984:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8020988:	e71c      	b.n	80207c4 <__adddf3+0x138>
 802098a:	bf00      	nop

0802098c <__aeabi_ul2d>:
 802098c:	ea50 0201 	orrs.w	r2, r0, r1
 8020990:	bf08      	it	eq
 8020992:	4770      	bxeq	lr
 8020994:	b530      	push	{r4, r5, lr}
 8020996:	f04f 0500 	mov.w	r5, #0
 802099a:	e00a      	b.n	80209b2 <__aeabi_l2d+0x16>

0802099c <__aeabi_l2d>:
 802099c:	ea50 0201 	orrs.w	r2, r0, r1
 80209a0:	bf08      	it	eq
 80209a2:	4770      	bxeq	lr
 80209a4:	b530      	push	{r4, r5, lr}
 80209a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80209aa:	d502      	bpl.n	80209b2 <__aeabi_l2d+0x16>
 80209ac:	4240      	negs	r0, r0
 80209ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80209b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80209b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80209ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80209be:	f43f aed8 	beq.w	8020772 <__adddf3+0xe6>
 80209c2:	f04f 0203 	mov.w	r2, #3
 80209c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80209ca:	bf18      	it	ne
 80209cc:	3203      	addne	r2, #3
 80209ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80209d2:	bf18      	it	ne
 80209d4:	3203      	addne	r2, #3
 80209d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80209da:	f1c2 0320 	rsb	r3, r2, #32
 80209de:	fa00 fc03 	lsl.w	ip, r0, r3
 80209e2:	fa20 f002 	lsr.w	r0, r0, r2
 80209e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80209ea:	ea40 000e 	orr.w	r0, r0, lr
 80209ee:	fa21 f102 	lsr.w	r1, r1, r2
 80209f2:	4414      	add	r4, r2
 80209f4:	e6bd      	b.n	8020772 <__adddf3+0xe6>
 80209f6:	bf00      	nop

080209f8 <__aeabi_dmul>:
 80209f8:	b570      	push	{r4, r5, r6, lr}
 80209fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80209fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8020a02:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8020a06:	bf1d      	ittte	ne
 8020a08:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8020a0c:	ea94 0f0c 	teqne	r4, ip
 8020a10:	ea95 0f0c 	teqne	r5, ip
 8020a14:	f000 f8de 	bleq	8020bd4 <__aeabi_dmul+0x1dc>
 8020a18:	442c      	add	r4, r5
 8020a1a:	ea81 0603 	eor.w	r6, r1, r3
 8020a1e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8020a22:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8020a26:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8020a2a:	bf18      	it	ne
 8020a2c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8020a30:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8020a34:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8020a38:	d038      	beq.n	8020aac <__aeabi_dmul+0xb4>
 8020a3a:	fba0 ce02 	umull	ip, lr, r0, r2
 8020a3e:	f04f 0500 	mov.w	r5, #0
 8020a42:	fbe1 e502 	umlal	lr, r5, r1, r2
 8020a46:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8020a4a:	fbe0 e503 	umlal	lr, r5, r0, r3
 8020a4e:	f04f 0600 	mov.w	r6, #0
 8020a52:	fbe1 5603 	umlal	r5, r6, r1, r3
 8020a56:	f09c 0f00 	teq	ip, #0
 8020a5a:	bf18      	it	ne
 8020a5c:	f04e 0e01 	orrne.w	lr, lr, #1
 8020a60:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8020a64:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8020a68:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8020a6c:	d204      	bcs.n	8020a78 <__aeabi_dmul+0x80>
 8020a6e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8020a72:	416d      	adcs	r5, r5
 8020a74:	eb46 0606 	adc.w	r6, r6, r6
 8020a78:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8020a7c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8020a80:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8020a84:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8020a88:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8020a8c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8020a90:	bf88      	it	hi
 8020a92:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8020a96:	d81e      	bhi.n	8020ad6 <__aeabi_dmul+0xde>
 8020a98:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8020a9c:	bf08      	it	eq
 8020a9e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8020aa2:	f150 0000 	adcs.w	r0, r0, #0
 8020aa6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8020aaa:	bd70      	pop	{r4, r5, r6, pc}
 8020aac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8020ab0:	ea46 0101 	orr.w	r1, r6, r1
 8020ab4:	ea40 0002 	orr.w	r0, r0, r2
 8020ab8:	ea81 0103 	eor.w	r1, r1, r3
 8020abc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8020ac0:	bfc2      	ittt	gt
 8020ac2:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020ac6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8020aca:	bd70      	popgt	{r4, r5, r6, pc}
 8020acc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8020ad0:	f04f 0e00 	mov.w	lr, #0
 8020ad4:	3c01      	subs	r4, #1
 8020ad6:	f300 80ab 	bgt.w	8020c30 <__aeabi_dmul+0x238>
 8020ada:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8020ade:	bfde      	ittt	le
 8020ae0:	2000      	movle	r0, #0
 8020ae2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8020ae6:	bd70      	pople	{r4, r5, r6, pc}
 8020ae8:	f1c4 0400 	rsb	r4, r4, #0
 8020aec:	3c20      	subs	r4, #32
 8020aee:	da35      	bge.n	8020b5c <__aeabi_dmul+0x164>
 8020af0:	340c      	adds	r4, #12
 8020af2:	dc1b      	bgt.n	8020b2c <__aeabi_dmul+0x134>
 8020af4:	f104 0414 	add.w	r4, r4, #20
 8020af8:	f1c4 0520 	rsb	r5, r4, #32
 8020afc:	fa00 f305 	lsl.w	r3, r0, r5
 8020b00:	fa20 f004 	lsr.w	r0, r0, r4
 8020b04:	fa01 f205 	lsl.w	r2, r1, r5
 8020b08:	ea40 0002 	orr.w	r0, r0, r2
 8020b0c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8020b10:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8020b14:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8020b18:	fa21 f604 	lsr.w	r6, r1, r4
 8020b1c:	eb42 0106 	adc.w	r1, r2, r6
 8020b20:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020b24:	bf08      	it	eq
 8020b26:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8020b2a:	bd70      	pop	{r4, r5, r6, pc}
 8020b2c:	f1c4 040c 	rsb	r4, r4, #12
 8020b30:	f1c4 0520 	rsb	r5, r4, #32
 8020b34:	fa00 f304 	lsl.w	r3, r0, r4
 8020b38:	fa20 f005 	lsr.w	r0, r0, r5
 8020b3c:	fa01 f204 	lsl.w	r2, r1, r4
 8020b40:	ea40 0002 	orr.w	r0, r0, r2
 8020b44:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8020b48:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8020b4c:	f141 0100 	adc.w	r1, r1, #0
 8020b50:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020b54:	bf08      	it	eq
 8020b56:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8020b5a:	bd70      	pop	{r4, r5, r6, pc}
 8020b5c:	f1c4 0520 	rsb	r5, r4, #32
 8020b60:	fa00 f205 	lsl.w	r2, r0, r5
 8020b64:	ea4e 0e02 	orr.w	lr, lr, r2
 8020b68:	fa20 f304 	lsr.w	r3, r0, r4
 8020b6c:	fa01 f205 	lsl.w	r2, r1, r5
 8020b70:	ea43 0302 	orr.w	r3, r3, r2
 8020b74:	fa21 f004 	lsr.w	r0, r1, r4
 8020b78:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8020b7c:	fa21 f204 	lsr.w	r2, r1, r4
 8020b80:	ea20 0002 	bic.w	r0, r0, r2
 8020b84:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8020b88:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020b8c:	bf08      	it	eq
 8020b8e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8020b92:	bd70      	pop	{r4, r5, r6, pc}
 8020b94:	f094 0f00 	teq	r4, #0
 8020b98:	d10f      	bne.n	8020bba <__aeabi_dmul+0x1c2>
 8020b9a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8020b9e:	0040      	lsls	r0, r0, #1
 8020ba0:	eb41 0101 	adc.w	r1, r1, r1
 8020ba4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8020ba8:	bf08      	it	eq
 8020baa:	3c01      	subeq	r4, #1
 8020bac:	d0f7      	beq.n	8020b9e <__aeabi_dmul+0x1a6>
 8020bae:	ea41 0106 	orr.w	r1, r1, r6
 8020bb2:	f095 0f00 	teq	r5, #0
 8020bb6:	bf18      	it	ne
 8020bb8:	4770      	bxne	lr
 8020bba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8020bbe:	0052      	lsls	r2, r2, #1
 8020bc0:	eb43 0303 	adc.w	r3, r3, r3
 8020bc4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8020bc8:	bf08      	it	eq
 8020bca:	3d01      	subeq	r5, #1
 8020bcc:	d0f7      	beq.n	8020bbe <__aeabi_dmul+0x1c6>
 8020bce:	ea43 0306 	orr.w	r3, r3, r6
 8020bd2:	4770      	bx	lr
 8020bd4:	ea94 0f0c 	teq	r4, ip
 8020bd8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8020bdc:	bf18      	it	ne
 8020bde:	ea95 0f0c 	teqne	r5, ip
 8020be2:	d00c      	beq.n	8020bfe <__aeabi_dmul+0x206>
 8020be4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020be8:	bf18      	it	ne
 8020bea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8020bee:	d1d1      	bne.n	8020b94 <__aeabi_dmul+0x19c>
 8020bf0:	ea81 0103 	eor.w	r1, r1, r3
 8020bf4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8020bf8:	f04f 0000 	mov.w	r0, #0
 8020bfc:	bd70      	pop	{r4, r5, r6, pc}
 8020bfe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020c02:	bf06      	itte	eq
 8020c04:	4610      	moveq	r0, r2
 8020c06:	4619      	moveq	r1, r3
 8020c08:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8020c0c:	d019      	beq.n	8020c42 <__aeabi_dmul+0x24a>
 8020c0e:	ea94 0f0c 	teq	r4, ip
 8020c12:	d102      	bne.n	8020c1a <__aeabi_dmul+0x222>
 8020c14:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8020c18:	d113      	bne.n	8020c42 <__aeabi_dmul+0x24a>
 8020c1a:	ea95 0f0c 	teq	r5, ip
 8020c1e:	d105      	bne.n	8020c2c <__aeabi_dmul+0x234>
 8020c20:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8020c24:	bf1c      	itt	ne
 8020c26:	4610      	movne	r0, r2
 8020c28:	4619      	movne	r1, r3
 8020c2a:	d10a      	bne.n	8020c42 <__aeabi_dmul+0x24a>
 8020c2c:	ea81 0103 	eor.w	r1, r1, r3
 8020c30:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8020c34:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8020c38:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8020c3c:	f04f 0000 	mov.w	r0, #0
 8020c40:	bd70      	pop	{r4, r5, r6, pc}
 8020c42:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8020c46:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8020c4a:	bd70      	pop	{r4, r5, r6, pc}

08020c4c <__aeabi_ddiv>:
 8020c4c:	b570      	push	{r4, r5, r6, lr}
 8020c4e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8020c52:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8020c56:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8020c5a:	bf1d      	ittte	ne
 8020c5c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8020c60:	ea94 0f0c 	teqne	r4, ip
 8020c64:	ea95 0f0c 	teqne	r5, ip
 8020c68:	f000 f8a7 	bleq	8020dba <__aeabi_ddiv+0x16e>
 8020c6c:	eba4 0405 	sub.w	r4, r4, r5
 8020c70:	ea81 0e03 	eor.w	lr, r1, r3
 8020c74:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8020c78:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8020c7c:	f000 8088 	beq.w	8020d90 <__aeabi_ddiv+0x144>
 8020c80:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020c84:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8020c88:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8020c8c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8020c90:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8020c94:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8020c98:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8020c9c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8020ca0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8020ca4:	429d      	cmp	r5, r3
 8020ca6:	bf08      	it	eq
 8020ca8:	4296      	cmpeq	r6, r2
 8020caa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8020cae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8020cb2:	d202      	bcs.n	8020cba <__aeabi_ddiv+0x6e>
 8020cb4:	085b      	lsrs	r3, r3, #1
 8020cb6:	ea4f 0232 	mov.w	r2, r2, rrx
 8020cba:	1ab6      	subs	r6, r6, r2
 8020cbc:	eb65 0503 	sbc.w	r5, r5, r3
 8020cc0:	085b      	lsrs	r3, r3, #1
 8020cc2:	ea4f 0232 	mov.w	r2, r2, rrx
 8020cc6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8020cca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8020cce:	ebb6 0e02 	subs.w	lr, r6, r2
 8020cd2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020cd6:	bf22      	ittt	cs
 8020cd8:	1ab6      	subcs	r6, r6, r2
 8020cda:	4675      	movcs	r5, lr
 8020cdc:	ea40 000c 	orrcs.w	r0, r0, ip
 8020ce0:	085b      	lsrs	r3, r3, #1
 8020ce2:	ea4f 0232 	mov.w	r2, r2, rrx
 8020ce6:	ebb6 0e02 	subs.w	lr, r6, r2
 8020cea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020cee:	bf22      	ittt	cs
 8020cf0:	1ab6      	subcs	r6, r6, r2
 8020cf2:	4675      	movcs	r5, lr
 8020cf4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8020cf8:	085b      	lsrs	r3, r3, #1
 8020cfa:	ea4f 0232 	mov.w	r2, r2, rrx
 8020cfe:	ebb6 0e02 	subs.w	lr, r6, r2
 8020d02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020d06:	bf22      	ittt	cs
 8020d08:	1ab6      	subcs	r6, r6, r2
 8020d0a:	4675      	movcs	r5, lr
 8020d0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8020d10:	085b      	lsrs	r3, r3, #1
 8020d12:	ea4f 0232 	mov.w	r2, r2, rrx
 8020d16:	ebb6 0e02 	subs.w	lr, r6, r2
 8020d1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020d1e:	bf22      	ittt	cs
 8020d20:	1ab6      	subcs	r6, r6, r2
 8020d22:	4675      	movcs	r5, lr
 8020d24:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8020d28:	ea55 0e06 	orrs.w	lr, r5, r6
 8020d2c:	d018      	beq.n	8020d60 <__aeabi_ddiv+0x114>
 8020d2e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8020d32:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8020d36:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8020d3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8020d3e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8020d42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8020d46:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8020d4a:	d1c0      	bne.n	8020cce <__aeabi_ddiv+0x82>
 8020d4c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8020d50:	d10b      	bne.n	8020d6a <__aeabi_ddiv+0x11e>
 8020d52:	ea41 0100 	orr.w	r1, r1, r0
 8020d56:	f04f 0000 	mov.w	r0, #0
 8020d5a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8020d5e:	e7b6      	b.n	8020cce <__aeabi_ddiv+0x82>
 8020d60:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8020d64:	bf04      	itt	eq
 8020d66:	4301      	orreq	r1, r0
 8020d68:	2000      	moveq	r0, #0
 8020d6a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8020d6e:	bf88      	it	hi
 8020d70:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8020d74:	f63f aeaf 	bhi.w	8020ad6 <__aeabi_dmul+0xde>
 8020d78:	ebb5 0c03 	subs.w	ip, r5, r3
 8020d7c:	bf04      	itt	eq
 8020d7e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8020d82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8020d86:	f150 0000 	adcs.w	r0, r0, #0
 8020d8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8020d8e:	bd70      	pop	{r4, r5, r6, pc}
 8020d90:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8020d94:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8020d98:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8020d9c:	bfc2      	ittt	gt
 8020d9e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020da2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8020da6:	bd70      	popgt	{r4, r5, r6, pc}
 8020da8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8020dac:	f04f 0e00 	mov.w	lr, #0
 8020db0:	3c01      	subs	r4, #1
 8020db2:	e690      	b.n	8020ad6 <__aeabi_dmul+0xde>
 8020db4:	ea45 0e06 	orr.w	lr, r5, r6
 8020db8:	e68d      	b.n	8020ad6 <__aeabi_dmul+0xde>
 8020dba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8020dbe:	ea94 0f0c 	teq	r4, ip
 8020dc2:	bf08      	it	eq
 8020dc4:	ea95 0f0c 	teqeq	r5, ip
 8020dc8:	f43f af3b 	beq.w	8020c42 <__aeabi_dmul+0x24a>
 8020dcc:	ea94 0f0c 	teq	r4, ip
 8020dd0:	d10a      	bne.n	8020de8 <__aeabi_ddiv+0x19c>
 8020dd2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8020dd6:	f47f af34 	bne.w	8020c42 <__aeabi_dmul+0x24a>
 8020dda:	ea95 0f0c 	teq	r5, ip
 8020dde:	f47f af25 	bne.w	8020c2c <__aeabi_dmul+0x234>
 8020de2:	4610      	mov	r0, r2
 8020de4:	4619      	mov	r1, r3
 8020de6:	e72c      	b.n	8020c42 <__aeabi_dmul+0x24a>
 8020de8:	ea95 0f0c 	teq	r5, ip
 8020dec:	d106      	bne.n	8020dfc <__aeabi_ddiv+0x1b0>
 8020dee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8020df2:	f43f aefd 	beq.w	8020bf0 <__aeabi_dmul+0x1f8>
 8020df6:	4610      	mov	r0, r2
 8020df8:	4619      	mov	r1, r3
 8020dfa:	e722      	b.n	8020c42 <__aeabi_dmul+0x24a>
 8020dfc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020e00:	bf18      	it	ne
 8020e02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8020e06:	f47f aec5 	bne.w	8020b94 <__aeabi_dmul+0x19c>
 8020e0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8020e0e:	f47f af0d 	bne.w	8020c2c <__aeabi_dmul+0x234>
 8020e12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8020e16:	f47f aeeb 	bne.w	8020bf0 <__aeabi_dmul+0x1f8>
 8020e1a:	e712      	b.n	8020c42 <__aeabi_dmul+0x24a>

08020e1c <__gedf2>:
 8020e1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8020e20:	e006      	b.n	8020e30 <__cmpdf2+0x4>
 8020e22:	bf00      	nop

08020e24 <__ledf2>:
 8020e24:	f04f 0c01 	mov.w	ip, #1
 8020e28:	e002      	b.n	8020e30 <__cmpdf2+0x4>
 8020e2a:	bf00      	nop

08020e2c <__cmpdf2>:
 8020e2c:	f04f 0c01 	mov.w	ip, #1
 8020e30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8020e34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020e38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020e3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020e40:	bf18      	it	ne
 8020e42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8020e46:	d01b      	beq.n	8020e80 <__cmpdf2+0x54>
 8020e48:	b001      	add	sp, #4
 8020e4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8020e4e:	bf0c      	ite	eq
 8020e50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8020e54:	ea91 0f03 	teqne	r1, r3
 8020e58:	bf02      	ittt	eq
 8020e5a:	ea90 0f02 	teqeq	r0, r2
 8020e5e:	2000      	moveq	r0, #0
 8020e60:	4770      	bxeq	lr
 8020e62:	f110 0f00 	cmn.w	r0, #0
 8020e66:	ea91 0f03 	teq	r1, r3
 8020e6a:	bf58      	it	pl
 8020e6c:	4299      	cmppl	r1, r3
 8020e6e:	bf08      	it	eq
 8020e70:	4290      	cmpeq	r0, r2
 8020e72:	bf2c      	ite	cs
 8020e74:	17d8      	asrcs	r0, r3, #31
 8020e76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8020e7a:	f040 0001 	orr.w	r0, r0, #1
 8020e7e:	4770      	bx	lr
 8020e80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020e84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020e88:	d102      	bne.n	8020e90 <__cmpdf2+0x64>
 8020e8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020e8e:	d107      	bne.n	8020ea0 <__cmpdf2+0x74>
 8020e90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020e94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020e98:	d1d6      	bne.n	8020e48 <__cmpdf2+0x1c>
 8020e9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020e9e:	d0d3      	beq.n	8020e48 <__cmpdf2+0x1c>
 8020ea0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8020ea4:	4770      	bx	lr
 8020ea6:	bf00      	nop

08020ea8 <__aeabi_cdrcmple>:
 8020ea8:	4684      	mov	ip, r0
 8020eaa:	4610      	mov	r0, r2
 8020eac:	4662      	mov	r2, ip
 8020eae:	468c      	mov	ip, r1
 8020eb0:	4619      	mov	r1, r3
 8020eb2:	4663      	mov	r3, ip
 8020eb4:	e000      	b.n	8020eb8 <__aeabi_cdcmpeq>
 8020eb6:	bf00      	nop

08020eb8 <__aeabi_cdcmpeq>:
 8020eb8:	b501      	push	{r0, lr}
 8020eba:	f7ff ffb7 	bl	8020e2c <__cmpdf2>
 8020ebe:	2800      	cmp	r0, #0
 8020ec0:	bf48      	it	mi
 8020ec2:	f110 0f00 	cmnmi.w	r0, #0
 8020ec6:	bd01      	pop	{r0, pc}

08020ec8 <__aeabi_dcmpeq>:
 8020ec8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020ecc:	f7ff fff4 	bl	8020eb8 <__aeabi_cdcmpeq>
 8020ed0:	bf0c      	ite	eq
 8020ed2:	2001      	moveq	r0, #1
 8020ed4:	2000      	movne	r0, #0
 8020ed6:	f85d fb08 	ldr.w	pc, [sp], #8
 8020eda:	bf00      	nop

08020edc <__aeabi_dcmplt>:
 8020edc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020ee0:	f7ff ffea 	bl	8020eb8 <__aeabi_cdcmpeq>
 8020ee4:	bf34      	ite	cc
 8020ee6:	2001      	movcc	r0, #1
 8020ee8:	2000      	movcs	r0, #0
 8020eea:	f85d fb08 	ldr.w	pc, [sp], #8
 8020eee:	bf00      	nop

08020ef0 <__aeabi_dcmple>:
 8020ef0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020ef4:	f7ff ffe0 	bl	8020eb8 <__aeabi_cdcmpeq>
 8020ef8:	bf94      	ite	ls
 8020efa:	2001      	movls	r0, #1
 8020efc:	2000      	movhi	r0, #0
 8020efe:	f85d fb08 	ldr.w	pc, [sp], #8
 8020f02:	bf00      	nop

08020f04 <__aeabi_dcmpge>:
 8020f04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020f08:	f7ff ffce 	bl	8020ea8 <__aeabi_cdrcmple>
 8020f0c:	bf94      	ite	ls
 8020f0e:	2001      	movls	r0, #1
 8020f10:	2000      	movhi	r0, #0
 8020f12:	f85d fb08 	ldr.w	pc, [sp], #8
 8020f16:	bf00      	nop

08020f18 <__aeabi_dcmpgt>:
 8020f18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020f1c:	f7ff ffc4 	bl	8020ea8 <__aeabi_cdrcmple>
 8020f20:	bf34      	ite	cc
 8020f22:	2001      	movcc	r0, #1
 8020f24:	2000      	movcs	r0, #0
 8020f26:	f85d fb08 	ldr.w	pc, [sp], #8
 8020f2a:	bf00      	nop

08020f2c <__aeabi_ldivmod>:
 8020f2c:	b97b      	cbnz	r3, 8020f4e <__aeabi_ldivmod+0x22>
 8020f2e:	b972      	cbnz	r2, 8020f4e <__aeabi_ldivmod+0x22>
 8020f30:	2900      	cmp	r1, #0
 8020f32:	bfbe      	ittt	lt
 8020f34:	2000      	movlt	r0, #0
 8020f36:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8020f3a:	e006      	blt.n	8020f4a <__aeabi_ldivmod+0x1e>
 8020f3c:	bf08      	it	eq
 8020f3e:	2800      	cmpeq	r0, #0
 8020f40:	bf1c      	itt	ne
 8020f42:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8020f46:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8020f4a:	f000 ba09 	b.w	8021360 <__aeabi_idiv0>
 8020f4e:	f1ad 0c08 	sub.w	ip, sp, #8
 8020f52:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020f56:	2900      	cmp	r1, #0
 8020f58:	db09      	blt.n	8020f6e <__aeabi_ldivmod+0x42>
 8020f5a:	2b00      	cmp	r3, #0
 8020f5c:	db1a      	blt.n	8020f94 <__aeabi_ldivmod+0x68>
 8020f5e:	f000 f883 	bl	8021068 <__udivmoddi4>
 8020f62:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020f66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020f6a:	b004      	add	sp, #16
 8020f6c:	4770      	bx	lr
 8020f6e:	4240      	negs	r0, r0
 8020f70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8020f74:	2b00      	cmp	r3, #0
 8020f76:	db1b      	blt.n	8020fb0 <__aeabi_ldivmod+0x84>
 8020f78:	f000 f876 	bl	8021068 <__udivmoddi4>
 8020f7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020f80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020f84:	b004      	add	sp, #16
 8020f86:	4240      	negs	r0, r0
 8020f88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8020f8c:	4252      	negs	r2, r2
 8020f8e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020f92:	4770      	bx	lr
 8020f94:	4252      	negs	r2, r2
 8020f96:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020f9a:	f000 f865 	bl	8021068 <__udivmoddi4>
 8020f9e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020fa2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020fa6:	b004      	add	sp, #16
 8020fa8:	4240      	negs	r0, r0
 8020faa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8020fae:	4770      	bx	lr
 8020fb0:	4252      	negs	r2, r2
 8020fb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020fb6:	f000 f857 	bl	8021068 <__udivmoddi4>
 8020fba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020fbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020fc2:	b004      	add	sp, #16
 8020fc4:	4252      	negs	r2, r2
 8020fc6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020fca:	4770      	bx	lr

08020fcc <__aeabi_uldivmod>:
 8020fcc:	b953      	cbnz	r3, 8020fe4 <__aeabi_uldivmod+0x18>
 8020fce:	b94a      	cbnz	r2, 8020fe4 <__aeabi_uldivmod+0x18>
 8020fd0:	2900      	cmp	r1, #0
 8020fd2:	bf08      	it	eq
 8020fd4:	2800      	cmpeq	r0, #0
 8020fd6:	bf1c      	itt	ne
 8020fd8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8020fdc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8020fe0:	f000 b9be 	b.w	8021360 <__aeabi_idiv0>
 8020fe4:	f1ad 0c08 	sub.w	ip, sp, #8
 8020fe8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020fec:	f000 f83c 	bl	8021068 <__udivmoddi4>
 8020ff0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020ff4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020ff8:	b004      	add	sp, #16
 8020ffa:	4770      	bx	lr

08020ffc <__aeabi_d2lz>:
 8020ffc:	b538      	push	{r3, r4, r5, lr}
 8020ffe:	2200      	movs	r2, #0
 8021000:	2300      	movs	r3, #0
 8021002:	4604      	mov	r4, r0
 8021004:	460d      	mov	r5, r1
 8021006:	f7ff ff69 	bl	8020edc <__aeabi_dcmplt>
 802100a:	b928      	cbnz	r0, 8021018 <__aeabi_d2lz+0x1c>
 802100c:	4620      	mov	r0, r4
 802100e:	4629      	mov	r1, r5
 8021010:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8021014:	f000 b80a 	b.w	802102c <__aeabi_d2ulz>
 8021018:	4620      	mov	r0, r4
 802101a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 802101e:	f000 f805 	bl	802102c <__aeabi_d2ulz>
 8021022:	4240      	negs	r0, r0
 8021024:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8021028:	bd38      	pop	{r3, r4, r5, pc}
 802102a:	bf00      	nop

0802102c <__aeabi_d2ulz>:
 802102c:	b5d0      	push	{r4, r6, r7, lr}
 802102e:	4b0c      	ldr	r3, [pc, #48]	@ (8021060 <__aeabi_d2ulz+0x34>)
 8021030:	2200      	movs	r2, #0
 8021032:	4606      	mov	r6, r0
 8021034:	460f      	mov	r7, r1
 8021036:	f7ff fcdf 	bl	80209f8 <__aeabi_dmul>
 802103a:	f000 f993 	bl	8021364 <__aeabi_d2uiz>
 802103e:	4604      	mov	r4, r0
 8021040:	f7ff fc60 	bl	8020904 <__aeabi_ui2d>
 8021044:	4b07      	ldr	r3, [pc, #28]	@ (8021064 <__aeabi_d2ulz+0x38>)
 8021046:	2200      	movs	r2, #0
 8021048:	f7ff fcd6 	bl	80209f8 <__aeabi_dmul>
 802104c:	4602      	mov	r2, r0
 802104e:	460b      	mov	r3, r1
 8021050:	4630      	mov	r0, r6
 8021052:	4639      	mov	r1, r7
 8021054:	f7ff fb18 	bl	8020688 <__aeabi_dsub>
 8021058:	f000 f984 	bl	8021364 <__aeabi_d2uiz>
 802105c:	4621      	mov	r1, r4
 802105e:	bdd0      	pop	{r4, r6, r7, pc}
 8021060:	3df00000 	.word	0x3df00000
 8021064:	41f00000 	.word	0x41f00000

08021068 <__udivmoddi4>:
 8021068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802106c:	9d08      	ldr	r5, [sp, #32]
 802106e:	468e      	mov	lr, r1
 8021070:	4604      	mov	r4, r0
 8021072:	4688      	mov	r8, r1
 8021074:	2b00      	cmp	r3, #0
 8021076:	d14a      	bne.n	802110e <__udivmoddi4+0xa6>
 8021078:	428a      	cmp	r2, r1
 802107a:	4617      	mov	r7, r2
 802107c:	d962      	bls.n	8021144 <__udivmoddi4+0xdc>
 802107e:	fab2 f682 	clz	r6, r2
 8021082:	b14e      	cbz	r6, 8021098 <__udivmoddi4+0x30>
 8021084:	f1c6 0320 	rsb	r3, r6, #32
 8021088:	fa01 f806 	lsl.w	r8, r1, r6
 802108c:	fa20 f303 	lsr.w	r3, r0, r3
 8021090:	40b7      	lsls	r7, r6
 8021092:	ea43 0808 	orr.w	r8, r3, r8
 8021096:	40b4      	lsls	r4, r6
 8021098:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 802109c:	fa1f fc87 	uxth.w	ip, r7
 80210a0:	fbb8 f1fe 	udiv	r1, r8, lr
 80210a4:	0c23      	lsrs	r3, r4, #16
 80210a6:	fb0e 8811 	mls	r8, lr, r1, r8
 80210aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80210ae:	fb01 f20c 	mul.w	r2, r1, ip
 80210b2:	429a      	cmp	r2, r3
 80210b4:	d909      	bls.n	80210ca <__udivmoddi4+0x62>
 80210b6:	18fb      	adds	r3, r7, r3
 80210b8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80210bc:	f080 80ea 	bcs.w	8021294 <__udivmoddi4+0x22c>
 80210c0:	429a      	cmp	r2, r3
 80210c2:	f240 80e7 	bls.w	8021294 <__udivmoddi4+0x22c>
 80210c6:	3902      	subs	r1, #2
 80210c8:	443b      	add	r3, r7
 80210ca:	1a9a      	subs	r2, r3, r2
 80210cc:	b2a3      	uxth	r3, r4
 80210ce:	fbb2 f0fe 	udiv	r0, r2, lr
 80210d2:	fb0e 2210 	mls	r2, lr, r0, r2
 80210d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80210da:	fb00 fc0c 	mul.w	ip, r0, ip
 80210de:	459c      	cmp	ip, r3
 80210e0:	d909      	bls.n	80210f6 <__udivmoddi4+0x8e>
 80210e2:	18fb      	adds	r3, r7, r3
 80210e4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80210e8:	f080 80d6 	bcs.w	8021298 <__udivmoddi4+0x230>
 80210ec:	459c      	cmp	ip, r3
 80210ee:	f240 80d3 	bls.w	8021298 <__udivmoddi4+0x230>
 80210f2:	443b      	add	r3, r7
 80210f4:	3802      	subs	r0, #2
 80210f6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80210fa:	eba3 030c 	sub.w	r3, r3, ip
 80210fe:	2100      	movs	r1, #0
 8021100:	b11d      	cbz	r5, 802110a <__udivmoddi4+0xa2>
 8021102:	40f3      	lsrs	r3, r6
 8021104:	2200      	movs	r2, #0
 8021106:	e9c5 3200 	strd	r3, r2, [r5]
 802110a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802110e:	428b      	cmp	r3, r1
 8021110:	d905      	bls.n	802111e <__udivmoddi4+0xb6>
 8021112:	b10d      	cbz	r5, 8021118 <__udivmoddi4+0xb0>
 8021114:	e9c5 0100 	strd	r0, r1, [r5]
 8021118:	2100      	movs	r1, #0
 802111a:	4608      	mov	r0, r1
 802111c:	e7f5      	b.n	802110a <__udivmoddi4+0xa2>
 802111e:	fab3 f183 	clz	r1, r3
 8021122:	2900      	cmp	r1, #0
 8021124:	d146      	bne.n	80211b4 <__udivmoddi4+0x14c>
 8021126:	4573      	cmp	r3, lr
 8021128:	d302      	bcc.n	8021130 <__udivmoddi4+0xc8>
 802112a:	4282      	cmp	r2, r0
 802112c:	f200 8105 	bhi.w	802133a <__udivmoddi4+0x2d2>
 8021130:	1a84      	subs	r4, r0, r2
 8021132:	eb6e 0203 	sbc.w	r2, lr, r3
 8021136:	2001      	movs	r0, #1
 8021138:	4690      	mov	r8, r2
 802113a:	2d00      	cmp	r5, #0
 802113c:	d0e5      	beq.n	802110a <__udivmoddi4+0xa2>
 802113e:	e9c5 4800 	strd	r4, r8, [r5]
 8021142:	e7e2      	b.n	802110a <__udivmoddi4+0xa2>
 8021144:	2a00      	cmp	r2, #0
 8021146:	f000 8090 	beq.w	802126a <__udivmoddi4+0x202>
 802114a:	fab2 f682 	clz	r6, r2
 802114e:	2e00      	cmp	r6, #0
 8021150:	f040 80a4 	bne.w	802129c <__udivmoddi4+0x234>
 8021154:	1a8a      	subs	r2, r1, r2
 8021156:	0c03      	lsrs	r3, r0, #16
 8021158:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 802115c:	b280      	uxth	r0, r0
 802115e:	b2bc      	uxth	r4, r7
 8021160:	2101      	movs	r1, #1
 8021162:	fbb2 fcfe 	udiv	ip, r2, lr
 8021166:	fb0e 221c 	mls	r2, lr, ip, r2
 802116a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802116e:	fb04 f20c 	mul.w	r2, r4, ip
 8021172:	429a      	cmp	r2, r3
 8021174:	d907      	bls.n	8021186 <__udivmoddi4+0x11e>
 8021176:	18fb      	adds	r3, r7, r3
 8021178:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 802117c:	d202      	bcs.n	8021184 <__udivmoddi4+0x11c>
 802117e:	429a      	cmp	r2, r3
 8021180:	f200 80e0 	bhi.w	8021344 <__udivmoddi4+0x2dc>
 8021184:	46c4      	mov	ip, r8
 8021186:	1a9b      	subs	r3, r3, r2
 8021188:	fbb3 f2fe 	udiv	r2, r3, lr
 802118c:	fb0e 3312 	mls	r3, lr, r2, r3
 8021190:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8021194:	fb02 f404 	mul.w	r4, r2, r4
 8021198:	429c      	cmp	r4, r3
 802119a:	d907      	bls.n	80211ac <__udivmoddi4+0x144>
 802119c:	18fb      	adds	r3, r7, r3
 802119e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80211a2:	d202      	bcs.n	80211aa <__udivmoddi4+0x142>
 80211a4:	429c      	cmp	r4, r3
 80211a6:	f200 80ca 	bhi.w	802133e <__udivmoddi4+0x2d6>
 80211aa:	4602      	mov	r2, r0
 80211ac:	1b1b      	subs	r3, r3, r4
 80211ae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80211b2:	e7a5      	b.n	8021100 <__udivmoddi4+0x98>
 80211b4:	f1c1 0620 	rsb	r6, r1, #32
 80211b8:	408b      	lsls	r3, r1
 80211ba:	fa22 f706 	lsr.w	r7, r2, r6
 80211be:	431f      	orrs	r7, r3
 80211c0:	fa0e f401 	lsl.w	r4, lr, r1
 80211c4:	fa20 f306 	lsr.w	r3, r0, r6
 80211c8:	fa2e fe06 	lsr.w	lr, lr, r6
 80211cc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80211d0:	4323      	orrs	r3, r4
 80211d2:	fa00 f801 	lsl.w	r8, r0, r1
 80211d6:	fa1f fc87 	uxth.w	ip, r7
 80211da:	fbbe f0f9 	udiv	r0, lr, r9
 80211de:	0c1c      	lsrs	r4, r3, #16
 80211e0:	fb09 ee10 	mls	lr, r9, r0, lr
 80211e4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80211e8:	fb00 fe0c 	mul.w	lr, r0, ip
 80211ec:	45a6      	cmp	lr, r4
 80211ee:	fa02 f201 	lsl.w	r2, r2, r1
 80211f2:	d909      	bls.n	8021208 <__udivmoddi4+0x1a0>
 80211f4:	193c      	adds	r4, r7, r4
 80211f6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80211fa:	f080 809c 	bcs.w	8021336 <__udivmoddi4+0x2ce>
 80211fe:	45a6      	cmp	lr, r4
 8021200:	f240 8099 	bls.w	8021336 <__udivmoddi4+0x2ce>
 8021204:	3802      	subs	r0, #2
 8021206:	443c      	add	r4, r7
 8021208:	eba4 040e 	sub.w	r4, r4, lr
 802120c:	fa1f fe83 	uxth.w	lr, r3
 8021210:	fbb4 f3f9 	udiv	r3, r4, r9
 8021214:	fb09 4413 	mls	r4, r9, r3, r4
 8021218:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 802121c:	fb03 fc0c 	mul.w	ip, r3, ip
 8021220:	45a4      	cmp	ip, r4
 8021222:	d908      	bls.n	8021236 <__udivmoddi4+0x1ce>
 8021224:	193c      	adds	r4, r7, r4
 8021226:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 802122a:	f080 8082 	bcs.w	8021332 <__udivmoddi4+0x2ca>
 802122e:	45a4      	cmp	ip, r4
 8021230:	d97f      	bls.n	8021332 <__udivmoddi4+0x2ca>
 8021232:	3b02      	subs	r3, #2
 8021234:	443c      	add	r4, r7
 8021236:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 802123a:	eba4 040c 	sub.w	r4, r4, ip
 802123e:	fba0 ec02 	umull	lr, ip, r0, r2
 8021242:	4564      	cmp	r4, ip
 8021244:	4673      	mov	r3, lr
 8021246:	46e1      	mov	r9, ip
 8021248:	d362      	bcc.n	8021310 <__udivmoddi4+0x2a8>
 802124a:	d05f      	beq.n	802130c <__udivmoddi4+0x2a4>
 802124c:	b15d      	cbz	r5, 8021266 <__udivmoddi4+0x1fe>
 802124e:	ebb8 0203 	subs.w	r2, r8, r3
 8021252:	eb64 0409 	sbc.w	r4, r4, r9
 8021256:	fa04 f606 	lsl.w	r6, r4, r6
 802125a:	fa22 f301 	lsr.w	r3, r2, r1
 802125e:	431e      	orrs	r6, r3
 8021260:	40cc      	lsrs	r4, r1
 8021262:	e9c5 6400 	strd	r6, r4, [r5]
 8021266:	2100      	movs	r1, #0
 8021268:	e74f      	b.n	802110a <__udivmoddi4+0xa2>
 802126a:	fbb1 fcf2 	udiv	ip, r1, r2
 802126e:	0c01      	lsrs	r1, r0, #16
 8021270:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8021274:	b280      	uxth	r0, r0
 8021276:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 802127a:	463b      	mov	r3, r7
 802127c:	4638      	mov	r0, r7
 802127e:	463c      	mov	r4, r7
 8021280:	46b8      	mov	r8, r7
 8021282:	46be      	mov	lr, r7
 8021284:	2620      	movs	r6, #32
 8021286:	fbb1 f1f7 	udiv	r1, r1, r7
 802128a:	eba2 0208 	sub.w	r2, r2, r8
 802128e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8021292:	e766      	b.n	8021162 <__udivmoddi4+0xfa>
 8021294:	4601      	mov	r1, r0
 8021296:	e718      	b.n	80210ca <__udivmoddi4+0x62>
 8021298:	4610      	mov	r0, r2
 802129a:	e72c      	b.n	80210f6 <__udivmoddi4+0x8e>
 802129c:	f1c6 0220 	rsb	r2, r6, #32
 80212a0:	fa2e f302 	lsr.w	r3, lr, r2
 80212a4:	40b7      	lsls	r7, r6
 80212a6:	40b1      	lsls	r1, r6
 80212a8:	fa20 f202 	lsr.w	r2, r0, r2
 80212ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80212b0:	430a      	orrs	r2, r1
 80212b2:	fbb3 f8fe 	udiv	r8, r3, lr
 80212b6:	b2bc      	uxth	r4, r7
 80212b8:	fb0e 3318 	mls	r3, lr, r8, r3
 80212bc:	0c11      	lsrs	r1, r2, #16
 80212be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80212c2:	fb08 f904 	mul.w	r9, r8, r4
 80212c6:	40b0      	lsls	r0, r6
 80212c8:	4589      	cmp	r9, r1
 80212ca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80212ce:	b280      	uxth	r0, r0
 80212d0:	d93e      	bls.n	8021350 <__udivmoddi4+0x2e8>
 80212d2:	1879      	adds	r1, r7, r1
 80212d4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80212d8:	d201      	bcs.n	80212de <__udivmoddi4+0x276>
 80212da:	4589      	cmp	r9, r1
 80212dc:	d81f      	bhi.n	802131e <__udivmoddi4+0x2b6>
 80212de:	eba1 0109 	sub.w	r1, r1, r9
 80212e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80212e6:	fb09 f804 	mul.w	r8, r9, r4
 80212ea:	fb0e 1119 	mls	r1, lr, r9, r1
 80212ee:	b292      	uxth	r2, r2
 80212f0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80212f4:	4542      	cmp	r2, r8
 80212f6:	d229      	bcs.n	802134c <__udivmoddi4+0x2e4>
 80212f8:	18ba      	adds	r2, r7, r2
 80212fa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80212fe:	d2c4      	bcs.n	802128a <__udivmoddi4+0x222>
 8021300:	4542      	cmp	r2, r8
 8021302:	d2c2      	bcs.n	802128a <__udivmoddi4+0x222>
 8021304:	f1a9 0102 	sub.w	r1, r9, #2
 8021308:	443a      	add	r2, r7
 802130a:	e7be      	b.n	802128a <__udivmoddi4+0x222>
 802130c:	45f0      	cmp	r8, lr
 802130e:	d29d      	bcs.n	802124c <__udivmoddi4+0x1e4>
 8021310:	ebbe 0302 	subs.w	r3, lr, r2
 8021314:	eb6c 0c07 	sbc.w	ip, ip, r7
 8021318:	3801      	subs	r0, #1
 802131a:	46e1      	mov	r9, ip
 802131c:	e796      	b.n	802124c <__udivmoddi4+0x1e4>
 802131e:	eba7 0909 	sub.w	r9, r7, r9
 8021322:	4449      	add	r1, r9
 8021324:	f1a8 0c02 	sub.w	ip, r8, #2
 8021328:	fbb1 f9fe 	udiv	r9, r1, lr
 802132c:	fb09 f804 	mul.w	r8, r9, r4
 8021330:	e7db      	b.n	80212ea <__udivmoddi4+0x282>
 8021332:	4673      	mov	r3, lr
 8021334:	e77f      	b.n	8021236 <__udivmoddi4+0x1ce>
 8021336:	4650      	mov	r0, sl
 8021338:	e766      	b.n	8021208 <__udivmoddi4+0x1a0>
 802133a:	4608      	mov	r0, r1
 802133c:	e6fd      	b.n	802113a <__udivmoddi4+0xd2>
 802133e:	443b      	add	r3, r7
 8021340:	3a02      	subs	r2, #2
 8021342:	e733      	b.n	80211ac <__udivmoddi4+0x144>
 8021344:	f1ac 0c02 	sub.w	ip, ip, #2
 8021348:	443b      	add	r3, r7
 802134a:	e71c      	b.n	8021186 <__udivmoddi4+0x11e>
 802134c:	4649      	mov	r1, r9
 802134e:	e79c      	b.n	802128a <__udivmoddi4+0x222>
 8021350:	eba1 0109 	sub.w	r1, r1, r9
 8021354:	46c4      	mov	ip, r8
 8021356:	fbb1 f9fe 	udiv	r9, r1, lr
 802135a:	fb09 f804 	mul.w	r8, r9, r4
 802135e:	e7c4      	b.n	80212ea <__udivmoddi4+0x282>

08021360 <__aeabi_idiv0>:
 8021360:	4770      	bx	lr
 8021362:	bf00      	nop

08021364 <__aeabi_d2uiz>:
 8021364:	004a      	lsls	r2, r1, #1
 8021366:	d211      	bcs.n	802138c <__aeabi_d2uiz+0x28>
 8021368:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 802136c:	d211      	bcs.n	8021392 <__aeabi_d2uiz+0x2e>
 802136e:	d50d      	bpl.n	802138c <__aeabi_d2uiz+0x28>
 8021370:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8021374:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8021378:	d40e      	bmi.n	8021398 <__aeabi_d2uiz+0x34>
 802137a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 802137e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8021382:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8021386:	fa23 f002 	lsr.w	r0, r3, r2
 802138a:	4770      	bx	lr
 802138c:	f04f 0000 	mov.w	r0, #0
 8021390:	4770      	bx	lr
 8021392:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8021396:	d102      	bne.n	802139e <__aeabi_d2uiz+0x3a>
 8021398:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 802139c:	4770      	bx	lr
 802139e:	f04f 0000 	mov.w	r0, #0
 80213a2:	4770      	bx	lr

080213a4 <osCreateMutex>:
 * @return The function returns TRUE if the mutex was successfully
 *   created. Otherwise, FALSE is returned
 **/

bool_t osCreateMutex(OsMutex *mutex)
{
 80213a4:	b480      	push	{r7}
 80213a6:	b083      	sub	sp, #12
 80213a8:	af00      	add	r7, sp, #0
 80213aa:	6078      	str	r0, [r7, #4]
   //The mutex was successfully created
   return TRUE;
 80213ac:	2301      	movs	r3, #1
}
 80213ae:	4618      	mov	r0, r3
 80213b0:	370c      	adds	r7, #12
 80213b2:	46bd      	mov	sp, r7
 80213b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80213b8:	4770      	bx	lr

080213ba <osAllocMem>:
 * @return A pointer to the allocated memory block or NULL if
 *   there is insufficient memory available
 **/

__weak_func void *osAllocMem(size_t size)
{
 80213ba:	b580      	push	{r7, lr}
 80213bc:	b084      	sub	sp, #16
 80213be:	af00      	add	r7, sp, #0
 80213c0:	6078      	str	r0, [r7, #4]
   void *p;

   //Allocate a memory block
   p = malloc(size);
 80213c2:	6878      	ldr	r0, [r7, #4]
 80213c4:	f00e f9f4 	bl	802f7b0 <malloc>
 80213c8:	4603      	mov	r3, r0
 80213ca:	60fb      	str	r3, [r7, #12]
   //Debug message
   TRACE_DEBUG("Allocating %" PRIuSIZE " bytes at 0x%08" PRIXPTR "\r\n",
      size, (uintptr_t) p);

   //Return a pointer to the newly allocated memory block
   return p;
 80213cc:	68fb      	ldr	r3, [r7, #12]
}
 80213ce:	4618      	mov	r0, r3
 80213d0:	3710      	adds	r7, #16
 80213d2:	46bd      	mov	sp, r7
 80213d4:	bd80      	pop	{r7, pc}

080213d6 <osFreeMem>:
 * @brief Release a previously allocated memory block
 * @param[in] p Previously allocated memory block to be freed
 **/

__weak_func void osFreeMem(void *p)
{
 80213d6:	b580      	push	{r7, lr}
 80213d8:	b082      	sub	sp, #8
 80213da:	af00      	add	r7, sp, #0
 80213dc:	6078      	str	r0, [r7, #4]
   //Make sure the pointer is valid
   if(p != NULL)
 80213de:	687b      	ldr	r3, [r7, #4]
 80213e0:	2b00      	cmp	r3, #0
 80213e2:	d002      	beq.n	80213ea <osFreeMem+0x14>
   {
      //Debug message
      TRACE_DEBUG("Freeing memory at 0x%08" PRIXPTR "\r\n", (uintptr_t) p);

      //Free memory block
      free(p);
 80213e4:	6878      	ldr	r0, [r7, #4]
 80213e6:	f00e f9eb 	bl	802f7c0 <free>
   }
}
 80213ea:	bf00      	nop
 80213ec:	3708      	adds	r7, #8
 80213ee:	46bd      	mov	sp, r7
 80213f0:	bd80      	pop	{r7, pc}
	...

080213f4 <resGetData>:
//Resource data
extern const uint8_t res[];


error_t resGetData(const char_t *path, const uint8_t **data, size_t *length)
{
 80213f4:	b580      	push	{r7, lr}
 80213f6:	b08a      	sub	sp, #40	@ 0x28
 80213f8:	af00      	add	r7, sp, #0
 80213fa:	60f8      	str	r0, [r7, #12]
 80213fc:	60b9      	str	r1, [r7, #8]
 80213fe:	607a      	str	r2, [r7, #4]
   uint_t n;
   uint_t dirLength;
   ResEntry *resEntry;

   //Point to the resource header
   ResHeader *resHeader = (ResHeader *) res;
 8021400:	4b6a      	ldr	r3, [pc, #424]	@ (80215ac <resGetData+0x1b8>)
 8021402:	613b      	str	r3, [r7, #16]

   //Make sure the resource data is valid
   if(letoh32(resHeader->totalSize) < sizeof(ResHeader))
 8021404:	693b      	ldr	r3, [r7, #16]
 8021406:	681b      	ldr	r3, [r3, #0]
 8021408:	2b0d      	cmp	r3, #13
 802140a:	d802      	bhi.n	8021412 <resGetData+0x1e>
      return ERROR_INVALID_RESOURCE;
 802140c:	f240 130d 	movw	r3, #269	@ 0x10d
 8021410:	e0c7      	b.n	80215a2 <resGetData+0x1ae>

   //Retrieve the length of the root directory
   dirLength = letoh32(resHeader->rootEntry.dataLength);
 8021412:	693b      	ldr	r3, [r7, #16]
 8021414:	f8d3 3009 	ldr.w	r3, [r3, #9]
 8021418:	61bb      	str	r3, [r7, #24]
   //Point to the contents of the root directory
   resEntry = (ResEntry *) (res + letoh32(resHeader->rootEntry.dataStart));
 802141a:	693b      	ldr	r3, [r7, #16]
 802141c:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8021420:	4a62      	ldr	r2, [pc, #392]	@ (80215ac <resGetData+0x1b8>)
 8021422:	4413      	add	r3, r2
 8021424:	617b      	str	r3, [r7, #20]

   //Parse the entire path
   for(found = FALSE; !found && path[0] != '\0'; path += n + 1)
 8021426:	2300      	movs	r3, #0
 8021428:	627b      	str	r3, [r7, #36]	@ 0x24
 802142a:	e098      	b.n	802155e <resGetData+0x16a>
   {
      //Search for the separator that terminates the current token
      for(n = 0; path[n] != '\\' && path[n] != '/' && path[n] != '\0'; n++)
 802142c:	2300      	movs	r3, #0
 802142e:	61fb      	str	r3, [r7, #28]
 8021430:	e002      	b.n	8021438 <resGetData+0x44>
 8021432:	69fb      	ldr	r3, [r7, #28]
 8021434:	3301      	adds	r3, #1
 8021436:	61fb      	str	r3, [r7, #28]
 8021438:	68fa      	ldr	r2, [r7, #12]
 802143a:	69fb      	ldr	r3, [r7, #28]
 802143c:	4413      	add	r3, r2
 802143e:	781b      	ldrb	r3, [r3, #0]
 8021440:	2b5c      	cmp	r3, #92	@ 0x5c
 8021442:	d00b      	beq.n	802145c <resGetData+0x68>
 8021444:	68fa      	ldr	r2, [r7, #12]
 8021446:	69fb      	ldr	r3, [r7, #28]
 8021448:	4413      	add	r3, r2
 802144a:	781b      	ldrb	r3, [r3, #0]
 802144c:	2b2f      	cmp	r3, #47	@ 0x2f
 802144e:	d005      	beq.n	802145c <resGetData+0x68>
 8021450:	68fa      	ldr	r2, [r7, #12]
 8021452:	69fb      	ldr	r3, [r7, #28]
 8021454:	4413      	add	r3, r2
 8021456:	781b      	ldrb	r3, [r3, #0]
 8021458:	2b00      	cmp	r3, #0
 802145a:	d1ea      	bne.n	8021432 <resGetData+0x3e>
      {
      }

      if(n == 0 && path[n] != '\0')
 802145c:	69fb      	ldr	r3, [r7, #28]
 802145e:	2b00      	cmp	r3, #0
 8021460:	d120      	bne.n	80214a4 <resGetData+0xb0>
 8021462:	68fa      	ldr	r2, [r7, #12]
 8021464:	69fb      	ldr	r3, [r7, #28]
 8021466:	4413      	add	r3, r2
 8021468:	781b      	ldrb	r3, [r3, #0]
 802146a:	2b00      	cmp	r3, #0
 802146c:	d01a      	beq.n	80214a4 <resGetData+0xb0>
      {
         path++;
 802146e:	68fb      	ldr	r3, [r7, #12]
 8021470:	3301      	adds	r3, #1
 8021472:	60fb      	str	r3, [r7, #12]

         for(n = 0; path[n] != '\\' && path[n] != '/' && path[n] != '\0'; n++)
 8021474:	2300      	movs	r3, #0
 8021476:	61fb      	str	r3, [r7, #28]
 8021478:	e002      	b.n	8021480 <resGetData+0x8c>
 802147a:	69fb      	ldr	r3, [r7, #28]
 802147c:	3301      	adds	r3, #1
 802147e:	61fb      	str	r3, [r7, #28]
 8021480:	68fa      	ldr	r2, [r7, #12]
 8021482:	69fb      	ldr	r3, [r7, #28]
 8021484:	4413      	add	r3, r2
 8021486:	781b      	ldrb	r3, [r3, #0]
 8021488:	2b5c      	cmp	r3, #92	@ 0x5c
 802148a:	d00b      	beq.n	80214a4 <resGetData+0xb0>
 802148c:	68fa      	ldr	r2, [r7, #12]
 802148e:	69fb      	ldr	r3, [r7, #28]
 8021490:	4413      	add	r3, r2
 8021492:	781b      	ldrb	r3, [r3, #0]
 8021494:	2b2f      	cmp	r3, #47	@ 0x2f
 8021496:	d005      	beq.n	80214a4 <resGetData+0xb0>
 8021498:	68fa      	ldr	r2, [r7, #12]
 802149a:	69fb      	ldr	r3, [r7, #28]
 802149c:	4413      	add	r3, r2
 802149e:	781b      	ldrb	r3, [r3, #0]
 80214a0:	2b00      	cmp	r3, #0
 80214a2:	d1ea      	bne.n	802147a <resGetData+0x86>
         {
         }
      }

      //Loop through the directory
      for(match = FALSE; !match && dirLength > 0; )
 80214a4:	2300      	movs	r3, #0
 80214a6:	623b      	str	r3, [r7, #32]
 80214a8:	e048      	b.n	802153c <resGetData+0x148>
      {
         //Check the number of remaining bytes
         if(dirLength < sizeof(ResEntry))
 80214aa:	69bb      	ldr	r3, [r7, #24]
 80214ac:	2b09      	cmp	r3, #9
 80214ae:	d802      	bhi.n	80214b6 <resGetData+0xc2>
            return ERROR_INVALID_RESOURCE;
 80214b0:	f240 130d 	movw	r3, #269	@ 0x10d
 80214b4:	e075      	b.n	80215a2 <resGetData+0x1ae>
         //Make sure the entry is valid
         if(dirLength < (sizeof(ResEntry) + resEntry->nameLength))
 80214b6:	697b      	ldr	r3, [r7, #20]
 80214b8:	7a5b      	ldrb	r3, [r3, #9]
 80214ba:	330a      	adds	r3, #10
 80214bc:	69ba      	ldr	r2, [r7, #24]
 80214be:	429a      	cmp	r2, r3
 80214c0:	d202      	bcs.n	80214c8 <resGetData+0xd4>
            return ERROR_INVALID_RESOURCE;
 80214c2:	f240 130d 	movw	r3, #269	@ 0x10d
 80214c6:	e06c      	b.n	80215a2 <resGetData+0x1ae>

         //Compare current entry name against the expected one
         if(resEntry->nameLength == n && !strncasecmp(resEntry->name, path, n))
 80214c8:	697b      	ldr	r3, [r7, #20]
 80214ca:	7a5b      	ldrb	r3, [r3, #9]
 80214cc:	461a      	mov	r2, r3
 80214ce:	69fb      	ldr	r3, [r7, #28]
 80214d0:	4293      	cmp	r3, r2
 80214d2:	d126      	bne.n	8021522 <resGetData+0x12e>
 80214d4:	697b      	ldr	r3, [r7, #20]
 80214d6:	330a      	adds	r3, #10
 80214d8:	69fa      	ldr	r2, [r7, #28]
 80214da:	68f9      	ldr	r1, [r7, #12]
 80214dc:	4618      	mov	r0, r3
 80214de:	f00e fa3d 	bl	802f95c <strncasecmp>
 80214e2:	4603      	mov	r3, r0
 80214e4:	2b00      	cmp	r3, #0
 80214e6:	d11c      	bne.n	8021522 <resGetData+0x12e>
         {
            //Check the type of the entry
            if(resEntry->type == RES_TYPE_DIR)
 80214e8:	697b      	ldr	r3, [r7, #20]
 80214ea:	781b      	ldrb	r3, [r3, #0]
 80214ec:	2b01      	cmp	r3, #1
 80214ee:	d10a      	bne.n	8021506 <resGetData+0x112>
            {
               //Save the length of the directory
               dirLength = letoh32(resEntry->dataLength);
 80214f0:	697b      	ldr	r3, [r7, #20]
 80214f2:	f8d3 3005 	ldr.w	r3, [r3, #5]
 80214f6:	61bb      	str	r3, [r7, #24]
               //Point to the contents of the directory
               resEntry = (ResEntry *) (res + letoh32(resEntry->dataStart));
 80214f8:	697b      	ldr	r3, [r7, #20]
 80214fa:	f8d3 3001 	ldr.w	r3, [r3, #1]
 80214fe:	4a2b      	ldr	r2, [pc, #172]	@ (80215ac <resGetData+0x1b8>)
 8021500:	4413      	add	r3, r2
 8021502:	617b      	str	r3, [r7, #20]
 8021504:	e00a      	b.n	802151c <resGetData+0x128>
            }
            else
            {
               //A file may only appear at the end of the path
               if(path[n] != '\0')
 8021506:	68fa      	ldr	r2, [r7, #12]
 8021508:	69fb      	ldr	r3, [r7, #28]
 802150a:	4413      	add	r3, r2
 802150c:	781b      	ldrb	r3, [r3, #0]
 802150e:	2b00      	cmp	r3, #0
 8021510:	d002      	beq.n	8021518 <resGetData+0x124>
                  return ERROR_NOT_FOUND;
 8021512:	f240 130f 	movw	r3, #271	@ 0x10f
 8021516:	e044      	b.n	80215a2 <resGetData+0x1ae>

               //The search process is complete
               found = TRUE;
 8021518:	2301      	movs	r3, #1
 802151a:	627b      	str	r3, [r7, #36]	@ 0x24
            }
            //The current entry matches the specified path
            match = TRUE;
 802151c:	2301      	movs	r3, #1
 802151e:	623b      	str	r3, [r7, #32]
 8021520:	e00c      	b.n	802153c <resGetData+0x148>
         }
         else
         {
            //Remaining bytes to process
            dirLength -= sizeof(ResEntry) + resEntry->nameLength;
 8021522:	697b      	ldr	r3, [r7, #20]
 8021524:	7a5b      	ldrb	r3, [r3, #9]
 8021526:	461a      	mov	r2, r3
 8021528:	69bb      	ldr	r3, [r7, #24]
 802152a:	1a9b      	subs	r3, r3, r2
 802152c:	3b0a      	subs	r3, #10
 802152e:	61bb      	str	r3, [r7, #24]

            //Point to the next entry
            resEntry = (ResEntry *) ((uint8_t *) resEntry + sizeof(ResEntry) +
               resEntry->nameLength);
 8021530:	697b      	ldr	r3, [r7, #20]
 8021532:	7a5b      	ldrb	r3, [r3, #9]
            resEntry = (ResEntry *) ((uint8_t *) resEntry + sizeof(ResEntry) +
 8021534:	330a      	adds	r3, #10
 8021536:	697a      	ldr	r2, [r7, #20]
 8021538:	4413      	add	r3, r2
 802153a:	617b      	str	r3, [r7, #20]
      for(match = FALSE; !match && dirLength > 0; )
 802153c:	6a3b      	ldr	r3, [r7, #32]
 802153e:	2b00      	cmp	r3, #0
 8021540:	d102      	bne.n	8021548 <resGetData+0x154>
 8021542:	69bb      	ldr	r3, [r7, #24]
 8021544:	2b00      	cmp	r3, #0
 8021546:	d1b0      	bne.n	80214aa <resGetData+0xb6>
         }
      }

      //Unable to find the specified file?
      if(!match)
 8021548:	6a3b      	ldr	r3, [r7, #32]
 802154a:	2b00      	cmp	r3, #0
 802154c:	d102      	bne.n	8021554 <resGetData+0x160>
         return ERROR_NOT_FOUND;
 802154e:	f240 130f 	movw	r3, #271	@ 0x10f
 8021552:	e026      	b.n	80215a2 <resGetData+0x1ae>
   for(found = FALSE; !found && path[0] != '\0'; path += n + 1)
 8021554:	69fb      	ldr	r3, [r7, #28]
 8021556:	3301      	adds	r3, #1
 8021558:	68fa      	ldr	r2, [r7, #12]
 802155a:	4413      	add	r3, r2
 802155c:	60fb      	str	r3, [r7, #12]
 802155e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021560:	2b00      	cmp	r3, #0
 8021562:	d104      	bne.n	802156e <resGetData+0x17a>
 8021564:	68fb      	ldr	r3, [r7, #12]
 8021566:	781b      	ldrb	r3, [r3, #0]
 8021568:	2b00      	cmp	r3, #0
 802156a:	f47f af5f 	bne.w	802142c <resGetData+0x38>
   }

   //Unable to find the specified file?
   if(!found)
 802156e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021570:	2b00      	cmp	r3, #0
 8021572:	d102      	bne.n	802157a <resGetData+0x186>
      return ERROR_NOT_FOUND;
 8021574:	f240 130f 	movw	r3, #271	@ 0x10f
 8021578:	e013      	b.n	80215a2 <resGetData+0x1ae>
   //Enforce the entry type
   if(resEntry->type != RES_TYPE_FILE)
 802157a:	697b      	ldr	r3, [r7, #20]
 802157c:	781b      	ldrb	r3, [r3, #0]
 802157e:	2b02      	cmp	r3, #2
 8021580:	d002      	beq.n	8021588 <resGetData+0x194>
      return ERROR_NOT_FOUND;
 8021582:	f240 130f 	movw	r3, #271	@ 0x10f
 8021586:	e00c      	b.n	80215a2 <resGetData+0x1ae>

   //Return the location of the specified resource
   *data = res + letoh32(resEntry->dataStart);
 8021588:	697b      	ldr	r3, [r7, #20]
 802158a:	f8d3 3001 	ldr.w	r3, [r3, #1]
 802158e:	4a07      	ldr	r2, [pc, #28]	@ (80215ac <resGetData+0x1b8>)
 8021590:	441a      	add	r2, r3
 8021592:	68bb      	ldr	r3, [r7, #8]
 8021594:	601a      	str	r2, [r3, #0]
   //Return the length of the resource
   *length = letoh32(resEntry->dataLength);
 8021596:	697b      	ldr	r3, [r7, #20]
 8021598:	f8d3 2005 	ldr.w	r2, [r3, #5]
 802159c:	687b      	ldr	r3, [r7, #4]
 802159e:	601a      	str	r2, [r3, #0]

   //Successful processing
   return NO_ERROR;
 80215a0:	2300      	movs	r3, #0
}
 80215a2:	4618      	mov	r0, r3
 80215a4:	3728      	adds	r7, #40	@ 0x28
 80215a6:	46bd      	mov	sp, r7
 80215a8:	bd80      	pop	{r7, pc}
 80215aa:	bf00      	nop
 80215ac:	080305c8 	.word	0x080305c8

080215b0 <crc32Compute>:
 * @param[out] digest Pointer to the calculated digest
 * @return Error code
 **/

error_t crc32Compute(const void *data, size_t length, uint8_t *digest)
{
 80215b0:	b580      	push	{r7, lr}
 80215b2:	b086      	sub	sp, #24
 80215b4:	af00      	add	r7, sp, #0
 80215b6:	60f8      	str	r0, [r7, #12]
 80215b8:	60b9      	str	r1, [r7, #8]
 80215ba:	607a      	str	r2, [r7, #4]
   //Allocate a memory buffer to hold the CRC32 context
   Crc32Context *context = cryptoAllocMem(sizeof(Crc32Context));
 80215bc:	2004      	movs	r0, #4
 80215be:	f7ff fefc 	bl	80213ba <osAllocMem>
 80215c2:	6178      	str	r0, [r7, #20]
   //Failed to allocate memory?
   if(context == NULL)
 80215c4:	697b      	ldr	r3, [r7, #20]
 80215c6:	2b00      	cmp	r3, #0
 80215c8:	d101      	bne.n	80215ce <crc32Compute+0x1e>
      return ERROR_OUT_OF_MEMORY;
 80215ca:	2364      	movs	r3, #100	@ 0x64
 80215cc:	e00f      	b.n	80215ee <crc32Compute+0x3e>

   //Initialize the CRC32 context
   crc32Init(context);
 80215ce:	6978      	ldr	r0, [r7, #20]
 80215d0:	f000 f811 	bl	80215f6 <crc32Init>
   //Digest the message
   crc32Update(context, data, length);
 80215d4:	68ba      	ldr	r2, [r7, #8]
 80215d6:	68f9      	ldr	r1, [r7, #12]
 80215d8:	6978      	ldr	r0, [r7, #20]
 80215da:	f000 f81b 	bl	8021614 <crc32Update>
   //Finalize the CRC32 message digest
   crc32Final(context, digest);
 80215de:	6879      	ldr	r1, [r7, #4]
 80215e0:	6978      	ldr	r0, [r7, #20]
 80215e2:	f000 f845 	bl	8021670 <crc32Final>

   //Free previously allocated memory
   cryptoFreeMem(context);
 80215e6:	6978      	ldr	r0, [r7, #20]
 80215e8:	f7ff fef5 	bl	80213d6 <osFreeMem>

   //Successful processing
   return NO_ERROR;
 80215ec:	2300      	movs	r3, #0
}
 80215ee:	4618      	mov	r0, r3
 80215f0:	3718      	adds	r7, #24
 80215f2:	46bd      	mov	sp, r7
 80215f4:	bd80      	pop	{r7, pc}

080215f6 <crc32Init>:
 * @brief Initialize CRC32 message digest context
 * @param[in] context Pointer to the CRC32 context to initialize
 **/

void crc32Init(Crc32Context *context)
{
 80215f6:	b480      	push	{r7}
 80215f8:	b083      	sub	sp, #12
 80215fa:	af00      	add	r7, sp, #0
 80215fc:	6078      	str	r0, [r7, #4]
   //CRC (digest) preset value
   context->digest = 0xFFFFFFFF;
 80215fe:	687b      	ldr	r3, [r7, #4]
 8021600:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8021604:	601a      	str	r2, [r3, #0]
}
 8021606:	bf00      	nop
 8021608:	370c      	adds	r7, #12
 802160a:	46bd      	mov	sp, r7
 802160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021610:	4770      	bx	lr
	...

08021614 <crc32Update>:
 * @param[in] data Pointer to the buffer being hashed
 * @param[in] length Length of the buffer
 **/

void crc32Update(Crc32Context *context, const void *data, size_t length)
{
 8021614:	b480      	push	{r7}
 8021616:	b089      	sub	sp, #36	@ 0x24
 8021618:	af00      	add	r7, sp, #0
 802161a:	60f8      	str	r0, [r7, #12]
 802161c:	60b9      	str	r1, [r7, #8]
 802161e:	607a      	str	r2, [r7, #4]
   size_t i;
   const uint8_t *p;
   uint32_t crc;

   //Restaure last crc
   crc = (uint32_t)context->digest;
 8021620:	68fb      	ldr	r3, [r7, #12]
 8021622:	681b      	ldr	r3, [r3, #0]
 8021624:	61bb      	str	r3, [r7, #24]

   //Point to the data over which to calculate the CRC
   p = (uint8_t *) data;
 8021626:	68bb      	ldr	r3, [r7, #8]
 8021628:	617b      	str	r3, [r7, #20]

   //Process the incoming data
   for(i = 0; i < length; i++)
 802162a:	2300      	movs	r3, #0
 802162c:	61fb      	str	r3, [r7, #28]
 802162e:	e010      	b.n	8021652 <crc32Update+0x3e>
   {
      //The message is processed byte by byte
      crc = (crc >> 8) ^ crc32Table[(crc & 0xFF) ^ p[i]];
 8021630:	69bb      	ldr	r3, [r7, #24]
 8021632:	0a1a      	lsrs	r2, r3, #8
 8021634:	69bb      	ldr	r3, [r7, #24]
 8021636:	b2db      	uxtb	r3, r3
 8021638:	6978      	ldr	r0, [r7, #20]
 802163a:	69f9      	ldr	r1, [r7, #28]
 802163c:	4401      	add	r1, r0
 802163e:	7809      	ldrb	r1, [r1, #0]
 8021640:	404b      	eors	r3, r1
 8021642:	490a      	ldr	r1, [pc, #40]	@ (802166c <crc32Update+0x58>)
 8021644:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8021648:	4053      	eors	r3, r2
 802164a:	61bb      	str	r3, [r7, #24]
   for(i = 0; i < length; i++)
 802164c:	69fb      	ldr	r3, [r7, #28]
 802164e:	3301      	adds	r3, #1
 8021650:	61fb      	str	r3, [r7, #28]
 8021652:	69fa      	ldr	r2, [r7, #28]
 8021654:	687b      	ldr	r3, [r7, #4]
 8021656:	429a      	cmp	r2, r3
 8021658:	d3ea      	bcc.n	8021630 <crc32Update+0x1c>
   }

   //Save updated crc
   context->digest = crc;
 802165a:	68fb      	ldr	r3, [r7, #12]
 802165c:	69ba      	ldr	r2, [r7, #24]
 802165e:	601a      	str	r2, [r3, #0]
}
 8021660:	bf00      	nop
 8021662:	3724      	adds	r7, #36	@ 0x24
 8021664:	46bd      	mov	sp, r7
 8021666:	f85d 7b04 	ldr.w	r7, [sp], #4
 802166a:	4770      	bx	lr
 802166c:	08030b3c 	.word	0x08030b3c

08021670 <crc32Final>:
 * @param[in] context Pointer to the CRC32 context
 * @param[out] digest Calculated digest (optional parameter)
 **/

void crc32Final(Crc32Context *context, uint8_t *digest)
{
 8021670:	b480      	push	{r7}
 8021672:	b083      	sub	sp, #12
 8021674:	af00      	add	r7, sp, #0
 8021676:	6078      	str	r0, [r7, #4]
 8021678:	6039      	str	r1, [r7, #0]
   //Copy the resulting digest
   if(digest != NULL)
 802167a:	683b      	ldr	r3, [r7, #0]
 802167c:	2b00      	cmp	r3, #0
 802167e:	d004      	beq.n	802168a <crc32Final+0x1a>
      osMemcpy(digest, (uint8_t*)&context->digest, CRC32_DIGEST_SIZE);
 8021680:	687b      	ldr	r3, [r7, #4]
 8021682:	681b      	ldr	r3, [r3, #0]
 8021684:	461a      	mov	r2, r3
 8021686:	683b      	ldr	r3, [r7, #0]
 8021688:	601a      	str	r2, [r3, #0]
}
 802168a:	bf00      	nop
 802168c:	370c      	adds	r7, #12
 802168e:	46bd      	mov	sp, r7
 8021690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021694:	4770      	bx	lr
	...

08021698 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8021698:	b480      	push	{r7}
 802169a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 802169c:	f3bf 8f4f 	dsb	sy
}
 80216a0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80216a2:	4b06      	ldr	r3, [pc, #24]	@ (80216bc <__NVIC_SystemReset+0x24>)
 80216a4:	68db      	ldr	r3, [r3, #12]
 80216a6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80216aa:	4904      	ldr	r1, [pc, #16]	@ (80216bc <__NVIC_SystemReset+0x24>)
 80216ac:	4b04      	ldr	r3, [pc, #16]	@ (80216c0 <__NVIC_SystemReset+0x28>)
 80216ae:	4313      	orrs	r3, r2
 80216b0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80216b2:	f3bf 8f4f 	dsb	sy
}
 80216b6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80216b8:	bf00      	nop
 80216ba:	e7fd      	b.n	80216b8 <__NVIC_SystemReset+0x20>
 80216bc:	e000ed00 	.word	0xe000ed00
 80216c0:	05fa0004 	.word	0x05fa0004

080216c4 <mcuSystemReset>:
/**
 * @brief Reset MCU system
 **/

void mcuSystemReset(void)
{
 80216c4:	b580      	push	{r7, lr}
 80216c6:	af00      	add	r7, sp, #0
   NVIC_SystemReset();
 80216c8:	f7ff ffe6 	bl	8021698 <__NVIC_SystemReset>

080216cc <w25qFlashSetConfig>:
/**
 * @brief Set hardware configuration for W25Q driver
 * @param config Hardware configuration structure
 */
void w25qFlashSetConfig(const w25q_driver_config_t *config)
{
 80216cc:	b580      	push	{r7, lr}
 80216ce:	b082      	sub	sp, #8
 80216d0:	af00      	add	r7, sp, #0
 80216d2:	6078      	str	r0, [r7, #4]
    if (config != NULL) {
 80216d4:	687b      	ldr	r3, [r7, #4]
 80216d6:	2b00      	cmp	r3, #0
 80216d8:	d004      	beq.n	80216e4 <w25qFlashSetConfig+0x18>
        memcpy(&driver_config, config, sizeof(w25q_driver_config_t));
 80216da:	2224      	movs	r2, #36	@ 0x24
 80216dc:	6879      	ldr	r1, [r7, #4]
 80216de:	4803      	ldr	r0, [pc, #12]	@ (80216ec <w25qFlashSetConfig+0x20>)
 80216e0:	f00e f9b2 	bl	802fa48 <memcpy>
    }
}
 80216e4:	bf00      	nop
 80216e6:	3708      	adds	r7, #8
 80216e8:	46bd      	mov	sp, r7
 80216ea:	bd80      	pop	{r7, pc}
 80216ec:	200000b8 	.word	0x200000b8

080216f0 <stm32f4xxFlashDriverInit>:
 * @brief Initialize Flash Memory.
 * @return Error code
 **/

error_t stm32f4xxFlashDriverInit(void)
{
 80216f0:	b580      	push	{r7, lr}
 80216f2:	b082      	sub	sp, #8
 80216f4:	af02      	add	r7, sp, #8
   //Debug message
   TRACE_INFO("Initializing %s memory...\r\n", STM32F4xx_NAME);
 80216f6:	f008 f94b 	bl	8029990 <stm32_log_timestamp>
 80216fa:	4603      	mov	r3, r0
 80216fc:	4a08      	ldr	r2, [pc, #32]	@ (8021720 <stm32f4xxFlashDriverInit+0x30>)
 80216fe:	9201      	str	r2, [sp, #4]
 8021700:	4a08      	ldr	r2, [pc, #32]	@ (8021724 <stm32f4xxFlashDriverInit+0x34>)
 8021702:	9200      	str	r2, [sp, #0]
 8021704:	4a08      	ldr	r2, [pc, #32]	@ (8021728 <stm32f4xxFlashDriverInit+0x38>)
 8021706:	4907      	ldr	r1, [pc, #28]	@ (8021724 <stm32f4xxFlashDriverInit+0x34>)
 8021708:	2003      	movs	r0, #3
 802170a:	f008 f949 	bl	80299a0 <stm32_log_write>

   //Initialize FLASH flags
   //(Patch to fix stm32 hal library wrong initial flash flags issue)
   FLASH_WaitForLastOperation((uint32_t)50000U);
 802170e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8021712:	f00a fb17 	bl	802bd44 <FLASH_WaitForLastOperation>

   //Successfull process
   return NO_ERROR;
 8021716:	2300      	movs	r3, #0
}
 8021718:	4618      	mov	r0, r3
 802171a:	46bd      	mov	sp, r7
 802171c:	bd80      	pop	{r7, pc}
 802171e:	bf00      	nop
 8021720:	0802fb18 	.word	0x0802fb18
 8021724:	0802fb60 	.word	0x0802fb60
 8021728:	0802fb34 	.word	0x0802fb34

0802172c <stm32f4xxFlashDriverDeInit>:
 * @brief De-Initialize Flash Memory.
 * @return Error code
 **/

error_t stm32f4xxFlashDriverDeInit(void)
{
 802172c:	b480      	push	{r7}
 802172e:	af00      	add	r7, sp, #0
   return ERROR_NOT_IMPLEMENTED;
 8021730:	2367      	movs	r3, #103	@ 0x67
}
 8021732:	4618      	mov	r0, r3
 8021734:	46bd      	mov	sp, r7
 8021736:	f85d 7b04 	ldr.w	r7, [sp], #4
 802173a:	4770      	bx	lr

0802173c <stm32f4xxFlashDriverGetInfo>:
 * @param[in,out] info Pointeur to the Memory information structure to be returned
 * @return Error code
 **/

error_t stm32f4xxFlashDriverGetInfo(const FlashInfo **info)
{
 802173c:	b480      	push	{r7}
 802173e:	b083      	sub	sp, #12
 8021740:	af00      	add	r7, sp, #0
 8021742:	6078      	str	r0, [r7, #4]
   //Set Memory information pointeur
   *info = (const FlashInfo*) &stm32f4xxFlashDriverInfo;
 8021744:	687b      	ldr	r3, [r7, #4]
 8021746:	4a04      	ldr	r2, [pc, #16]	@ (8021758 <stm32f4xxFlashDriverGetInfo+0x1c>)
 8021748:	601a      	str	r2, [r3, #0]

   //Successfull process
   return NO_ERROR;
 802174a:	2300      	movs	r3, #0
}
 802174c:	4618      	mov	r0, r3
 802174e:	370c      	adds	r7, #12
 8021750:	46bd      	mov	sp, r7
 8021752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021756:	4770      	bx	lr
 8021758:	08030f94 	.word	0x08030f94

0802175c <stm32f4xxFlashDriverGetStatus>:
 * @param[in,out] status Pointeur to the Memory status to be returned
 * @return Error code
 **/

error_t stm32f4xxFlashDriverGetStatus(FlashStatus *status)
{
 802175c:	b480      	push	{r7}
 802175e:	b085      	sub	sp, #20
 8021760:	af00      	add	r7, sp, #0
 8021762:	6078      	str	r0, [r7, #4]
   uint32_t flag;

   //Check parameter vailidity
   if(status == NULL)
 8021764:	687b      	ldr	r3, [r7, #4]
 8021766:	2b00      	cmp	r3, #0
 8021768:	d101      	bne.n	802176e <stm32f4xxFlashDriverGetStatus+0x12>
      return ERROR_INVALID_PARAMETER;
 802176a:	2302      	movs	r3, #2
 802176c:	e01b      	b.n	80217a6 <stm32f4xxFlashDriverGetStatus+0x4a>

   do
   {
      //Get Flash Memory error flags status
      flag = __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR |
 802176e:	4b11      	ldr	r3, [pc, #68]	@ (80217b4 <stm32f4xxFlashDriverGetStatus+0x58>)
 8021770:	68db      	ldr	r3, [r3, #12]
 8021772:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8021776:	60fb      	str	r3, [r7, #12]
                        FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR |
                        FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);

      //Is any error flag set?
      if(flag != RESET)
 8021778:	68fb      	ldr	r3, [r7, #12]
 802177a:	2b00      	cmp	r3, #0
 802177c:	d003      	beq.n	8021786 <stm32f4xxFlashDriverGetStatus+0x2a>
      {
         //Set Flash memory status
         *status = FLASH_STATUS_ERR;
 802177e:	687b      	ldr	r3, [r7, #4]
 8021780:	2202      	movs	r2, #2
 8021782:	701a      	strb	r2, [r3, #0]
         break;
 8021784:	e00e      	b.n	80217a4 <stm32f4xxFlashDriverGetStatus+0x48>
      }

      //Get Flash Memory busy flags
      flag = __HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY);
 8021786:	4b0b      	ldr	r3, [pc, #44]	@ (80217b4 <stm32f4xxFlashDriverGetStatus+0x58>)
 8021788:	68db      	ldr	r3, [r3, #12]
 802178a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 802178e:	60fb      	str	r3, [r7, #12]
      //Is busy flag set?
      if(flag != RESET)
 8021790:	68fb      	ldr	r3, [r7, #12]
 8021792:	2b00      	cmp	r3, #0
 8021794:	d003      	beq.n	802179e <stm32f4xxFlashDriverGetStatus+0x42>
      {
         //Set Flash memory status
         *status = FLASH_STATUS_BUSY;
 8021796:	687b      	ldr	r3, [r7, #4]
 8021798:	2201      	movs	r2, #1
 802179a:	701a      	strb	r2, [r3, #0]
         break;
 802179c:	e002      	b.n	80217a4 <stm32f4xxFlashDriverGetStatus+0x48>
      }

      //Set Flash memory status
      *status = FLASH_STATUS_OK;
 802179e:	687b      	ldr	r3, [r7, #4]
 80217a0:	2200      	movs	r2, #0
 80217a2:	701a      	strb	r2, [r3, #0]
   }while(0);

   //Successfull process
   return NO_ERROR;
 80217a4:	2300      	movs	r3, #0
}
 80217a6:	4618      	mov	r0, r3
 80217a8:	3714      	adds	r7, #20
 80217aa:	46bd      	mov	sp, r7
 80217ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80217b0:	4770      	bx	lr
 80217b2:	bf00      	nop
 80217b4:	40023c00 	.word	0x40023c00

080217b8 <stm32f4xxFlashDriverWrite>:
 * @param[in] length Number of data bytes to write in
 * @return Error code
 **/

error_t stm32f4xxFlashDriverWrite(uint32_t address, uint8_t* data, size_t length)
{
 80217b8:	b580      	push	{r7, lr}
 80217ba:	b08c      	sub	sp, #48	@ 0x30
 80217bc:	af02      	add	r7, sp, #8
 80217be:	60f8      	str	r0, [r7, #12]
 80217c0:	60b9      	str	r1, [r7, #8]
 80217c2:	607a      	str	r2, [r7, #4]
   const uint8_t *p;
   uint8_t word[4];
   size_t n;

   //Precompute the top address
   topAddress = STM32F4xx_ADDR + STM32F4xx_SIZE;
 80217c4:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 80217c8:	623b      	str	r3, [r7, #32]

   //Check address validity
   if((address < STM32F4xx_ADDR || address >= topAddress) ||
 80217ca:	68fb      	ldr	r3, [r7, #12]
 80217cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80217d0:	d308      	bcc.n	80217e4 <stm32f4xxFlashDriverWrite+0x2c>
 80217d2:	68fa      	ldr	r2, [r7, #12]
 80217d4:	6a3b      	ldr	r3, [r7, #32]
 80217d6:	429a      	cmp	r2, r3
 80217d8:	d204      	bcs.n	80217e4 <stm32f4xxFlashDriverWrite+0x2c>
      (address % sizeof(uint32_t) != 0))
 80217da:	68fb      	ldr	r3, [r7, #12]
 80217dc:	f003 0303 	and.w	r3, r3, #3
   if((address < STM32F4xx_ADDR || address >= topAddress) ||
 80217e0:	2b00      	cmp	r3, #0
 80217e2:	d001      	beq.n	80217e8 <stm32f4xxFlashDriverWrite+0x30>
      return ERROR_INVALID_PARAMETER;
 80217e4:	2302      	movs	r3, #2
 80217e6:	e04b      	b.n	8021880 <stm32f4xxFlashDriverWrite+0xc8>

#ifndef FLASH_DB_MODE
   //Check parameters validity (is data in flash)
   if(data == NULL || address + length > topAddress)
 80217e8:	68bb      	ldr	r3, [r7, #8]
 80217ea:	2b00      	cmp	r3, #0
 80217ec:	d005      	beq.n	80217fa <stm32f4xxFlashDriverWrite+0x42>
 80217ee:	68fa      	ldr	r2, [r7, #12]
 80217f0:	687b      	ldr	r3, [r7, #4]
 80217f2:	4413      	add	r3, r2
 80217f4:	6a3a      	ldr	r2, [r7, #32]
 80217f6:	429a      	cmp	r2, r3
 80217f8:	d201      	bcs.n	80217fe <stm32f4xxFlashDriverWrite+0x46>
      return ERROR_INVALID_PARAMETER;
 80217fa:	2302      	movs	r3, #2
 80217fc:	e040      	b.n	8021880 <stm32f4xxFlashDriverWrite+0xc8>
   TRACE_DEBUG("Writing data (%d bytes) at 0x%08X\r\n", length, address);
   TRACE_DEBUG_ARRAY("WRITE DATA: ", data, length);


   //Cast data pointer
   p = (const uint8_t*) data;
 80217fe:	68bb      	ldr	r3, [r7, #8]
 8021800:	627b      	str	r3, [r7, #36]	@ 0x24

   //Perform write operation
   while(length > 0)
 8021802:	e039      	b.n	8021878 <stm32f4xxFlashDriverWrite+0xc0>
   {
      //Prevent to write more than 4 bytes at a time
      n = MIN(sizeof(word), length);
 8021804:	687b      	ldr	r3, [r7, #4]
 8021806:	2b04      	cmp	r3, #4
 8021808:	bf28      	it	cs
 802180a:	2304      	movcs	r3, #4
 802180c:	61fb      	str	r3, [r7, #28]

      //Check if remaining bytes is less than 4 (32bits word)
      if(n < sizeof(uint32_t))
 802180e:	69fb      	ldr	r3, [r7, #28]
 8021810:	2b03      	cmp	r3, #3
 8021812:	d806      	bhi.n	8021822 <stm32f4xxFlashDriverWrite+0x6a>
         memset(word, 0, sizeof(word));
 8021814:	f107 0314 	add.w	r3, r7, #20
 8021818:	2204      	movs	r2, #4
 802181a:	2100      	movs	r1, #0
 802181c:	4618      	mov	r0, r3
 802181e:	f00e f895 	bl	802f94c <memset>

      //Copy n bytes
      memcpy(word, p, n);
 8021822:	f107 0314 	add.w	r3, r7, #20
 8021826:	69fa      	ldr	r2, [r7, #28]
 8021828:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 802182a:	4618      	mov	r0, r3
 802182c:	f00e f90c 	bl	802fa48 <memcpy>

      //Program 32-bit word in flash memory
      error = stm32f4xxFlashDriverWriteWord(address, *((uint32_t*)word));
 8021830:	f107 0314 	add.w	r3, r7, #20
 8021834:	681b      	ldr	r3, [r3, #0]
 8021836:	4619      	mov	r1, r3
 8021838:	68f8      	ldr	r0, [r7, #12]
 802183a:	f000 f9d1 	bl	8021be0 <stm32f4xxFlashDriverWriteWord>
 802183e:	4603      	mov	r3, r0
 8021840:	837b      	strh	r3, [r7, #26]
      if(error)
 8021842:	8b7b      	ldrh	r3, [r7, #26]
 8021844:	2b00      	cmp	r3, #0
 8021846:	d00b      	beq.n	8021860 <stm32f4xxFlashDriverWrite+0xa8>
      {
         TRACE_ERROR("Failed to write in flash memory!\r\n");
 8021848:	f008 f8a2 	bl	8029990 <stm32_log_timestamp>
 802184c:	4603      	mov	r3, r0
 802184e:	4a0e      	ldr	r2, [pc, #56]	@ (8021888 <stm32f4xxFlashDriverWrite+0xd0>)
 8021850:	9200      	str	r2, [sp, #0]
 8021852:	4a0e      	ldr	r2, [pc, #56]	@ (802188c <stm32f4xxFlashDriverWrite+0xd4>)
 8021854:	490c      	ldr	r1, [pc, #48]	@ (8021888 <stm32f4xxFlashDriverWrite+0xd0>)
 8021856:	2003      	movs	r0, #3
 8021858:	f008 f8a2 	bl	80299a0 <stm32_log_write>
         return error;
 802185c:	8b7b      	ldrh	r3, [r7, #26]
 802185e:	e00f      	b.n	8021880 <stm32f4xxFlashDriverWrite+0xc8>
      }

      //Advance data pointer
      p += n;
 8021860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8021862:	69fb      	ldr	r3, [r7, #28]
 8021864:	4413      	add	r3, r2
 8021866:	627b      	str	r3, [r7, #36]	@ 0x24
      //Increment word address
      address += n;
 8021868:	68fa      	ldr	r2, [r7, #12]
 802186a:	69fb      	ldr	r3, [r7, #28]
 802186c:	4413      	add	r3, r2
 802186e:	60fb      	str	r3, [r7, #12]
      //Remaining bytes to be written
      length -= n;
 8021870:	687a      	ldr	r2, [r7, #4]
 8021872:	69fb      	ldr	r3, [r7, #28]
 8021874:	1ad3      	subs	r3, r2, r3
 8021876:	607b      	str	r3, [r7, #4]
   while(length > 0)
 8021878:	687b      	ldr	r3, [r7, #4]
 802187a:	2b00      	cmp	r3, #0
 802187c:	d1c2      	bne.n	8021804 <stm32f4xxFlashDriverWrite+0x4c>
   }

   //Successful process
   return NO_ERROR;
 802187e:	2300      	movs	r3, #0
}
 8021880:	4618      	mov	r0, r3
 8021882:	3728      	adds	r7, #40	@ 0x28
 8021884:	46bd      	mov	sp, r7
 8021886:	bd80      	pop	{r7, pc}
 8021888:	0802fb60 	.word	0x0802fb60
 802188c:	0802fb6c 	.word	0x0802fb6c

08021890 <stm32f4xxFlashDriverRead>:
 * @param[in] length Number of data bytes to read out
 * @return Error code
 **/

error_t stm32f4xxFlashDriverRead(uint32_t address, uint8_t* data, size_t length)
{
 8021890:	b480      	push	{r7}
 8021892:	b087      	sub	sp, #28
 8021894:	af00      	add	r7, sp, #0
 8021896:	60f8      	str	r0, [r7, #12]
 8021898:	60b9      	str	r1, [r7, #8]
 802189a:	607a      	str	r2, [r7, #4]
   uint_t i;
   uint32_t topAddress;

   //Precompute the top address
   topAddress = STM32F4xx_ADDR + STM32F4xx_SIZE;
 802189c:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 80218a0:	613b      	str	r3, [r7, #16]

   //Check address validity
   if(address < STM32F4xx_ADDR || address >= topAddress)
 80218a2:	68fb      	ldr	r3, [r7, #12]
 80218a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80218a8:	d303      	bcc.n	80218b2 <stm32f4xxFlashDriverRead+0x22>
 80218aa:	68fa      	ldr	r2, [r7, #12]
 80218ac:	693b      	ldr	r3, [r7, #16]
 80218ae:	429a      	cmp	r2, r3
 80218b0:	d301      	bcc.n	80218b6 <stm32f4xxFlashDriverRead+0x26>
      return ERROR_INVALID_PARAMETER;
 80218b2:	2302      	movs	r3, #2
 80218b4:	e01e      	b.n	80218f4 <stm32f4xxFlashDriverRead+0x64>

#ifndef FLASH_DB_MODE
   //Check parameters validity (is data in flash)
   if(data == NULL || address + length > topAddress)
 80218b6:	68bb      	ldr	r3, [r7, #8]
 80218b8:	2b00      	cmp	r3, #0
 80218ba:	d005      	beq.n	80218c8 <stm32f4xxFlashDriverRead+0x38>
 80218bc:	68fa      	ldr	r2, [r7, #12]
 80218be:	687b      	ldr	r3, [r7, #4]
 80218c0:	4413      	add	r3, r2
 80218c2:	693a      	ldr	r2, [r7, #16]
 80218c4:	429a      	cmp	r2, r3
 80218c6:	d201      	bcs.n	80218cc <stm32f4xxFlashDriverRead+0x3c>
      return ERROR_INVALID_PARAMETER;
 80218c8:	2302      	movs	r3, #2
 80218ca:	e013      	b.n	80218f4 <stm32f4xxFlashDriverRead+0x64>
      (address >= STM32F4xx_BANK_2_ADDR && address + length <= topAddress)))
      return ERROR_INVALID_PARAMETER;
#endif

   //Perform read operation
   for(i = 0; i < length; i++)
 80218cc:	2300      	movs	r3, #0
 80218ce:	617b      	str	r3, [r7, #20]
 80218d0:	e00b      	b.n	80218ea <stm32f4xxFlashDriverRead+0x5a>
   {
      *((uint8_t *)data + i) = *(uint8_t*)address;
 80218d2:	68fa      	ldr	r2, [r7, #12]
 80218d4:	68b9      	ldr	r1, [r7, #8]
 80218d6:	697b      	ldr	r3, [r7, #20]
 80218d8:	440b      	add	r3, r1
 80218da:	7812      	ldrb	r2, [r2, #0]
 80218dc:	701a      	strb	r2, [r3, #0]
      address++;
 80218de:	68fb      	ldr	r3, [r7, #12]
 80218e0:	3301      	adds	r3, #1
 80218e2:	60fb      	str	r3, [r7, #12]
   for(i = 0; i < length; i++)
 80218e4:	697b      	ldr	r3, [r7, #20]
 80218e6:	3301      	adds	r3, #1
 80218e8:	617b      	str	r3, [r7, #20]
 80218ea:	697a      	ldr	r2, [r7, #20]
 80218ec:	687b      	ldr	r3, [r7, #4]
 80218ee:	429a      	cmp	r2, r3
 80218f0:	d3ef      	bcc.n	80218d2 <stm32f4xxFlashDriverRead+0x42>
   }

   //Successfull process
   return NO_ERROR;
 80218f2:	2300      	movs	r3, #0
}
 80218f4:	4618      	mov	r0, r3
 80218f6:	371c      	adds	r7, #28
 80218f8:	46bd      	mov	sp, r7
 80218fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80218fe:	4770      	bx	lr

08021900 <stm32f4xxFlashDriverErase>:
 * @param[in] address Address in Memory to start erasing from
 * @param[in] length Number of data bytes to be erased
 * @return Error code
 **/
error_t stm32f4xxFlashDriverErase(uint32_t address, size_t length)
{
 8021900:	b580      	push	{r7, lr}
 8021902:	b088      	sub	sp, #32
 8021904:	af00      	add	r7, sp, #0
 8021906:	6078      	str	r0, [r7, #4]
 8021908:	6039      	str	r1, [r7, #0]
   uint32_t topAddress;
   int_t firstSectorNumber;
   uint32_t lastSectorAddr;
   int_t lastSectorNumber;

   error = NO_ERROR;
 802190a:	2300      	movs	r3, #0
 802190c:	837b      	strh	r3, [r7, #26]

   //Precompute the top address
   topAddress = STM32F4xx_ADDR + STM32F4xx_SIZE;
 802190e:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 8021912:	617b      	str	r3, [r7, #20]

   //Check address validity
   if((address < STM32F4xx_ADDR || address >= topAddress) ||
 8021914:	687b      	ldr	r3, [r7, #4]
 8021916:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802191a:	d308      	bcc.n	802192e <stm32f4xxFlashDriverErase+0x2e>
 802191c:	687a      	ldr	r2, [r7, #4]
 802191e:	697b      	ldr	r3, [r7, #20]
 8021920:	429a      	cmp	r2, r3
 8021922:	d204      	bcs.n	802192e <stm32f4xxFlashDriverErase+0x2e>
      (address % sizeof(uint32_t) != 0))
 8021924:	687b      	ldr	r3, [r7, #4]
 8021926:	f003 0303 	and.w	r3, r3, #3
   if((address < STM32F4xx_ADDR || address >= topAddress) ||
 802192a:	2b00      	cmp	r3, #0
 802192c:	d001      	beq.n	8021932 <stm32f4xxFlashDriverErase+0x32>
      return ERROR_INVALID_PARAMETER;
 802192e:	2302      	movs	r3, #2
 8021930:	e045      	b.n	80219be <stm32f4xxFlashDriverErase+0xbe>

#ifndef FLASH_DB_MODE
   //Check parameters validity (is data in flash)
   if((length == 0) || (address + length > topAddress))
 8021932:	683b      	ldr	r3, [r7, #0]
 8021934:	2b00      	cmp	r3, #0
 8021936:	d005      	beq.n	8021944 <stm32f4xxFlashDriverErase+0x44>
 8021938:	687a      	ldr	r2, [r7, #4]
 802193a:	683b      	ldr	r3, [r7, #0]
 802193c:	4413      	add	r3, r2
 802193e:	697a      	ldr	r2, [r7, #20]
 8021940:	429a      	cmp	r2, r3
 8021942:	d201      	bcs.n	8021948 <stm32f4xxFlashDriverErase+0x48>
      return ERROR_INVALID_PARAMETER;
 8021944:	2302      	movs	r3, #2
 8021946:	e03a      	b.n	80219be <stm32f4xxFlashDriverErase+0xbe>
      (address >= STM32F4xx_BANK_2_ADDR && address + length <= topAddress)))
      return ERROR_INVALID_PARAMETER;
#endif

   //Get the number of the first sector to erase
   firstSectorNumber = stm32f4xxFlashGetSector(address);
 8021948:	6878      	ldr	r0, [r7, #4]
 802194a:	f000 fa29 	bl	8021da0 <stm32f4xxFlashGetSector>
 802194e:	6138      	str	r0, [r7, #16]

   //Check first sector number is valid (means address must match a sector start address)
   if(firstSectorNumber == -1)
 8021950:	693b      	ldr	r3, [r7, #16]
 8021952:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8021956:	d101      	bne.n	802195c <stm32f4xxFlashDriverErase+0x5c>
      return ERROR_INVALID_PARAMETER;
 8021958:	2302      	movs	r3, #2
 802195a:	e030      	b.n	80219be <stm32f4xxFlashDriverErase+0xbe>

   if(address + length == STM32F4xx_ADDR + STM32F4xx_SIZE)
 802195c:	687a      	ldr	r2, [r7, #4]
 802195e:	683b      	ldr	r3, [r7, #0]
 8021960:	4413      	add	r3, r2
 8021962:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8021966:	d102      	bne.n	802196e <stm32f4xxFlashDriverErase+0x6e>
   {
      //Get the number of the boundary sector (not to be erased)
      lastSectorNumber = STM32F4xx_SECTORS_NUMBER;
 8021968:	230c      	movs	r3, #12
 802196a:	61fb      	str	r3, [r7, #28]
 802196c:	e014      	b.n	8021998 <stm32f4xxFlashDriverErase+0x98>
   }
   else
   {
      //Get the address of the boundary sector (not to be erased)
      error = stm32f4xxFlashDriverGetNextSector(address+length, &lastSectorAddr);
 802196e:	687a      	ldr	r2, [r7, #4]
 8021970:	683b      	ldr	r3, [r7, #0]
 8021972:	4413      	add	r3, r2
 8021974:	f107 020c 	add.w	r2, r7, #12
 8021978:	4611      	mov	r1, r2
 802197a:	4618      	mov	r0, r3
 802197c:	f000 f824 	bl	80219c8 <stm32f4xxFlashDriverGetNextSector>
 8021980:	4603      	mov	r3, r0
 8021982:	837b      	strh	r3, [r7, #26]
      //Is any error?
      if(error)
 8021984:	8b7b      	ldrh	r3, [r7, #26]
 8021986:	2b00      	cmp	r3, #0
 8021988:	d001      	beq.n	802198e <stm32f4xxFlashDriverErase+0x8e>
         return error;
 802198a:	8b7b      	ldrh	r3, [r7, #26]
 802198c:	e017      	b.n	80219be <stm32f4xxFlashDriverErase+0xbe>

      //Get the number of the boundary sector (not to be erased)
      lastSectorNumber = stm32f4xxFlashGetSector(lastSectorAddr);
 802198e:	68fb      	ldr	r3, [r7, #12]
 8021990:	4618      	mov	r0, r3
 8021992:	f000 fa05 	bl	8021da0 <stm32f4xxFlashGetSector>
 8021996:	61f8      	str	r0, [r7, #28]
   }

   //Get the number of the first sector to erase
   firstSectorNumber = stm32f4xxFlashGetSector(address);
 8021998:	6878      	ldr	r0, [r7, #4]
 802199a:	f000 fa01 	bl	8021da0 <stm32f4xxFlashGetSector>
 802199e:	6138      	str	r0, [r7, #16]

   //Erase the required number of sectors
   error = stm32f4xxFlashDriverEraseSector(firstSectorNumber, lastSectorNumber-firstSectorNumber);
 80219a0:	6938      	ldr	r0, [r7, #16]
 80219a2:	69fa      	ldr	r2, [r7, #28]
 80219a4:	693b      	ldr	r3, [r7, #16]
 80219a6:	1ad3      	subs	r3, r2, r3
 80219a8:	4619      	mov	r1, r3
 80219aa:	f000 f88d 	bl	8021ac8 <stm32f4xxFlashDriverEraseSector>
 80219ae:	4603      	mov	r3, r0
 80219b0:	837b      	strh	r3, [r7, #26]
   //Is any error?
   if(error)
 80219b2:	8b7b      	ldrh	r3, [r7, #26]
 80219b4:	2b00      	cmp	r3, #0
 80219b6:	d001      	beq.n	80219bc <stm32f4xxFlashDriverErase+0xbc>
      return error;
 80219b8:	8b7b      	ldrh	r3, [r7, #26]
 80219ba:	e000      	b.n	80219be <stm32f4xxFlashDriverErase+0xbe>

   //Successful process
   return NO_ERROR;
 80219bc:	2300      	movs	r3, #0
}
 80219be:	4618      	mov	r0, r3
 80219c0:	3720      	adds	r7, #32
 80219c2:	46bd      	mov	sp, r7
 80219c4:	bd80      	pop	{r7, pc}
	...

080219c8 <stm32f4xxFlashDriverGetNextSector>:
 * @brief Get address of the neighbouring sector
 * @return Error code
 **/

error_t stm32f4xxFlashDriverGetNextSector(uint32_t address, uint32_t *sectorAddr)
{
 80219c8:	b480      	push	{r7}
 80219ca:	b089      	sub	sp, #36	@ 0x24
 80219cc:	af00      	add	r7, sp, #0
 80219ce:	6078      	str	r0, [r7, #4]
 80219d0:	6039      	str	r1, [r7, #0]
   uint_t i;
   uint_t j;
   SectorsGroup *sg;
   uint32_t sAddr = 0xFFFFFFFF;
 80219d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80219d6:	617b      	str	r3, [r7, #20]
   uint32_t lastSectorAddr;

   lastSectorAddr = sectorsList[SECTORS_LIST_LEN-1].addr +
 80219d8:	4a30      	ldr	r2, [pc, #192]	@ (8021a9c <stm32f4xxFlashDriverGetNextSector+0xd4>)
      (sectorsList[SECTORS_LIST_LEN-1].size * (sectorsList[SECTORS_LIST_LEN-1].nb - 1));
 80219da:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 80219de:	2307      	movs	r3, #7
 80219e0:	3b01      	subs	r3, #1
 80219e2:	fb01 f303 	mul.w	r3, r1, r3
   lastSectorAddr = sectorsList[SECTORS_LIST_LEN-1].addr +
 80219e6:	4413      	add	r3, r2
 80219e8:	613b      	str	r3, [r7, #16]

   //Check parameters validity
   if(address < STM32F4xx_ADDR || address > lastSectorAddr || sectorAddr == NULL)
 80219ea:	687b      	ldr	r3, [r7, #4]
 80219ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80219f0:	d306      	bcc.n	8021a00 <stm32f4xxFlashDriverGetNextSector+0x38>
 80219f2:	687a      	ldr	r2, [r7, #4]
 80219f4:	693b      	ldr	r3, [r7, #16]
 80219f6:	429a      	cmp	r2, r3
 80219f8:	d802      	bhi.n	8021a00 <stm32f4xxFlashDriverGetNextSector+0x38>
 80219fa:	683b      	ldr	r3, [r7, #0]
 80219fc:	2b00      	cmp	r3, #0
 80219fe:	d101      	bne.n	8021a04 <stm32f4xxFlashDriverGetNextSector+0x3c>
      return ERROR_INVALID_PARAMETER;
 8021a00:	2302      	movs	r3, #2
 8021a02:	e044      	b.n	8021a8e <stm32f4xxFlashDriverGetNextSector+0xc6>

   //Loop through sectors list
   for(i = 0; i < SECTORS_LIST_LEN && sAddr == 0xFFFFFFFF; i++)
 8021a04:	2300      	movs	r3, #0
 8021a06:	61fb      	str	r3, [r7, #28]
 8021a08:	e036      	b.n	8021a78 <stm32f4xxFlashDriverGetNextSector+0xb0>
   {
      //Point to the current sectors group
      sg = (SectorsGroup *) &sectorsList[i];
 8021a0a:	69fa      	ldr	r2, [r7, #28]
 8021a0c:	4613      	mov	r3, r2
 8021a0e:	005b      	lsls	r3, r3, #1
 8021a10:	4413      	add	r3, r2
 8021a12:	009b      	lsls	r3, r3, #2
 8021a14:	4a22      	ldr	r2, [pc, #136]	@ (8021aa0 <stm32f4xxFlashDriverGetNextSector+0xd8>)
 8021a16:	4413      	add	r3, r2
 8021a18:	60fb      	str	r3, [r7, #12]

      //Is address in current sector group
      if(address <= sg->addr + sg->size*sg->nb)
 8021a1a:	68fb      	ldr	r3, [r7, #12]
 8021a1c:	681a      	ldr	r2, [r3, #0]
 8021a1e:	68fb      	ldr	r3, [r7, #12]
 8021a20:	685b      	ldr	r3, [r3, #4]
 8021a22:	68f9      	ldr	r1, [r7, #12]
 8021a24:	6889      	ldr	r1, [r1, #8]
 8021a26:	fb01 f303 	mul.w	r3, r1, r3
 8021a2a:	4413      	add	r3, r2
 8021a2c:	687a      	ldr	r2, [r7, #4]
 8021a2e:	429a      	cmp	r2, r3
 8021a30:	d81f      	bhi.n	8021a72 <stm32f4xxFlashDriverGetNextSector+0xaa>
      {
         //Loop through sectors group list
         for(j = 0; j < sg->nb; j++)
 8021a32:	2300      	movs	r3, #0
 8021a34:	61bb      	str	r3, [r7, #24]
 8021a36:	e017      	b.n	8021a68 <stm32f4xxFlashDriverGetNextSector+0xa0>
         {
            //Is address located in current sector?
            if(address <= sg->addr + j*sg->size)
 8021a38:	68fb      	ldr	r3, [r7, #12]
 8021a3a:	681a      	ldr	r2, [r3, #0]
 8021a3c:	68fb      	ldr	r3, [r7, #12]
 8021a3e:	685b      	ldr	r3, [r3, #4]
 8021a40:	69b9      	ldr	r1, [r7, #24]
 8021a42:	fb01 f303 	mul.w	r3, r1, r3
 8021a46:	4413      	add	r3, r2
 8021a48:	687a      	ldr	r2, [r7, #4]
 8021a4a:	429a      	cmp	r2, r3
 8021a4c:	d809      	bhi.n	8021a62 <stm32f4xxFlashDriverGetNextSector+0x9a>
            {
               //Set next sector address
               sAddr = sg->addr + j*sg->size;
 8021a4e:	68fb      	ldr	r3, [r7, #12]
 8021a50:	681a      	ldr	r2, [r3, #0]
 8021a52:	68fb      	ldr	r3, [r7, #12]
 8021a54:	685b      	ldr	r3, [r3, #4]
 8021a56:	69b9      	ldr	r1, [r7, #24]
 8021a58:	fb01 f303 	mul.w	r3, r1, r3
 8021a5c:	4413      	add	r3, r2
 8021a5e:	617b      	str	r3, [r7, #20]
               break;
 8021a60:	e007      	b.n	8021a72 <stm32f4xxFlashDriverGetNextSector+0xaa>
         for(j = 0; j < sg->nb; j++)
 8021a62:	69bb      	ldr	r3, [r7, #24]
 8021a64:	3301      	adds	r3, #1
 8021a66:	61bb      	str	r3, [r7, #24]
 8021a68:	68fb      	ldr	r3, [r7, #12]
 8021a6a:	689b      	ldr	r3, [r3, #8]
 8021a6c:	69ba      	ldr	r2, [r7, #24]
 8021a6e:	429a      	cmp	r2, r3
 8021a70:	d3e2      	bcc.n	8021a38 <stm32f4xxFlashDriverGetNextSector+0x70>
   for(i = 0; i < SECTORS_LIST_LEN && sAddr == 0xFFFFFFFF; i++)
 8021a72:	69fb      	ldr	r3, [r7, #28]
 8021a74:	3301      	adds	r3, #1
 8021a76:	61fb      	str	r3, [r7, #28]
 8021a78:	69fb      	ldr	r3, [r7, #28]
 8021a7a:	2b02      	cmp	r3, #2
 8021a7c:	d803      	bhi.n	8021a86 <stm32f4xxFlashDriverGetNextSector+0xbe>
 8021a7e:	697b      	ldr	r3, [r7, #20]
 8021a80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8021a84:	d0c1      	beq.n	8021a0a <stm32f4xxFlashDriverGetNextSector+0x42>
         }
      }
   }

   //Save next sector addr
   *sectorAddr = sAddr;
 8021a86:	683b      	ldr	r3, [r7, #0]
 8021a88:	697a      	ldr	r2, [r7, #20]
 8021a8a:	601a      	str	r2, [r3, #0]

   //Succesfull process
   return NO_ERROR;
 8021a8c:	2300      	movs	r3, #0
}
 8021a8e:	4618      	mov	r0, r3
 8021a90:	3724      	adds	r7, #36	@ 0x24
 8021a92:	46bd      	mov	sp, r7
 8021a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021a98:	4770      	bx	lr
 8021a9a:	bf00      	nop
 8021a9c:	08020000 	.word	0x08020000
 8021aa0:	08030f70 	.word	0x08030f70

08021aa4 <stm32f4xxFlashDriverIsSectorAddr>:
 * @brief Determine if a given address is contained within a sector
 * @return boolean
 **/

bool_t stm32f4xxFlashDriverIsSectorAddr(uint32_t address)
{
 8021aa4:	b580      	push	{r7, lr}
 8021aa6:	b084      	sub	sp, #16
 8021aa8:	af00      	add	r7, sp, #0
 8021aaa:	6078      	str	r0, [r7, #4]
   int_t sector;

   //Get Flash memory sector number
   sector = stm32f4xxFlashGetSector(address);
 8021aac:	6878      	ldr	r0, [r7, #4]
 8021aae:	f000 f977 	bl	8021da0 <stm32f4xxFlashGetSector>
 8021ab2:	60f8      	str	r0, [r7, #12]

   //Is given address match a sector start address?
   if(sector >= 0)
 8021ab4:	68fb      	ldr	r3, [r7, #12]
 8021ab6:	2b00      	cmp	r3, #0
 8021ab8:	db01      	blt.n	8021abe <stm32f4xxFlashDriverIsSectorAddr+0x1a>
      return TRUE;
 8021aba:	2301      	movs	r3, #1
 8021abc:	e000      	b.n	8021ac0 <stm32f4xxFlashDriverIsSectorAddr+0x1c>
   else
      return FALSE;
 8021abe:	2300      	movs	r3, #0
}
 8021ac0:	4618      	mov	r0, r3
 8021ac2:	3710      	adds	r7, #16
 8021ac4:	46bd      	mov	sp, r7
 8021ac6:	bd80      	pop	{r7, pc}

08021ac8 <stm32f4xxFlashDriverEraseSector>:
 * @param[in] nbSectors Number of Flash memory sector to be erased
 * @return Error code
 **/

error_t stm32f4xxFlashDriverEraseSector(uint32_t firstSector, size_t nbSectors)
{
 8021ac8:	b580      	push	{r7, lr}
 8021aca:	b08e      	sub	sp, #56	@ 0x38
 8021acc:	af04      	add	r7, sp, #16
 8021ace:	6078      	str	r0, [r7, #4]
 8021ad0:	6039      	str	r1, [r7, #0]
   HAL_StatusTypeDef status;
   FLASH_EraseInitTypeDef EraseInitStruct;
   uint32_t sectorError;

   //Check parameter validity
   if((firstSector >= STM32F4xx_SECTORS_NUMBER) || (nbSectors == 0) ||
 8021ad2:	687b      	ldr	r3, [r7, #4]
 8021ad4:	2b0b      	cmp	r3, #11
 8021ad6:	d808      	bhi.n	8021aea <stm32f4xxFlashDriverEraseSector+0x22>
 8021ad8:	683b      	ldr	r3, [r7, #0]
 8021ada:	2b00      	cmp	r3, #0
 8021adc:	d005      	beq.n	8021aea <stm32f4xxFlashDriverEraseSector+0x22>
      ((firstSector + nbSectors - 1) >= STM32F4xx_SECTORS_NUMBER))
 8021ade:	687a      	ldr	r2, [r7, #4]
 8021ae0:	683b      	ldr	r3, [r7, #0]
 8021ae2:	4413      	add	r3, r2
 8021ae4:	3b01      	subs	r3, #1
   if((firstSector >= STM32F4xx_SECTORS_NUMBER) || (nbSectors == 0) ||
 8021ae6:	2b0b      	cmp	r3, #11
 8021ae8:	d901      	bls.n	8021aee <stm32f4xxFlashDriverEraseSector+0x26>
      return ERROR_INVALID_PARAMETER;
 8021aea:	2302      	movs	r3, #2
 8021aec:	e06a      	b.n	8021bc4 <stm32f4xxFlashDriverEraseSector+0xfc>

   //Initialize FLASH flags
   //(Patch to fix STM32 HAL library wrong initial flash flags issue)
   FLASH_WaitForLastOperation((uint32_t)50000U);
 8021aee:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8021af2:	f00a f927 	bl	802bd44 <FLASH_WaitForLastOperation>

   //Start of exception handling block
   do
   {
      //Allow access to Flash control registers and user False
      status = HAL_FLASH_Unlock();
 8021af6:	f00a f8f3 	bl	802bce0 <HAL_FLASH_Unlock>
 8021afa:	4603      	mov	r3, r0
 8021afc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      //Is any error?
      if (status != HAL_OK)
 8021b00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8021b04:	2b00      	cmp	r3, #0
 8021b06:	d00a      	beq.n	8021b1e <stm32f4xxFlashDriverEraseSector+0x56>
      {
         //Debug message
         TRACE_ERROR("Flash Control Register unlock failed!\r\n");
 8021b08:	f007 ff42 	bl	8029990 <stm32_log_timestamp>
 8021b0c:	4603      	mov	r3, r0
 8021b0e:	4a2f      	ldr	r2, [pc, #188]	@ (8021bcc <stm32f4xxFlashDriverEraseSector+0x104>)
 8021b10:	9200      	str	r2, [sp, #0]
 8021b12:	4a2f      	ldr	r2, [pc, #188]	@ (8021bd0 <stm32f4xxFlashDriverEraseSector+0x108>)
 8021b14:	492d      	ldr	r1, [pc, #180]	@ (8021bcc <stm32f4xxFlashDriverEraseSector+0x104>)
 8021b16:	2003      	movs	r0, #3
 8021b18:	f007 ff42 	bl	80299a0 <stm32_log_write>
         break;
 8021b1c:	e04a      	b.n	8021bb4 <stm32f4xxFlashDriverEraseSector+0xec>
      }

      //Initialize FLASH flags
      status = FLASH_WaitForLastOperation((uint32_t)50000U);
 8021b1e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8021b22:	f00a f90f 	bl	802bd44 <FLASH_WaitForLastOperation>
 8021b26:	4603      	mov	r3, r0
 8021b28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      //Is any error?
      if(status != HAL_OK)
 8021b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8021b30:	2b00      	cmp	r3, #0
 8021b32:	d009      	beq.n	8021b48 <stm32f4xxFlashDriverEraseSector+0x80>
      {
         //Debug message
         TRACE_ERROR("Initialize FLASH flags...\r\n");
 8021b34:	f007 ff2c 	bl	8029990 <stm32_log_timestamp>
 8021b38:	4603      	mov	r3, r0
 8021b3a:	4a24      	ldr	r2, [pc, #144]	@ (8021bcc <stm32f4xxFlashDriverEraseSector+0x104>)
 8021b3c:	9200      	str	r2, [sp, #0]
 8021b3e:	4a25      	ldr	r2, [pc, #148]	@ (8021bd4 <stm32f4xxFlashDriverEraseSector+0x10c>)
 8021b40:	4922      	ldr	r1, [pc, #136]	@ (8021bcc <stm32f4xxFlashDriverEraseSector+0x104>)
 8021b42:	2003      	movs	r0, #3
 8021b44:	f007 ff2c 	bl	80299a0 <stm32_log_write>
      }

      //Set flash erase parameters
      EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8021b48:	2302      	movs	r3, #2
 8021b4a:	623b      	str	r3, [r7, #32]
      EraseInitStruct.Sector = firstSector;
 8021b4c:	687b      	ldr	r3, [r7, #4]
 8021b4e:	61bb      	str	r3, [r7, #24]
      EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS; // Erase multiple sectors
 8021b50:	2300      	movs	r3, #0
 8021b52:	613b      	str	r3, [r7, #16]
      EraseInitStruct.NbSectors = nbSectors;
 8021b54:	683b      	ldr	r3, [r7, #0]
 8021b56:	61fb      	str	r3, [r7, #28]

      //Erase the specified Flash sector(s)
      status = HAL_FLASHEx_Erase(&EraseInitStruct, &sectorError);
 8021b58:	f107 020c 	add.w	r2, r7, #12
 8021b5c:	f107 0310 	add.w	r3, r7, #16
 8021b60:	4611      	mov	r1, r2
 8021b62:	4618      	mov	r0, r3
 8021b64:	f00a fa1e 	bl	802bfa4 <HAL_FLASHEx_Erase>
 8021b68:	4603      	mov	r3, r0
 8021b6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      //Is any error?
      if(status != HAL_OK)
 8021b6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8021b72:	2b00      	cmp	r3, #0
 8021b74:	d00e      	beq.n	8021b94 <stm32f4xxFlashDriverEraseSector+0xcc>
      {
         //Debug message
         TRACE_ERROR("Failed to erase flash sector(s) %ld, error = 0x%08lX!\r\n", firstSector, sectorError);
 8021b76:	f007 ff0b 	bl	8029990 <stm32_log_timestamp>
 8021b7a:	4602      	mov	r2, r0
 8021b7c:	68fb      	ldr	r3, [r7, #12]
 8021b7e:	9302      	str	r3, [sp, #8]
 8021b80:	687b      	ldr	r3, [r7, #4]
 8021b82:	9301      	str	r3, [sp, #4]
 8021b84:	4b11      	ldr	r3, [pc, #68]	@ (8021bcc <stm32f4xxFlashDriverEraseSector+0x104>)
 8021b86:	9300      	str	r3, [sp, #0]
 8021b88:	4613      	mov	r3, r2
 8021b8a:	4a13      	ldr	r2, [pc, #76]	@ (8021bd8 <stm32f4xxFlashDriverEraseSector+0x110>)
 8021b8c:	490f      	ldr	r1, [pc, #60]	@ (8021bcc <stm32f4xxFlashDriverEraseSector+0x104>)
 8021b8e:	2003      	movs	r0, #3
 8021b90:	f007 ff06 	bl	80299a0 <stm32_log_write>
      }

      //Disable the Flash option control register access (recommended to protect
      //the option Bytes against possible unwanted operations)
      if(HAL_FLASH_Lock() != HAL_OK)
 8021b94:	f00a f8c6 	bl	802bd24 <HAL_FLASH_Lock>
 8021b98:	4603      	mov	r3, r0
 8021b9a:	2b00      	cmp	r3, #0
 8021b9c:	d00a      	beq.n	8021bb4 <stm32f4xxFlashDriverEraseSector+0xec>
      {
         //Debug message
         TRACE_ERROR("Flash Control Register lock failed!\r\n");
 8021b9e:	f007 fef7 	bl	8029990 <stm32_log_timestamp>
 8021ba2:	4603      	mov	r3, r0
 8021ba4:	4a09      	ldr	r2, [pc, #36]	@ (8021bcc <stm32f4xxFlashDriverEraseSector+0x104>)
 8021ba6:	9200      	str	r2, [sp, #0]
 8021ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8021bdc <stm32f4xxFlashDriverEraseSector+0x114>)
 8021baa:	4908      	ldr	r1, [pc, #32]	@ (8021bcc <stm32f4xxFlashDriverEraseSector+0x104>)
 8021bac:	2003      	movs	r0, #3
 8021bae:	f007 fef7 	bl	80299a0 <stm32_log_write>
         break;
 8021bb2:	bf00      	nop
      }
   }while(0);

   //Return status code
   return (status == HAL_OK) ? NO_ERROR : ERROR_WRITE_FAILED;
 8021bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8021bb8:	2b00      	cmp	r3, #0
 8021bba:	d101      	bne.n	8021bc0 <stm32f4xxFlashDriverEraseSector+0xf8>
 8021bbc:	2300      	movs	r3, #0
 8021bbe:	e001      	b.n	8021bc4 <stm32f4xxFlashDriverEraseSector+0xfc>
 8021bc0:	f240 230a 	movw	r3, #522	@ 0x20a
}
 8021bc4:	4618      	mov	r0, r3
 8021bc6:	3728      	adds	r7, #40	@ 0x28
 8021bc8:	46bd      	mov	sp, r7
 8021bca:	bd80      	pop	{r7, pc}
 8021bcc:	0802fb60 	.word	0x0802fb60
 8021bd0:	0802fb9c 	.word	0x0802fb9c
 8021bd4:	0802fbd4 	.word	0x0802fbd4
 8021bd8:	0802fc00 	.word	0x0802fc00
 8021bdc:	0802fc48 	.word	0x0802fc48

08021be0 <stm32f4xxFlashDriverWriteWord>:
 * @param[in] word 32-bit word to write in Flash memory
 * @return Error code
 **/

error_t stm32f4xxFlashDriverWriteWord(uint32_t address, uint32_t word)
{
 8021be0:	b5b0      	push	{r4, r5, r7, lr}
 8021be2:	b090      	sub	sp, #64	@ 0x40
 8021be4:	af04      	add	r7, sp, #16
 8021be6:	6078      	str	r0, [r7, #4]
 8021be8:	6039      	str	r1, [r7, #0]
   uint32_t topAddress;
   HAL_StatusTypeDef status;
   FLASH_EraseInitTypeDef EraseInitStruct;

   //Precompute the top address
   topAddress = STM32F4xx_ADDR + STM32F4xx_SIZE;
 8021bea:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 8021bee:	62bb      	str	r3, [r7, #40]	@ 0x28

#ifndef FLASH_DB_MODE
   //Check parameters validity (is data in flash)
   if((address + sizeof(uint32_t) >= topAddress) ||
 8021bf0:	687b      	ldr	r3, [r7, #4]
 8021bf2:	3304      	adds	r3, #4
 8021bf4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8021bf6:	429a      	cmp	r2, r3
 8021bf8:	d904      	bls.n	8021c04 <stm32f4xxFlashDriverWriteWord+0x24>
      (address % sizeof(uint32_t) != 0))
 8021bfa:	687b      	ldr	r3, [r7, #4]
 8021bfc:	f003 0303 	and.w	r3, r3, #3
   if((address + sizeof(uint32_t) >= topAddress) ||
 8021c00:	2b00      	cmp	r3, #0
 8021c02:	d001      	beq.n	8021c08 <stm32f4xxFlashDriverWriteWord+0x28>
      return ERROR_INVALID_PARAMETER;
 8021c04:	2302      	movs	r3, #2
 8021c06:	e0bb      	b.n	8021d80 <stm32f4xxFlashDriverWriteWord+0x1a0>
      return ERROR_INVALID_PARAMETER;
#endif

   //Initialize FLASH flags
   //(Patch to fix stm32 hal library wrong initial flash flags issue)
   FLASH_WaitForLastOperation((uint32_t)50000U);
 8021c08:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8021c0c:	f00a f89a 	bl	802bd44 <FLASH_WaitForLastOperation>

   //Get Flash memory sector number
   sector = stm32f4xxFlashGetSector(address);
 8021c10:	6878      	ldr	r0, [r7, #4]
 8021c12:	f000 f8c5 	bl	8021da0 <stm32f4xxFlashGetSector>
 8021c16:	6278      	str	r0, [r7, #36]	@ 0x24

   //Check whether the address match the beginning of a Flash sector.
   //If this is the case then the flash sector must be erased before any write operation
   if(sector >= 0)
 8021c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021c1a:	2b00      	cmp	r3, #0
 8021c1c:	db5e      	blt.n	8021cdc <stm32f4xxFlashDriverWriteWord+0xfc>

      //Start of exception handling block
      do
      {
         //Allow access to Flash control registers and user False
         status = HAL_FLASH_Unlock();
 8021c1e:	f00a f85f 	bl	802bce0 <HAL_FLASH_Unlock>
 8021c22:	4603      	mov	r3, r0
 8021c24:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
         //Is any error?
         if (status != HAL_OK)
 8021c28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8021c2c:	2b00      	cmp	r3, #0
 8021c2e:	d00a      	beq.n	8021c46 <stm32f4xxFlashDriverWriteWord+0x66>
         {
            //Debug message
            TRACE_ERROR("Flash Control Register unlock failed!\r\n");
 8021c30:	f007 feae 	bl	8029990 <stm32_log_timestamp>
 8021c34:	4603      	mov	r3, r0
 8021c36:	4a54      	ldr	r2, [pc, #336]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021c38:	9200      	str	r2, [sp, #0]
 8021c3a:	4a54      	ldr	r2, [pc, #336]	@ (8021d8c <stm32f4xxFlashDriverWriteWord+0x1ac>)
 8021c3c:	4952      	ldr	r1, [pc, #328]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021c3e:	2003      	movs	r0, #3
 8021c40:	f007 feae 	bl	80299a0 <stm32_log_write>
            break;
 8021c44:	e04d      	b.n	8021ce2 <stm32f4xxFlashDriverWriteWord+0x102>
         }

         //Initialize FLASH flags
         status = FLASH_WaitForLastOperation((uint32_t)50000U);
 8021c46:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8021c4a:	f00a f87b 	bl	802bd44 <FLASH_WaitForLastOperation>
 8021c4e:	4603      	mov	r3, r0
 8021c50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
         //Is any error?
         if(status != HAL_OK)
 8021c54:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8021c58:	2b00      	cmp	r3, #0
 8021c5a:	d009      	beq.n	8021c70 <stm32f4xxFlashDriverWriteWord+0x90>
         {
            //Debug message
            TRACE_ERROR("Initialize FLASH flags...\r\n");
 8021c5c:	f007 fe98 	bl	8029990 <stm32_log_timestamp>
 8021c60:	4603      	mov	r3, r0
 8021c62:	4a49      	ldr	r2, [pc, #292]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021c64:	9200      	str	r2, [sp, #0]
 8021c66:	4a4a      	ldr	r2, [pc, #296]	@ (8021d90 <stm32f4xxFlashDriverWriteWord+0x1b0>)
 8021c68:	4947      	ldr	r1, [pc, #284]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021c6a:	2003      	movs	r0, #3
 8021c6c:	f007 fe98 	bl	80299a0 <stm32_log_write>
         }

         //Set flash erase parameters
         EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8021c70:	2300      	movs	r3, #0
 8021c72:	60fb      	str	r3, [r7, #12]
         EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8021c74:	2302      	movs	r3, #2
 8021c76:	61fb      	str	r3, [r7, #28]
         EraseInitStruct.Sector = sector;
 8021c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021c7a:	617b      	str	r3, [r7, #20]
         EraseInitStruct.NbSectors = 1;
 8021c7c:	2301      	movs	r3, #1
 8021c7e:	61bb      	str	r3, [r7, #24]

         //Erase the specified Flash sector
         status = HAL_FLASHEx_Erase(&EraseInitStruct, &sectorError);
 8021c80:	f107 0220 	add.w	r2, r7, #32
 8021c84:	f107 030c 	add.w	r3, r7, #12
 8021c88:	4611      	mov	r1, r2
 8021c8a:	4618      	mov	r0, r3
 8021c8c:	f00a f98a 	bl	802bfa4 <HAL_FLASHEx_Erase>
 8021c90:	4603      	mov	r3, r0
 8021c92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
         //Is any error?
         if(status != HAL_OK)
 8021c96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8021c9a:	2b00      	cmp	r3, #0
 8021c9c:	d00e      	beq.n	8021cbc <stm32f4xxFlashDriverWriteWord+0xdc>
         {
            //Debug message
            TRACE_ERROR("Failed to erase flash sector %d, error = 0x%08lX!\r\n", sector, sectorError);
 8021c9e:	f007 fe77 	bl	8029990 <stm32_log_timestamp>
 8021ca2:	4602      	mov	r2, r0
 8021ca4:	6a3b      	ldr	r3, [r7, #32]
 8021ca6:	9302      	str	r3, [sp, #8]
 8021ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021caa:	9301      	str	r3, [sp, #4]
 8021cac:	4b36      	ldr	r3, [pc, #216]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021cae:	9300      	str	r3, [sp, #0]
 8021cb0:	4613      	mov	r3, r2
 8021cb2:	4a38      	ldr	r2, [pc, #224]	@ (8021d94 <stm32f4xxFlashDriverWriteWord+0x1b4>)
 8021cb4:	4934      	ldr	r1, [pc, #208]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021cb6:	2003      	movs	r0, #3
 8021cb8:	f007 fe72 	bl	80299a0 <stm32_log_write>
         }

         //Disable the Flash option control register access (recommended to protect
         //the option Bytes against possible unwanted operations)
         if(HAL_FLASH_Lock() != HAL_OK)
 8021cbc:	f00a f832 	bl	802bd24 <HAL_FLASH_Lock>
 8021cc0:	4603      	mov	r3, r0
 8021cc2:	2b00      	cmp	r3, #0
 8021cc4:	d00d      	beq.n	8021ce2 <stm32f4xxFlashDriverWriteWord+0x102>
         {
            //Debug message
            TRACE_ERROR("Flash Control Register lock failed!\r\n");
 8021cc6:	f007 fe63 	bl	8029990 <stm32_log_timestamp>
 8021cca:	4603      	mov	r3, r0
 8021ccc:	4a2e      	ldr	r2, [pc, #184]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021cce:	9200      	str	r2, [sp, #0]
 8021cd0:	4a31      	ldr	r2, [pc, #196]	@ (8021d98 <stm32f4xxFlashDriverWriteWord+0x1b8>)
 8021cd2:	492d      	ldr	r1, [pc, #180]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021cd4:	2003      	movs	r0, #3
 8021cd6:	f007 fe63 	bl	80299a0 <stm32_log_write>
 8021cda:	e002      	b.n	8021ce2 <stm32f4xxFlashDriverWriteWord+0x102>
      }while(0);
   }
   else
   {
      //Erase is not needed
      status = HAL_OK;
 8021cdc:	2300      	movs	r3, #0
 8021cde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
   }

   //Check status code
   if(status == HAL_OK)
 8021ce2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8021ce6:	2b00      	cmp	r3, #0
 8021ce8:	d142      	bne.n	8021d70 <stm32f4xxFlashDriverWriteWord+0x190>
   {
      //Start of exception handling block
      do
      {
         //Allow access to Flash control registers and user False
         status = HAL_FLASH_Unlock();
 8021cea:	f009 fff9 	bl	802bce0 <HAL_FLASH_Unlock>
 8021cee:	4603      	mov	r3, r0
 8021cf0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
         //Is any error?
         if (status != HAL_OK)
 8021cf4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8021cf8:	2b00      	cmp	r3, #0
 8021cfa:	d00a      	beq.n	8021d12 <stm32f4xxFlashDriverWriteWord+0x132>
         {
            //Debug message
            TRACE_ERROR("Flash Control Register unlock failed!\r\n");
 8021cfc:	f007 fe48 	bl	8029990 <stm32_log_timestamp>
 8021d00:	4603      	mov	r3, r0
 8021d02:	4a21      	ldr	r2, [pc, #132]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021d04:	9200      	str	r2, [sp, #0]
 8021d06:	4a21      	ldr	r2, [pc, #132]	@ (8021d8c <stm32f4xxFlashDriverWriteWord+0x1ac>)
 8021d08:	491f      	ldr	r1, [pc, #124]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021d0a:	2003      	movs	r0, #3
 8021d0c:	f007 fe48 	bl	80299a0 <stm32_log_write>
            break;
 8021d10:	e02e      	b.n	8021d70 <stm32f4xxFlashDriverWriteWord+0x190>
         }

         //Program the 32-bit word to Flash memory
         status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, word);
 8021d12:	683b      	ldr	r3, [r7, #0]
 8021d14:	2200      	movs	r2, #0
 8021d16:	461c      	mov	r4, r3
 8021d18:	4615      	mov	r5, r2
 8021d1a:	4622      	mov	r2, r4
 8021d1c:	462b      	mov	r3, r5
 8021d1e:	6879      	ldr	r1, [r7, #4]
 8021d20:	2002      	movs	r0, #2
 8021d22:	f009 ff8b 	bl	802bc3c <HAL_FLASH_Program>
 8021d26:	4603      	mov	r3, r0
 8021d28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
         //Is any error?
         if(status != HAL_OK)
 8021d2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8021d30:	2b00      	cmp	r3, #0
 8021d32:	d00e      	beq.n	8021d52 <stm32f4xxFlashDriverWriteWord+0x172>
         {
            //Debug message
            TRACE_ERROR("Failed to write word \"0x%08lX\" at 0x%08lX!\r\n", word, address);
 8021d34:	f007 fe2c 	bl	8029990 <stm32_log_timestamp>
 8021d38:	4602      	mov	r2, r0
 8021d3a:	687b      	ldr	r3, [r7, #4]
 8021d3c:	9302      	str	r3, [sp, #8]
 8021d3e:	683b      	ldr	r3, [r7, #0]
 8021d40:	9301      	str	r3, [sp, #4]
 8021d42:	4b11      	ldr	r3, [pc, #68]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021d44:	9300      	str	r3, [sp, #0]
 8021d46:	4613      	mov	r3, r2
 8021d48:	4a14      	ldr	r2, [pc, #80]	@ (8021d9c <stm32f4xxFlashDriverWriteWord+0x1bc>)
 8021d4a:	490f      	ldr	r1, [pc, #60]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021d4c:	2003      	movs	r0, #3
 8021d4e:	f007 fe27 	bl	80299a0 <stm32_log_write>
         }

         //Disable the Flash option control register access (recommended to protect
         //the option Bytes against possible unwanted operations)
         if(HAL_FLASH_Lock() != HAL_OK)
 8021d52:	f009 ffe7 	bl	802bd24 <HAL_FLASH_Lock>
 8021d56:	4603      	mov	r3, r0
 8021d58:	2b00      	cmp	r3, #0
 8021d5a:	d009      	beq.n	8021d70 <stm32f4xxFlashDriverWriteWord+0x190>
         {
            //Debug message
            TRACE_ERROR("Flash Control Register lock failed!\r\n");
 8021d5c:	f007 fe18 	bl	8029990 <stm32_log_timestamp>
 8021d60:	4603      	mov	r3, r0
 8021d62:	4a09      	ldr	r2, [pc, #36]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021d64:	9200      	str	r2, [sp, #0]
 8021d66:	4a0c      	ldr	r2, [pc, #48]	@ (8021d98 <stm32f4xxFlashDriverWriteWord+0x1b8>)
 8021d68:	4907      	ldr	r1, [pc, #28]	@ (8021d88 <stm32f4xxFlashDriverWriteWord+0x1a8>)
 8021d6a:	2003      	movs	r0, #3
 8021d6c:	f007 fe18 	bl	80299a0 <stm32_log_write>
         }
      }while(0);
   }

   //Return status code
   return (status == HAL_OK) ? NO_ERROR : ERROR_WRITE_FAILED;
 8021d70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8021d74:	2b00      	cmp	r3, #0
 8021d76:	d101      	bne.n	8021d7c <stm32f4xxFlashDriverWriteWord+0x19c>
 8021d78:	2300      	movs	r3, #0
 8021d7a:	e001      	b.n	8021d80 <stm32f4xxFlashDriverWriteWord+0x1a0>
 8021d7c:	f240 230a 	movw	r3, #522	@ 0x20a
}
 8021d80:	4618      	mov	r0, r3
 8021d82:	3730      	adds	r7, #48	@ 0x30
 8021d84:	46bd      	mov	sp, r7
 8021d86:	bdb0      	pop	{r4, r5, r7, pc}
 8021d88:	0802fb60 	.word	0x0802fb60
 8021d8c:	0802fb9c 	.word	0x0802fb9c
 8021d90:	0802fbd4 	.word	0x0802fbd4
 8021d94:	0802fc7c 	.word	0x0802fc7c
 8021d98:	0802fc48 	.word	0x0802fc48
 8021d9c:	0802fcc0 	.word	0x0802fcc0

08021da0 <stm32f4xxFlashGetSector>:
 * @param[in] address Given Flash Memory address
 * @return Sector number or -1
 **/

int_t stm32f4xxFlashGetSector(uint32_t address)
{
 8021da0:	b480      	push	{r7}
 8021da2:	b089      	sub	sp, #36	@ 0x24
 8021da4:	af00      	add	r7, sp, #0
 8021da6:	6078      	str	r0, [r7, #4]
   uint_t j;
   SectorsGroup* sGroup;
   int_t tempSector;

   //Initialize sector number
   sector = -1;
 8021da8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8021dac:	61fb      	str	r3, [r7, #28]
   tempSector = 0;
 8021dae:	2300      	movs	r3, #0
 8021db0:	613b      	str	r3, [r7, #16]

   //Loop through flash sector group list
   for(i = 0; i < SECTORS_LIST_LEN; i++)
 8021db2:	2300      	movs	r3, #0
 8021db4:	61bb      	str	r3, [r7, #24]
 8021db6:	e026      	b.n	8021e06 <stm32f4xxFlashGetSector+0x66>
   {
      //Point to the current sector group
      sGroup = (SectorsGroup*) &sectorsList[i];
 8021db8:	69ba      	ldr	r2, [r7, #24]
 8021dba:	4613      	mov	r3, r2
 8021dbc:	005b      	lsls	r3, r3, #1
 8021dbe:	4413      	add	r3, r2
 8021dc0:	009b      	lsls	r3, r3, #2
 8021dc2:	4a16      	ldr	r2, [pc, #88]	@ (8021e1c <stm32f4xxFlashGetSector+0x7c>)
 8021dc4:	4413      	add	r3, r2
 8021dc6:	60fb      	str	r3, [r7, #12]

      //Loop through sector group sectors list
      for(j = 0; j < sGroup->nb; j++)
 8021dc8:	2300      	movs	r3, #0
 8021dca:	617b      	str	r3, [r7, #20]
 8021dcc:	e013      	b.n	8021df6 <stm32f4xxFlashGetSector+0x56>
      {
         //Is current sector address matches given address?
         if(sGroup->addr + sGroup->size*j == address)
 8021dce:	68fb      	ldr	r3, [r7, #12]
 8021dd0:	681a      	ldr	r2, [r3, #0]
 8021dd2:	68fb      	ldr	r3, [r7, #12]
 8021dd4:	685b      	ldr	r3, [r3, #4]
 8021dd6:	6979      	ldr	r1, [r7, #20]
 8021dd8:	fb01 f303 	mul.w	r3, r1, r3
 8021ddc:	4413      	add	r3, r2
 8021dde:	687a      	ldr	r2, [r7, #4]
 8021de0:	429a      	cmp	r2, r3
 8021de2:	d102      	bne.n	8021dea <stm32f4xxFlashGetSector+0x4a>
         {
            sector = tempSector;
 8021de4:	693b      	ldr	r3, [r7, #16]
 8021de6:	61fb      	str	r3, [r7, #28]
 8021de8:	e002      	b.n	8021df0 <stm32f4xxFlashGetSector+0x50>
         }
         else
         {
            tempSector++;
 8021dea:	693b      	ldr	r3, [r7, #16]
 8021dec:	3301      	adds	r3, #1
 8021dee:	613b      	str	r3, [r7, #16]
      for(j = 0; j < sGroup->nb; j++)
 8021df0:	697b      	ldr	r3, [r7, #20]
 8021df2:	3301      	adds	r3, #1
 8021df4:	617b      	str	r3, [r7, #20]
 8021df6:	68fb      	ldr	r3, [r7, #12]
 8021df8:	689b      	ldr	r3, [r3, #8]
 8021dfa:	697a      	ldr	r2, [r7, #20]
 8021dfc:	429a      	cmp	r2, r3
 8021dfe:	d3e6      	bcc.n	8021dce <stm32f4xxFlashGetSector+0x2e>
   for(i = 0; i < SECTORS_LIST_LEN; i++)
 8021e00:	69bb      	ldr	r3, [r7, #24]
 8021e02:	3301      	adds	r3, #1
 8021e04:	61bb      	str	r3, [r7, #24]
 8021e06:	69bb      	ldr	r3, [r7, #24]
 8021e08:	2b02      	cmp	r3, #2
 8021e0a:	d9d5      	bls.n	8021db8 <stm32f4xxFlashGetSector+0x18>
         }
      }
   }

   return sector;
 8021e0c:	69fb      	ldr	r3, [r7, #28]
}
 8021e0e:	4618      	mov	r0, r3
 8021e10:	3724      	adds	r7, #36	@ 0x24
 8021e12:	46bd      	mov	sp, r7
 8021e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021e18:	4770      	bx	lr
 8021e1a:	bf00      	nop
 8021e1c:	08030f70 	.word	0x08030f70

08021e20 <imageCheckHeader>:
 * @param[in] header Pointer to the internal image header to be checked
 * @return Status code
 **/

cboot_error_t imageCheckHeader(ImageHeader *header)
{
 8021e20:	b580      	push	{r7, lr}
 8021e22:	b086      	sub	sp, #24
 8021e24:	af02      	add	r7, sp, #8
 8021e26:	6078      	str	r0, [r7, #4]
#ifndef SIMULATOR
   error_t error;
   uint32_t computedCrc;

   //Check parameter vailidty
   if(header == NULL)
 8021e28:	687b      	ldr	r3, [r7, #4]
 8021e2a:	2b00      	cmp	r3, #0
 8021e2c:	d101      	bne.n	8021e32 <imageCheckHeader+0x12>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8021e2e:	2304      	movs	r3, #4
 8021e30:	e026      	b.n	8021e80 <imageCheckHeader+0x60>

   //Compute image header crc
   error = CRC32_HASH_ALGO->compute((uint8_t*)header, sizeof(ImageHeader) - CRC32_DIGEST_SIZE, (uint8_t*)&computedCrc);
 8021e32:	4b15      	ldr	r3, [pc, #84]	@ (8021e88 <imageCheckHeader+0x68>)
 8021e34:	6a1b      	ldr	r3, [r3, #32]
 8021e36:	f107 0208 	add.w	r2, r7, #8
 8021e3a:	213c      	movs	r1, #60	@ 0x3c
 8021e3c:	6878      	ldr	r0, [r7, #4]
 8021e3e:	4798      	blx	r3
 8021e40:	4603      	mov	r3, r0
 8021e42:	81fb      	strh	r3, [r7, #14]
   if(error)
 8021e44:	89fb      	ldrh	r3, [r7, #14]
 8021e46:	2b00      	cmp	r3, #0
 8021e48:	d00b      	beq.n	8021e62 <imageCheckHeader+0x42>
   {
      //Debug message
      TRACE_ERROR("Failed to compute image header crc!\r\n");
 8021e4a:	f007 fda1 	bl	8029990 <stm32_log_timestamp>
 8021e4e:	4603      	mov	r3, r0
 8021e50:	4a0e      	ldr	r2, [pc, #56]	@ (8021e8c <imageCheckHeader+0x6c>)
 8021e52:	9200      	str	r2, [sp, #0]
 8021e54:	4a0e      	ldr	r2, [pc, #56]	@ (8021e90 <imageCheckHeader+0x70>)
 8021e56:	490d      	ldr	r1, [pc, #52]	@ (8021e8c <imageCheckHeader+0x6c>)
 8021e58:	2003      	movs	r0, #3
 8021e5a:	f007 fda1 	bl	80299a0 <stm32_log_write>
      return CBOOT_ERROR_FAILURE;
 8021e5e:	2301      	movs	r3, #1
 8021e60:	e00e      	b.n	8021e80 <imageCheckHeader+0x60>
   }

   //Check image header integrity
   if(header->headCrc != computedCrc)
 8021e62:	687b      	ldr	r3, [r7, #4]
 8021e64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8021e66:	68bb      	ldr	r3, [r7, #8]
 8021e68:	429a      	cmp	r2, r3
 8021e6a:	d001      	beq.n	8021e70 <imageCheckHeader+0x50>
      return CBOOT_ERROR_INVALID_IMAGE_HEADER;
 8021e6c:	2307      	movs	r3, #7
 8021e6e:	e007      	b.n	8021e80 <imageCheckHeader+0x60>

   //Check image header version
   if(header->headVers != IMAGE_HEADER_VERSION)
 8021e70:	687b      	ldr	r3, [r7, #4]
 8021e72:	681b      	ldr	r3, [r3, #0]
 8021e74:	4a07      	ldr	r2, [pc, #28]	@ (8021e94 <imageCheckHeader+0x74>)
 8021e76:	4293      	cmp	r3, r2
 8021e78:	d001      	beq.n	8021e7e <imageCheckHeader+0x5e>
      return CBOOT_ERROR_INVALID_IMAGE_HEADER_VERSION;
 8021e7a:	2308      	movs	r3, #8
 8021e7c:	e000      	b.n	8021e80 <imageCheckHeader+0x60>

   //Successful process
   return CBOOT_NO_ERROR;
 8021e7e:	2300      	movs	r3, #0
#else
   return CBOOT_NO_ERROR;
#endif
}
 8021e80:	4618      	mov	r0, r3
 8021e82:	3710      	adds	r7, #16
 8021e84:	46bd      	mov	sp, r7
 8021e86:	bd80      	pop	{r7, pc}
 8021e88:	08030f3c 	.word	0x08030f3c
 8021e8c:	0802fd30 	.word	0x0802fd30
 8021e90:	0802fcfc 	.word	0x0802fcfc
 8021e94:	00010100 	.word	0x00010100

08021e98 <imageGetHeader>:
 * @param[out] header Pointer to the header structure to be returned
 * @return Status code
 **/

cboot_error_t imageGetHeader(uint8_t *buffer, size_t bufferLen, ImageHeader **header)
{
 8021e98:	b580      	push	{r7, lr}
 8021e9a:	b086      	sub	sp, #24
 8021e9c:	af00      	add	r7, sp, #0
 8021e9e:	60f8      	str	r0, [r7, #12]
 8021ea0:	60b9      	str	r1, [r7, #8]
 8021ea2:	607a      	str	r2, [r7, #4]
   cboot_error_t cerror;
   ImageHeader *tempHeader;

   //Check parameters validity
   if(buffer == NULL || bufferLen == 0 || header == NULL)
 8021ea4:	68fb      	ldr	r3, [r7, #12]
 8021ea6:	2b00      	cmp	r3, #0
 8021ea8:	d005      	beq.n	8021eb6 <imageGetHeader+0x1e>
 8021eaa:	68bb      	ldr	r3, [r7, #8]
 8021eac:	2b00      	cmp	r3, #0
 8021eae:	d002      	beq.n	8021eb6 <imageGetHeader+0x1e>
 8021eb0:	687b      	ldr	r3, [r7, #4]
 8021eb2:	2b00      	cmp	r3, #0
 8021eb4:	d101      	bne.n	8021eba <imageGetHeader+0x22>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8021eb6:	2304      	movs	r3, #4
 8021eb8:	e014      	b.n	8021ee4 <imageGetHeader+0x4c>

   if(bufferLen < sizeof(ImageHeader))
 8021eba:	68bb      	ldr	r3, [r7, #8]
 8021ebc:	2b3f      	cmp	r3, #63	@ 0x3f
 8021ebe:	d801      	bhi.n	8021ec4 <imageGetHeader+0x2c>
      return CBOOT_ERROR_INVALID_LENGTH;
 8021ec0:	2318      	movs	r3, #24
 8021ec2:	e00f      	b.n	8021ee4 <imageGetHeader+0x4c>

   //Point to the image header
   tempHeader = (ImageHeader *)buffer;
 8021ec4:	68fb      	ldr	r3, [r7, #12]
 8021ec6:	617b      	str	r3, [r7, #20]

   //Check image header
   cerror = imageCheckHeader(tempHeader);
 8021ec8:	6978      	ldr	r0, [r7, #20]
 8021eca:	f7ff ffa9 	bl	8021e20 <imageCheckHeader>
 8021ece:	4603      	mov	r3, r0
 8021ed0:	74fb      	strb	r3, [r7, #19]
   //Is any error?
   if(cerror)
 8021ed2:	7cfb      	ldrb	r3, [r7, #19]
 8021ed4:	2b00      	cmp	r3, #0
 8021ed6:	d001      	beq.n	8021edc <imageGetHeader+0x44>
      return cerror;
 8021ed8:	7cfb      	ldrb	r3, [r7, #19]
 8021eda:	e003      	b.n	8021ee4 <imageGetHeader+0x4c>

   //Save image header
   *header = tempHeader;
 8021edc:	687b      	ldr	r3, [r7, #4]
 8021ede:	697a      	ldr	r2, [r7, #20]
 8021ee0:	601a      	str	r2, [r3, #0]

   //Successful process
   return CBOOT_NO_ERROR;
 8021ee2:	2300      	movs	r3, #0
}
 8021ee4:	4618      	mov	r0, r3
 8021ee6:	3718      	adds	r7, #24
 8021ee8:	46bd      	mov	sp, r7
 8021eea:	bd80      	pop	{r7, pc}

08021eec <imageComputeHeaderCrc>:
 * @param[in/out] header Pointer the header on which to calculate the crc.
 * @return Error code
 **/

cboot_error_t imageComputeHeaderCrc(ImageHeader *header)
{
 8021eec:	b580      	push	{r7, lr}
 8021eee:	b084      	sub	sp, #16
 8021ef0:	af00      	add	r7, sp, #0
 8021ef2:	6078      	str	r0, [r7, #4]
    error_t error;

    //Check parameters validity
    if(header == NULL)
 8021ef4:	687b      	ldr	r3, [r7, #4]
 8021ef6:	2b00      	cmp	r3, #0
 8021ef8:	d101      	bne.n	8021efe <imageComputeHeaderCrc+0x12>
        return CBOOT_ERROR_INVALID_PARAMETERS;
 8021efa:	2304      	movs	r3, #4
 8021efc:	e00e      	b.n	8021f1c <imageComputeHeaderCrc+0x30>

    //Compute image header crc
    error = CRC32_HASH_ALGO->compute((uint8_t*)header, sizeof(ImageHeader) - CRC32_DIGEST_SIZE, (uint8_t*)&header->headCrc);
 8021efe:	4b09      	ldr	r3, [pc, #36]	@ (8021f24 <imageComputeHeaderCrc+0x38>)
 8021f00:	6a1b      	ldr	r3, [r3, #32]
 8021f02:	687a      	ldr	r2, [r7, #4]
 8021f04:	323c      	adds	r2, #60	@ 0x3c
 8021f06:	213c      	movs	r1, #60	@ 0x3c
 8021f08:	6878      	ldr	r0, [r7, #4]
 8021f0a:	4798      	blx	r3
 8021f0c:	4603      	mov	r3, r0
 8021f0e:	81fb      	strh	r3, [r7, #14]
    //Is any error?
    if(error)
 8021f10:	89fb      	ldrh	r3, [r7, #14]
 8021f12:	2b00      	cmp	r3, #0
 8021f14:	d001      	beq.n	8021f1a <imageComputeHeaderCrc+0x2e>
        return CBOOT_ERROR_FAILURE;
 8021f16:	2301      	movs	r3, #1
 8021f18:	e000      	b.n	8021f1c <imageComputeHeaderCrc+0x30>

    //Successfull process
    return CBOOT_NO_ERROR;
 8021f1a:	2300      	movs	r3, #0
}
 8021f1c:	4618      	mov	r0, r3
 8021f1e:	3710      	adds	r7, #16
 8021f20:	46bd      	mov	sp, r7
 8021f22:	bd80      	pop	{r7, pc}
 8021f24:	08030f3c 	.word	0x08030f3c

08021f28 <imageProcessInputImage>:
 * @brief Process parsed image input data.
 * @param[in,out] context Pointer to the ImageProcess context
 * @return Status code
 **/
cboot_error_t imageProcessInputImage(ImageProcessContext *context)
{
 8021f28:	b580      	push	{r7, lr}
 8021f2a:	b084      	sub	sp, #16
 8021f2c:	af00      	add	r7, sp, #0
 8021f2e:	6078      	str	r0, [r7, #4]
    cboot_error_t cerror;

    //Check parameters validity
    if(context == NULL)
 8021f30:	687b      	ldr	r3, [r7, #4]
 8021f32:	2b00      	cmp	r3, #0
 8021f34:	d101      	bne.n	8021f3a <imageProcessInputImage+0x12>
        return CBOOT_ERROR_INVALID_PARAMETERS;
 8021f36:	2304      	movs	r3, #4
 8021f38:	e031      	b.n	8021f9e <imageProcessInputImage+0x76>

    //Initialize variables
    cerror = CBOOT_NO_ERROR;
 8021f3a:	2300      	movs	r3, #0
 8021f3c:	73fb      	strb	r3, [r7, #15]

    // Image Process receiving image header state?
    if (context->inputImage.state == IMAGE_STATE_RECV_APP_HEADER)
 8021f3e:	687b      	ldr	r3, [r7, #4]
 8021f40:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8021f44:	2b01      	cmp	r3, #1
 8021f46:	d109      	bne.n	8021f5c <imageProcessInputImage+0x34>
    {
        // Process image header
        cerror = imageProcessAppHeader(context);
 8021f48:	6878      	ldr	r0, [r7, #4]
 8021f4a:	f000 faca 	bl	80224e2 <imageProcessAppHeader>
 8021f4e:	4603      	mov	r3, r0
 8021f50:	73fb      	strb	r3, [r7, #15]

        // Is any error?
        if (cerror)
 8021f52:	7bfb      	ldrb	r3, [r7, #15]
 8021f54:	2b00      	cmp	r3, #0
 8021f56:	d021      	beq.n	8021f9c <imageProcessInputImage+0x74>
            return cerror;
 8021f58:	7bfb      	ldrb	r3, [r7, #15]
 8021f5a:	e020      	b.n	8021f9e <imageProcessInputImage+0x76>
    }
        // Image Process receiving image data state?
    else if (context->inputImage.state == IMAGE_STATE_RECV_APP_DATA)
 8021f5c:	687b      	ldr	r3, [r7, #4]
 8021f5e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8021f62:	2b02      	cmp	r3, #2
 8021f64:	d109      	bne.n	8021f7a <imageProcessInputImage+0x52>
    {
        // Process image data
        cerror = imageProcessAppData(context);
 8021f66:	6878      	ldr	r0, [r7, #4]
 8021f68:	f000 fb86 	bl	8022678 <imageProcessAppData>
 8021f6c:	4603      	mov	r3, r0
 8021f6e:	73fb      	strb	r3, [r7, #15]
        // Is any error?
        if (cerror)
 8021f70:	7bfb      	ldrb	r3, [r7, #15]
 8021f72:	2b00      	cmp	r3, #0
 8021f74:	d012      	beq.n	8021f9c <imageProcessInputImage+0x74>
            return cerror;
 8021f76:	7bfb      	ldrb	r3, [r7, #15]
 8021f78:	e011      	b.n	8021f9e <imageProcessInputImage+0x76>
    }
        // Image Process receiving image check data state?
    else if (context->inputImage.state == IMAGE_STATE_RECV_APP_CHECK)
 8021f7a:	687b      	ldr	r3, [r7, #4]
 8021f7c:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8021f80:	2b03      	cmp	r3, #3
 8021f82:	d109      	bne.n	8021f98 <imageProcessInputImage+0x70>
    {
        // Process image check data
        cerror = imageProcessAppCheck(context);
 8021f84:	6878      	ldr	r0, [r7, #4]
 8021f86:	f000 fcb4 	bl	80228f2 <imageProcessAppCheck>
 8021f8a:	4603      	mov	r3, r0
 8021f8c:	73fb      	strb	r3, [r7, #15]
        // Is any error?
        if (cerror)
 8021f8e:	7bfb      	ldrb	r3, [r7, #15]
 8021f90:	2b00      	cmp	r3, #0
 8021f92:	d003      	beq.n	8021f9c <imageProcessInputImage+0x74>
            return cerror;
 8021f94:	7bfb      	ldrb	r3, [r7, #15]
 8021f96:	e002      	b.n	8021f9e <imageProcessInputImage+0x76>
    }
    else
    {
        // Wrong state
        cerror = CBOOT_ERROR_INVALID_STATE;
 8021f98:	2316      	movs	r3, #22
 8021f9a:	73fb      	strb	r3, [r7, #15]
    }

    // Successful process
    return cerror;
 8021f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8021f9e:	4618      	mov	r0, r3
 8021fa0:	3710      	adds	r7, #16
 8021fa2:	46bd      	mov	sp, r7
 8021fa4:	bd80      	pop	{r7, pc}

08021fa6 <imageProcessOutput>:
 * @param[in] length Length of the output data chunk.
 * @return Status code
 **/

cboot_error_t imageProcessOutput(ImageProcessContext *context, uint8_t *data, size_t length)
{
 8021fa6:	b580      	push	{r7, lr}
 8021fa8:	b084      	sub	sp, #16
 8021faa:	af00      	add	r7, sp, #0
 8021fac:	60f8      	str	r0, [r7, #12]
 8021fae:	60b9      	str	r1, [r7, #8]
 8021fb0:	607a      	str	r2, [r7, #4]
    //Check parameters
    if(context == NULL || data == NULL || length == 0)
 8021fb2:	68fb      	ldr	r3, [r7, #12]
 8021fb4:	2b00      	cmp	r3, #0
 8021fb6:	d005      	beq.n	8021fc4 <imageProcessOutput+0x1e>
 8021fb8:	68bb      	ldr	r3, [r7, #8]
 8021fba:	2b00      	cmp	r3, #0
 8021fbc:	d002      	beq.n	8021fc4 <imageProcessOutput+0x1e>
 8021fbe:	687b      	ldr	r3, [r7, #4]
 8021fc0:	2b00      	cmp	r3, #0
 8021fc2:	d101      	bne.n	8021fc8 <imageProcessOutput+0x22>
        return CBOOT_ERROR_INVALID_PARAMETERS;
 8021fc4:	2304      	movs	r3, #4
 8021fc6:	e01a      	b.n	8021ffe <imageProcessOutput+0x58>

    //Select process function according outpout slot content type
    if(context->outputImage.activeSlot->cType & SLOT_CONTENT_BINARY)
 8021fc8:	68fb      	ldr	r3, [r7, #12]
 8021fca:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 8021fce:	785b      	ldrb	r3, [r3, #1]
 8021fd0:	f003 0308 	and.w	r3, r3, #8
 8021fd4:	2b00      	cmp	r3, #0
 8021fd6:	d009      	beq.n	8021fec <imageProcessOutput+0x46>
    {
        return imageProcessOutputBinary(&context->outputImage, data, length);
 8021fd8:	68fb      	ldr	r3, [r7, #12]
 8021fda:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8021fde:	687a      	ldr	r2, [r7, #4]
 8021fe0:	68b9      	ldr	r1, [r7, #8]
 8021fe2:	4618      	mov	r0, r3
 8021fe4:	f000 f80f 	bl	8022006 <imageProcessOutputBinary>
 8021fe8:	4603      	mov	r3, r0
 8021fea:	e008      	b.n	8021ffe <imageProcessOutput+0x58>
    }
    else
    {
        return imageProcessOutputImage(&context->outputImage, data, length);
 8021fec:	68fb      	ldr	r3, [r7, #12]
 8021fee:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8021ff2:	687a      	ldr	r2, [r7, #4]
 8021ff4:	68b9      	ldr	r1, [r7, #8]
 8021ff6:	4618      	mov	r0, r3
 8021ff8:	f000 f907 	bl	802220a <imageProcessOutputImage>
 8021ffc:	4603      	mov	r3, r0
    }
}
 8021ffe:	4618      	mov	r0, r3
 8022000:	3710      	adds	r7, #16
 8022002:	46bd      	mov	sp, r7
 8022004:	bd80      	pop	{r7, pc}

08022006 <imageProcessOutputBinary>:
 * @param[in] length Length of the output data chunk.
 * @return Status code
 **/

cboot_error_t imageProcessOutputBinary(Image *image, uint8_t *data, size_t length)
{
 8022006:	b590      	push	{r4, r7, lr}
 8022008:	b08b      	sub	sp, #44	@ 0x2c
 802200a:	af02      	add	r7, sp, #8
 802200c:	60f8      	str	r0, [r7, #12]
 802200e:	60b9      	str	r1, [r7, #8]
 8022010:	607a      	str	r2, [r7, #4]
    cboot_error_t cerror;
    size_t n;
    size_t written;

    //Check parameters validity
    if(image == NULL || data == NULL || length == 0)
 8022012:	68fb      	ldr	r3, [r7, #12]
 8022014:	2b00      	cmp	r3, #0
 8022016:	d006      	beq.n	8022026 <imageProcessOutputBinary+0x20>
 8022018:	68bb      	ldr	r3, [r7, #8]
 802201a:	2b00      	cmp	r3, #0
 802201c:	d003      	beq.n	8022026 <imageProcessOutputBinary+0x20>
 802201e:	687b      	ldr	r3, [r7, #4]
 8022020:	2b00      	cmp	r3, #0
 8022022:	f040 80e9 	bne.w	80221f8 <imageProcessOutputBinary+0x1f2>
        return CBOOT_ERROR_INVALID_PARAMETERS;
 8022026:	2304      	movs	r3, #4
 8022028:	e0eb      	b.n	8022202 <imageProcessOutputBinary+0x1fc>

    //Process incoming data
    while(length > 0)
    {
        //The buffer can hold at most its size
        n = MIN(length, sizeof(image->buffer) - image->bufferLen);
 802202a:	68fb      	ldr	r3, [r7, #12]
 802202c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8022030:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8022034:	687a      	ldr	r2, [r7, #4]
 8022036:	4293      	cmp	r3, r2
 8022038:	bf28      	it	cs
 802203a:	4613      	movcs	r3, r2
 802203c:	61fb      	str	r3, [r7, #28]

        //Copy the data to the buffer
        memcpy(image->bufferPos, data, n);
 802203e:	68fb      	ldr	r3, [r7, #12]
 8022040:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8022044:	69fa      	ldr	r2, [r7, #28]
 8022046:	68b9      	ldr	r1, [r7, #8]
 8022048:	4618      	mov	r0, r3
 802204a:	f00d fcfd 	bl	802fa48 <memcpy>

        //Advance the data pointer
        data += n;
 802204e:	68ba      	ldr	r2, [r7, #8]
 8022050:	69fb      	ldr	r3, [r7, #28]
 8022052:	4413      	add	r3, r2
 8022054:	60bb      	str	r3, [r7, #8]
        //Remaining bytes to process
        length -= n;
 8022056:	687a      	ldr	r2, [r7, #4]
 8022058:	69fb      	ldr	r3, [r7, #28]
 802205a:	1ad3      	subs	r3, r2, r3
 802205c:	607b      	str	r3, [r7, #4]
        //Update buffer data length
        image->bufferLen += n;
 802205e:	68fb      	ldr	r3, [r7, #12]
 8022060:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8022064:	69fb      	ldr	r3, [r7, #28]
 8022066:	441a      	add	r2, r3
 8022068:	68fb      	ldr	r3, [r7, #12]
 802206a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        //Update buffer data free position
        image->bufferPos += n;
 802206e:	68fb      	ldr	r3, [r7, #12]
 8022070:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8022074:	69fb      	ldr	r3, [r7, #28]
 8022076:	441a      	add	r2, r3
 8022078:	68fb      	ldr	r3, [r7, #12]
 802207a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        //Process output image data block
        if(image->state == IMAGE_STATE_WRITE_APP_INIT)
 802207e:	68fb      	ldr	r3, [r7, #12]
 8022080:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8022084:	2b06      	cmp	r3, #6
 8022086:	d13b      	bne.n	8022100 <imageProcessOutputBinary+0xfa>
        {
            //Set firmware address offset
            image->pos = 0;
 8022088:	68fb      	ldr	r3, [r7, #12]
 802208a:	2200      	movs	r2, #0
 802208c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

            //Write first output image data block (with the flush flag)
            cerror = memoryWriteSlot(image->activeSlot, image->pos,
 8022090:	68fb      	ldr	r3, [r7, #12]
 8022092:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 8022096:	68fb      	ldr	r3, [r7, #12]
 8022098:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
               image->buffer, image->bufferLen, &written, MEMORY_WRITE_RESET_FLAG);
 802209c:	68fa      	ldr	r2, [r7, #12]
            cerror = memoryWriteSlot(image->activeSlot, image->pos,
 802209e:	68fb      	ldr	r3, [r7, #12]
 80220a0:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80220a4:	2302      	movs	r3, #2
 80220a6:	9301      	str	r3, [sp, #4]
 80220a8:	f107 0314 	add.w	r3, r7, #20
 80220ac:	9300      	str	r3, [sp, #0]
 80220ae:	4623      	mov	r3, r4
 80220b0:	f000 fd88 	bl	8022bc4 <memoryWriteSlot>
 80220b4:	4603      	mov	r3, r0
 80220b6:	76fb      	strb	r3, [r7, #27]
            //Is any error?
            if(cerror) {
 80220b8:	7efb      	ldrb	r3, [r7, #27]
 80220ba:	2b00      	cmp	r3, #0
 80220bc:	d001      	beq.n	80220c2 <imageProcessOutputBinary+0xbc>
                //cerror = ERROR_FAILURE;
                return cerror;
 80220be:	7efb      	ldrb	r3, [r7, #27]
 80220c0:	e09f      	b.n	8022202 <imageProcessOutputBinary+0x1fc>
            }

            //Update firmware write address position
            image->pos += written;
 80220c2:	68fb      	ldr	r3, [r7, #12]
 80220c4:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80220c8:	697b      	ldr	r3, [r7, #20]
 80220ca:	441a      	add	r2, r3
 80220cc:	68fb      	ldr	r3, [r7, #12]
 80220ce:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            //Update output image data written bytes number
            image->written += image->bufferLen;
 80220d2:	68fb      	ldr	r3, [r7, #12]
 80220d4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80220d8:	68fb      	ldr	r3, [r7, #12]
 80220da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80220de:	441a      	add	r2, r3
 80220e0:	68fb      	ldr	r3, [r7, #12]
 80220e2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

            //Update buffer data length
            image->bufferLen = 0;
 80220e6:	68fb      	ldr	r3, [r7, #12]
 80220e8:	2200      	movs	r2, #0
 80220ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            //Move remaining buffer data at the beginning of data
            image->bufferPos = image->buffer;
 80220ee:	68fa      	ldr	r2, [r7, #12]
 80220f0:	68fb      	ldr	r3, [r7, #12]
 80220f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            //Debug message
            TRACE_DEBUG("output written bytes :0x%X/0x%X\r\n", image->written, image->firmwareLength);

            //Change state
            imageChangeState(image, IMAGE_STATE_WRITE_APP_DATA);
 80220f6:	2108      	movs	r1, #8
 80220f8:	68f8      	ldr	r0, [r7, #12]
 80220fa:	f000 fcc2 	bl	8022a82 <imageChangeState>
 80220fe:	e07b      	b.n	80221f8 <imageProcessOutputBinary+0x1f2>
        }
        else if(image->state == IMAGE_STATE_WRITE_APP_DATA)
 8022100:	68fb      	ldr	r3, [r7, #12]
 8022102:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8022106:	2b08      	cmp	r3, #8
 8022108:	d176      	bne.n	80221f8 <imageProcessOutputBinary+0x1f2>
        {
            if(image->written + image->bufferLen == image->firmwareLength)
 802210a:	68fb      	ldr	r3, [r7, #12]
 802210c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8022110:	68fb      	ldr	r3, [r7, #12]
 8022112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8022116:	441a      	add	r2, r3
 8022118:	68fb      	ldr	r3, [r7, #12]
 802211a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 802211e:	429a      	cmp	r2, r3
 8022120:	d137      	bne.n	8022192 <imageProcessOutputBinary+0x18c>
            {
                //Write output image data block
                cerror = memoryWriteSlot(image->activeSlot, image->pos,
 8022122:	68fb      	ldr	r3, [r7, #12]
 8022124:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 8022128:	68fb      	ldr	r3, [r7, #12]
 802212a:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
                   image->buffer, image->bufferLen, &written, MEMORY_WRITE_FORCE_FLAG);
 802212e:	68fa      	ldr	r2, [r7, #12]
                cerror = memoryWriteSlot(image->activeSlot, image->pos,
 8022130:	68fb      	ldr	r3, [r7, #12]
 8022132:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8022136:	2301      	movs	r3, #1
 8022138:	9301      	str	r3, [sp, #4]
 802213a:	f107 0314 	add.w	r3, r7, #20
 802213e:	9300      	str	r3, [sp, #0]
 8022140:	4623      	mov	r3, r4
 8022142:	f000 fd3f 	bl	8022bc4 <memoryWriteSlot>
 8022146:	4603      	mov	r3, r0
 8022148:	76fb      	strb	r3, [r7, #27]
                //Is any error?
                if(cerror) {
 802214a:	7efb      	ldrb	r3, [r7, #27]
 802214c:	2b00      	cmp	r3, #0
 802214e:	d001      	beq.n	8022154 <imageProcessOutputBinary+0x14e>
                    //cerror = ERROR_FAILURE;
                    return cerror;
 8022150:	7efb      	ldrb	r3, [r7, #27]
 8022152:	e056      	b.n	8022202 <imageProcessOutputBinary+0x1fc>
                }

                //Update firmware write address position
                image->pos += written;
 8022154:	68fb      	ldr	r3, [r7, #12]
 8022156:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 802215a:	697b      	ldr	r3, [r7, #20]
 802215c:	441a      	add	r2, r3
 802215e:	68fb      	ldr	r3, [r7, #12]
 8022160:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
                //Update output image data written bytes number
                image->written += image->bufferLen;
 8022164:	68fb      	ldr	r3, [r7, #12]
 8022166:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 802216a:	68fb      	ldr	r3, [r7, #12]
 802216c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8022170:	441a      	add	r2, r3
 8022172:	68fb      	ldr	r3, [r7, #12]
 8022174:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                //Update buffer data length
                image->bufferLen = 0;
 8022178:	68fb      	ldr	r3, [r7, #12]
 802217a:	2200      	movs	r2, #0
 802217c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                //Reset buffer data free position
                image->bufferPos = image->buffer;
 8022180:	68fa      	ldr	r2, [r7, #12]
 8022182:	68fb      	ldr	r3, [r7, #12]
 8022184:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

                //Change state
                imageChangeState(image, IMAGE_STATE_WRITE_APP_END);
 8022188:	210a      	movs	r1, #10
 802218a:	68f8      	ldr	r0, [r7, #12]
 802218c:	f000 fc79 	bl	8022a82 <imageChangeState>
 8022190:	e032      	b.n	80221f8 <imageProcessOutputBinary+0x1f2>
            }
            else
            {
                //Write output image data block
                cerror = memoryWriteSlot(image->activeSlot, image->pos, image->buffer,
 8022192:	68fb      	ldr	r3, [r7, #12]
 8022194:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 8022198:	68fb      	ldr	r3, [r7, #12]
 802219a:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 802219e:	68fa      	ldr	r2, [r7, #12]
 80221a0:	68fb      	ldr	r3, [r7, #12]
 80221a2:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80221a6:	2300      	movs	r3, #0
 80221a8:	9301      	str	r3, [sp, #4]
 80221aa:	f107 0314 	add.w	r3, r7, #20
 80221ae:	9300      	str	r3, [sp, #0]
 80221b0:	4623      	mov	r3, r4
 80221b2:	f000 fd07 	bl	8022bc4 <memoryWriteSlot>
 80221b6:	4603      	mov	r3, r0
 80221b8:	76fb      	strb	r3, [r7, #27]
                   image->bufferLen, &written, MEMORY_WRITE_DEFAULT_FLAG);
                //Is any error?
                if(cerror) {
 80221ba:	7efb      	ldrb	r3, [r7, #27]
 80221bc:	2b00      	cmp	r3, #0
 80221be:	d001      	beq.n	80221c4 <imageProcessOutputBinary+0x1be>
                    //cerror = ERROR_FAILURE;
                    return cerror;
 80221c0:	7efb      	ldrb	r3, [r7, #27]
 80221c2:	e01e      	b.n	8022202 <imageProcessOutputBinary+0x1fc>
                }

                //Update firmware write address position
                image->pos += written;
 80221c4:	68fb      	ldr	r3, [r7, #12]
 80221c6:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80221ca:	697b      	ldr	r3, [r7, #20]
 80221cc:	441a      	add	r2, r3
 80221ce:	68fb      	ldr	r3, [r7, #12]
 80221d0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
                //Update output image data written bytes number
                image->written += image->bufferLen;
 80221d4:	68fb      	ldr	r3, [r7, #12]
 80221d6:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80221da:	68fb      	ldr	r3, [r7, #12]
 80221dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80221e0:	441a      	add	r2, r3
 80221e2:	68fb      	ldr	r3, [r7, #12]
 80221e4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                //Update buffer data length
                image->bufferLen = 0;
 80221e8:	68fb      	ldr	r3, [r7, #12]
 80221ea:	2200      	movs	r2, #0
 80221ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                //Move remaining buffer data at the beginning of data
                image->bufferPos = image->buffer;
 80221f0:	68fa      	ldr	r2, [r7, #12]
 80221f2:	68fb      	ldr	r3, [r7, #12]
 80221f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    while(length > 0)
 80221f8:	687b      	ldr	r3, [r7, #4]
 80221fa:	2b00      	cmp	r3, #0
 80221fc:	f47f af15 	bne.w	802202a <imageProcessOutputBinary+0x24>
            //For sanity
        }
    }

    //Successful processing
    return CBOOT_NO_ERROR;
 8022200:	2300      	movs	r3, #0
}
 8022202:	4618      	mov	r0, r3
 8022204:	3724      	adds	r7, #36	@ 0x24
 8022206:	46bd      	mov	sp, r7
 8022208:	bd90      	pop	{r4, r7, pc}

0802220a <imageProcessOutputImage>:
 * @param[in] length Length of the output data chunk.
 * @return Status code
 **/

cboot_error_t imageProcessOutputImage(Image *image, uint8_t *data, size_t length)
{
 802220a:	b590      	push	{r4, r7, lr}
 802220c:	b08b      	sub	sp, #44	@ 0x2c
 802220e:	af02      	add	r7, sp, #8
 8022210:	60f8      	str	r0, [r7, #12]
 8022212:	60b9      	str	r1, [r7, #8]
 8022214:	607a      	str	r2, [r7, #4]
#if ((CIPHER_SUPPORT == ENABLED) && (IMAGE_OUTPUT_ENCRYPTED == ENABLED))
    uint8_t cipherBuff[MAX_CIPHER_BLOCK_SIZE];
#endif

    //Check parameters validity
    if(image == NULL || data == NULL || length == 0)
 8022216:	68fb      	ldr	r3, [r7, #12]
 8022218:	2b00      	cmp	r3, #0
 802221a:	d006      	beq.n	802222a <imageProcessOutputImage+0x20>
 802221c:	68bb      	ldr	r3, [r7, #8]
 802221e:	2b00      	cmp	r3, #0
 8022220:	d003      	beq.n	802222a <imageProcessOutputImage+0x20>
 8022222:	687b      	ldr	r3, [r7, #4]
 8022224:	2b00      	cmp	r3, #0
 8022226:	f040 8153 	bne.w	80224d0 <imageProcessOutputImage+0x2c6>
        return CBOOT_ERROR_INVALID_PARAMETERS;
 802222a:	2304      	movs	r3, #4
 802222c:	e155      	b.n	80224da <imageProcessOutputImage+0x2d0>

    //Process the incoming data
    while(length > 0)
    {
        //The buffer can hold at most it size
        n = MIN(length, sizeof(image->buffer) - image->bufferLen);
 802222e:	68fb      	ldr	r3, [r7, #12]
 8022230:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8022234:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8022238:	687a      	ldr	r2, [r7, #4]
 802223a:	4293      	cmp	r3, r2
 802223c:	bf28      	it	cs
 802223e:	4613      	movcs	r3, r2
 8022240:	61fb      	str	r3, [r7, #28]

        //Copy the data to the buffer
        memcpy(image->bufferPos, data, n);
 8022242:	68fb      	ldr	r3, [r7, #12]
 8022244:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8022248:	69fa      	ldr	r2, [r7, #28]
 802224a:	68b9      	ldr	r1, [r7, #8]
 802224c:	4618      	mov	r0, r3
 802224e:	f00d fbfb 	bl	802fa48 <memcpy>

        //Advance the data pointer
        data += n;
 8022252:	68ba      	ldr	r2, [r7, #8]
 8022254:	69fb      	ldr	r3, [r7, #28]
 8022256:	4413      	add	r3, r2
 8022258:	60bb      	str	r3, [r7, #8]
        //Remaining bytes to process
        length -= n;
 802225a:	687a      	ldr	r2, [r7, #4]
 802225c:	69fb      	ldr	r3, [r7, #28]
 802225e:	1ad3      	subs	r3, r2, r3
 8022260:	607b      	str	r3, [r7, #4]
        //Update buffer data length
        image->bufferLen += n;
 8022262:	68fb      	ldr	r3, [r7, #12]
 8022264:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8022268:	69fb      	ldr	r3, [r7, #28]
 802226a:	441a      	add	r2, r3
 802226c:	68fb      	ldr	r3, [r7, #12]
 802226e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        //Update buffer data free position
        image->bufferPos += n;
 8022272:	68fb      	ldr	r3, [r7, #12]
 8022274:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8022278:	69fb      	ldr	r3, [r7, #28]
 802227a:	441a      	add	r2, r3
 802227c:	68fb      	ldr	r3, [r7, #12]
 802227e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        //Format new Header
        if(image->state == IMAGE_STATE_WRITE_APP_HEADER)
 8022282:	68fb      	ldr	r3, [r7, #12]
 8022284:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8022288:	2b07      	cmp	r3, #7
 802228a:	d158      	bne.n	802233e <imageProcessOutputImage+0x134>
        {
            //Point to image header
            imgHeader = (ImageHeader*)image->buffer;
 802228c:	68fb      	ldr	r3, [r7, #12]
 802228e:	617b      	str	r3, [r7, #20]

            //Set new header image index
            imgHeader->imgIndex = image->newImageIdx;
 8022290:	68fb      	ldr	r3, [r7, #12]
 8022292:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8022296:	461a      	mov	r2, r3
 8022298:	697b      	ldr	r3, [r7, #20]
 802229a:	605a      	str	r2, [r3, #4]

            //Save original image data size
            image->firmwareLength = imgHeader->dataSize;
 802229c:	697b      	ldr	r3, [r7, #20]
 802229e:	f8d3 200d 	ldr.w	r2, [r3, #13]
 80222a2:	68fb      	ldr	r3, [r7, #12]
 80222a4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            //Make sure header image data size is a multiple of encryption algo block size
            if(imgHeader->dataSize % image->cipherEngine.ivLen != 0)
                imgHeader->dataSize += image->cipherEngine.ivLen - (imgHeader->dataSize % image->cipherEngine.ivLen);
#endif
            //Compute new image header crc
            cerror = imageComputeHeaderCrc(imgHeader);
 80222a8:	6978      	ldr	r0, [r7, #20]
 80222aa:	f7ff fe1f 	bl	8021eec <imageComputeHeaderCrc>
 80222ae:	4603      	mov	r3, r0
 80222b0:	76fb      	strb	r3, [r7, #27]
            //Is any error?
            if(cerror)
 80222b2:	7efb      	ldrb	r3, [r7, #27]
 80222b4:	2b00      	cmp	r3, #0
 80222b6:	d001      	beq.n	80222bc <imageProcessOutputImage+0xb2>
                return cerror;
 80222b8:	7efb      	ldrb	r3, [r7, #27]
 80222ba:	e10e      	b.n	80224da <imageProcessOutputImage+0x2d0>

            //Update application check computation tag (could be integrity tag or
            //authentication tag or hash signature tag)
            cerror = verifyProcess(&image->verifyContext, (uint8_t*)&imgHeader->headCrc, CRC32_DIGEST_SIZE);
 80222bc:	68fb      	ldr	r3, [r7, #12]
 80222be:	f503 702e 	add.w	r0, r3, #696	@ 0x2b8
 80222c2:	697b      	ldr	r3, [r7, #20]
 80222c4:	333c      	adds	r3, #60	@ 0x3c
 80222c6:	2204      	movs	r2, #4
 80222c8:	4619      	mov	r1, r3
 80222ca:	f000 fff9 	bl	80232c0 <verifyProcess>
 80222ce:	4603      	mov	r3, r0
 80222d0:	76fb      	strb	r3, [r7, #27]
            //Is any error?
            if(cerror)
 80222d2:	7efb      	ldrb	r3, [r7, #27]
 80222d4:	2b00      	cmp	r3, #0
 80222d6:	d001      	beq.n	80222dc <imageProcessOutputImage+0xd2>
                return cerror;
 80222d8:	7efb      	ldrb	r3, [r7, #27]
 80222da:	e0fe      	b.n	80224da <imageProcessOutputImage+0x2d0>

            //Write new image header (with flush)
            cerror = memoryWriteSlot(image->activeSlot, image->pos, (uint8_t*)imgHeader,
 80222dc:	68fb      	ldr	r3, [r7, #12]
 80222de:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 80222e2:	68fb      	ldr	r3, [r7, #12]
 80222e4:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 80222e8:	2302      	movs	r3, #2
 80222ea:	9301      	str	r3, [sp, #4]
 80222ec:	f107 0310 	add.w	r3, r7, #16
 80222f0:	9300      	str	r3, [sp, #0]
 80222f2:	2340      	movs	r3, #64	@ 0x40
 80222f4:	697a      	ldr	r2, [r7, #20]
 80222f6:	f000 fc65 	bl	8022bc4 <memoryWriteSlot>
 80222fa:	4603      	mov	r3, r0
 80222fc:	76fb      	strb	r3, [r7, #27]
               sizeof(ImageHeader), &written, MEMORY_WRITE_RESET_FLAG);
            if(cerror)
 80222fe:	7efb      	ldrb	r3, [r7, #27]
 8022300:	2b00      	cmp	r3, #0
 8022302:	d001      	beq.n	8022308 <imageProcessOutputImage+0xfe>
                return cerror;
 8022304:	7efb      	ldrb	r3, [r7, #27]
 8022306:	e0e8      	b.n	80224da <imageProcessOutputImage+0x2d0>

            //Update firmware write position
            image->pos += written;
 8022308:	68fb      	ldr	r3, [r7, #12]
 802230a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 802230e:	693b      	ldr	r3, [r7, #16]
 8022310:	441a      	add	r2, r3
 8022312:	68fb      	ldr	r3, [r7, #12]
 8022314:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            //Update firmware write position
            image->pos += written;
#endif

            //Reset buffer position
            image->bufferPos = image->buffer;
 8022318:	68fa      	ldr	r2, [r7, #12]
 802231a:	68fb      	ldr	r3, [r7, #12]
 802231c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
            //Reset buffer data
            memset(image->buffer, 0x00, sizeof(image->buffer));
 8022320:	68fb      	ldr	r3, [r7, #12]
 8022322:	2280      	movs	r2, #128	@ 0x80
 8022324:	2100      	movs	r1, #0
 8022326:	4618      	mov	r0, r3
 8022328:	f00d fb10 	bl	802f94c <memset>
            //Reset buffer data length
            image->bufferLen = 0;
 802232c:	68fb      	ldr	r3, [r7, #12]
 802232e:	2200      	movs	r2, #0
 8022330:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            //Change state
            imageChangeState(image, IMAGE_STATE_WRITE_APP_DATA);
 8022334:	2108      	movs	r1, #8
 8022336:	68f8      	ldr	r0, [r7, #12]
 8022338:	f000 fba3 	bl	8022a82 <imageChangeState>
 802233c:	e0c8      	b.n	80224d0 <imageProcessOutputImage+0x2c6>
        }
        //Format image app
        else if(image->state == IMAGE_STATE_WRITE_APP_DATA)
 802233e:	68fb      	ldr	r3, [r7, #12]
 8022340:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8022344:	2b08      	cmp	r3, #8
 8022346:	f040 80c3 	bne.w	80224d0 <imageProcessOutputImage+0x2c6>
        {
            //Reached the end of image firmware binary section?
            if(image->written + image->bufferLen == image->firmwareLength)
 802234a:	68fb      	ldr	r3, [r7, #12]
 802234c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8022350:	68fb      	ldr	r3, [r7, #12]
 8022352:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8022356:	441a      	add	r2, r3
 8022358:	68fb      	ldr	r3, [r7, #12]
 802235a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 802235e:	429a      	cmp	r2, r3
 8022360:	d16c      	bne.n	802243c <imageProcessOutputImage+0x232>

                //Update firmware write position
                image->pos += written;
#else
                //Update image check data computation tag (crc tag)
                cerror = verifyProcess(&image->verifyContext, image->buffer, image->bufferLen);
 8022362:	68fb      	ldr	r3, [r7, #12]
 8022364:	f503 702e 	add.w	r0, r3, #696	@ 0x2b8
 8022368:	68f9      	ldr	r1, [r7, #12]
 802236a:	68fb      	ldr	r3, [r7, #12]
 802236c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8022370:	461a      	mov	r2, r3
 8022372:	f000 ffa5 	bl	80232c0 <verifyProcess>
 8022376:	4603      	mov	r3, r0
 8022378:	76fb      	strb	r3, [r7, #27]
                if(cerror)
 802237a:	7efb      	ldrb	r3, [r7, #27]
 802237c:	2b00      	cmp	r3, #0
 802237e:	d001      	beq.n	8022384 <imageProcessOutputImage+0x17a>
                    return cerror;
 8022380:	7efb      	ldrb	r3, [r7, #27]
 8022382:	e0aa      	b.n	80224da <imageProcessOutputImage+0x2d0>

                //Write image data block into memory
                cerror = memoryWriteSlot(image->activeSlot, image->pos, image->buffer,
 8022384:	68fb      	ldr	r3, [r7, #12]
 8022386:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 802238a:	68fb      	ldr	r3, [r7, #12]
 802238c:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 8022390:	68fa      	ldr	r2, [r7, #12]
 8022392:	68fb      	ldr	r3, [r7, #12]
 8022394:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8022398:	2300      	movs	r3, #0
 802239a:	9301      	str	r3, [sp, #4]
 802239c:	f107 0310 	add.w	r3, r7, #16
 80223a0:	9300      	str	r3, [sp, #0]
 80223a2:	4623      	mov	r3, r4
 80223a4:	f000 fc0e 	bl	8022bc4 <memoryWriteSlot>
 80223a8:	4603      	mov	r3, r0
 80223aa:	76fb      	strb	r3, [r7, #27]
                   image->bufferLen, &written, MEMORY_WRITE_DEFAULT_FLAG);
                if(cerror)
 80223ac:	7efb      	ldrb	r3, [r7, #27]
 80223ae:	2b00      	cmp	r3, #0
 80223b0:	d001      	beq.n	80223b6 <imageProcessOutputImage+0x1ac>
                    return cerror;
 80223b2:	7efb      	ldrb	r3, [r7, #27]
 80223b4:	e091      	b.n	80224da <imageProcessOutputImage+0x2d0>

                //Update firmware write position
                image->pos += written;
 80223b6:	68fb      	ldr	r3, [r7, #12]
 80223b8:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80223bc:	693b      	ldr	r3, [r7, #16]
 80223be:	441a      	add	r2, r3
 80223c0:	68fb      	ldr	r3, [r7, #12]
 80223c2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif

                //Update written data
                image->written += n;
 80223c6:	68fb      	ldr	r3, [r7, #12]
 80223c8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80223cc:	69fb      	ldr	r3, [r7, #28]
 80223ce:	441a      	add	r2, r3
 80223d0:	68fb      	ldr	r3, [r7, #12]
 80223d2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                //Finalize image check data computation tag (crc tag)
                cerror = verifyGenerateCheckData(&image->verifyContext, image->buffer,
 80223d6:	68fb      	ldr	r3, [r7, #12]
 80223d8:	f503 702e 	add.w	r0, r3, #696	@ 0x2b8
 80223dc:	68f9      	ldr	r1, [r7, #12]
 80223de:	68fb      	ldr	r3, [r7, #12]
 80223e0:	f8d3 23e4 	ldr.w	r2, [r3, #996]	@ 0x3e4
 80223e4:	68fb      	ldr	r3, [r7, #12]
 80223e6:	3384      	adds	r3, #132	@ 0x84
 80223e8:	f001 f848 	bl	802347c <verifyGenerateCheckData>
 80223ec:	4603      	mov	r3, r0
 80223ee:	76fb      	strb	r3, [r7, #27]
                image->verifyContext.imageCheckDigestSize, &image->bufferLen);

                //Write new image check data tag (crc tag)
                cerror = memoryWriteSlot(image->activeSlot, image->pos, image->buffer,
 80223f0:	68fb      	ldr	r3, [r7, #12]
 80223f2:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 80223f6:	68fb      	ldr	r3, [r7, #12]
 80223f8:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 80223fc:	68fa      	ldr	r2, [r7, #12]
 80223fe:	68fb      	ldr	r3, [r7, #12]
 8022400:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8022404:	2301      	movs	r3, #1
 8022406:	9301      	str	r3, [sp, #4]
 8022408:	f107 0310 	add.w	r3, r7, #16
 802240c:	9300      	str	r3, [sp, #0]
 802240e:	4623      	mov	r3, r4
 8022410:	f000 fbd8 	bl	8022bc4 <memoryWriteSlot>
 8022414:	4603      	mov	r3, r0
 8022416:	76fb      	strb	r3, [r7, #27]
                   image->bufferLen, &written, MEMORY_WRITE_FORCE_FLAG);
                if(cerror)
 8022418:	7efb      	ldrb	r3, [r7, #27]
 802241a:	2b00      	cmp	r3, #0
 802241c:	d001      	beq.n	8022422 <imageProcessOutputImage+0x218>
                    return cerror;
 802241e:	7efb      	ldrb	r3, [r7, #27]
 8022420:	e05b      	b.n	80224da <imageProcessOutputImage+0x2d0>

                //Update firmware write position
                image->pos += written;
 8022422:	68fb      	ldr	r3, [r7, #12]
 8022424:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8022428:	693b      	ldr	r3, [r7, #16]
 802242a:	441a      	add	r2, r3
 802242c:	68fb      	ldr	r3, [r7, #12]
 802242e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

                //Change state
                imageChangeState(image, IMAGE_STATE_WRITE_APP_END);
 8022432:	210a      	movs	r1, #10
 8022434:	68f8      	ldr	r0, [r7, #12]
 8022436:	f000 fb24 	bl	8022a82 <imageChangeState>
 802243a:	e049      	b.n	80224d0 <imageProcessOutputImage+0x2c6>
                memcpy(image->buffer, image->bufferPos, image->bufferLen);
                //Reset buffer position
                image->bufferPos = image->buffer + image->bufferLen;
#else
                //Update image check data computation tag (crc tag)
                cerror = verifyProcess(&image->verifyContext, image->buffer, image->bufferLen);
 802243c:	68fb      	ldr	r3, [r7, #12]
 802243e:	f503 702e 	add.w	r0, r3, #696	@ 0x2b8
 8022442:	68f9      	ldr	r1, [r7, #12]
 8022444:	68fb      	ldr	r3, [r7, #12]
 8022446:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 802244a:	461a      	mov	r2, r3
 802244c:	f000 ff38 	bl	80232c0 <verifyProcess>
 8022450:	4603      	mov	r3, r0
 8022452:	76fb      	strb	r3, [r7, #27]
                if(cerror)
 8022454:	7efb      	ldrb	r3, [r7, #27]
 8022456:	2b00      	cmp	r3, #0
 8022458:	d001      	beq.n	802245e <imageProcessOutputImage+0x254>
                    return cerror;
 802245a:	7efb      	ldrb	r3, [r7, #27]
 802245c:	e03d      	b.n	80224da <imageProcessOutputImage+0x2d0>

                //Write encrypted image data into memory
                cerror = memoryWriteSlot(image->activeSlot, image->pos, image->buffer,
 802245e:	68fb      	ldr	r3, [r7, #12]
 8022460:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 8022464:	68fb      	ldr	r3, [r7, #12]
 8022466:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 802246a:	68fa      	ldr	r2, [r7, #12]
 802246c:	68fb      	ldr	r3, [r7, #12]
 802246e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8022472:	2300      	movs	r3, #0
 8022474:	9301      	str	r3, [sp, #4]
 8022476:	f107 0310 	add.w	r3, r7, #16
 802247a:	9300      	str	r3, [sp, #0]
 802247c:	4623      	mov	r3, r4
 802247e:	f000 fba1 	bl	8022bc4 <memoryWriteSlot>
 8022482:	4603      	mov	r3, r0
 8022484:	76fb      	strb	r3, [r7, #27]
                   image->bufferLen, &written, MEMORY_WRITE_DEFAULT_FLAG);
                if(cerror)
 8022486:	7efb      	ldrb	r3, [r7, #27]
 8022488:	2b00      	cmp	r3, #0
 802248a:	d001      	beq.n	8022490 <imageProcessOutputImage+0x286>
                    return cerror;
 802248c:	7efb      	ldrb	r3, [r7, #27]
 802248e:	e024      	b.n	80224da <imageProcessOutputImage+0x2d0>

                //Update firmware write position
                image->pos += written;
 8022490:	68fb      	ldr	r3, [r7, #12]
 8022492:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8022496:	693b      	ldr	r3, [r7, #16]
 8022498:	441a      	add	r2, r3
 802249a:	68fb      	ldr	r3, [r7, #12]
 802249c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

                //Update context buffer length
                image->written += image->bufferLen;
 80224a0:	68fb      	ldr	r3, [r7, #12]
 80224a2:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80224a6:	68fb      	ldr	r3, [r7, #12]
 80224a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80224ac:	441a      	add	r2, r3
 80224ae:	68fb      	ldr	r3, [r7, #12]
 80224b0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                //Update buffer data length
                image->bufferLen = 0;
 80224b4:	68fb      	ldr	r3, [r7, #12]
 80224b6:	2200      	movs	r2, #0
 80224b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                //Reset buffer position
                image->bufferPos = image->buffer;
 80224bc:	68fa      	ldr	r2, [r7, #12]
 80224be:	68fb      	ldr	r3, [r7, #12]
 80224c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                //Reset buffer
                memset(image->buffer, 0, sizeof(image->buffer));
 80224c4:	68fb      	ldr	r3, [r7, #12]
 80224c6:	2280      	movs	r2, #128	@ 0x80
 80224c8:	2100      	movs	r1, #0
 80224ca:	4618      	mov	r0, r3
 80224cc:	f00d fa3e 	bl	802f94c <memset>
    while(length > 0)
 80224d0:	687b      	ldr	r3, [r7, #4]
 80224d2:	2b00      	cmp	r3, #0
 80224d4:	f47f aeab 	bne.w	802222e <imageProcessOutputImage+0x24>
            //For sanity
        }
    }

    //Successful process
    return CBOOT_NO_ERROR;
 80224d8:	2300      	movs	r3, #0
}
 80224da:	4618      	mov	r0, r3
 80224dc:	3724      	adds	r7, #36	@ 0x24
 80224de:	46bd      	mov	sp, r7
 80224e0:	bd90      	pop	{r4, r7, pc}

080224e2 <imageProcessAppHeader>:
 * @param[in,out] context Pointer to the ImageProcess context
 * @return Error code.
 **/

cboot_error_t imageProcessAppHeader(ImageProcessContext *context)
{
 80224e2:	b580      	push	{r7, lr}
 80224e4:	b088      	sub	sp, #32
 80224e6:	af00      	add	r7, sp, #0
 80224e8:	6078      	str	r0, [r7, #4]
    Image *imageIn;
    size_t n;
    size_t outputSize;

    //Check parameter validity
    if (context == NULL)
 80224ea:	687b      	ldr	r3, [r7, #4]
 80224ec:	2b00      	cmp	r3, #0
 80224ee:	d101      	bne.n	80224f4 <imageProcessAppHeader+0x12>
        return CBOOT_ERROR_INVALID_PARAMETERS;
 80224f0:	2304      	movs	r3, #4
 80224f2:	e0bd      	b.n	8022670 <imageProcessAppHeader+0x18e>

    //Point to output image context
    imageIn = &context->inputImage;
 80224f4:	687b      	ldr	r3, [r7, #4]
 80224f6:	61fb      	str	r3, [r7, #28]
    imageOut = &context->outputImage;
 80224f8:	687b      	ldr	r3, [r7, #4]
 80224fa:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 80224fe:	61bb      	str	r3, [r7, #24]

    //Check current input image process state
    if(imageIn->state != IMAGE_STATE_RECV_APP_HEADER)
 8022500:	69fb      	ldr	r3, [r7, #28]
 8022502:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8022506:	2b01      	cmp	r3, #1
 8022508:	d001      	beq.n	802250e <imageProcessAppHeader+0x2c>
        return CBOOT_ERROR_INVALID_STATE;
 802250a:	2316      	movs	r3, #22
 802250c:	e0b0      	b.n	8022670 <imageProcessAppHeader+0x18e>

    //Initialize variable
    n = 0;
 802250e:	2300      	movs	r3, #0
 8022510:	617b      	str	r3, [r7, #20]
    imgHeader = NULL;
 8022512:	2300      	movs	r3, #0
 8022514:	60bb      	str	r3, [r7, #8]
    outputSize = 0;
 8022516:	2300      	movs	r3, #0
 8022518:	613b      	str	r3, [r7, #16]

    //Is buffer full enough to contain an image header?
    if (imageIn->bufferLen >= sizeof(ImageHeader))
 802251a:	69fb      	ldr	r3, [r7, #28]
 802251c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8022520:	2b3f      	cmp	r3, #63	@ 0x3f
 8022522:	f240 80a4 	bls.w	802266e <imageProcessAppHeader+0x18c>
    {
        //Debug message
        TRACE_DEBUG("Processing firmware image header...\r\n");

        //Get input image header
        cerror = imageGetHeader(imageIn->buffer, imageIn->bufferLen, &imgHeader);
 8022526:	69f8      	ldr	r0, [r7, #28]
 8022528:	69fb      	ldr	r3, [r7, #28]
 802252a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 802252e:	f107 0208 	add.w	r2, r7, #8
 8022532:	4619      	mov	r1, r3
 8022534:	f7ff fcb0 	bl	8021e98 <imageGetHeader>
 8022538:	4603      	mov	r3, r0
 802253a:	73fb      	strb	r3, [r7, #15]
        //Is any error?
        if(cerror)
 802253c:	7bfb      	ldrb	r3, [r7, #15]
 802253e:	2b00      	cmp	r3, #0
 8022540:	d001      	beq.n	8022546 <imageProcessAppHeader+0x64>
        {
            //Debug message
            TRACE_INFO("Input image header is invalid!\r\n");
            //Forward error
            return cerror;
 8022542:	7bfb      	ldrb	r3, [r7, #15]
 8022544:	e094      	b.n	8022670 <imageProcessAppHeader+0x18e>
        }

        //Check anti-rollback callback
        if(context->imgAntiRollbackCallback != NULL)
 8022546:	687b      	ldr	r3, [r7, #4]
 8022548:	f8d3 3bec 	ldr.w	r3, [r3, #3052]	@ 0xbec
 802254c:	2b00      	cmp	r3, #0
 802254e:	d00f      	beq.n	8022570 <imageProcessAppHeader+0x8e>
        {
            //Decide whether to perform the update or not in regards of the
            //  firmware application version inside the update image.
            if(!context->imgAntiRollbackCallback(context->currentAppVersion, imgHeader->dataVers))
 8022550:	687b      	ldr	r3, [r7, #4]
 8022552:	f8d3 3bec 	ldr.w	r3, [r3, #3052]	@ 0xbec
 8022556:	687a      	ldr	r2, [r7, #4]
 8022558:	f8d2 0be8 	ldr.w	r0, [r2, #3048]	@ 0xbe8
 802255c:	68ba      	ldr	r2, [r7, #8]
 802255e:	f8d2 2011 	ldr.w	r2, [r2, #17]
 8022562:	4611      	mov	r1, r2
 8022564:	4798      	blx	r3
 8022566:	4603      	mov	r3, r0
 8022568:	2b00      	cmp	r3, #0
 802256a:	d101      	bne.n	8022570 <imageProcessAppHeader+0x8e>
            {
                //Debug message
                TRACE_INFO("Update Aborted! Incorrect update image application version.\r\n");
                //Forward error
                return CBOOT_ERROR_INCORRECT_IMAGE_APP_VERSION;
 802256c:	230e      	movs	r3, #14
 802256e:	e07f      	b.n	8022670 <imageProcessAppHeader+0x18e>
            }
        }

        //Check the header image type
        if(imgHeader->imgType != IMAGE_TYPE_APP)
 8022570:	68bb      	ldr	r3, [r7, #8]
 8022572:	7a1b      	ldrb	r3, [r3, #8]
 8022574:	2b01      	cmp	r3, #1
 8022576:	d001      	beq.n	802257c <imageProcessAppHeader+0x9a>
        {
            //Debug message
            TRACE_ERROR("Invalid header image type!\r\n");
            return CBOOT_ERROR_INVALID_HEADER_APP_TYPE;
 8022578:	2309      	movs	r3, #9
 802257a:	e079      	b.n	8022670 <imageProcessAppHeader+0x18e>
        }

        //Check output type
        if(imageOut->activeSlot->cType & SLOT_CONTENT_BINARY)
 802257c:	69bb      	ldr	r3, [r7, #24]
 802257e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8022582:	785b      	ldrb	r3, [r3, #1]
 8022584:	f003 0308 	and.w	r3, r3, #8
 8022588:	2b00      	cmp	r3, #0
 802258a:	d00c      	beq.n	80225a6 <imageProcessAppHeader+0xc4>
        {
            //Compute output binary size
            outputSize = imgHeader->dataSize;
 802258c:	68bb      	ldr	r3, [r7, #8]
 802258e:	f8d3 300d 	ldr.w	r3, [r3, #13]
 8022592:	613b      	str	r3, [r7, #16]

            //Would output firmware overcome the memory slot holding it?
            if (outputSize > imageOut->activeSlot->size)
 8022594:	69bb      	ldr	r3, [r7, #24]
 8022596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 802259a:	68db      	ldr	r3, [r3, #12]
 802259c:	693a      	ldr	r2, [r7, #16]
 802259e:	429a      	cmp	r2, r3
 80225a0:	d914      	bls.n	80225cc <imageProcessAppHeader+0xea>
            {
                //Debug message
                TRACE_ERROR("Output binary would be bigger the memory slot holding it\r\n");
                //Forward error
                return CBOOT_ERROR_BUFFER_OVERFLOW;
 80225a2:	2317      	movs	r3, #23
 80225a4:	e064      	b.n	8022670 <imageProcessAppHeader+0x18e>
#if ((CIPHER_SUPPORT == ENABLED) && (IMAGE_OUTPUT_ENCRYPTED == ENABLED))
            outputSize = imgHeader->dataSize + sizeof(ImageHeader) +
                imageOut->cipherEngine.ivLen +
                imageOut->verifyContext.verifySettings.integrityAlgo->digestSize;
#else
            outputSize = imgHeader->dataSize + sizeof(ImageHeader) +
 80225a6:	68bb      	ldr	r3, [r7, #8]
 80225a8:	f8d3 200d 	ldr.w	r2, [r3, #13]
                imageOut->verifyContext.verifySettings.integrityAlgo->digestSize;
 80225ac:	69bb      	ldr	r3, [r7, #24]
 80225ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80225b2:	695b      	ldr	r3, [r3, #20]
            outputSize = imgHeader->dataSize + sizeof(ImageHeader) +
 80225b4:	4413      	add	r3, r2
 80225b6:	3340      	adds	r3, #64	@ 0x40
 80225b8:	613b      	str	r3, [r7, #16]
#endif
            //Would output image overcome the memory slot holding it?
            if (outputSize > imageOut->activeSlot->size)
 80225ba:	69bb      	ldr	r3, [r7, #24]
 80225bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80225c0:	68db      	ldr	r3, [r3, #12]
 80225c2:	693a      	ldr	r2, [r7, #16]
 80225c4:	429a      	cmp	r2, r3
 80225c6:	d901      	bls.n	80225cc <imageProcessAppHeader+0xea>
            {
                //Debug message
                TRACE_ERROR("Output image would be bigger than the memory slot holding it!\r\n");
                //Forward error
                return CBOOT_ERROR_BUFFER_OVERFLOW;
 80225c8:	2317      	movs	r3, #23
 80225ca:	e051      	b.n	8022670 <imageProcessAppHeader+0x18e>
            }
        }

        //Save application firmware length
        imageOut->firmwareLength = imgHeader->dataSize;
 80225cc:	68bb      	ldr	r3, [r7, #8]
 80225ce:	f8d3 200d 	ldr.w	r2, [r3, #13]
 80225d2:	69bb      	ldr	r3, [r7, #24]
 80225d4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        imageIn->firmwareLength = imgHeader->dataSize;
 80225d8:	68bb      	ldr	r3, [r7, #8]
 80225da:	f8d3 200d 	ldr.w	r2, [r3, #13]
 80225de:	69fb      	ldr	r3, [r7, #28]
 80225e0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        //Check output type
        if(!(imageOut->activeSlot->cType & SLOT_CONTENT_BINARY))
 80225e4:	69bb      	ldr	r3, [r7, #24]
 80225e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80225ea:	785b      	ldrb	r3, [r3, #1]
 80225ec:	f003 0308 	and.w	r3, r3, #8
 80225f0:	2b00      	cmp	r3, #0
 80225f2:	d10c      	bne.n	802260e <imageProcessAppHeader+0x12c>
        {
            //Process parsed image input header for later output image generation
            cerror = imageProcessOutput(context, (uint8_t*)imgHeader, sizeof(ImageHeader));
 80225f4:	68bb      	ldr	r3, [r7, #8]
 80225f6:	2240      	movs	r2, #64	@ 0x40
 80225f8:	4619      	mov	r1, r3
 80225fa:	6878      	ldr	r0, [r7, #4]
 80225fc:	f7ff fcd3 	bl	8021fa6 <imageProcessOutput>
 8022600:	4603      	mov	r3, r0
 8022602:	73fb      	strb	r3, [r7, #15]
            if(cerror)
 8022604:	7bfb      	ldrb	r3, [r7, #15]
 8022606:	2b00      	cmp	r3, #0
 8022608:	d001      	beq.n	802260e <imageProcessAppHeader+0x12c>
                return cerror;
 802260a:	7bfb      	ldrb	r3, [r7, #15]
 802260c:	e030      	b.n	8022670 <imageProcessAppHeader+0x18e>
        }

        //Check image header integrity
        cerror = verifyProcess(&imageIn->verifyContext, (uint8_t*)&imgHeader->headCrc, CRC32_DIGEST_SIZE);
 802260e:	69fb      	ldr	r3, [r7, #28]
 8022610:	f503 702e 	add.w	r0, r3, #696	@ 0x2b8
 8022614:	68bb      	ldr	r3, [r7, #8]
 8022616:	333c      	adds	r3, #60	@ 0x3c
 8022618:	2204      	movs	r2, #4
 802261a:	4619      	mov	r1, r3
 802261c:	f000 fe50 	bl	80232c0 <verifyProcess>
 8022620:	4603      	mov	r3, r0
 8022622:	73fb      	strb	r3, [r7, #15]
        //Is any error?
        if(cerror)
 8022624:	7bfb      	ldrb	r3, [r7, #15]
 8022626:	2b00      	cmp	r3, #0
 8022628:	d001      	beq.n	802262e <imageProcessAppHeader+0x14c>
            return cerror;
 802262a:	7bfb      	ldrb	r3, [r7, #15]
 802262c:	e020      	b.n	8022670 <imageProcessAppHeader+0x18e>

        //Remove header from buffer
        n = imageIn->bufferLen - sizeof(ImageHeader);
 802262e:	69fb      	ldr	r3, [r7, #28]
 8022630:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8022634:	3b40      	subs	r3, #64	@ 0x40
 8022636:	617b      	str	r3, [r7, #20]
        memcpy(imageIn->buffer, imageIn->buffer + sizeof(ImageHeader), n);
 8022638:	69f8      	ldr	r0, [r7, #28]
 802263a:	69fb      	ldr	r3, [r7, #28]
 802263c:	3340      	adds	r3, #64	@ 0x40
 802263e:	697a      	ldr	r2, [r7, #20]
 8022640:	4619      	mov	r1, r3
 8022642:	f00d fa01 	bl	802fa48 <memcpy>
        imageIn->bufferPos -= sizeof(ImageHeader);
 8022646:	69fb      	ldr	r3, [r7, #28]
 8022648:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802264c:	f1a3 0240 	sub.w	r2, r3, #64	@ 0x40
 8022650:	69fb      	ldr	r3, [r7, #28]
 8022652:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        imageIn->bufferLen -= sizeof(ImageHeader);
 8022656:	69fb      	ldr	r3, [r7, #28]
 8022658:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 802265c:	f1a3 0240 	sub.w	r2, r3, #64	@ 0x40
 8022660:	69fb      	ldr	r3, [r7, #28]
 8022662:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        //Change image state
        imageChangeState(imageIn, IMAGE_STATE_RECV_APP_DATA);
 8022666:	2102      	movs	r1, #2
 8022668:	69f8      	ldr	r0, [r7, #28]
 802266a:	f000 fa0a 	bl	8022a82 <imageChangeState>
    }

    // Successful process
    return CBOOT_NO_ERROR;
 802266e:	2300      	movs	r3, #0
}
 8022670:	4618      	mov	r0, r3
 8022672:	3720      	adds	r7, #32
 8022674:	46bd      	mov	sp, r7
 8022676:	bd80      	pop	{r7, pc}

08022678 <imageProcessAppData>:
 * @param[in,out] context Pointer to the ImageProcess context
 * @return Error code.
 **/

cboot_error_t imageProcessAppData(ImageProcessContext *context)
{
 8022678:	b580      	push	{r7, lr}
 802267a:	b086      	sub	sp, #24
 802267c:	af00      	add	r7, sp, #0
 802267e:	6078      	str	r0, [r7, #4]
    cboot_error_t cerror;
    uint_t dataLength;
    Image *imageIn;

    //Check parameter validity
    if (context == NULL)
 8022680:	687b      	ldr	r3, [r7, #4]
 8022682:	2b00      	cmp	r3, #0
 8022684:	d101      	bne.n	802268a <imageProcessAppData+0x12>
        return CBOOT_ERROR_INVALID_PARAMETERS;
 8022686:	2304      	movs	r3, #4
 8022688:	e12f      	b.n	80228ea <imageProcessAppData+0x272>

    //Point to image input context
    imageIn = &context->inputImage;
 802268a:	687b      	ldr	r3, [r7, #4]
 802268c:	617b      	str	r3, [r7, #20]

    //Check current input image process state
    if(imageIn->state != IMAGE_STATE_RECV_APP_DATA)
 802268e:	697b      	ldr	r3, [r7, #20]
 8022690:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8022694:	2b02      	cmp	r3, #2
 8022696:	d001      	beq.n	802269c <imageProcessAppData+0x24>
        return CBOOT_ERROR_INVALID_STATE;
 8022698:	2316      	movs	r3, #22
 802269a:	e126      	b.n	80228ea <imageProcessAppData+0x272>

#if ((CIPHER_SUPPORT == ENABLED) && (IMAGE_INPUT_ENCRYPTED == ENABLED))
    //Receiving image application cipher iv?
    //if(context->cipherEngine.algo != NULL && !context->ivRetrieved)
    if((imageIn->cipherEngine.algo != NULL) && !imageIn->ivRetrieved)
 802269c:	697b      	ldr	r3, [r7, #20]
 802269e:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 80226a2:	2b00      	cmp	r3, #0
 80226a4:	d00f      	beq.n	80226c6 <imageProcessAppData+0x4e>
 80226a6:	697b      	ldr	r3, [r7, #20]
 80226a8:	f8d3 32ac 	ldr.w	r3, [r3, #684]	@ 0x2ac
 80226ac:	2b00      	cmp	r3, #0
 80226ae:	d10a      	bne.n	80226c6 <imageProcessAppData+0x4e>
    {
        //Process application cipher initialisation vector here
        cerror = imageProcessAppCipherIv(context);
 80226b0:	6878      	ldr	r0, [r7, #4]
 80226b2:	f000 f97c 	bl	80229ae <imageProcessAppCipherIv>
 80226b6:	4603      	mov	r3, r0
 80226b8:	74fb      	strb	r3, [r7, #19]
        //Is any error?
        if (cerror)
 80226ba:	7cfb      	ldrb	r3, [r7, #19]
 80226bc:	2b00      	cmp	r3, #0
 80226be:	f000 8113 	beq.w	80228e8 <imageProcessAppData+0x270>
            return cerror;
 80226c2:	7cfb      	ldrb	r3, [r7, #19]
 80226c4:	e111      	b.n	80228ea <imageProcessAppData+0x272>
    }
    //Receiving CRC of the non-encrypted image data (application binary)
    else if (imageIn->bufferLen >= imageIn->cipherEngine.algo->blockSize && !imageIn->magicNumberCrcRetrieved)
 80226c6:	697b      	ldr	r3, [r7, #20]
 80226c8:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80226cc:	697b      	ldr	r3, [r7, #20]
 80226ce:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 80226d2:	68db      	ldr	r3, [r3, #12]
 80226d4:	429a      	cmp	r2, r3
 80226d6:	d35c      	bcc.n	8022792 <imageProcessAppData+0x11a>
 80226d8:	697b      	ldr	r3, [r7, #20]
 80226da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80226de:	2b00      	cmp	r3, #0
 80226e0:	d157      	bne.n	8022792 <imageProcessAppData+0x11a>
    {
        //Update application check computation tag (could be integrity tag or
        //authentification tag or hash signature tag)
        cerror = verifyProcess(&imageIn->verifyContext, imageIn->buffer, imageIn->cipherEngine.algo->blockSize);
 80226e2:	697b      	ldr	r3, [r7, #20]
 80226e4:	f503 702e 	add.w	r0, r3, #696	@ 0x2b8
 80226e8:	6979      	ldr	r1, [r7, #20]
 80226ea:	697b      	ldr	r3, [r7, #20]
 80226ec:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 80226f0:	68db      	ldr	r3, [r3, #12]
 80226f2:	461a      	mov	r2, r3
 80226f4:	f000 fde4 	bl	80232c0 <verifyProcess>
 80226f8:	4603      	mov	r3, r0
 80226fa:	74fb      	strb	r3, [r7, #19]
        //Is any error?
        if(cerror)
 80226fc:	7cfb      	ldrb	r3, [r7, #19]
 80226fe:	2b00      	cmp	r3, #0
 8022700:	d001      	beq.n	8022706 <imageProcessAppData+0x8e>
            return cerror;
 8022702:	7cfb      	ldrb	r3, [r7, #19]
 8022704:	e0f1      	b.n	80228ea <imageProcessAppData+0x272>

        //Decrypt application data
        cerror = cipherDecryptData(&imageIn->cipherEngine, imageIn->buffer, imageIn->cipherEngine.algo->blockSize);
 8022706:	697b      	ldr	r3, [r7, #20]
 8022708:	f103 00a4 	add.w	r0, r3, #164	@ 0xa4
 802270c:	6979      	ldr	r1, [r7, #20]
 802270e:	697b      	ldr	r3, [r7, #20]
 8022710:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 8022714:	68db      	ldr	r3, [r3, #12]
 8022716:	461a      	mov	r2, r3
 8022718:	f000 fcfc 	bl	8023114 <cipherDecryptData>
 802271c:	4603      	mov	r3, r0
 802271e:	74fb      	strb	r3, [r7, #19]

        //Is any error?
        if (cerror)
 8022720:	7cfb      	ldrb	r3, [r7, #19]
 8022722:	2b00      	cmp	r3, #0
 8022724:	d001      	beq.n	802272a <imageProcessAppData+0xb2>
            return cerror;
 8022726:	7cfb      	ldrb	r3, [r7, #19]
 8022728:	e0df      	b.n	80228ea <imageProcessAppData+0x272>

        //Save magic number crc (extract only first 4bytes, remaining 12 bytes should all zeros)
        memcpy((uint8_t*)&imageIn->magicNumberCrc, imageIn->buffer, CRC32_DIGEST_SIZE);
 802272a:	697b      	ldr	r3, [r7, #20]
 802272c:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 8022730:	697a      	ldr	r2, [r7, #20]
 8022732:	6812      	ldr	r2, [r2, #0]
 8022734:	601a      	str	r2, [r3, #0]
        imageIn->magicNumberCrcRetrieved = TRUE;
 8022736:	697b      	ldr	r3, [r7, #20]
 8022738:	2201      	movs	r2, #1
 802273a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4

        //Remove processed data (cipher magic number) from buffer
        memcpy(imageIn->buffer, imageIn->buffer + imageIn->cipherEngine.algo->blockSize,
 802273e:	6978      	ldr	r0, [r7, #20]
 8022740:	697a      	ldr	r2, [r7, #20]
 8022742:	697b      	ldr	r3, [r7, #20]
 8022744:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 8022748:	68db      	ldr	r3, [r3, #12]
 802274a:	18d1      	adds	r1, r2, r3
            imageIn->bufferLen - imageIn->cipherEngine.algo->blockSize);
 802274c:	697b      	ldr	r3, [r7, #20]
 802274e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8022752:	697b      	ldr	r3, [r7, #20]
 8022754:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 8022758:	68db      	ldr	r3, [r3, #12]
        memcpy(imageIn->buffer, imageIn->buffer + imageIn->cipherEngine.algo->blockSize,
 802275a:	1ad3      	subs	r3, r2, r3
 802275c:	461a      	mov	r2, r3
 802275e:	f00d f973 	bl	802fa48 <memcpy>
        imageIn->bufferPos -= imageIn->cipherEngine.algo->blockSize;
 8022762:	697b      	ldr	r3, [r7, #20]
 8022764:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8022768:	697b      	ldr	r3, [r7, #20]
 802276a:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 802276e:	68db      	ldr	r3, [r3, #12]
 8022770:	425b      	negs	r3, r3
 8022772:	441a      	add	r2, r3
 8022774:	697b      	ldr	r3, [r7, #20]
 8022776:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        imageIn->bufferLen -= imageIn->cipherEngine.algo->blockSize;
 802277a:	697b      	ldr	r3, [r7, #20]
 802277c:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8022780:	697b      	ldr	r3, [r7, #20]
 8022782:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 8022786:	68db      	ldr	r3, [r3, #12]
 8022788:	1ad2      	subs	r2, r2, r3
 802278a:	697b      	ldr	r3, [r7, #20]
 802278c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8022790:	e0aa      	b.n	80228e8 <imageProcessAppData+0x270>
    //Receiving image firmware data?
    if(1)
    {
#endif
        //Is buffer full or full enough to contain last application data?
        if ((imageIn->bufferLen == sizeof(imageIn->buffer)) ||
 8022792:	697b      	ldr	r3, [r7, #20]
 8022794:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8022798:	2b80      	cmp	r3, #128	@ 0x80
 802279a:	d00c      	beq.n	80227b6 <imageProcessAppData+0x13e>
            (imageIn->written + imageIn->bufferLen >= imageIn->firmwareLength))
 802279c:	697b      	ldr	r3, [r7, #20]
 802279e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80227a2:	697b      	ldr	r3, [r7, #20]
 80227a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80227a8:	441a      	add	r2, r3
 80227aa:	697b      	ldr	r3, [r7, #20]
 80227ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
        if ((imageIn->bufferLen == sizeof(imageIn->buffer)) ||
 80227b0:	429a      	cmp	r2, r3
 80227b2:	f0c0 8099 	bcc.w	80228e8 <imageProcessAppData+0x270>
        {
            //We must not process more data than the firmware length
            dataLength = MIN(imageIn->bufferLen,
 80227b6:	697b      	ldr	r3, [r7, #20]
 80227b8:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80227bc:	697b      	ldr	r3, [r7, #20]
 80227be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80227c2:	1ad2      	subs	r2, r2, r3
 80227c4:	697b      	ldr	r3, [r7, #20]
 80227c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80227ca:	4293      	cmp	r3, r2
 80227cc:	bf28      	it	cs
 80227ce:	4613      	movcs	r3, r2
 80227d0:	60fb      	str	r3, [r7, #12]
                             imageIn->firmwareLength - imageIn->written);

            //Update application check computation tag (could be integrity tag or
            //authentication tag or hash signature tag)
            cerror = verifyProcess(&imageIn->verifyContext,
 80227d2:	697b      	ldr	r3, [r7, #20]
 80227d4:	f503 732e 	add.w	r3, r3, #696	@ 0x2b8
                                  imageIn->buffer, dataLength);
 80227d8:	6979      	ldr	r1, [r7, #20]
            cerror = verifyProcess(&imageIn->verifyContext,
 80227da:	68fa      	ldr	r2, [r7, #12]
 80227dc:	4618      	mov	r0, r3
 80227de:	f000 fd6f 	bl	80232c0 <verifyProcess>
 80227e2:	4603      	mov	r3, r0
 80227e4:	74fb      	strb	r3, [r7, #19]

            //Is any error?
            if (cerror)
 80227e6:	7cfb      	ldrb	r3, [r7, #19]
 80227e8:	2b00      	cmp	r3, #0
 80227ea:	d001      	beq.n	80227f0 <imageProcessAppData+0x178>
                return cerror;
 80227ec:	7cfb      	ldrb	r3, [r7, #19]
 80227ee:	e07c      	b.n	80228ea <imageProcessAppData+0x272>

#if ((CIPHER_SUPPORT == ENABLED) && (IMAGE_INPUT_ENCRYPTED == ENABLED))
            //Is application is encrypted?
            if (imageIn->cipherEngine.algo != NULL)
 80227f0:	697b      	ldr	r3, [r7, #20]
 80227f2:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 80227f6:	2b00      	cmp	r3, #0
 80227f8:	d00d      	beq.n	8022816 <imageProcessAppData+0x19e>
            {
                //Decrypt application data
                cerror = cipherDecryptData(&imageIn->cipherEngine, imageIn->buffer, dataLength);
 80227fa:	697b      	ldr	r3, [r7, #20]
 80227fc:	33a4      	adds	r3, #164	@ 0xa4
 80227fe:	6979      	ldr	r1, [r7, #20]
 8022800:	68fa      	ldr	r2, [r7, #12]
 8022802:	4618      	mov	r0, r3
 8022804:	f000 fc86 	bl	8023114 <cipherDecryptData>
 8022808:	4603      	mov	r3, r0
 802280a:	74fb      	strb	r3, [r7, #19]

                //Is any error?
                if (cerror)
 802280c:	7cfb      	ldrb	r3, [r7, #19]
 802280e:	2b00      	cmp	r3, #0
 8022810:	d001      	beq.n	8022816 <imageProcessAppData+0x19e>
                    return cerror;
 8022812:	7cfb      	ldrb	r3, [r7, #19]
 8022814:	e069      	b.n	80228ea <imageProcessAppData+0x272>
            }
#endif

            //Process/format output data
            cerror = imageProcessOutput(context,imageIn->buffer, dataLength);
 8022816:	697b      	ldr	r3, [r7, #20]
 8022818:	68fa      	ldr	r2, [r7, #12]
 802281a:	4619      	mov	r1, r3
 802281c:	6878      	ldr	r0, [r7, #4]
 802281e:	f7ff fbc2 	bl	8021fa6 <imageProcessOutput>
 8022822:	4603      	mov	r3, r0
 8022824:	74fb      	strb	r3, [r7, #19]
            //Is any error?
            if(cerror)
 8022826:	7cfb      	ldrb	r3, [r7, #19]
 8022828:	2b00      	cmp	r3, #0
 802282a:	d001      	beq.n	8022830 <imageProcessAppData+0x1b8>
                return cerror;
 802282c:	7cfb      	ldrb	r3, [r7, #19]
 802282e:	e05c      	b.n	80228ea <imageProcessAppData+0x272>

            //imgOutput->written += dataLength;
            imageIn->written += dataLength;
 8022830:	697b      	ldr	r3, [r7, #20]
 8022832:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8022836:	68fb      	ldr	r3, [r7, #12]
 8022838:	441a      	add	r2, r3
 802283a:	697b      	ldr	r3, [r7, #20]
 802283c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

            //Does the buffer contain remaining data?
            if (imageIn->bufferLen != dataLength)
 8022840:	697b      	ldr	r3, [r7, #20]
 8022842:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8022846:	68fa      	ldr	r2, [r7, #12]
 8022848:	429a      	cmp	r2, r3
 802284a:	d024      	beq.n	8022896 <imageProcessAppData+0x21e>
            {
               //Discard already processed data
               memset(imageIn->buffer, 0, dataLength);
 802284c:	697b      	ldr	r3, [r7, #20]
 802284e:	68fa      	ldr	r2, [r7, #12]
 8022850:	2100      	movs	r1, #0
 8022852:	4618      	mov	r0, r3
 8022854:	f00d f87a 	bl	802f94c <memset>

               //Put remaining data at buffer start
               memcpy(imageIn->buffer, imageIn->buffer + dataLength,
 8022858:	6978      	ldr	r0, [r7, #20]
 802285a:	697a      	ldr	r2, [r7, #20]
 802285c:	68fb      	ldr	r3, [r7, #12]
 802285e:	18d1      	adds	r1, r2, r3
                      imageIn->bufferLen - dataLength);
 8022860:	697b      	ldr	r3, [r7, #20]
 8022862:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
               memcpy(imageIn->buffer, imageIn->buffer + dataLength,
 8022866:	68fb      	ldr	r3, [r7, #12]
 8022868:	1ad3      	subs	r3, r2, r3
 802286a:	461a      	mov	r2, r3
 802286c:	f00d f8ec 	bl	802fa48 <memcpy>
               //Update buffer position and length
               imageIn->bufferPos = imageIn->buffer +
 8022870:	697a      	ldr	r2, [r7, #20]
                       (imageIn->bufferLen - dataLength);
 8022872:	697b      	ldr	r3, [r7, #20]
 8022874:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8022878:	68fb      	ldr	r3, [r7, #12]
 802287a:	1acb      	subs	r3, r1, r3
               imageIn->bufferPos = imageIn->buffer +
 802287c:	441a      	add	r2, r3
 802287e:	697b      	ldr	r3, [r7, #20]
 8022880:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
               imageIn->bufferLen = imageIn->bufferLen - dataLength;
 8022884:	697b      	ldr	r3, [r7, #20]
 8022886:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 802288a:	68fb      	ldr	r3, [r7, #12]
 802288c:	1ad2      	subs	r2, r2, r3
 802288e:	697b      	ldr	r3, [r7, #20]
 8022890:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8022894:	e00d      	b.n	80228b2 <imageProcessAppData+0x23a>
            }
            else
            {
                //Reset buffer
                memset(imageIn->buffer, 0, sizeof(imageIn->buffer));
 8022896:	697b      	ldr	r3, [r7, #20]
 8022898:	2280      	movs	r2, #128	@ 0x80
 802289a:	2100      	movs	r1, #0
 802289c:	4618      	mov	r0, r3
 802289e:	f00d f855 	bl	802f94c <memset>
                imageIn->bufferPos = imageIn->buffer;
 80228a2:	697a      	ldr	r2, [r7, #20]
 80228a4:	697b      	ldr	r3, [r7, #20]
 80228a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                imageIn->bufferLen = 0;
 80228aa:	697b      	ldr	r3, [r7, #20]
 80228ac:	2200      	movs	r2, #0
 80228ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            }

            //Is application data all received?
            if (imageIn->written == imageIn->firmwareLength)
 80228b2:	697b      	ldr	r3, [r7, #20]
 80228b4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80228b8:	697b      	ldr	r3, [r7, #20]
 80228ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80228be:	429a      	cmp	r2, r3
 80228c0:	d112      	bne.n	80228e8 <imageProcessAppData+0x270>
            {
                //Change Image process state
                imageChangeState(imageIn, IMAGE_STATE_RECV_APP_CHECK);
 80228c2:	2103      	movs	r1, #3
 80228c4:	6978      	ldr	r0, [r7, #20]
 80228c6:	f000 f8dc 	bl	8022a82 <imageChangeState>

                //Still data to process?
                if (imageIn->bufferLen > 0)
 80228ca:	697b      	ldr	r3, [r7, #20]
 80228cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80228d0:	2b00      	cmp	r3, #0
 80228d2:	d009      	beq.n	80228e8 <imageProcessAppData+0x270>
                {
                    //Process Image check app data
                    cerror = imageProcessAppCheck(context);
 80228d4:	6878      	ldr	r0, [r7, #4]
 80228d6:	f000 f80c 	bl	80228f2 <imageProcessAppCheck>
 80228da:	4603      	mov	r3, r0
 80228dc:	74fb      	strb	r3, [r7, #19]
                    //Is any error?
                    if (cerror)
 80228de:	7cfb      	ldrb	r3, [r7, #19]
 80228e0:	2b00      	cmp	r3, #0
 80228e2:	d001      	beq.n	80228e8 <imageProcessAppData+0x270>
                        return cerror;
 80228e4:	7cfb      	ldrb	r3, [r7, #19]
 80228e6:	e000      	b.n	80228ea <imageProcessAppData+0x272>
            }
        }
    }

    //Successful process
    return CBOOT_NO_ERROR;
 80228e8:	2300      	movs	r3, #0
}
 80228ea:	4618      	mov	r0, r3
 80228ec:	3718      	adds	r7, #24
 80228ee:	46bd      	mov	sp, r7
 80228f0:	bd80      	pop	{r7, pc}

080228f2 <imageProcessAppCheck>:
* @param[in,out] context Pointer to the ImageProcess context
* @return Error code.
**/

cboot_error_t imageProcessAppCheck(ImageProcessContext *context)
{
 80228f2:	b580      	push	{r7, lr}
 80228f4:	b084      	sub	sp, #16
 80228f6:	af00      	add	r7, sp, #0
 80228f8:	6078      	str	r0, [r7, #4]
    Image *imageIn;

    //Check parameter validity
    if (context == NULL)
 80228fa:	687b      	ldr	r3, [r7, #4]
 80228fc:	2b00      	cmp	r3, #0
 80228fe:	d101      	bne.n	8022904 <imageProcessAppCheck+0x12>
        return CBOOT_ERROR_INVALID_PARAMETERS;
 8022900:	2304      	movs	r3, #4
 8022902:	e050      	b.n	80229a6 <imageProcessAppCheck+0xb4>

    //Point to the input image context
    imageIn = (Image*)&context->inputImage;
 8022904:	687b      	ldr	r3, [r7, #4]
 8022906:	60fb      	str	r3, [r7, #12]

    //Check current input image process state
    if(imageIn->state != IMAGE_STATE_RECV_APP_CHECK)
 8022908:	68fb      	ldr	r3, [r7, #12]
 802290a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 802290e:	2b03      	cmp	r3, #3
 8022910:	d001      	beq.n	8022916 <imageProcessAppCheck+0x24>
        return CBOOT_ERROR_INVALID_STATE;
 8022912:	2316      	movs	r3, #22
 8022914:	e047      	b.n	80229a6 <imageProcessAppCheck+0xb4>

    //Is buffer full enough to contain image check data?
    //(could be integrity/authentication tag or signature)
    if (imageIn->checkDataLen + imageIn->bufferLen <= imageIn->checkDataSize)
 8022916:	68fb      	ldr	r3, [r7, #12]
 8022918:	f8d3 25ec 	ldr.w	r2, [r3, #1516]	@ 0x5ec
 802291c:	68fb      	ldr	r3, [r7, #12]
 802291e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8022922:	441a      	add	r2, r3
 8022924:	68fb      	ldr	r3, [r7, #12]
 8022926:	f8d3 35f0 	ldr.w	r3, [r3, #1520]	@ 0x5f0
 802292a:	429a      	cmp	r2, r3
 802292c:	d838      	bhi.n	80229a0 <imageProcessAppCheck+0xae>
    {
        //Save image check data block
        memcpy(imageIn->checkDataPos, imageIn->buffer,
 802292e:	68fb      	ldr	r3, [r7, #12]
 8022930:	f8d3 05e8 	ldr.w	r0, [r3, #1512]	@ 0x5e8
 8022934:	68f9      	ldr	r1, [r7, #12]
 8022936:	68fb      	ldr	r3, [r7, #12]
 8022938:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 802293c:	461a      	mov	r2, r3
 802293e:	f00d f883 	bl	802fa48 <memcpy>
               imageIn->bufferLen);
        imageIn->checkDataPos += imageIn->bufferLen;
 8022942:	68fb      	ldr	r3, [r7, #12]
 8022944:	f8d3 25e8 	ldr.w	r2, [r3, #1512]	@ 0x5e8
 8022948:	68fb      	ldr	r3, [r7, #12]
 802294a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 802294e:	441a      	add	r2, r3
 8022950:	68fb      	ldr	r3, [r7, #12]
 8022952:	f8c3 25e8 	str.w	r2, [r3, #1512]	@ 0x5e8
        imageIn->checkDataLen += imageIn->bufferLen;
 8022956:	68fb      	ldr	r3, [r7, #12]
 8022958:	f8d3 25ec 	ldr.w	r2, [r3, #1516]	@ 0x5ec
 802295c:	68fb      	ldr	r3, [r7, #12]
 802295e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8022962:	441a      	add	r2, r3
 8022964:	68fb      	ldr	r3, [r7, #12]
 8022966:	f8c3 25ec 	str.w	r2, [r3, #1516]	@ 0x5ec

        //Reset buffer
        memset(imageIn->buffer, 0, sizeof(imageIn->buffer));
 802296a:	68fb      	ldr	r3, [r7, #12]
 802296c:	2280      	movs	r2, #128	@ 0x80
 802296e:	2100      	movs	r1, #0
 8022970:	4618      	mov	r0, r3
 8022972:	f00c ffeb 	bl	802f94c <memset>
        imageIn->bufferPos = imageIn->buffer;
 8022976:	68fa      	ldr	r2, [r7, #12]
 8022978:	68fb      	ldr	r3, [r7, #12]
 802297a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        imageIn->bufferLen = 0;
 802297e:	68fb      	ldr	r3, [r7, #12]
 8022980:	2200      	movs	r2, #0
 8022982:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        //Is image check data fully received?
        if (imageIn->checkDataLen == imageIn->checkDataSize)
 8022986:	68fb      	ldr	r3, [r7, #12]
 8022988:	f8d3 25ec 	ldr.w	r2, [r3, #1516]	@ 0x5ec
 802298c:	68fb      	ldr	r3, [r7, #12]
 802298e:	f8d3 35f0 	ldr.w	r3, [r3, #1520]	@ 0x5f0
 8022992:	429a      	cmp	r2, r3
 8022994:	d106      	bne.n	80229a4 <imageProcessAppCheck+0xb2>
        {
            //Change image process state
            imageChangeState(imageIn, IMAGE_STATE_VALIDATE_APP);
 8022996:	2104      	movs	r1, #4
 8022998:	68f8      	ldr	r0, [r7, #12]
 802299a:	f000 f872 	bl	8022a82 <imageChangeState>
 802299e:	e001      	b.n	80229a4 <imageProcessAppCheck+0xb2>
    }
    else
    {
        //Debug message
        TRACE_ERROR("Image check data is bigger than expected!\r\n");
        return CBOOT_ERROR_BUFFER_OVERFLOW;
 80229a0:	2317      	movs	r3, #23
 80229a2:	e000      	b.n	80229a6 <imageProcessAppCheck+0xb4>
    }

    //Successful process
    return CBOOT_NO_ERROR;
 80229a4:	2300      	movs	r3, #0
}
 80229a6:	4618      	mov	r0, r3
 80229a8:	3710      	adds	r7, #16
 80229aa:	46bd      	mov	sp, r7
 80229ac:	bd80      	pop	{r7, pc}

080229ae <imageProcessAppCipherIv>:
 * @param[in,out] context Pointer to the Image process context
 * @return Error code.
 **/

cboot_error_t imageProcessAppCipherIv(ImageProcessContext *context)
{
 80229ae:	b580      	push	{r7, lr}
 80229b0:	b086      	sub	sp, #24
 80229b2:	af00      	add	r7, sp, #0
 80229b4:	6078      	str	r0, [r7, #4]
   cboot_error_t cerror;
   Image *imageIn;
   uint_t n;

   //Check parameter validity
   if (context == NULL)
 80229b6:	687b      	ldr	r3, [r7, #4]
 80229b8:	2b00      	cmp	r3, #0
 80229ba:	d101      	bne.n	80229c0 <imageProcessAppCipherIv+0x12>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 80229bc:	2304      	movs	r3, #4
 80229be:	e05c      	b.n	8022a7a <imageProcessAppCipherIv+0xcc>

    //Point to the input image inside image proccess context
   imageIn = (Image*)&context->inputImage;
 80229c0:	687b      	ldr	r3, [r7, #4]
 80229c2:	617b      	str	r3, [r7, #20]

   //Initialize variable
   n = 0;
 80229c4:	2300      	movs	r3, #0
 80229c6:	613b      	str	r3, [r7, #16]

   //Is buffer full enough to contains IAP image header?
   if (imageIn->bufferLen >= imageIn->cipherEngine.algo->blockSize)
 80229c8:	697b      	ldr	r3, [r7, #20]
 80229ca:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80229ce:	697b      	ldr	r3, [r7, #20]
 80229d0:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 80229d4:	68db      	ldr	r3, [r3, #12]
 80229d6:	429a      	cmp	r2, r3
 80229d8:	d34e      	bcc.n	8022a78 <imageProcessAppCipherIv+0xca>
   {
      //Debug message
      TRACE_DEBUG("Processing firmware image cipher initialization vector...\r\n");

      //Save application cipher intialization vector
      cerror = cipherSetIv(&imageIn->cipherEngine, imageIn->buffer, imageIn->cipherEngine.ivLen);
 80229da:	697b      	ldr	r3, [r7, #20]
 80229dc:	f103 00a4 	add.w	r0, r3, #164	@ 0xa4
 80229e0:	6979      	ldr	r1, [r7, #20]
 80229e2:	697b      	ldr	r3, [r7, #20]
 80229e4:	f8d3 32a8 	ldr.w	r3, [r3, #680]	@ 0x2a8
 80229e8:	461a      	mov	r2, r3
 80229ea:	f000 fb75 	bl	80230d8 <cipherSetIv>
 80229ee:	4603      	mov	r3, r0
 80229f0:	73fb      	strb	r3, [r7, #15]
      //Is any error?
      if(cerror)
 80229f2:	7bfb      	ldrb	r3, [r7, #15]
 80229f4:	2b00      	cmp	r3, #0
 80229f6:	d001      	beq.n	80229fc <imageProcessAppCipherIv+0x4e>
         return cerror;
 80229f8:	7bfb      	ldrb	r3, [r7, #15]
 80229fa:	e03e      	b.n	8022a7a <imageProcessAppCipherIv+0xcc>

      //Set cipher iv as retrieved
      imageIn->ivRetrieved = TRUE;
 80229fc:	697b      	ldr	r3, [r7, #20]
 80229fe:	2201      	movs	r2, #1
 8022a00:	f8c3 22ac 	str.w	r2, [r3, #684]	@ 0x2ac

      //Update application check computation tag (could be integrity tag or
      //authentification tag or hash signature tag)
      cerror = verifyProcess(&imageIn->verifyContext, imageIn->cipherEngine.iv, imageIn->cipherEngine.ivLen);
 8022a04:	697b      	ldr	r3, [r7, #20]
 8022a06:	f503 702e 	add.w	r0, r3, #696	@ 0x2b8
 8022a0a:	697b      	ldr	r3, [r7, #20]
 8022a0c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8022a10:	697b      	ldr	r3, [r7, #20]
 8022a12:	f8d3 32a8 	ldr.w	r3, [r3, #680]	@ 0x2a8
 8022a16:	461a      	mov	r2, r3
 8022a18:	f000 fc52 	bl	80232c0 <verifyProcess>
 8022a1c:	4603      	mov	r3, r0
 8022a1e:	73fb      	strb	r3, [r7, #15]
      //Is any error?
      if(cerror)
 8022a20:	7bfb      	ldrb	r3, [r7, #15]
 8022a22:	2b00      	cmp	r3, #0
 8022a24:	d001      	beq.n	8022a2a <imageProcessAppCipherIv+0x7c>
         return cerror;
 8022a26:	7bfb      	ldrb	r3, [r7, #15]
 8022a28:	e027      	b.n	8022a7a <imageProcessAppCipherIv+0xcc>

      //Remove processed data (cipher iv) from buffer
      n = imageIn->bufferLen - imageIn->cipherEngine.ivLen;
 8022a2a:	697b      	ldr	r3, [r7, #20]
 8022a2c:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8022a30:	697b      	ldr	r3, [r7, #20]
 8022a32:	f8d3 32a8 	ldr.w	r3, [r3, #680]	@ 0x2a8
 8022a36:	1ad3      	subs	r3, r2, r3
 8022a38:	613b      	str	r3, [r7, #16]
      memcpy(imageIn->buffer, imageIn->buffer + imageIn->cipherEngine.ivLen, n);
 8022a3a:	6978      	ldr	r0, [r7, #20]
 8022a3c:	697a      	ldr	r2, [r7, #20]
 8022a3e:	697b      	ldr	r3, [r7, #20]
 8022a40:	f8d3 32a8 	ldr.w	r3, [r3, #680]	@ 0x2a8
 8022a44:	4413      	add	r3, r2
 8022a46:	693a      	ldr	r2, [r7, #16]
 8022a48:	4619      	mov	r1, r3
 8022a4a:	f00c fffd 	bl	802fa48 <memcpy>
      imageIn->bufferPos -= imageIn->cipherEngine.ivLen;
 8022a4e:	697b      	ldr	r3, [r7, #20]
 8022a50:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8022a54:	697b      	ldr	r3, [r7, #20]
 8022a56:	f8d3 32a8 	ldr.w	r3, [r3, #680]	@ 0x2a8
 8022a5a:	425b      	negs	r3, r3
 8022a5c:	441a      	add	r2, r3
 8022a5e:	697b      	ldr	r3, [r7, #20]
 8022a60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      imageIn->bufferLen -= imageIn->cipherEngine.ivLen;
 8022a64:	697b      	ldr	r3, [r7, #20]
 8022a66:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8022a6a:	697b      	ldr	r3, [r7, #20]
 8022a6c:	f8d3 32a8 	ldr.w	r3, [r3, #680]	@ 0x2a8
 8022a70:	1ad2      	subs	r2, r2, r3
 8022a72:	697b      	ldr	r3, [r7, #20]
 8022a74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
   }

   //Successful process
   return CBOOT_NO_ERROR;
 8022a78:	2300      	movs	r3, #0
}
 8022a7a:	4618      	mov	r0, r3
 8022a7c:	3718      	adds	r7, #24
 8022a7e:	46bd      	mov	sp, r7
 8022a80:	bd80      	pop	{r7, pc}

08022a82 <imageChangeState>:
 * @param[in] context Pointer to the Image context
 * @param[in] newState New state to switch to
 **/

void imageChangeState(Image *image, ImageState newState)
{
 8022a82:	b480      	push	{r7}
 8022a84:	b083      	sub	sp, #12
 8022a86:	af00      	add	r7, sp, #0
 8022a88:	6078      	str	r0, [r7, #4]
 8022a8a:	460b      	mov	r3, r1
 8022a8c:	70fb      	strb	r3, [r7, #3]
    //Update Image state
    image->state = newState;
 8022a8e:	687b      	ldr	r3, [r7, #4]
 8022a90:	78fa      	ldrb	r2, [r7, #3]
 8022a92:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 8022a96:	bf00      	nop
 8022a98:	370c      	adds	r7, #12
 8022a9a:	46bd      	mov	sp, r7
 8022a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022aa0:	4770      	bx	lr

08022aa2 <memoryInit>:
/**
 * @brief Memory initialization function
 **/

cboot_error_t memoryInit(Memory* memories, size_t nbMemories)
{
 8022aa2:	b580      	push	{r7, lr}
 8022aa4:	b088      	sub	sp, #32
 8022aa6:	af00      	add	r7, sp, #0
 8022aa8:	6078      	str	r0, [r7, #4]
 8022aaa:	6039      	str	r1, [r7, #0]
    MemoryType memoryType;
    MemoryRole memoryRole;
    Memory* memory;

    //Check parameters
    if(memories == NULL || nbMemories == 0 || nbMemories > NB_MEMORIES)
 8022aac:	687b      	ldr	r3, [r7, #4]
 8022aae:	2b00      	cmp	r3, #0
 8022ab0:	d005      	beq.n	8022abe <memoryInit+0x1c>
 8022ab2:	683b      	ldr	r3, [r7, #0]
 8022ab4:	2b00      	cmp	r3, #0
 8022ab6:	d002      	beq.n	8022abe <memoryInit+0x1c>
 8022ab8:	683b      	ldr	r3, [r7, #0]
 8022aba:	2b01      	cmp	r3, #1
 8022abc:	d901      	bls.n	8022ac2 <memoryInit+0x20>
        return CBOOT_ERROR_INVALID_PARAMETERS;
 8022abe:	2304      	movs	r3, #4
 8022ac0:	e039      	b.n	8022b36 <memoryInit+0x94>

    // Initialize memories
    for (i = 0; i < nbMemories; i++)
 8022ac2:	2300      	movs	r3, #0
 8022ac4:	61fb      	str	r3, [r7, #28]
 8022ac6:	e031      	b.n	8022b2c <memoryInit+0x8a>
    {
        memory = &memories[i];
 8022ac8:	69fb      	ldr	r3, [r7, #28]
 8022aca:	2234      	movs	r2, #52	@ 0x34
 8022acc:	fb02 f303 	mul.w	r3, r2, r3
 8022ad0:	687a      	ldr	r2, [r7, #4]
 8022ad2:	4413      	add	r3, r2
 8022ad4:	61bb      	str	r3, [r7, #24]
        memoryDriver = memory->driver;
 8022ad6:	69bb      	ldr	r3, [r7, #24]
 8022ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022ada:	617b      	str	r3, [r7, #20]
        memoryType = memory->memoryType;
 8022adc:	69bb      	ldr	r3, [r7, #24]
 8022ade:	781b      	ldrb	r3, [r3, #0]
 8022ae0:	74fb      	strb	r3, [r7, #19]
        memoryRole = memory->memoryRole;
 8022ae2:	69bb      	ldr	r3, [r7, #24]
 8022ae4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8022ae8:	74bb      	strb	r3, [r7, #18]

        //Check memory role
        if(memoryRole < MEMORY_ROLE_PRIMARY || memoryRole > MEMORY_ROLE_SECONDARY)
 8022aea:	7cbb      	ldrb	r3, [r7, #18]
 8022aec:	2b01      	cmp	r3, #1
 8022aee:	d901      	bls.n	8022af4 <memoryInit+0x52>
            return CBOOT_ERROR_UNKNOWN_MEMORY_ROLE;
 8022af0:	2327      	movs	r3, #39	@ 0x27
 8022af2:	e020      	b.n	8022b36 <memoryInit+0x94>

        //Check memory type
        if (memoryType == MEMORY_TYPE_FLASH)
 8022af4:	7cfb      	ldrb	r3, [r7, #19]
 8022af6:	2b00      	cmp	r3, #0
 8022af8:	d109      	bne.n	8022b0e <memoryInit+0x6c>
        {
            //Initialize flash memory driver
            error = ((const FlashDriver*)memoryDriver)->init();
 8022afa:	697b      	ldr	r3, [r7, #20]
 8022afc:	681b      	ldr	r3, [r3, #0]
 8022afe:	4798      	blx	r3
 8022b00:	4603      	mov	r3, r0
 8022b02:	823b      	strh	r3, [r7, #16]
            if (error != NO_ERROR)
 8022b04:	8a3b      	ldrh	r3, [r7, #16]
 8022b06:	2b00      	cmp	r3, #0
 8022b08:	d003      	beq.n	8022b12 <memoryInit+0x70>
                return CBOOT_ERROR_MEMORY_DRIVER_INIT_FAILED;
 8022b0a:	231b      	movs	r3, #27
 8022b0c:	e013      	b.n	8022b36 <memoryInit+0x94>
        }
#endif
        else
        {
            //Unknown memory type
            return CBOOT_ERROR_UNKNOWN_MEMORY_TYPE;
 8022b0e:	2326      	movs	r3, #38	@ 0x26
 8022b10:	e011      	b.n	8022b36 <memoryInit+0x94>
        }

        // Initialize slots
        cerror = slotsInit(memory);
 8022b12:	69b8      	ldr	r0, [r7, #24]
 8022b14:	f000 f9d8 	bl	8022ec8 <slotsInit>
 8022b18:	4603      	mov	r3, r0
 8022b1a:	73fb      	strb	r3, [r7, #15]
        //Is any error?
        if(cerror)
 8022b1c:	7bfb      	ldrb	r3, [r7, #15]
 8022b1e:	2b00      	cmp	r3, #0
 8022b20:	d001      	beq.n	8022b26 <memoryInit+0x84>
            return cerror;
 8022b22:	7bfb      	ldrb	r3, [r7, #15]
 8022b24:	e007      	b.n	8022b36 <memoryInit+0x94>
    for (i = 0; i < nbMemories; i++)
 8022b26:	69fb      	ldr	r3, [r7, #28]
 8022b28:	3301      	adds	r3, #1
 8022b2a:	61fb      	str	r3, [r7, #28]
 8022b2c:	69fa      	ldr	r2, [r7, #28]
 8022b2e:	683b      	ldr	r3, [r7, #0]
 8022b30:	429a      	cmp	r2, r3
 8022b32:	d3c9      	bcc.n	8022ac8 <memoryInit+0x26>
    }

    //Succesful process
    return CBOOT_NO_ERROR;
 8022b34:	2300      	movs	r3, #0
}
 8022b36:	4618      	mov	r0, r3
 8022b38:	3720      	adds	r7, #32
 8022b3a:	46bd      	mov	sp, r7
 8022b3c:	bd80      	pop	{r7, pc}

08022b3e <memoryGetInfo>:

/**
 * @brief Memory get driver information function
 **/
cboot_error_t memoryGetInfo(Memory *memory, MemoryInfo *info)
{
 8022b3e:	b580      	push	{r7, lr}
 8022b40:	b084      	sub	sp, #16
 8022b42:	af00      	add	r7, sp, #0
 8022b44:	6078      	str	r0, [r7, #4]
 8022b46:	6039      	str	r1, [r7, #0]
    error_t error;
    const void* mInfo;

    //Check parameters
    if(memory == NULL || info == NULL)
 8022b48:	687b      	ldr	r3, [r7, #4]
 8022b4a:	2b00      	cmp	r3, #0
 8022b4c:	d002      	beq.n	8022b54 <memoryGetInfo+0x16>
 8022b4e:	683b      	ldr	r3, [r7, #0]
 8022b50:	2b00      	cmp	r3, #0
 8022b52:	d101      	bne.n	8022b58 <memoryGetInfo+0x1a>
        return CBOOT_ERROR_INVALID_PARAMETERS;
 8022b54:	2304      	movs	r3, #4
 8022b56:	e030      	b.n	8022bba <memoryGetInfo+0x7c>

    //Is memory a flash?
    if(memory->memoryType == MEMORY_TYPE_FLASH)
 8022b58:	687b      	ldr	r3, [r7, #4]
 8022b5a:	781b      	ldrb	r3, [r3, #0]
 8022b5c:	2b00      	cmp	r3, #0
 8022b5e:	d12b      	bne.n	8022bb8 <memoryGetInfo+0x7a>
    {
        //Get flash memory info
        error = ((const FlashDriver*)memory->driver)->getInfo((const FlashInfo**)&mInfo);
 8022b60:	687b      	ldr	r3, [r7, #4]
 8022b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022b64:	689b      	ldr	r3, [r3, #8]
 8022b66:	f107 0208 	add.w	r2, r7, #8
 8022b6a:	4610      	mov	r0, r2
 8022b6c:	4798      	blx	r3
 8022b6e:	4603      	mov	r3, r0
 8022b70:	81fb      	strh	r3, [r7, #14]
        //Is any error?
        if(error)
 8022b72:	89fb      	ldrh	r3, [r7, #14]
 8022b74:	2b00      	cmp	r3, #0
 8022b76:	d001      	beq.n	8022b7c <memoryGetInfo+0x3e>
            return CBOOT_ERROR_MEMORY_DRIVER_GET_INFO_FAILED;
 8022b78:	2321      	movs	r3, #33	@ 0x21
 8022b7a:	e01e      	b.n	8022bba <memoryGetInfo+0x7c>

        //Format memory info
        info->addr = ((const FlashInfo*)mInfo)->flashAddr;
 8022b7c:	68bb      	ldr	r3, [r7, #8]
 8022b7e:	68da      	ldr	r2, [r3, #12]
 8022b80:	683b      	ldr	r3, [r7, #0]
 8022b82:	601a      	str	r2, [r3, #0]
        info->size = ((const FlashInfo*)mInfo)->flashSize;
 8022b84:	68bb      	ldr	r3, [r7, #8]
 8022b86:	691a      	ldr	r2, [r3, #16]
 8022b88:	683b      	ldr	r3, [r7, #0]
 8022b8a:	605a      	str	r2, [r3, #4]
        info->bank1Addr = ((const FlashInfo*)mInfo)->bank1Addr;
 8022b8c:	68bb      	ldr	r3, [r7, #8]
 8022b8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8022b90:	683b      	ldr	r3, [r7, #0]
 8022b92:	609a      	str	r2, [r3, #8]
        info->bank2Addr = ((const FlashInfo*)mInfo)->bank2Addr;
 8022b94:	68bb      	ldr	r3, [r7, #8]
 8022b96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8022b98:	683b      	ldr	r3, [r7, #0]
 8022b9a:	60da      	str	r2, [r3, #12]
        info->bankSize = ((const FlashInfo*)mInfo)->bankSize;
 8022b9c:	68bb      	ldr	r3, [r7, #8]
 8022b9e:	6a1a      	ldr	r2, [r3, #32]
 8022ba0:	683b      	ldr	r3, [r7, #0]
 8022ba2:	611a      	str	r2, [r3, #16]
        info->writeSize = ((const FlashInfo*)mInfo)->writeSize;
 8022ba4:	68bb      	ldr	r3, [r7, #8]
 8022ba6:	695a      	ldr	r2, [r3, #20]
 8022ba8:	683b      	ldr	r3, [r7, #0]
 8022baa:	615a      	str	r2, [r3, #20]
        info->flags = ((const FlashInfo*)mInfo)->flags;
 8022bac:	68bb      	ldr	r3, [r7, #8]
 8022bae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022bb0:	683b      	ldr	r3, [r7, #0]
 8022bb2:	619a      	str	r2, [r3, #24]
        //Unknown memory type
        return CBOOT_ERROR_UNKNOWN_MEMORY_TYPE;
    }

    //Successful process
    return CBOOT_NO_ERROR;
 8022bb4:	2300      	movs	r3, #0
 8022bb6:	e000      	b.n	8022bba <memoryGetInfo+0x7c>
        return CBOOT_ERROR_UNKNOWN_MEMORY_TYPE;
 8022bb8:	2326      	movs	r3, #38	@ 0x26
}
 8022bba:	4618      	mov	r0, r3
 8022bbc:	3710      	adds	r7, #16
 8022bbe:	46bd      	mov	sp, r7
 8022bc0:	bd80      	pop	{r7, pc}
	...

08022bc4 <memoryWriteSlot>:
 * @brief Write Data into Memory function
 **/

cboot_error_t memoryWriteSlot(Slot *slot, uint32_t offset, uint8_t* buffer,
    size_t length, size_t *written, uint8_t flag)
{
 8022bc4:	b580      	push	{r7, lr}
 8022bc6:	b090      	sub	sp, #64	@ 0x40
 8022bc8:	af00      	add	r7, sp, #0
 8022bca:	60f8      	str	r0, [r7, #12]
 8022bcc:	60b9      	str	r1, [r7, #8]
 8022bce:	607a      	str	r2, [r7, #4]
 8022bd0:	603b      	str	r3, [r7, #0]
    Memory *memory;
    MemoryInfo memoryInfo;
    const void* memoryDriver;

    //Check parameters validity
    if(slot == NULL || buffer == NULL || written == NULL)
 8022bd2:	68fb      	ldr	r3, [r7, #12]
 8022bd4:	2b00      	cmp	r3, #0
 8022bd6:	d005      	beq.n	8022be4 <memoryWriteSlot+0x20>
 8022bd8:	687b      	ldr	r3, [r7, #4]
 8022bda:	2b00      	cmp	r3, #0
 8022bdc:	d002      	beq.n	8022be4 <memoryWriteSlot+0x20>
 8022bde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8022be0:	2b00      	cmp	r3, #0
 8022be2:	d101      	bne.n	8022be8 <memoryWriteSlot+0x24>
        return CBOOT_ERROR_INVALID_PARAMETERS;
 8022be4:	2304      	movs	r3, #4
 8022be6:	e0ad      	b.n	8022d44 <memoryWriteSlot+0x180>

    //Get memory driver
    memory = (Memory*)slot->memParent;
 8022be8:	68fb      	ldr	r3, [r7, #12]
 8022bea:	685b      	ldr	r3, [r3, #4]
 8022bec:	63fb      	str	r3, [r7, #60]	@ 0x3c
    memoryDriver = memory->driver;
 8022bee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8022bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022bf2:	63bb      	str	r3, [r7, #56]	@ 0x38

    //Initialize variables
    cboot_error = CBOOT_NO_ERROR;
 8022bf4:	2300      	movs	r3, #0
 8022bf6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    error = NO_ERROR;
 8022bfa:	2300      	movs	r3, #0
 8022bfc:	86bb      	strh	r3, [r7, #52]	@ 0x34
    *written = 0;
 8022bfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8022c00:	2200      	movs	r2, #0
 8022c02:	601a      	str	r2, [r3, #0]

    if(slot->type == SLOT_TYPE_DIRECT)
 8022c04:	68fb      	ldr	r3, [r7, #12]
 8022c06:	781b      	ldrb	r3, [r3, #0]
 8022c08:	2b01      	cmp	r3, #1
 8022c0a:	f040 8098 	bne.w	8022d3e <memoryWriteSlot+0x17a>
    {
        //Get memory driver information
        cboot_error = memoryGetInfo(memory, &memoryInfo);
 8022c0e:	f107 0310 	add.w	r3, r7, #16
 8022c12:	4619      	mov	r1, r3
 8022c14:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8022c16:	f7ff ff92 	bl	8022b3e <memoryGetInfo>
 8022c1a:	4603      	mov	r3, r0
 8022c1c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        //Is any error?
        if(cboot_error)
 8022c20:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8022c24:	2b00      	cmp	r3, #0
 8022c26:	d002      	beq.n	8022c2e <memoryWriteSlot+0x6a>
            return cboot_error;
 8022c28:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8022c2c:	e08a      	b.n	8022d44 <memoryWriteSlot+0x180>

        //Get memory driver write block size
        writeBlockSize = memoryInfo.writeSize;
 8022c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8022c30:	633b      	str	r3, [r7, #48]	@ 0x30

        //Reset of memory write buffer required?
        if(flag == MEMORY_WRITE_RESET_FLAG)
 8022c32:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8022c36:	2b02      	cmp	r3, #2
 8022c38:	d14b      	bne.n	8022cd2 <memoryWriteSlot+0x10e>
        {
            memoryResetWriteBuffer();
 8022c3a:	f000 f9f7 	bl	802302c <memoryResetWriteBuffer>
        }

        //Process incoming data
        while(length > 0)
 8022c3e:	e048      	b.n	8022cd2 <memoryWriteSlot+0x10e>
        {
            //Fill temporary buffer to reach allowed flash memory write block size
            n = MIN(length, writeBlockSize - memWriteBufferLen);
 8022c40:	4b42      	ldr	r3, [pc, #264]	@ (8022d4c <memoryWriteSlot+0x188>)
 8022c42:	681b      	ldr	r3, [r3, #0]
 8022c44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8022c46:	1ad3      	subs	r3, r2, r3
 8022c48:	683a      	ldr	r2, [r7, #0]
 8022c4a:	4293      	cmp	r3, r2
 8022c4c:	bf28      	it	cs
 8022c4e:	4613      	movcs	r3, r2
 8022c50:	62fb      	str	r3, [r7, #44]	@ 0x2c

            //Fill buffer
            memcpy(memWriteBufferPos, buffer, n);
 8022c52:	4b3f      	ldr	r3, [pc, #252]	@ (8022d50 <memoryWriteSlot+0x18c>)
 8022c54:	681b      	ldr	r3, [r3, #0]
 8022c56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8022c58:	6879      	ldr	r1, [r7, #4]
 8022c5a:	4618      	mov	r0, r3
 8022c5c:	f00c fef4 	bl	802fa48 <memcpy>
            //Update temporary buffer position
            memWriteBufferPos += n;
 8022c60:	4b3b      	ldr	r3, [pc, #236]	@ (8022d50 <memoryWriteSlot+0x18c>)
 8022c62:	681a      	ldr	r2, [r3, #0]
 8022c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8022c66:	4413      	add	r3, r2
 8022c68:	4a39      	ldr	r2, [pc, #228]	@ (8022d50 <memoryWriteSlot+0x18c>)
 8022c6a:	6013      	str	r3, [r2, #0]
            //Update temporary buffer length
            memWriteBufferLen += n;
 8022c6c:	4b37      	ldr	r3, [pc, #220]	@ (8022d4c <memoryWriteSlot+0x188>)
 8022c6e:	681a      	ldr	r2, [r3, #0]
 8022c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8022c72:	4413      	add	r3, r2
 8022c74:	4a35      	ldr	r2, [pc, #212]	@ (8022d4c <memoryWriteSlot+0x188>)
 8022c76:	6013      	str	r3, [r2, #0]
            //Advance data pointer
            buffer += n;
 8022c78:	687a      	ldr	r2, [r7, #4]
 8022c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8022c7c:	4413      	add	r3, r2
 8022c7e:	607b      	str	r3, [r7, #4]
            //Remaining bytes to process
            length -= n;
 8022c80:	683a      	ldr	r2, [r7, #0]
 8022c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8022c84:	1ad3      	subs	r3, r2, r3
 8022c86:	603b      	str	r3, [r7, #0]

            //Enough data to write?
            if(memWriteBufferLen == writeBlockSize)
 8022c88:	4b30      	ldr	r3, [pc, #192]	@ (8022d4c <memoryWriteSlot+0x188>)
 8022c8a:	681b      	ldr	r3, [r3, #0]
 8022c8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8022c8e:	429a      	cmp	r2, r3
 8022c90:	d11f      	bne.n	8022cd2 <memoryWriteSlot+0x10e>
            {
                //Write image data into memory
                error = ((const FlashDriver*)memoryDriver)->write(
 8022c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8022c94:	691b      	ldr	r3, [r3, #16]
                    slot->addr + offset, (uint8_t*)memWriteBuffer, writeBlockSize);
 8022c96:	68fa      	ldr	r2, [r7, #12]
 8022c98:	6891      	ldr	r1, [r2, #8]
                error = ((const FlashDriver*)memoryDriver)->write(
 8022c9a:	68ba      	ldr	r2, [r7, #8]
 8022c9c:	1888      	adds	r0, r1, r2
 8022c9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8022ca0:	492c      	ldr	r1, [pc, #176]	@ (8022d54 <memoryWriteSlot+0x190>)
 8022ca2:	4798      	blx	r3
 8022ca4:	4603      	mov	r3, r0
 8022ca6:	86bb      	strh	r3, [r7, #52]	@ 0x34
                //Is any error?
                if(error)
 8022ca8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8022caa:	2b00      	cmp	r3, #0
 8022cac:	d001      	beq.n	8022cb2 <memoryWriteSlot+0xee>
                {
                    //Debug message
                    TRACE_ERROR("Failed to write image data into flash memory!\r\n");
                    return CBOOT_ERROR_FAILURE;
 8022cae:	2301      	movs	r3, #1
 8022cb0:	e048      	b.n	8022d44 <memoryWriteSlot+0x180>
                }

                //Update written bytes
                *written += writeBlockSize;
 8022cb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8022cb4:	681a      	ldr	r2, [r3, #0]
 8022cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8022cb8:	441a      	add	r2, r3
 8022cba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8022cbc:	601a      	str	r2, [r3, #0]

                //Increase offset
                offset += writeBlockSize;
 8022cbe:	68ba      	ldr	r2, [r7, #8]
 8022cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8022cc2:	4413      	add	r3, r2
 8022cc4:	60bb      	str	r3, [r7, #8]

                //Reset temporary buffer position
                memWriteBufferPos = memWriteBuffer;
 8022cc6:	4b22      	ldr	r3, [pc, #136]	@ (8022d50 <memoryWriteSlot+0x18c>)
 8022cc8:	4a22      	ldr	r2, [pc, #136]	@ (8022d54 <memoryWriteSlot+0x190>)
 8022cca:	601a      	str	r2, [r3, #0]
                //Reset temporary buffer length
                memWriteBufferLen = 0;
 8022ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8022d4c <memoryWriteSlot+0x188>)
 8022cce:	2200      	movs	r2, #0
 8022cd0:	601a      	str	r2, [r3, #0]
        while(length > 0)
 8022cd2:	683b      	ldr	r3, [r7, #0]
 8022cd4:	2b00      	cmp	r3, #0
 8022cd6:	d1b3      	bne.n	8022c40 <memoryWriteSlot+0x7c>
            }
        }

        //Force writting of memory write buffer required?
        if(memWriteBufferLen != 0 && flag == MEMORY_WRITE_FORCE_FLAG)
 8022cd8:	4b1c      	ldr	r3, [pc, #112]	@ (8022d4c <memoryWriteSlot+0x188>)
 8022cda:	681b      	ldr	r3, [r3, #0]
 8022cdc:	2b00      	cmp	r3, #0
 8022cde:	d030      	beq.n	8022d42 <memoryWriteSlot+0x17e>
 8022ce0:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8022ce4:	2b01      	cmp	r3, #1
 8022ce6:	d12c      	bne.n	8022d42 <memoryWriteSlot+0x17e>
        {
            //Complete buffer with padding to reach minimum allowed write block size
            memset(memWriteBufferPos, 0x00, writeBlockSize - memWriteBufferLen);
 8022ce8:	4b19      	ldr	r3, [pc, #100]	@ (8022d50 <memoryWriteSlot+0x18c>)
 8022cea:	6818      	ldr	r0, [r3, #0]
 8022cec:	4b17      	ldr	r3, [pc, #92]	@ (8022d4c <memoryWriteSlot+0x188>)
 8022cee:	681b      	ldr	r3, [r3, #0]
 8022cf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8022cf2:	1ad3      	subs	r3, r2, r3
 8022cf4:	461a      	mov	r2, r3
 8022cf6:	2100      	movs	r1, #0
 8022cf8:	f00c fe28 	bl	802f94c <memset>

            //Write image data into external flash memory
            error = ((const FlashDriver*)memoryDriver)->write(
 8022cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8022cfe:	691b      	ldr	r3, [r3, #16]
                slot->addr + offset, (uint8_t*)memWriteBuffer, writeBlockSize);
 8022d00:	68fa      	ldr	r2, [r7, #12]
 8022d02:	6891      	ldr	r1, [r2, #8]
            error = ((const FlashDriver*)memoryDriver)->write(
 8022d04:	68ba      	ldr	r2, [r7, #8]
 8022d06:	1888      	adds	r0, r1, r2
 8022d08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8022d0a:	4912      	ldr	r1, [pc, #72]	@ (8022d54 <memoryWriteSlot+0x190>)
 8022d0c:	4798      	blx	r3
 8022d0e:	4603      	mov	r3, r0
 8022d10:	86bb      	strh	r3, [r7, #52]	@ 0x34
            //Is any error?
            if(error)
 8022d12:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8022d14:	2b00      	cmp	r3, #0
 8022d16:	d001      	beq.n	8022d1c <memoryWriteSlot+0x158>
            {
                //Debug message
                TRACE_ERROR("Failed to write image data into memory!\r\n");
                return CBOOT_ERROR_FAILURE;
 8022d18:	2301      	movs	r3, #1
 8022d1a:	e013      	b.n	8022d44 <memoryWriteSlot+0x180>
            }

            //Update written bytes
            *written += writeBlockSize;
 8022d1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8022d1e:	681a      	ldr	r2, [r3, #0]
 8022d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8022d22:	441a      	add	r2, r3
 8022d24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8022d26:	601a      	str	r2, [r3, #0]

            //Increase offset
            offset += writeBlockSize;
 8022d28:	68ba      	ldr	r2, [r7, #8]
 8022d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8022d2c:	4413      	add	r3, r2
 8022d2e:	60bb      	str	r3, [r7, #8]

            //Reset temporary buffer position
            memWriteBufferPos = memWriteBuffer;
 8022d30:	4b07      	ldr	r3, [pc, #28]	@ (8022d50 <memoryWriteSlot+0x18c>)
 8022d32:	4a08      	ldr	r2, [pc, #32]	@ (8022d54 <memoryWriteSlot+0x190>)
 8022d34:	601a      	str	r2, [r3, #0]
            //Reset temporary buffer length
            memWriteBufferLen = 0;
 8022d36:	4b05      	ldr	r3, [pc, #20]	@ (8022d4c <memoryWriteSlot+0x188>)
 8022d38:	2200      	movs	r2, #0
 8022d3a:	601a      	str	r2, [r3, #0]
 8022d3c:	e001      	b.n	8022d42 <memoryWriteSlot+0x17e>
        }
    }
#endif
    else
    {
        return CBOOT_ERROR_UNKNOWN_SLOT_TYPE;
 8022d3e:	2315      	movs	r3, #21
 8022d40:	e000      	b.n	8022d44 <memoryWriteSlot+0x180>
    }

    //Successful process
    return CBOOT_NO_ERROR;
 8022d42:	2300      	movs	r3, #0
}
 8022d44:	4618      	mov	r0, r3
 8022d46:	3740      	adds	r7, #64	@ 0x40
 8022d48:	46bd      	mov	sp, r7
 8022d4a:	bd80      	pop	{r7, pc}
 8022d4c:	2000011c 	.word	0x2000011c
 8022d50:	20000000 	.word	0x20000000
 8022d54:	200000dc 	.word	0x200000dc

08022d58 <memoryReadSlot>:
/**
 * @brief Read Data from Memory function
 **/

cboot_error_t memoryReadSlot(Slot *slot, uint32_t offset, uint8_t* buffer, size_t length)
{
 8022d58:	b580      	push	{r7, lr}
 8022d5a:	b086      	sub	sp, #24
 8022d5c:	af00      	add	r7, sp, #0
 8022d5e:	60f8      	str	r0, [r7, #12]
 8022d60:	60b9      	str	r1, [r7, #8]
 8022d62:	607a      	str	r2, [r7, #4]
 8022d64:	603b      	str	r3, [r7, #0]
   error_t error = NO_ERROR;
 8022d66:	2300      	movs	r3, #0
 8022d68:	82fb      	strh	r3, [r7, #22]

   const void* memoryDriver = ((const Memory*)slot->memParent)->driver;
 8022d6a:	68fb      	ldr	r3, [r7, #12]
 8022d6c:	685b      	ldr	r3, [r3, #4]
 8022d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022d70:	613b      	str	r3, [r7, #16]

   if(slot->type == SLOT_TYPE_DIRECT)
 8022d72:	68fb      	ldr	r3, [r7, #12]
 8022d74:	781b      	ldrb	r3, [r3, #0]
 8022d76:	2b01      	cmp	r3, #1
 8022d78:	d112      	bne.n	8022da0 <memoryReadSlot+0x48>
   {
      error = ((const FlashDriver*)memoryDriver)->read(slot->addr + offset,buffer,length);
 8022d7a:	693b      	ldr	r3, [r7, #16]
 8022d7c:	695b      	ldr	r3, [r3, #20]
 8022d7e:	68fa      	ldr	r2, [r7, #12]
 8022d80:	6891      	ldr	r1, [r2, #8]
 8022d82:	68ba      	ldr	r2, [r7, #8]
 8022d84:	1888      	adds	r0, r1, r2
 8022d86:	683a      	ldr	r2, [r7, #0]
 8022d88:	6879      	ldr	r1, [r7, #4]
 8022d8a:	4798      	blx	r3
 8022d8c:	4603      	mov	r3, r0
 8022d8e:	82fb      	strh	r3, [r7, #22]
      if(error) {
 8022d90:	8afb      	ldrh	r3, [r7, #22]
 8022d92:	2b00      	cmp	r3, #0
 8022d94:	d006      	beq.n	8022da4 <memoryReadSlot+0x4c>
         cleanupSlotHandler(slot);
 8022d96:	68f8      	ldr	r0, [r7, #12]
 8022d98:	f000 f879 	bl	8022e8e <cleanupSlotHandler>
         return CBOOT_ERROR_MEMORY_DRIVER_READ_FAILED;
 8022d9c:	231e      	movs	r3, #30
 8022d9e:	e002      	b.n	8022da6 <memoryReadSlot+0x4e>
      }
   }
#endif
   else
   {
      return CBOOT_ERROR_UNKNOWN_SLOT_TYPE;
 8022da0:	2315      	movs	r3, #21
 8022da2:	e000      	b.n	8022da6 <memoryReadSlot+0x4e>
   }

   //Successful process
   return CBOOT_NO_ERROR;
 8022da4:	2300      	movs	r3, #0
}
 8022da6:	4618      	mov	r0, r3
 8022da8:	3718      	adds	r7, #24
 8022daa:	46bd      	mov	sp, r7
 8022dac:	bd80      	pop	{r7, pc}

08022dae <memoryEraseSlot>:
/**
 * @brief Erase Data from Memory function
 **/

cboot_error_t memoryEraseSlot(Slot *slot, uint32_t offset, size_t length)
{
 8022dae:	b580      	push	{r7, lr}
 8022db0:	b086      	sub	sp, #24
 8022db2:	af00      	add	r7, sp, #0
 8022db4:	60f8      	str	r0, [r7, #12]
 8022db6:	60b9      	str	r1, [r7, #8]
 8022db8:	607a      	str	r2, [r7, #4]
   error_t error = NO_ERROR;
 8022dba:	2300      	movs	r3, #0
 8022dbc:	82fb      	strh	r3, [r7, #22]

   const void* memoryDriver = ((const Memory*)slot->memParent)->driver;
 8022dbe:	68fb      	ldr	r3, [r7, #12]
 8022dc0:	685b      	ldr	r3, [r3, #4]
 8022dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022dc4:	613b      	str	r3, [r7, #16]

   if(slot->type == SLOT_TYPE_DIRECT)
 8022dc6:	68fb      	ldr	r3, [r7, #12]
 8022dc8:	781b      	ldrb	r3, [r3, #0]
 8022dca:	2b01      	cmp	r3, #1
 8022dcc:	d112      	bne.n	8022df4 <memoryEraseSlot+0x46>
   {
      error = ((const FlashDriver*)memoryDriver)->erase(slot->addr + offset,length);
 8022dce:	693b      	ldr	r3, [r7, #16]
 8022dd0:	699b      	ldr	r3, [r3, #24]
 8022dd2:	68fa      	ldr	r2, [r7, #12]
 8022dd4:	6891      	ldr	r1, [r2, #8]
 8022dd6:	68ba      	ldr	r2, [r7, #8]
 8022dd8:	440a      	add	r2, r1
 8022dda:	6879      	ldr	r1, [r7, #4]
 8022ddc:	4610      	mov	r0, r2
 8022dde:	4798      	blx	r3
 8022de0:	4603      	mov	r3, r0
 8022de2:	82fb      	strh	r3, [r7, #22]
      if(error) {
 8022de4:	8afb      	ldrh	r3, [r7, #22]
 8022de6:	2b00      	cmp	r3, #0
 8022de8:	d006      	beq.n	8022df8 <memoryEraseSlot+0x4a>
         cleanupSlotHandler(slot);
 8022dea:	68f8      	ldr	r0, [r7, #12]
 8022dec:	f000 f84f 	bl	8022e8e <cleanupSlotHandler>
         return CBOOT_ERROR_MEMORY_DRIVER_ERASE_FAILED;
 8022df0:	231f      	movs	r3, #31
 8022df2:	e002      	b.n	8022dfa <memoryEraseSlot+0x4c>
      }
   }
#endif
   else
   {
      return CBOOT_ERROR_UNKNOWN_SLOT_TYPE;
 8022df4:	2315      	movs	r3, #21
 8022df6:	e000      	b.n	8022dfa <memoryEraseSlot+0x4c>
   }

   //Successful process
   return CBOOT_NO_ERROR;
 8022df8:	2300      	movs	r3, #0
}
 8022dfa:	4618      	mov	r0, r3
 8022dfc:	3718      	adds	r7, #24
 8022dfe:	46bd      	mov	sp, r7
 8022e00:	bd80      	pop	{r7, pc}

08022e02 <isSlotsOverlap>:
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////

bool_t isSlotsOverlap(Slot *slot1, Slot *slot2)
{
 8022e02:	b480      	push	{r7}
 8022e04:	b085      	sub	sp, #20
 8022e06:	af00      	add	r7, sp, #0
 8022e08:	6078      	str	r0, [r7, #4]
 8022e0a:	6039      	str	r1, [r7, #0]
   bool_t res;

   res = 0;
 8022e0c:	2300      	movs	r3, #0
 8022e0e:	60fb      	str	r3, [r7, #12]

	if(slot1 != NULL && slot2 != NULL && slot1->type == slot2->type)
 8022e10:	687b      	ldr	r3, [r7, #4]
 8022e12:	2b00      	cmp	r3, #0
 8022e14:	d030      	beq.n	8022e78 <isSlotsOverlap+0x76>
 8022e16:	683b      	ldr	r3, [r7, #0]
 8022e18:	2b00      	cmp	r3, #0
 8022e1a:	d02d      	beq.n	8022e78 <isSlotsOverlap+0x76>
 8022e1c:	687b      	ldr	r3, [r7, #4]
 8022e1e:	781a      	ldrb	r2, [r3, #0]
 8022e20:	683b      	ldr	r3, [r7, #0]
 8022e22:	781b      	ldrb	r3, [r3, #0]
 8022e24:	429a      	cmp	r2, r3
 8022e26:	d127      	bne.n	8022e78 <isSlotsOverlap+0x76>
	{
      if(slot1->type == SLOT_TYPE_DIRECT)
 8022e28:	687b      	ldr	r3, [r7, #4]
 8022e2a:	781b      	ldrb	r3, [r3, #0]
 8022e2c:	2b01      	cmp	r3, #1
 8022e2e:	d120      	bne.n	8022e72 <isSlotsOverlap+0x70>
      {
         //Are flash slots 1 & 2 overlapping?
         if(((slot1->addr >= slot2->addr) && (slot1->addr < (slot2->addr + slot2->size))) ||
 8022e30:	687b      	ldr	r3, [r7, #4]
 8022e32:	689a      	ldr	r2, [r3, #8]
 8022e34:	683b      	ldr	r3, [r7, #0]
 8022e36:	689b      	ldr	r3, [r3, #8]
 8022e38:	429a      	cmp	r2, r3
 8022e3a:	d308      	bcc.n	8022e4e <isSlotsOverlap+0x4c>
 8022e3c:	687b      	ldr	r3, [r7, #4]
 8022e3e:	689a      	ldr	r2, [r3, #8]
 8022e40:	683b      	ldr	r3, [r7, #0]
 8022e42:	6899      	ldr	r1, [r3, #8]
 8022e44:	683b      	ldr	r3, [r7, #0]
 8022e46:	68db      	ldr	r3, [r3, #12]
 8022e48:	440b      	add	r3, r1
 8022e4a:	429a      	cmp	r2, r3
 8022e4c:	d30e      	bcc.n	8022e6c <isSlotsOverlap+0x6a>
            ((slot2->addr >= slot1->addr) && (slot2->addr < (slot1->addr + slot1->size))))
 8022e4e:	683b      	ldr	r3, [r7, #0]
 8022e50:	689a      	ldr	r2, [r3, #8]
 8022e52:	687b      	ldr	r3, [r7, #4]
 8022e54:	689b      	ldr	r3, [r3, #8]
         if(((slot1->addr >= slot2->addr) && (slot1->addr < (slot2->addr + slot2->size))) ||
 8022e56:	429a      	cmp	r2, r3
 8022e58:	d311      	bcc.n	8022e7e <isSlotsOverlap+0x7c>
            ((slot2->addr >= slot1->addr) && (slot2->addr < (slot1->addr + slot1->size))))
 8022e5a:	683b      	ldr	r3, [r7, #0]
 8022e5c:	689a      	ldr	r2, [r3, #8]
 8022e5e:	687b      	ldr	r3, [r7, #4]
 8022e60:	6899      	ldr	r1, [r3, #8]
 8022e62:	687b      	ldr	r3, [r7, #4]
 8022e64:	68db      	ldr	r3, [r3, #12]
 8022e66:	440b      	add	r3, r1
 8022e68:	429a      	cmp	r2, r3
 8022e6a:	d208      	bcs.n	8022e7e <isSlotsOverlap+0x7c>
			{
				//Slots overlapping
				res = 1;
 8022e6c:	2301      	movs	r3, #1
 8022e6e:	60fb      	str	r3, [r7, #12]
      if(slot1->type == SLOT_TYPE_DIRECT)
 8022e70:	e005      	b.n	8022e7e <isSlotsOverlap+0x7c>
		}
#endif
		else
		{
			//Unknown slot type
			res  = 1;
 8022e72:	2301      	movs	r3, #1
 8022e74:	60fb      	str	r3, [r7, #12]
      if(slot1->type == SLOT_TYPE_DIRECT)
 8022e76:	e002      	b.n	8022e7e <isSlotsOverlap+0x7c>
		}
   }
   else
   {
      //Bad parameters
      res = 1;
 8022e78:	2301      	movs	r3, #1
 8022e7a:	60fb      	str	r3, [r7, #12]
 8022e7c:	e000      	b.n	8022e80 <isSlotsOverlap+0x7e>
      if(slot1->type == SLOT_TYPE_DIRECT)
 8022e7e:	bf00      	nop
   }

   //Return result
   return res;
 8022e80:	68fb      	ldr	r3, [r7, #12]
}
 8022e82:	4618      	mov	r0, r3
 8022e84:	3714      	adds	r7, #20
 8022e86:	46bd      	mov	sp, r7
 8022e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022e8c:	4770      	bx	lr

08022e8e <cleanupSlotHandler>:

cboot_error_t cleanupSlotHandler(Slot *slot)
{
 8022e8e:	b580      	push	{r7, lr}
 8022e90:	b086      	sub	sp, #24
 8022e92:	af00      	add	r7, sp, #0
 8022e94:	6078      	str	r0, [r7, #4]
   error_t error;
   Memory const *memory = (Memory  *)slot->memParent;
 8022e96:	687b      	ldr	r3, [r7, #4]
 8022e98:	685b      	ldr	r3, [r3, #4]
 8022e9a:	617b      	str	r3, [r7, #20]
      if(error)
         return CBOOT_ERROR_MEMORY_DRIVER_CLOSE_FAILED;
   }
#endif

   if(slot->type == SLOT_TYPE_DIRECT) {
 8022e9c:	687b      	ldr	r3, [r7, #4]
 8022e9e:	781b      	ldrb	r3, [r3, #0]
 8022ea0:	2b01      	cmp	r3, #1
 8022ea2:	d10c      	bne.n	8022ebe <cleanupSlotHandler+0x30>
      const FlashDriver *driver = memory->driver;
 8022ea4:	697b      	ldr	r3, [r7, #20]
 8022ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022ea8:	613b      	str	r3, [r7, #16]
      error = driver->deInit();
 8022eaa:	693b      	ldr	r3, [r7, #16]
 8022eac:	685b      	ldr	r3, [r3, #4]
 8022eae:	4798      	blx	r3
 8022eb0:	4603      	mov	r3, r0
 8022eb2:	81fb      	strh	r3, [r7, #14]
      if(error)
 8022eb4:	89fb      	ldrh	r3, [r7, #14]
 8022eb6:	2b00      	cmp	r3, #0
 8022eb8:	d001      	beq.n	8022ebe <cleanupSlotHandler+0x30>
         return CBOOT_ERROR_MEMORY_DRIVER_DEINIT_FAILED;
 8022eba:	231c      	movs	r3, #28
 8022ebc:	e000      	b.n	8022ec0 <cleanupSlotHandler+0x32>
   }

   //Successful process
   return CBOOT_NO_ERROR;
 8022ebe:	2300      	movs	r3, #0
}
 8022ec0:	4618      	mov	r0, r3
 8022ec2:	3718      	adds	r7, #24
 8022ec4:	46bd      	mov	sp, r7
 8022ec6:	bd80      	pop	{r7, pc}

08022ec8 <slotsInit>:


cboot_error_t slotsInit(Memory* memory) {
 8022ec8:	b580      	push	{r7, lr}
 8022eca:	b086      	sub	sp, #24
 8022ecc:	af00      	add	r7, sp, #0
 8022ece:	6078      	str	r0, [r7, #4]
   uint_t i;
   const void* memoryDriver;
   Slot *slot;

   //Check parameters
   if(memory == NULL)
 8022ed0:	687b      	ldr	r3, [r7, #4]
 8022ed2:	2b00      	cmp	r3, #0
 8022ed4:	d101      	bne.n	8022eda <slotsInit+0x12>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8022ed6:	2304      	movs	r3, #4
 8022ed8:	e04d      	b.n	8022f76 <slotsInit+0xae>

   if(memory->nbSlots == 0 || memory->nbSlots > NB_MAX_MEMORY_SLOTS)
 8022eda:	687b      	ldr	r3, [r7, #4]
 8022edc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8022ee0:	2b00      	cmp	r3, #0
 8022ee2:	d004      	beq.n	8022eee <slotsInit+0x26>
 8022ee4:	687b      	ldr	r3, [r7, #4]
 8022ee6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8022eea:	2b02      	cmp	r3, #2
 8022eec:	d901      	bls.n	8022ef2 <slotsInit+0x2a>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8022eee:	2304      	movs	r3, #4
 8022ef0:	e041      	b.n	8022f76 <slotsInit+0xae>

   memoryDriver = memory->driver;
 8022ef2:	687b      	ldr	r3, [r7, #4]
 8022ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022ef6:	613b      	str	r3, [r7, #16]

   //Loop through memory slots
   for(i = 0; i < memory->nbSlots; i++)
 8022ef8:	2300      	movs	r3, #0
 8022efa:	617b      	str	r3, [r7, #20]
 8022efc:	e033      	b.n	8022f66 <slotsInit+0x9e>
   {
      slot = &memory->slots[i];
 8022efe:	697b      	ldr	r3, [r7, #20]
 8022f00:	011b      	lsls	r3, r3, #4
 8022f02:	3308      	adds	r3, #8
 8022f04:	687a      	ldr	r2, [r7, #4]
 8022f06:	4413      	add	r3, r2
 8022f08:	60fb      	str	r3, [r7, #12]

      //if(slot->cType == SLOT_CONTENT_NONE || slot->cType > SLOT_CONTENT_BOOT)

      //Set memory parent for each slot
      slot->memParent = (void*)memory;
 8022f0a:	68fb      	ldr	r3, [r7, #12]
 8022f0c:	687a      	ldr	r2, [r7, #4]
 8022f0e:	605a      	str	r2, [r3, #4]

      //Is it a direct slot? (flash slot)

      if(slot->type == SLOT_TYPE_DIRECT)
 8022f10:	68fb      	ldr	r3, [r7, #12]
 8022f12:	781b      	ldrb	r3, [r3, #0]
 8022f14:	2b01      	cmp	r3, #1
 8022f16:	d10a      	bne.n	8022f2e <slotsInit+0x66>
      {
			//Check slot start address matches a sector address
			if(!(((const FlashDriver*)memoryDriver)->isSectorAddr(slot->addr)))
 8022f18:	693b      	ldr	r3, [r7, #16]
 8022f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8022f1c:	68fa      	ldr	r2, [r7, #12]
 8022f1e:	6892      	ldr	r2, [r2, #8]
 8022f20:	4610      	mov	r0, r2
 8022f22:	4798      	blx	r3
 8022f24:	4603      	mov	r3, r0
 8022f26:	2b00      	cmp	r3, #0
 8022f28:	d101      	bne.n	8022f2e <slotsInit+0x66>
				return CBOOT_ERROR_INVALID_ADDRESS;
 8022f2a:	2305      	movs	r3, #5
 8022f2c:	e023      	b.n	8022f76 <slotsInit+0xae>
      }

      if(i < memory->nbSlots-1)
 8022f2e:	687b      	ldr	r3, [r7, #4]
 8022f30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8022f34:	3b01      	subs	r3, #1
 8022f36:	461a      	mov	r2, r3
 8022f38:	697b      	ldr	r3, [r7, #20]
 8022f3a:	4293      	cmp	r3, r2
 8022f3c:	d210      	bcs.n	8022f60 <slotsInit+0x98>
      {
         //Check slots overlapping
         if(isSlotsOverlap(&memory->slots[0], &memory->slots[i+1]))
 8022f3e:	687b      	ldr	r3, [r7, #4]
 8022f40:	f103 0008 	add.w	r0, r3, #8
 8022f44:	697b      	ldr	r3, [r7, #20]
 8022f46:	3301      	adds	r3, #1
 8022f48:	011b      	lsls	r3, r3, #4
 8022f4a:	3308      	adds	r3, #8
 8022f4c:	687a      	ldr	r2, [r7, #4]
 8022f4e:	4413      	add	r3, r2
 8022f50:	4619      	mov	r1, r3
 8022f52:	f7ff ff56 	bl	8022e02 <isSlotsOverlap>
 8022f56:	4603      	mov	r3, r0
 8022f58:	2b00      	cmp	r3, #0
 8022f5a:	d001      	beq.n	8022f60 <slotsInit+0x98>
				return CBOOT_ERROR_SLOTS_OVERLAP;
 8022f5c:	2314      	movs	r3, #20
 8022f5e:	e00a      	b.n	8022f76 <slotsInit+0xae>
   for(i = 0; i < memory->nbSlots; i++)
 8022f60:	697b      	ldr	r3, [r7, #20]
 8022f62:	3301      	adds	r3, #1
 8022f64:	617b      	str	r3, [r7, #20]
 8022f66:	687b      	ldr	r3, [r7, #4]
 8022f68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8022f6c:	461a      	mov	r2, r3
 8022f6e:	697b      	ldr	r3, [r7, #20]
 8022f70:	4293      	cmp	r3, r2
 8022f72:	d3c4      	bcc.n	8022efe <slotsInit+0x36>
      }
#endif
   }

   //Successful process
   return CBOOT_NO_ERROR;
 8022f74:	2300      	movs	r3, #0
}
 8022f76:	4618      	mov	r0, r3
 8022f78:	3718      	adds	r7, #24
 8022f7a:	46bd      	mov	sp, r7
 8022f7c:	bd80      	pop	{r7, pc}

08022f7e <memoryGetSlotByCType>:
 * @param slotCType Slot content type we are looking for
 * @param slot Pointer to the slot we are looking for
 * @return cboot_error_t
 **/
cboot_error_t memoryGetSlotByCType(Memory* memory, uint8_t slotCType, Slot **slot)
{
 8022f7e:	b480      	push	{r7}
 8022f80:	b087      	sub	sp, #28
 8022f82:	af00      	add	r7, sp, #0
 8022f84:	60f8      	str	r0, [r7, #12]
 8022f86:	460b      	mov	r3, r1
 8022f88:	607a      	str	r2, [r7, #4]
 8022f8a:	72fb      	strb	r3, [r7, #11]
   uint_t i;

   if(memory == NULL || slotCType == 0 || slot == NULL)
 8022f8c:	68fb      	ldr	r3, [r7, #12]
 8022f8e:	2b00      	cmp	r3, #0
 8022f90:	d005      	beq.n	8022f9e <memoryGetSlotByCType+0x20>
 8022f92:	7afb      	ldrb	r3, [r7, #11]
 8022f94:	2b00      	cmp	r3, #0
 8022f96:	d002      	beq.n	8022f9e <memoryGetSlotByCType+0x20>
 8022f98:	687b      	ldr	r3, [r7, #4]
 8022f9a:	2b00      	cmp	r3, #0
 8022f9c:	d101      	bne.n	8022fa2 <memoryGetSlotByCType+0x24>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8022f9e:	2304      	movs	r3, #4
 8022fa0:	e027      	b.n	8022ff2 <memoryGetSlotByCType+0x74>

   *slot = NULL;
 8022fa2:	687b      	ldr	r3, [r7, #4]
 8022fa4:	2200      	movs	r2, #0
 8022fa6:	601a      	str	r2, [r3, #0]

   for(i = 0; i < memory->nbSlots; i++)
 8022fa8:	2300      	movs	r3, #0
 8022faa:	617b      	str	r3, [r7, #20]
 8022fac:	e013      	b.n	8022fd6 <memoryGetSlotByCType+0x58>
   {
      if(memory->slots[i].cType == slotCType)
 8022fae:	68fa      	ldr	r2, [r7, #12]
 8022fb0:	697b      	ldr	r3, [r7, #20]
 8022fb2:	011b      	lsls	r3, r3, #4
 8022fb4:	4413      	add	r3, r2
 8022fb6:	3309      	adds	r3, #9
 8022fb8:	781b      	ldrb	r3, [r3, #0]
 8022fba:	7afa      	ldrb	r2, [r7, #11]
 8022fbc:	429a      	cmp	r2, r3
 8022fbe:	d107      	bne.n	8022fd0 <memoryGetSlotByCType+0x52>
      {
         *slot = &memory->slots[i];
 8022fc0:	697b      	ldr	r3, [r7, #20]
 8022fc2:	011b      	lsls	r3, r3, #4
 8022fc4:	3308      	adds	r3, #8
 8022fc6:	68fa      	ldr	r2, [r7, #12]
 8022fc8:	441a      	add	r2, r3
 8022fca:	687b      	ldr	r3, [r7, #4]
 8022fcc:	601a      	str	r2, [r3, #0]
         break;
 8022fce:	e009      	b.n	8022fe4 <memoryGetSlotByCType+0x66>
   for(i = 0; i < memory->nbSlots; i++)
 8022fd0:	697b      	ldr	r3, [r7, #20]
 8022fd2:	3301      	adds	r3, #1
 8022fd4:	617b      	str	r3, [r7, #20]
 8022fd6:	68fb      	ldr	r3, [r7, #12]
 8022fd8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8022fdc:	461a      	mov	r2, r3
 8022fde:	697b      	ldr	r3, [r7, #20]
 8022fe0:	4293      	cmp	r3, r2
 8022fe2:	d3e4      	bcc.n	8022fae <memoryGetSlotByCType+0x30>
      }
   }

   if(*slot == NULL)
 8022fe4:	687b      	ldr	r3, [r7, #4]
 8022fe6:	681b      	ldr	r3, [r3, #0]
 8022fe8:	2b00      	cmp	r3, #0
 8022fea:	d101      	bne.n	8022ff0 <memoryGetSlotByCType+0x72>
      return CBOOT_ERROR_FAILURE;
 8022fec:	2301      	movs	r3, #1
 8022fee:	e000      	b.n	8022ff2 <memoryGetSlotByCType+0x74>
   else
      return CBOOT_NO_ERROR;
 8022ff0:	2300      	movs	r3, #0
}
 8022ff2:	4618      	mov	r0, r3
 8022ff4:	371c      	adds	r7, #28
 8022ff6:	46bd      	mov	sp, r7
 8022ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022ffc:	4770      	bx	lr
	...

08023000 <memoryInitWriteBuffer>:
/**
 * @brief Initialize memory write buffer
 **/

void memoryInitWriteBuffer(void)
{
 8023000:	b580      	push	{r7, lr}
 8023002:	af00      	add	r7, sp, #0
   memset(memWriteBuffer, 0, sizeof(memWriteBuffer));
 8023004:	2240      	movs	r2, #64	@ 0x40
 8023006:	2100      	movs	r1, #0
 8023008:	4805      	ldr	r0, [pc, #20]	@ (8023020 <memoryInitWriteBuffer+0x20>)
 802300a:	f00c fc9f 	bl	802f94c <memset>
   memWriteBufferPos = memWriteBuffer;
 802300e:	4b05      	ldr	r3, [pc, #20]	@ (8023024 <memoryInitWriteBuffer+0x24>)
 8023010:	4a03      	ldr	r2, [pc, #12]	@ (8023020 <memoryInitWriteBuffer+0x20>)
 8023012:	601a      	str	r2, [r3, #0]
   memWriteBufferLen = 0;
 8023014:	4b04      	ldr	r3, [pc, #16]	@ (8023028 <memoryInitWriteBuffer+0x28>)
 8023016:	2200      	movs	r2, #0
 8023018:	601a      	str	r2, [r3, #0]
}
 802301a:	bf00      	nop
 802301c:	bd80      	pop	{r7, pc}
 802301e:	bf00      	nop
 8023020:	200000dc 	.word	0x200000dc
 8023024:	20000000 	.word	0x20000000
 8023028:	2000011c 	.word	0x2000011c

0802302c <memoryResetWriteBuffer>:
/**
 * @brief Reset memory write buffer
 **/

void memoryResetWriteBuffer(void)
{
 802302c:	b580      	push	{r7, lr}
 802302e:	af00      	add	r7, sp, #0
   memoryInitWriteBuffer();
 8023030:	f7ff ffe6 	bl	8023000 <memoryInitWriteBuffer>
}
 8023034:	bf00      	nop
 8023036:	bd80      	pop	{r7, pc}

08023038 <cipherInit>:

//cboot_error_t cipherInit(CipherEngine *engine, const CipherAlgo *algo,
//   CipherMode mode, const char_t *key, size_t keyLen)
cboot_error_t cipherInit(CipherEngine *engine, const CipherAlgo *algo,
   CipherMode mode, const uint8_t *key, size_t keyLen)
{
 8023038:	b580      	push	{r7, lr}
 802303a:	b086      	sub	sp, #24
 802303c:	af00      	add	r7, sp, #0
 802303e:	60f8      	str	r0, [r7, #12]
 8023040:	60b9      	str	r1, [r7, #8]
 8023042:	603b      	str	r3, [r7, #0]
 8023044:	4613      	mov	r3, r2
 8023046:	71fb      	strb	r3, [r7, #7]
   error_t error;

   //Check parameter validity
   if(engine == NULL)
 8023048:	68fb      	ldr	r3, [r7, #12]
 802304a:	2b00      	cmp	r3, #0
 802304c:	d101      	bne.n	8023052 <cipherInit+0x1a>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 802304e:	2304      	movs	r3, #4
 8023050:	e03e      	b.n	80230d0 <cipherInit+0x98>

   //Check cipher engine fields
   if(algo == NULL || mode == CIPHER_MODE_NULL || key == NULL || keyLen == 0)
 8023052:	68bb      	ldr	r3, [r7, #8]
 8023054:	2b00      	cmp	r3, #0
 8023056:	d008      	beq.n	802306a <cipherInit+0x32>
 8023058:	79fb      	ldrb	r3, [r7, #7]
 802305a:	2b00      	cmp	r3, #0
 802305c:	d005      	beq.n	802306a <cipherInit+0x32>
 802305e:	683b      	ldr	r3, [r7, #0]
 8023060:	2b00      	cmp	r3, #0
 8023062:	d002      	beq.n	802306a <cipherInit+0x32>
 8023064:	6a3b      	ldr	r3, [r7, #32]
 8023066:	2b00      	cmp	r3, #0
 8023068:	d101      	bne.n	802306e <cipherInit+0x36>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 802306a:	2304      	movs	r3, #4
 802306c:	e030      	b.n	80230d0 <cipherInit+0x98>

   //Reset cipher engine contents
   memset(engine, 0, sizeof(CipherEngine));
 802306e:	f44f 7202 	mov.w	r2, #520	@ 0x208
 8023072:	2100      	movs	r1, #0
 8023074:	68f8      	ldr	r0, [r7, #12]
 8023076:	f00c fc69 	bl	802f94c <memset>

   //Set cipher engine algorithm
   engine->algo = algo;
 802307a:	68fb      	ldr	r3, [r7, #12]
 802307c:	68ba      	ldr	r2, [r7, #8]
 802307e:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4
   //Set cipher engine mode
   engine->mode = mode;
 8023082:	68fb      	ldr	r3, [r7, #12]
 8023084:	79fa      	ldrb	r2, [r7, #7]
 8023086:	f883 21e8 	strb.w	r2, [r3, #488]	@ 0x1e8
   //Set cipher engine key
   engine->key = key;
 802308a:	68fb      	ldr	r3, [r7, #12]
 802308c:	683a      	ldr	r2, [r7, #0]
 802308e:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
   //Set cipher engine key length
   engine->keyLen = keyLen;
 8023092:	68fb      	ldr	r3, [r7, #12]
 8023094:	6a3a      	ldr	r2, [r7, #32]
 8023096:	f8c3 21f0 	str.w	r2, [r3, #496]	@ 0x1f0

   //Initialize cipher engine context
   error = engine->algo->init((void *) &engine->context,
 802309a:	68fb      	ldr	r3, [r7, #12]
 802309c:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
 80230a0:	691b      	ldr	r3, [r3, #16]
 80230a2:	68f8      	ldr	r0, [r7, #12]
 80230a4:	68fa      	ldr	r2, [r7, #12]
 80230a6:	f8d2 11ec 	ldr.w	r1, [r2, #492]	@ 0x1ec
 80230aa:	68fa      	ldr	r2, [r7, #12]
 80230ac:	f8d2 21f0 	ldr.w	r2, [r2, #496]	@ 0x1f0
 80230b0:	4798      	blx	r3
 80230b2:	4603      	mov	r3, r0
 80230b4:	82fb      	strh	r3, [r7, #22]
      (const uint8_t *) engine->key, engine->keyLen);
   //Is any error?
   if(error)
 80230b6:	8afb      	ldrh	r3, [r7, #22]
 80230b8:	2b00      	cmp	r3, #0
 80230ba:	d001      	beq.n	80230c0 <cipherInit+0x88>
      return CBOOT_ERROR_FAILURE;
 80230bc:	2301      	movs	r3, #1
 80230be:	e007      	b.n	80230d0 <cipherInit+0x98>

   //Set cipher iv length
   engine->ivLen = engine->algo->blockSize;
 80230c0:	68fb      	ldr	r3, [r7, #12]
 80230c2:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
 80230c6:	68da      	ldr	r2, [r3, #12]
 80230c8:	68fb      	ldr	r3, [r7, #12]
 80230ca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

   //Return status code
   return CBOOT_NO_ERROR;
 80230ce:	2300      	movs	r3, #0
}
 80230d0:	4618      	mov	r0, r3
 80230d2:	3718      	adds	r7, #24
 80230d4:	46bd      	mov	sp, r7
 80230d6:	bd80      	pop	{r7, pc}

080230d8 <cipherSetIv>:
 * @param[in] ivLen Length of the cipher initialization vector
 * @return Error code
 **/

cboot_error_t cipherSetIv(CipherEngine *engine, uint8_t* iv, size_t ivLen)
{
 80230d8:	b580      	push	{r7, lr}
 80230da:	b084      	sub	sp, #16
 80230dc:	af00      	add	r7, sp, #0
 80230de:	60f8      	str	r0, [r7, #12]
 80230e0:	60b9      	str	r1, [r7, #8]
 80230e2:	607a      	str	r2, [r7, #4]
   //Check parameters
   if(engine == NULL || iv == NULL || ivLen == 0)
 80230e4:	68fb      	ldr	r3, [r7, #12]
 80230e6:	2b00      	cmp	r3, #0
 80230e8:	d005      	beq.n	80230f6 <cipherSetIv+0x1e>
 80230ea:	68bb      	ldr	r3, [r7, #8]
 80230ec:	2b00      	cmp	r3, #0
 80230ee:	d002      	beq.n	80230f6 <cipherSetIv+0x1e>
 80230f0:	687b      	ldr	r3, [r7, #4]
 80230f2:	2b00      	cmp	r3, #0
 80230f4:	d101      	bne.n	80230fa <cipherSetIv+0x22>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 80230f6:	2304      	movs	r3, #4
 80230f8:	e008      	b.n	802310c <cipherSetIv+0x34>

   //Save cipher engine iv
   memcpy(engine->iv, iv, ivLen);
 80230fa:	68fb      	ldr	r3, [r7, #12]
 80230fc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8023100:	687a      	ldr	r2, [r7, #4]
 8023102:	68b9      	ldr	r1, [r7, #8]
 8023104:	4618      	mov	r0, r3
 8023106:	f00c fc9f 	bl	802fa48 <memcpy>

   //Successfull process
   return CBOOT_NO_ERROR;
 802310a:	2300      	movs	r3, #0
}
 802310c:	4618      	mov	r0, r3
 802310e:	3710      	adds	r7, #16
 8023110:	46bd      	mov	sp, r7
 8023112:	bd80      	pop	{r7, pc}

08023114 <cipherDecryptData>:
 * @param[in] length Length of the plaintext data buffer
 * @return Error code
 **/

cboot_error_t cipherDecryptData(CipherEngine *engine, uint8_t *data, size_t length)
{
 8023114:	b580      	push	{r7, lr}
 8023116:	b088      	sub	sp, #32
 8023118:	af02      	add	r7, sp, #8
 802311a:	60f8      	str	r0, [r7, #12]
 802311c:	60b9      	str	r1, [r7, #8]
 802311e:	607a      	str	r2, [r7, #4]
   error_t error;

   //Check parameters validity
   if(engine == NULL || data == NULL || length == 0)
 8023120:	68fb      	ldr	r3, [r7, #12]
 8023122:	2b00      	cmp	r3, #0
 8023124:	d005      	beq.n	8023132 <cipherDecryptData+0x1e>
 8023126:	68bb      	ldr	r3, [r7, #8]
 8023128:	2b00      	cmp	r3, #0
 802312a:	d002      	beq.n	8023132 <cipherDecryptData+0x1e>
 802312c:	687b      	ldr	r3, [r7, #4]
 802312e:	2b00      	cmp	r3, #0
 8023130:	d101      	bne.n	8023136 <cipherDecryptData+0x22>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023132:	2304      	movs	r3, #4
 8023134:	e034      	b.n	80231a0 <cipherDecryptData+0x8c>

   //Check cipher engine iv
   if(engine->ivLen == 0)
 8023136:	68fb      	ldr	r3, [r7, #12]
 8023138:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 802313c:	2b00      	cmp	r3, #0
 802313e:	d101      	bne.n	8023144 <cipherDecryptData+0x30>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023140:	2304      	movs	r3, #4
 8023142:	e02d      	b.n	80231a0 <cipherDecryptData+0x8c>

   //Check cipher engine mode
   if(engine->mode == CIPHER_MODE_NULL)
 8023144:	68fb      	ldr	r3, [r7, #12]
 8023146:	f893 31e8 	ldrb.w	r3, [r3, #488]	@ 0x1e8
 802314a:	2b00      	cmp	r3, #0
 802314c:	d101      	bne.n	8023152 <cipherDecryptData+0x3e>
   {
      return CBOOT_ERROR_INVALID_PARAMETERS;
 802314e:	2304      	movs	r3, #4
 8023150:	e026      	b.n	80231a0 <cipherDecryptData+0x8c>
   }
   else if(engine->mode == CIPHER_MODE_CBC)
 8023152:	68fb      	ldr	r3, [r7, #12]
 8023154:	f893 31e8 	ldrb.w	r3, [r3, #488]	@ 0x1e8
 8023158:	2b03      	cmp	r3, #3
 802315a:	d116      	bne.n	802318a <cipherDecryptData+0x76>
   {
      //Decrypt ciphertext data using CBC mode
      error = cbcDecrypt(engine->algo, (void *) &engine->context,
 802315c:	68fb      	ldr	r3, [r7, #12]
 802315e:	f8d3 01e4 	ldr.w	r0, [r3, #484]	@ 0x1e4
 8023162:	68f9      	ldr	r1, [r7, #12]
         engine->iv, data, data, length);
 8023164:	68fb      	ldr	r3, [r7, #12]
 8023166:	f503 72fa 	add.w	r2, r3, #500	@ 0x1f4
      error = cbcDecrypt(engine->algo, (void *) &engine->context,
 802316a:	687b      	ldr	r3, [r7, #4]
 802316c:	9301      	str	r3, [sp, #4]
 802316e:	68bb      	ldr	r3, [r7, #8]
 8023170:	9300      	str	r3, [sp, #0]
 8023172:	68bb      	ldr	r3, [r7, #8]
 8023174:	f001 fd24 	bl	8024bc0 <cbcDecrypt>
 8023178:	4603      	mov	r3, r0
 802317a:	82fb      	strh	r3, [r7, #22]
      //Is any error?
      if(error)
 802317c:	8afb      	ldrh	r3, [r7, #22]
 802317e:	2b00      	cmp	r3, #0
 8023180:	d001      	beq.n	8023186 <cipherDecryptData+0x72>
         return CBOOT_ERROR_FAILURE;
 8023182:	2301      	movs	r3, #1
 8023184:	e00c      	b.n	80231a0 <cipherDecryptData+0x8c>
      else
         return CBOOT_NO_ERROR;
 8023186:	2300      	movs	r3, #0
 8023188:	e00a      	b.n	80231a0 <cipherDecryptData+0x8c>
   }
   else
   {
      //Debug message
      TRACE_ERROR("Cipher mode not supported!\r\n");
 802318a:	f006 fc01 	bl	8029990 <stm32_log_timestamp>
 802318e:	4603      	mov	r3, r0
 8023190:	4a05      	ldr	r2, [pc, #20]	@ (80231a8 <cipherDecryptData+0x94>)
 8023192:	9200      	str	r2, [sp, #0]
 8023194:	4a05      	ldr	r2, [pc, #20]	@ (80231ac <cipherDecryptData+0x98>)
 8023196:	4904      	ldr	r1, [pc, #16]	@ (80231a8 <cipherDecryptData+0x94>)
 8023198:	2003      	movs	r0, #3
 802319a:	f006 fc01 	bl	80299a0 <stm32_log_write>
      //Forward error;
      return CBOOT_ERROR_NOT_IMPLEMENTED;
 802319e:	2302      	movs	r3, #2
   }
}
 80231a0:	4618      	mov	r0, r3
 80231a2:	3718      	adds	r7, #24
 80231a4:	46bd      	mov	sp, r7
 80231a6:	bd80      	pop	{r7, pc}
 80231a8:	0802fd68 	.word	0x0802fd68
 80231ac:	0802fd3c 	.word	0x0802fd3c

080231b0 <cipherCheckMagicNumberCrc>:
 * @param keyIsValid
 * @return cboot_error_t
 **/

cboot_error_t cipherCheckMagicNumberCrc(uint32_t magicNumberCrc, bool_t *magicNumberIsValid)
{
 80231b0:	b580      	push	{r7, lr}
 80231b2:	b084      	sub	sp, #16
 80231b4:	af00      	add	r7, sp, #0
 80231b6:	6078      	str	r0, [r7, #4]
 80231b8:	6039      	str	r1, [r7, #0]
   uint32_t computedMagicNumberCrc;

   //Check parameters
   if(magicNumberIsValid == NULL)
 80231ba:	683b      	ldr	r3, [r7, #0]
 80231bc:	2b00      	cmp	r3, #0
 80231be:	d101      	bne.n	80231c4 <cipherCheckMagicNumberCrc+0x14>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 80231c0:	2304      	movs	r3, #4
 80231c2:	e01a      	b.n	80231fa <cipherCheckMagicNumberCrc+0x4a>

   //Set default magic number validity to FALSE
   *magicNumberIsValid = FALSE;
 80231c4:	683b      	ldr	r3, [r7, #0]
 80231c6:	2200      	movs	r2, #0
 80231c8:	601a      	str	r2, [r3, #0]

   //Compute CRC on the given magic number
   if(!CRC32_HASH_ALGO->compute(CIPHER_MAGIC_NUMBER, CIPHER_MAGIC_NUMBER_SIZE,
 80231ca:	4b0e      	ldr	r3, [pc, #56]	@ (8023204 <cipherCheckMagicNumberCrc+0x54>)
 80231cc:	6a1b      	ldr	r3, [r3, #32]
 80231ce:	f107 020c 	add.w	r2, r7, #12
 80231d2:	2110      	movs	r1, #16
 80231d4:	480c      	ldr	r0, [pc, #48]	@ (8023208 <cipherCheckMagicNumberCrc+0x58>)
 80231d6:	4798      	blx	r3
 80231d8:	4603      	mov	r3, r0
 80231da:	2b00      	cmp	r3, #0
 80231dc:	d10c      	bne.n	80231f8 <cipherCheckMagicNumberCrc+0x48>
      (uint8_t*)&computedMagicNumberCrc))
   {
      //Check computed magic number crc against the given magic number crc
      if(memcmp((uint8_t*)&magicNumberCrc, (uint8_t*)&computedMagicNumberCrc, CRC32_DIGEST_SIZE) == 0)
 80231de:	f107 010c 	add.w	r1, r7, #12
 80231e2:	1d3b      	adds	r3, r7, #4
 80231e4:	2204      	movs	r2, #4
 80231e6:	4618      	mov	r0, r3
 80231e8:	f00c fba0 	bl	802f92c <memcmp>
 80231ec:	4603      	mov	r3, r0
 80231ee:	2b00      	cmp	r3, #0
 80231f0:	d102      	bne.n	80231f8 <cipherCheckMagicNumberCrc+0x48>
      {
         //Magic number is valid
         *magicNumberIsValid = TRUE;
 80231f2:	683b      	ldr	r3, [r7, #0]
 80231f4:	2201      	movs	r2, #1
 80231f6:	601a      	str	r2, [r3, #0]
      }
   }

   //Successful process
   return CBOOT_NO_ERROR;
 80231f8:	2300      	movs	r3, #0
}
 80231fa:	4618      	mov	r0, r3
 80231fc:	3710      	adds	r7, #16
 80231fe:	46bd      	mov	sp, r7
 8023200:	bd80      	pop	{r7, pc}
 8023202:	bf00      	nop
 8023204:	08030f3c 	.word	0x08030f3c
 8023208:	0802fd74 	.word	0x0802fd74

0802320c <verifyInit>:
 * @param[in] settings Image Verification specific settings
 * @return
 **/

cboot_error_t verifyInit(VerifyContext *context, VerifySettings *settings)
{
 802320c:	b580      	push	{r7, lr}
 802320e:	b084      	sub	sp, #16
 8023210:	af02      	add	r7, sp, #8
 8023212:	6078      	str	r0, [r7, #4]
 8023214:	6039      	str	r1, [r7, #0]
   //Check parameters
   if (context == NULL || settings == NULL)
 8023216:	687b      	ldr	r3, [r7, #4]
 8023218:	2b00      	cmp	r3, #0
 802321a:	d002      	beq.n	8023222 <verifyInit+0x16>
 802321c:	683b      	ldr	r3, [r7, #0]
 802321e:	2b00      	cmp	r3, #0
 8023220:	d101      	bne.n	8023226 <verifyInit+0x1a>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023222:	2304      	movs	r3, #4
 8023224:	e044      	b.n	80232b0 <verifyInit+0xa4>

   //Save verify settings
   memcpy(&context->verifySettings, settings, sizeof(VerifySettings));
 8023226:	687b      	ldr	r3, [r7, #4]
 8023228:	2218      	movs	r2, #24
 802322a:	6839      	ldr	r1, [r7, #0]
 802322c:	4618      	mov	r0, r3
 802322e:	f00c fc0b 	bl	802fa48 <memcpy>

   //Save verification module user settings
   memcpy(&context->verifySettings, settings, sizeof(VerifySettings));
 8023232:	687b      	ldr	r3, [r7, #4]
 8023234:	2218      	movs	r2, #24
 8023236:	6839      	ldr	r1, [r7, #0]
 8023238:	4618      	mov	r0, r3
 802323a:	f00c fc05 	bl	802fa48 <memcpy>

   //Initialize verification context for integrity method
   if(context->verifySettings.verifyMethod == VERIFY_METHOD_INTEGRITY)
 802323e:	687b      	ldr	r3, [r7, #4]
 8023240:	781b      	ldrb	r3, [r3, #0]
 8023242:	2b00      	cmp	r3, #0
 8023244:	d11a      	bne.n	802327c <verifyInit+0x70>
   {
#if (VERIFY_INTEGRITY_SUPPORT == ENABLED)
      //Is user require integrity check?
      if (context->verifySettings.integrityAlgo != NULL)
 8023246:	687b      	ldr	r3, [r7, #4]
 8023248:	685b      	ldr	r3, [r3, #4]
 802324a:	2b00      	cmp	r3, #0
 802324c:	d014      	beq.n	8023278 <verifyInit+0x6c>
      {
         //Initialize integrity algo context
         context->verifySettings.integrityAlgo->init(context->checkContext);
 802324e:	687b      	ldr	r3, [r7, #4]
 8023250:	685b      	ldr	r3, [r3, #4]
 8023252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8023254:	687a      	ldr	r2, [r7, #4]
 8023256:	3218      	adds	r2, #24
 8023258:	4610      	mov	r0, r2
 802325a:	4798      	blx	r3

         //Set image check digest size
         context->imageCheckDigestSize = context->verifySettings.integrityAlgo->digestSize;
 802325c:	687b      	ldr	r3, [r7, #4]
 802325e:	685b      	ldr	r3, [r3, #4]
 8023260:	695a      	ldr	r2, [r3, #20]
 8023262:	687b      	ldr	r3, [r7, #4]
 8023264:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

         //Set check data (integrity tag) size
         context->checkDataSize = context->imageCheckDigestSize;
 8023268:	687b      	ldr	r3, [r7, #4]
 802326a:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
 802326e:	687b      	ldr	r3, [r7, #4]
 8023270:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8

         //Successful process
         return CBOOT_NO_ERROR;
 8023274:	2300      	movs	r3, #0
 8023276:	e01b      	b.n	80232b0 <verifyInit+0xa4>
      }
      else
      {
         return CBOOT_ERROR_INVALID_PARAMETERS;
 8023278:	2304      	movs	r3, #4
 802327a:	e019      	b.n	80232b0 <verifyInit+0xa4>
#else
      return CBOOT_ERROR_INVALID_PARAMETERS;
#endif
   }
   //Initialize verification context for authentication method
   else if(context->verifySettings.verifyMethod == VERIFY_METHOD_AUTHENTICATION)
 802327c:	687b      	ldr	r3, [r7, #4]
 802327e:	781b      	ldrb	r3, [r3, #0]
 8023280:	2b01      	cmp	r3, #1
 8023282:	d101      	bne.n	8023288 <verifyInit+0x7c>
   {
#if (VERIFY_AUTHENTICATION_SUPPORT == ENABLED)
      //Initialize authentication algorithm
      return authInit(context);
#else
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023284:	2304      	movs	r3, #4
 8023286:	e013      	b.n	80232b0 <verifyInit+0xa4>
#endif
   }
   //Initialize verification context for signature method
   else if(context->verifySettings.verifyMethod == VERIFY_METHOD_SIGNATURE)
 8023288:	687b      	ldr	r3, [r7, #4]
 802328a:	781b      	ldrb	r3, [r3, #0]
 802328c:	2b02      	cmp	r3, #2
 802328e:	d104      	bne.n	802329a <verifyInit+0x8e>
   {
#if (VERIFY_SIGNATURE_SUPPORT == ENABLED)
      //Initialize signature algorithm
      return signInit(context);
 8023290:	6878      	ldr	r0, [r7, #4]
 8023292:	f000 f947 	bl	8023524 <signInit>
 8023296:	4603      	mov	r3, r0
 8023298:	e00a      	b.n	80232b0 <verifyInit+0xa4>
#endif
   }
   else
   {
      // Debug message
      TRACE_ERROR("Verification mode not supported!\r\n");
 802329a:	f006 fb79 	bl	8029990 <stm32_log_timestamp>
 802329e:	4603      	mov	r3, r0
 80232a0:	4a05      	ldr	r2, [pc, #20]	@ (80232b8 <verifyInit+0xac>)
 80232a2:	9200      	str	r2, [sp, #0]
 80232a4:	4a05      	ldr	r2, [pc, #20]	@ (80232bc <verifyInit+0xb0>)
 80232a6:	4904      	ldr	r1, [pc, #16]	@ (80232b8 <verifyInit+0xac>)
 80232a8:	2003      	movs	r0, #3
 80232aa:	f006 fb79 	bl	80299a0 <stm32_log_write>
      return CBOOT_ERROR_NOT_IMPLEMENTED;
 80232ae:	2302      	movs	r3, #2
   }
}
 80232b0:	4618      	mov	r0, r3
 80232b2:	3708      	adds	r7, #8
 80232b4:	46bd      	mov	sp, r7
 80232b6:	bd80      	pop	{r7, pc}
 80232b8:	0802fdc8 	.word	0x0802fdc8
 80232bc:	0802fd98 	.word	0x0802fd98

080232c0 <verifyProcess>:
 * @param[in] length Length og the image data block
 * @return Error code
 **/

cboot_error_t verifyProcess(VerifyContext *context, uint8_t *data, size_t length)
{
 80232c0:	b580      	push	{r7, lr}
 80232c2:	b086      	sub	sp, #24
 80232c4:	af02      	add	r7, sp, #8
 80232c6:	60f8      	str	r0, [r7, #12]
 80232c8:	60b9      	str	r1, [r7, #8]
 80232ca:	607a      	str	r2, [r7, #4]
   //Check parameters
   if (context == NULL || (data == NULL || length == 0))
 80232cc:	68fb      	ldr	r3, [r7, #12]
 80232ce:	2b00      	cmp	r3, #0
 80232d0:	d005      	beq.n	80232de <verifyProcess+0x1e>
 80232d2:	68bb      	ldr	r3, [r7, #8]
 80232d4:	2b00      	cmp	r3, #0
 80232d6:	d002      	beq.n	80232de <verifyProcess+0x1e>
 80232d8:	687b      	ldr	r3, [r7, #4]
 80232da:	2b00      	cmp	r3, #0
 80232dc:	d101      	bne.n	80232e2 <verifyProcess+0x22>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 80232de:	2304      	movs	r3, #4
 80232e0:	e03a      	b.n	8023358 <verifyProcess+0x98>

   //Process image data block integrity hash tag calculation
   if(context->verifySettings.verifyMethod == VERIFY_METHOD_INTEGRITY)
 80232e2:	68fb      	ldr	r3, [r7, #12]
 80232e4:	781b      	ldrb	r3, [r3, #0]
 80232e6:	2b00      	cmp	r3, #0
 80232e8:	d10f      	bne.n	802330a <verifyProcess+0x4a>
   {
#if (VERIFY_INTEGRITY_SUPPORT == ENABLED)
      //Is user require integrity check?
      if (context->verifySettings.integrityAlgo != NULL)
 80232ea:	68fb      	ldr	r3, [r7, #12]
 80232ec:	685b      	ldr	r3, [r3, #4]
 80232ee:	2b00      	cmp	r3, #0
 80232f0:	d009      	beq.n	8023306 <verifyProcess+0x46>
      {
         //Update integrity hash tag
         context->verifySettings.integrityAlgo->update(context->checkContext, data, length);
 80232f2:	68fb      	ldr	r3, [r7, #12]
 80232f4:	685b      	ldr	r3, [r3, #4]
 80232f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80232f8:	68fa      	ldr	r2, [r7, #12]
 80232fa:	f102 0018 	add.w	r0, r2, #24
 80232fe:	687a      	ldr	r2, [r7, #4]
 8023300:	68b9      	ldr	r1, [r7, #8]
 8023302:	4798      	blx	r3
 8023304:	e027      	b.n	8023356 <verifyProcess+0x96>
      }
      else
      {
         return CBOOT_ERROR_INVALID_PARAMETERS;
 8023306:	2304      	movs	r3, #4
 8023308:	e026      	b.n	8023358 <verifyProcess+0x98>
#else
      return CBOOT_ERROR_INVALID_PARAMETERS;
#endif
   }
   //Process image data block authentication hash tag calculation
   else if(context->verifySettings.verifyMethod == VERIFY_METHOD_AUTHENTICATION)
 802330a:	68fb      	ldr	r3, [r7, #12]
 802330c:	781b      	ldrb	r3, [r3, #0]
 802330e:	2b01      	cmp	r3, #1
 8023310:	d101      	bne.n	8023316 <verifyProcess+0x56>
   {
#if (VERIFY_AUTHENTICATION_SUPPORT == ENABLED)
      //Update authentication tag
      return authUpdateTag(context, data, length);
#else
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023312:	2304      	movs	r3, #4
 8023314:	e020      	b.n	8023358 <verifyProcess+0x98>
#endif
   }
   //Process image data block signature hash tag calculation
   else if(context->verifySettings.verifyMethod == VERIFY_METHOD_SIGNATURE)
 8023316:	68fb      	ldr	r3, [r7, #12]
 8023318:	781b      	ldrb	r3, [r3, #0]
 802331a:	2b02      	cmp	r3, #2
 802331c:	d10f      	bne.n	802333e <verifyProcess+0x7e>
   {
#if (VERIFY_SIGNATURE_SUPPORT == ENABLED)
      //Is user require signature check?
      if (context->verifySettings.signAlgo != VERIFY_SIGN_NONE)
 802331e:	68fb      	ldr	r3, [r7, #12]
 8023320:	7a1b      	ldrb	r3, [r3, #8]
 8023322:	2b00      	cmp	r3, #0
 8023324:	d009      	beq.n	802333a <verifyProcess+0x7a>
      {
         //Update signature hash tag
         context->verifySettings.signHashAlgo->update(context->checkContext, data, length);
 8023326:	68fb      	ldr	r3, [r7, #12]
 8023328:	68db      	ldr	r3, [r3, #12]
 802332a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802332c:	68fa      	ldr	r2, [r7, #12]
 802332e:	f102 0018 	add.w	r0, r2, #24
 8023332:	687a      	ldr	r2, [r7, #4]
 8023334:	68b9      	ldr	r1, [r7, #8]
 8023336:	4798      	blx	r3
 8023338:	e00d      	b.n	8023356 <verifyProcess+0x96>
      }
      else
      {
         return CBOOT_ERROR_INVALID_PARAMETERS;
 802333a:	2304      	movs	r3, #4
 802333c:	e00c      	b.n	8023358 <verifyProcess+0x98>
#endif
   }
   else
   {
      // Debug message
      TRACE_ERROR("Verification mode not supported!\r\n");
 802333e:	f006 fb27 	bl	8029990 <stm32_log_timestamp>
 8023342:	4603      	mov	r3, r0
 8023344:	4a06      	ldr	r2, [pc, #24]	@ (8023360 <verifyProcess+0xa0>)
 8023346:	9200      	str	r2, [sp, #0]
 8023348:	4a06      	ldr	r2, [pc, #24]	@ (8023364 <verifyProcess+0xa4>)
 802334a:	4905      	ldr	r1, [pc, #20]	@ (8023360 <verifyProcess+0xa0>)
 802334c:	2003      	movs	r0, #3
 802334e:	f006 fb27 	bl	80299a0 <stm32_log_write>
      return CBOOT_ERROR_NOT_IMPLEMENTED;
 8023352:	2302      	movs	r3, #2
 8023354:	e000      	b.n	8023358 <verifyProcess+0x98>
   }

   //Successful process
   return CBOOT_NO_ERROR;
 8023356:	2300      	movs	r3, #0
}
 8023358:	4618      	mov	r0, r3
 802335a:	3710      	adds	r7, #16
 802335c:	46bd      	mov	sp, r7
 802335e:	bd80      	pop	{r7, pc}
 8023360:	0802fdc8 	.word	0x0802fdc8
 8023364:	0802fd98 	.word	0x0802fd98

08023368 <verifyConfirm>:
 * @param[in] verifyDataLength Length of the image check data
 * @return Error code
 **/

cboot_error_t verifyConfirm(VerifyContext *context, uint8_t *verifyData, size_t verifyDataLength)
{
 8023368:	b580      	push	{r7, lr}
 802336a:	b088      	sub	sp, #32
 802336c:	af02      	add	r7, sp, #8
 802336e:	60f8      	str	r0, [r7, #12]
 8023370:	60b9      	str	r1, [r7, #8]
 8023372:	607a      	str	r2, [r7, #4]
   cboot_error_t cerror;

   //Initialize error code
   cerror = CBOOT_NO_ERROR;
 8023374:	2300      	movs	r3, #0
 8023376:	75fb      	strb	r3, [r7, #23]

   //Check parameters
   if (context == NULL || verifyData == NULL || verifyDataLength == 0)
 8023378:	68fb      	ldr	r3, [r7, #12]
 802337a:	2b00      	cmp	r3, #0
 802337c:	d005      	beq.n	802338a <verifyConfirm+0x22>
 802337e:	68bb      	ldr	r3, [r7, #8]
 8023380:	2b00      	cmp	r3, #0
 8023382:	d002      	beq.n	802338a <verifyConfirm+0x22>
 8023384:	687b      	ldr	r3, [r7, #4]
 8023386:	2b00      	cmp	r3, #0
 8023388:	d101      	bne.n	802338e <verifyConfirm+0x26>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 802338a:	2304      	movs	r3, #4
 802338c:	e069      	b.n	8023462 <verifyConfirm+0xfa>

   //Check image check data using integrity method
   if(context->verifySettings.verifyMethod == VERIFY_METHOD_INTEGRITY)
 802338e:	68fb      	ldr	r3, [r7, #12]
 8023390:	781b      	ldrb	r3, [r3, #0]
 8023392:	2b00      	cmp	r3, #0
 8023394:	d129      	bne.n	80233ea <verifyConfirm+0x82>
   {
#if (VERIFY_INTEGRITY_SUPPORT == ENABLED)
      //Is user require integrity check?
      if (context->verifySettings.integrityAlgo != NULL)
 8023396:	68fb      	ldr	r3, [r7, #12]
 8023398:	685b      	ldr	r3, [r3, #4]
 802339a:	2b00      	cmp	r3, #0
 802339c:	d023      	beq.n	80233e6 <verifyConfirm+0x7e>
      {
         //Finalize interity tag computation
         context->verifySettings.integrityAlgo->final(context->checkContext, context->imageCheckDigest);
 802339e:	68fb      	ldr	r3, [r7, #12]
 80233a0:	685b      	ldr	r3, [r3, #4]
 80233a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80233a4:	68fa      	ldr	r2, [r7, #12]
 80233a6:	f102 0018 	add.w	r0, r2, #24
 80233aa:	68fa      	ldr	r2, [r7, #12]
 80233ac:	32ec      	adds	r2, #236	@ 0xec
 80233ae:	4611      	mov	r1, r2
 80233b0:	4798      	blx	r3
         TRACE_DEBUG("Computed integrity tag (%d bytes)\r\n", context->imageCheckDigestSize);
         TRACE_DEBUG_ARRAY("  ", context->imageCheckDigest, context->imageCheckDigestSize);
         TRACE_DEBUG("\r\n");

         //Compare computed integrity digest with the one received in the image
         if (osMemcmp(verifyData, context->imageCheckDigest, context->imageCheckDigestSize) != 0)
 80233b2:	68fb      	ldr	r3, [r7, #12]
 80233b4:	f103 01ec 	add.w	r1, r3, #236	@ 0xec
 80233b8:	68fb      	ldr	r3, [r7, #12]
 80233ba:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 80233be:	461a      	mov	r2, r3
 80233c0:	68b8      	ldr	r0, [r7, #8]
 80233c2:	f00c fab3 	bl	802f92c <memcmp>
 80233c6:	4603      	mov	r3, r0
 80233c8:	2b00      	cmp	r3, #0
 80233ca:	d049      	beq.n	8023460 <verifyConfirm+0xf8>
         {
            //Debug message
            TRACE_INFO("Firmware integrity tag is not valid!\r\n");
 80233cc:	f006 fae0 	bl	8029990 <stm32_log_timestamp>
 80233d0:	4603      	mov	r3, r0
 80233d2:	4a26      	ldr	r2, [pc, #152]	@ (802346c <verifyConfirm+0x104>)
 80233d4:	9200      	str	r2, [sp, #0]
 80233d6:	4a26      	ldr	r2, [pc, #152]	@ (8023470 <verifyConfirm+0x108>)
 80233d8:	4924      	ldr	r1, [pc, #144]	@ (802346c <verifyConfirm+0x104>)
 80233da:	2003      	movs	r0, #3
 80233dc:	f006 fae0 	bl	80299a0 <stm32_log_write>
            cerror = CBOOT_ERROR_ABORTED;
 80233e0:	2303      	movs	r3, #3
 80233e2:	75fb      	strb	r3, [r7, #23]
 80233e4:	e03c      	b.n	8023460 <verifyConfirm+0xf8>
         }
      }
      else
      {
         return CBOOT_ERROR_INVALID_PARAMETERS;
 80233e6:	2304      	movs	r3, #4
 80233e8:	e03b      	b.n	8023462 <verifyConfirm+0xfa>
#else
      return CBOOT_ERROR_INVALID_PARAMETERS;
#endif
   }
   //Check image check data using authentification method
   else if(context->verifySettings.verifyMethod == VERIFY_METHOD_AUTHENTICATION)
 80233ea:	68fb      	ldr	r3, [r7, #12]
 80233ec:	781b      	ldrb	r3, [r3, #0]
 80233ee:	2b01      	cmp	r3, #1
 80233f0:	d101      	bne.n	80233f6 <verifyConfirm+0x8e>
      else
      {
         return CBOOT_ERROR_INVALID_PARAMETERS;
      }
#else
      return CBOOT_ERROR_INVALID_PARAMETERS;
 80233f2:	2304      	movs	r3, #4
 80233f4:	e035      	b.n	8023462 <verifyConfirm+0xfa>
#endif
   }
   //Check image check data using signature method
   else if(context->verifySettings.verifyMethod == VERIFY_METHOD_SIGNATURE)
 80233f6:	68fb      	ldr	r3, [r7, #12]
 80233f8:	781b      	ldrb	r3, [r3, #0]
 80233fa:	2b02      	cmp	r3, #2
 80233fc:	d124      	bne.n	8023448 <verifyConfirm+0xe0>
   {
#if (VERIFY_SIGNATURE_SUPPORT == ENABLED)
      //Is user require signature check?
      if (context->verifySettings.signAlgo != VERIFY_SIGN_NONE)
 80233fe:	68fb      	ldr	r3, [r7, #12]
 8023400:	7a1b      	ldrb	r3, [r3, #8]
 8023402:	2b00      	cmp	r3, #0
 8023404:	d01e      	beq.n	8023444 <verifyConfirm+0xdc>
      {
         //Compute final integrity hash tag needed to check signature
         context->verifySettings.signHashAlgo->final(context->checkContext, context->imageCheckDigest);
 8023406:	68fb      	ldr	r3, [r7, #12]
 8023408:	68db      	ldr	r3, [r3, #12]
 802340a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802340c:	68fa      	ldr	r2, [r7, #12]
 802340e:	f102 0018 	add.w	r0, r2, #24
 8023412:	68fa      	ldr	r2, [r7, #12]
 8023414:	32ec      	adds	r2, #236	@ 0xec
 8023416:	4611      	mov	r1, r2
 8023418:	4798      	blx	r3
         TRACE_DEBUG("Computed signature hash tag (%d bytes)\r\n", context->imageCheckDigestSize);
         TRACE_DEBUG_ARRAY("  ", context->imageCheckDigest, context->imageCheckDigestSize);
         TRACE_DEBUG("\r\n");

         //Verify receive signature
         cerror = signVerify(context, verifyData, verifyDataLength);
 802341a:	687a      	ldr	r2, [r7, #4]
 802341c:	68b9      	ldr	r1, [r7, #8]
 802341e:	68f8      	ldr	r0, [r7, #12]
 8023420:	f000 f8ea 	bl	80235f8 <signVerify>
 8023424:	4603      	mov	r3, r0
 8023426:	75fb      	strb	r3, [r7, #23]
         //Is any error?
         if (cerror)
 8023428:	7dfb      	ldrb	r3, [r7, #23]
 802342a:	2b00      	cmp	r3, #0
 802342c:	d018      	beq.n	8023460 <verifyConfirm+0xf8>
         {
            //Debug message
            TRACE_INFO("Firmware signature is not valid!\r\n");
 802342e:	f006 faaf 	bl	8029990 <stm32_log_timestamp>
 8023432:	4603      	mov	r3, r0
 8023434:	4a0d      	ldr	r2, [pc, #52]	@ (802346c <verifyConfirm+0x104>)
 8023436:	9200      	str	r2, [sp, #0]
 8023438:	4a0e      	ldr	r2, [pc, #56]	@ (8023474 <verifyConfirm+0x10c>)
 802343a:	490c      	ldr	r1, [pc, #48]	@ (802346c <verifyConfirm+0x104>)
 802343c:	2003      	movs	r0, #3
 802343e:	f006 faaf 	bl	80299a0 <stm32_log_write>
 8023442:	e00d      	b.n	8023460 <verifyConfirm+0xf8>
         }
      }
      else
      {
         return CBOOT_ERROR_INVALID_PARAMETERS;
 8023444:	2304      	movs	r3, #4
 8023446:	e00c      	b.n	8023462 <verifyConfirm+0xfa>
#endif
   }
   else
   {
      // Debug message
      TRACE_ERROR("Verification mode not supported!\r\n");
 8023448:	f006 faa2 	bl	8029990 <stm32_log_timestamp>
 802344c:	4603      	mov	r3, r0
 802344e:	4a07      	ldr	r2, [pc, #28]	@ (802346c <verifyConfirm+0x104>)
 8023450:	9200      	str	r2, [sp, #0]
 8023452:	4a09      	ldr	r2, [pc, #36]	@ (8023478 <verifyConfirm+0x110>)
 8023454:	4905      	ldr	r1, [pc, #20]	@ (802346c <verifyConfirm+0x104>)
 8023456:	2003      	movs	r0, #3
 8023458:	f006 faa2 	bl	80299a0 <stm32_log_write>
      return CBOOT_ERROR_NOT_IMPLEMENTED;
 802345c:	2302      	movs	r3, #2
 802345e:	e000      	b.n	8023462 <verifyConfirm+0xfa>
   }

   //Successful process
   return cerror;
 8023460:	7dfb      	ldrb	r3, [r7, #23]
}
 8023462:	4618      	mov	r0, r3
 8023464:	3718      	adds	r7, #24
 8023466:	46bd      	mov	sp, r7
 8023468:	bd80      	pop	{r7, pc}
 802346a:	bf00      	nop
 802346c:	0802fdc8 	.word	0x0802fdc8
 8023470:	0802fdd4 	.word	0x0802fdd4
 8023474:	0802fe08 	.word	0x0802fe08
 8023478:	0802fd98 	.word	0x0802fd98

0802347c <verifyGenerateCheckData>:
 * @param[out] checkDataLength Length of the image check data buffer tag
 * @return Error code
 **/

cboot_error_t verifyGenerateCheckData(VerifyContext *context, uint8_t *checkData, size_t checkDataSize, size_t *checkDataLength)
{
 802347c:	b580      	push	{r7, lr}
 802347e:	b088      	sub	sp, #32
 8023480:	af02      	add	r7, sp, #8
 8023482:	60f8      	str	r0, [r7, #12]
 8023484:	60b9      	str	r1, [r7, #8]
 8023486:	607a      	str	r2, [r7, #4]
 8023488:	603b      	str	r3, [r7, #0]
   VerifySettings *settings;

   //Check parameters
   if (context == NULL || checkData == NULL || checkDataLength == NULL)
 802348a:	68fb      	ldr	r3, [r7, #12]
 802348c:	2b00      	cmp	r3, #0
 802348e:	d005      	beq.n	802349c <verifyGenerateCheckData+0x20>
 8023490:	68bb      	ldr	r3, [r7, #8]
 8023492:	2b00      	cmp	r3, #0
 8023494:	d002      	beq.n	802349c <verifyGenerateCheckData+0x20>
 8023496:	683b      	ldr	r3, [r7, #0]
 8023498:	2b00      	cmp	r3, #0
 802349a:	d101      	bne.n	80234a0 <verifyGenerateCheckData+0x24>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 802349c:	2304      	movs	r3, #4
 802349e:	e039      	b.n	8023514 <verifyGenerateCheckData+0x98>

   //Point to the verify settings
   settings = (VerifySettings *)&context->verifySettings;
 80234a0:	68fb      	ldr	r3, [r7, #12]
 80234a2:	617b      	str	r3, [r7, #20]

   //Generate image check integrity tag
   if(context->verifySettings.verifyMethod == VERIFY_METHOD_INTEGRITY)
 80234a4:	68fb      	ldr	r3, [r7, #12]
 80234a6:	781b      	ldrb	r3, [r3, #0]
 80234a8:	2b00      	cmp	r3, #0
 80234aa:	d128      	bne.n	80234fe <verifyGenerateCheckData+0x82>
   {
#if (VERIFY_INTEGRITY_SUPPORT == ENABLED)
      //Is user require integrity check?
      if (context->verifySettings.integrityAlgo != NULL)
 80234ac:	68fb      	ldr	r3, [r7, #12]
 80234ae:	685b      	ldr	r3, [r3, #4]
 80234b0:	2b00      	cmp	r3, #0
 80234b2:	d022      	beq.n	80234fa <verifyGenerateCheckData+0x7e>
      {
         //Finalize interity tag check computation
         settings->integrityAlgo->final(context->checkContext, context->imageCheckDigest);
 80234b4:	697b      	ldr	r3, [r7, #20]
 80234b6:	685b      	ldr	r3, [r3, #4]
 80234b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80234ba:	68fa      	ldr	r2, [r7, #12]
 80234bc:	f102 0018 	add.w	r0, r2, #24
 80234c0:	68fa      	ldr	r2, [r7, #12]
 80234c2:	32ec      	adds	r2, #236	@ 0xec
 80234c4:	4611      	mov	r1, r2
 80234c6:	4798      	blx	r3

         if(checkDataSize >= context->imageCheckDigestSize)
 80234c8:	68fb      	ldr	r3, [r7, #12]
 80234ca:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 80234ce:	687a      	ldr	r2, [r7, #4]
 80234d0:	429a      	cmp	r2, r3
 80234d2:	d310      	bcc.n	80234f6 <verifyGenerateCheckData+0x7a>
         {
            //Save interity tag check data length
            *checkDataLength = context->imageCheckDigestSize;
 80234d4:	68fb      	ldr	r3, [r7, #12]
 80234d6:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
 80234da:	683b      	ldr	r3, [r7, #0]
 80234dc:	601a      	str	r2, [r3, #0]
            //Save interity tag check data
            memcpy(checkData, context->imageCheckDigest, context->imageCheckDigestSize);
 80234de:	68fb      	ldr	r3, [r7, #12]
 80234e0:	f103 01ec 	add.w	r1, r3, #236	@ 0xec
 80234e4:	68fb      	ldr	r3, [r7, #12]
 80234e6:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 80234ea:	461a      	mov	r2, r3
 80234ec:	68b8      	ldr	r0, [r7, #8]
 80234ee:	f00c faab 	bl	802fa48 <memcpy>
      TRACE_ERROR("Check data generation method missing or unsupported!!!\r\n");
      return CBOOT_ERROR_ABORTED;
   }

   //Successfull process
   return CBOOT_NO_ERROR;
 80234f2:	2300      	movs	r3, #0
 80234f4:	e00e      	b.n	8023514 <verifyGenerateCheckData+0x98>
            return CBOOT_ERROR_BUFFER_OVERFLOW;
 80234f6:	2317      	movs	r3, #23
 80234f8:	e00c      	b.n	8023514 <verifyGenerateCheckData+0x98>
         return CBOOT_ERROR_INVALID_PARAMETERS;
 80234fa:	2304      	movs	r3, #4
 80234fc:	e00a      	b.n	8023514 <verifyGenerateCheckData+0x98>
      TRACE_ERROR("Check data generation method missing or unsupported!!!\r\n");
 80234fe:	f006 fa47 	bl	8029990 <stm32_log_timestamp>
 8023502:	4603      	mov	r3, r0
 8023504:	4a05      	ldr	r2, [pc, #20]	@ (802351c <verifyGenerateCheckData+0xa0>)
 8023506:	9200      	str	r2, [sp, #0]
 8023508:	4a05      	ldr	r2, [pc, #20]	@ (8023520 <verifyGenerateCheckData+0xa4>)
 802350a:	4904      	ldr	r1, [pc, #16]	@ (802351c <verifyGenerateCheckData+0xa0>)
 802350c:	2003      	movs	r0, #3
 802350e:	f006 fa47 	bl	80299a0 <stm32_log_write>
      return CBOOT_ERROR_ABORTED;
 8023512:	2303      	movs	r3, #3
}
 8023514:	4618      	mov	r0, r3
 8023516:	3718      	adds	r7, #24
 8023518:	46bd      	mov	sp, r7
 802351a:	bd80      	pop	{r7, pc}
 802351c:	0802fdc8 	.word	0x0802fdc8
 8023520:	0802fe38 	.word	0x0802fe38

08023524 <signInit>:
 * @param[in,out] context Pointer to the IAP context
 * @return Error code
 **/

cboot_error_t signInit(VerifyContext *context)
{
 8023524:	b580      	push	{r7, lr}
 8023526:	b08c      	sub	sp, #48	@ 0x30
 8023528:	af02      	add	r7, sp, #8
 802352a:	6078      	str	r0, [r7, #4]
#if (VERIFY_RSA_SUPPORT == ENABLED)
   RsaPublicKey publicKey;
#endif

   // Check parameter validity
   if (context == NULL)
 802352c:	687b      	ldr	r3, [r7, #4]
 802352e:	2b00      	cmp	r3, #0
 8023530:	d101      	bne.n	8023536 <signInit+0x12>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023532:	2304      	movs	r3, #4
 8023534:	e057      	b.n	80235e6 <signInit+0xc2>

   // Point to the verify settings
   settings = (VerifySettings *)&context->verifySettings;
 8023536:	687b      	ldr	r3, [r7, #4]
 8023538:	627b      	str	r3, [r7, #36]	@ 0x24

   // Initialize status code
   error = NO_ERROR;
 802353a:	2300      	movs	r3, #0
 802353c:	847b      	strh	r3, [r7, #34]	@ 0x22

   // Check user settings
   if (settings->signAlgo == VERIFY_SIGN_NONE || settings->signHashAlgo == NULL ||
 802353e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8023540:	7a1b      	ldrb	r3, [r3, #8]
 8023542:	2b00      	cmp	r3, #0
 8023544:	d00b      	beq.n	802355e <signInit+0x3a>
 8023546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8023548:	68db      	ldr	r3, [r3, #12]
 802354a:	2b00      	cmp	r3, #0
 802354c:	d007      	beq.n	802355e <signInit+0x3a>
      settings->signKey == NULL || settings->signKeyLen == 0)
 802354e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8023550:	691b      	ldr	r3, [r3, #16]
   if (settings->signAlgo == VERIFY_SIGN_NONE || settings->signHashAlgo == NULL ||
 8023552:	2b00      	cmp	r3, #0
 8023554:	d003      	beq.n	802355e <signInit+0x3a>
      settings->signKey == NULL || settings->signKeyLen == 0)
 8023556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8023558:	695b      	ldr	r3, [r3, #20]
 802355a:	2b00      	cmp	r3, #0
 802355c:	d101      	bne.n	8023562 <signInit+0x3e>
      return CBOOT_ERROR_INVALID_VALUE;
 802355e:	2306      	movs	r3, #6
 8023560:	e041      	b.n	80235e6 <signInit+0xc2>

   // Is signature RSA algorithm?
   if (settings->signAlgo == VERIFY_SIGN_RSA)
 8023562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8023564:	7a1b      	ldrb	r3, [r3, #8]
 8023566:	2b01      	cmp	r3, #1
 8023568:	d12a      	bne.n	80235c0 <signInit+0x9c>
   {
#if (VERIFY_RSA_SUPPORT == ENABLED)
      // Initialize signature algo context
      settings->signHashAlgo->init(context->checkContext);
 802356a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802356c:	68db      	ldr	r3, [r3, #12]
 802356e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8023570:	687a      	ldr	r2, [r7, #4]
 8023572:	3218      	adds	r2, #24
 8023574:	4610      	mov	r0, r2
 8023576:	4798      	blx	r3

      // Set digest length
      context->imageCheckDigestSize = settings->signHashAlgo->digestSize;
 8023578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802357a:	68db      	ldr	r3, [r3, #12]
 802357c:	695a      	ldr	r2, [r3, #20]
 802357e:	687b      	ldr	r3, [r7, #4]
 8023580:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

      // Initialize RSA public key
      rsaInitPublicKey(&publicKey);
 8023584:	f107 0308 	add.w	r3, r7, #8
 8023588:	4618      	mov	r0, r3
 802358a:	f003 fddd 	bl	8027148 <rsaInitPublicKey>

      // Decode pem key file into RSA public key
      error = pemImportRsaPublicKey(&publicKey, settings->signKey, settings->signKeyLen);
 802358e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8023590:	6919      	ldr	r1, [r3, #16]
 8023592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8023594:	695a      	ldr	r2, [r3, #20]
 8023596:	f107 0308 	add.w	r3, r7, #8
 802359a:	4618      	mov	r0, r3
 802359c:	f004 faa8 	bl	8027af0 <pemImportRsaPublicKey>
 80235a0:	4603      	mov	r3, r0
 80235a2:	847b      	strh	r3, [r7, #34]	@ 0x22

      // Check status code
      if (!error)
 80235a4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80235a6:	2b00      	cmp	r3, #0
 80235a8:	d11c      	bne.n	80235e4 <signInit+0xc0>
      {
         // Set check data (signature) size
         context->checkDataSize = publicKey.n.size * sizeof(publicKey.n.size);
 80235aa:	68fb      	ldr	r3, [r7, #12]
 80235ac:	009a      	lsls	r2, r3, #2
 80235ae:	687b      	ldr	r3, [r7, #4]
 80235b0:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8

         // Free RSA public key
         rsaFreePublicKey(&publicKey);
 80235b4:	f107 0308 	add.w	r3, r7, #8
 80235b8:	4618      	mov	r0, r3
 80235ba:	f003 fdd6 	bl	802716a <rsaFreePublicKey>
 80235be:	e011      	b.n	80235e4 <signInit+0xc0>
#else
      return CBOOT_ERROR_INVALID_PARAMETERS;
#endif
   }
   // Is signature ECDSA algorithm?
   else if (settings->signAlgo == VERIFY_SIGN_ECDSA)
 80235c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80235c2:	7a1b      	ldrb	r3, [r3, #8]
 80235c4:	2b02      	cmp	r3, #2
 80235c6:	d101      	bne.n	80235cc <signInit+0xa8>
      {
            // Set check data (signature) size
            context->checkDataSize = 64; //TODO: ECDSA_SIGNATURE_SIZE
      }
#else
      return CBOOT_ERROR_INVALID_PARAMETERS;
 80235c8:	2304      	movs	r3, #4
 80235ca:	e00c      	b.n	80235e6 <signInit+0xc2>
#endif
   }
   else
   {
      // Debug message
      TRACE_ERROR("Signature algorithm not supported!\r\n");
 80235cc:	f006 f9e0 	bl	8029990 <stm32_log_timestamp>
 80235d0:	4603      	mov	r3, r0
 80235d2:	4a07      	ldr	r2, [pc, #28]	@ (80235f0 <signInit+0xcc>)
 80235d4:	9200      	str	r2, [sp, #0]
 80235d6:	4a07      	ldr	r2, [pc, #28]	@ (80235f4 <signInit+0xd0>)
 80235d8:	4905      	ldr	r1, [pc, #20]	@ (80235f0 <signInit+0xcc>)
 80235da:	2003      	movs	r0, #3
 80235dc:	f006 f9e0 	bl	80299a0 <stm32_log_write>
      return CBOOT_ERROR_NOT_IMPLEMENTED;
 80235e0:	2302      	movs	r3, #2
 80235e2:	e000      	b.n	80235e6 <signInit+0xc2>
   }

   // Return status code
   return CBOOT_NO_ERROR;
 80235e4:	2300      	movs	r3, #0
}
 80235e6:	4618      	mov	r0, r3
 80235e8:	3728      	adds	r7, #40	@ 0x28
 80235ea:	46bd      	mov	sp, r7
 80235ec:	bd80      	pop	{r7, pc}
 80235ee:	bf00      	nop
 80235f0:	0802feb4 	.word	0x0802feb4
 80235f4:	0802fe80 	.word	0x0802fe80

080235f8 <signVerify>:
 * @param[in,out] context Pointer to the IAP context
 * @return Error code
 **/

cboot_error_t signVerify(VerifyContext *context, uint8_t *verifyData, size_t verifyDataLength)
{
 80235f8:	b580      	push	{r7, lr}
 80235fa:	b088      	sub	sp, #32
 80235fc:	af02      	add	r7, sp, #8
 80235fe:	60f8      	str	r0, [r7, #12]
 8023600:	60b9      	str	r1, [r7, #8]
 8023602:	607a      	str	r2, [r7, #4]
   cboot_error_t cerror;
   VerifySettings *settings;

   // Check parameters validity
   if (context == NULL || verifyData == NULL || verifyDataLength == 0)
 8023604:	68fb      	ldr	r3, [r7, #12]
 8023606:	2b00      	cmp	r3, #0
 8023608:	d005      	beq.n	8023616 <signVerify+0x1e>
 802360a:	68bb      	ldr	r3, [r7, #8]
 802360c:	2b00      	cmp	r3, #0
 802360e:	d002      	beq.n	8023616 <signVerify+0x1e>
 8023610:	687b      	ldr	r3, [r7, #4]
 8023612:	2b00      	cmp	r3, #0
 8023614:	d101      	bne.n	802361a <signVerify+0x22>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023616:	2304      	movs	r3, #4
 8023618:	e028      	b.n	802366c <signVerify+0x74>

   // Point to the verify settings
   settings = (VerifySettings *)&context->verifySettings;
 802361a:	68fb      	ldr	r3, [r7, #12]
 802361c:	613b      	str	r3, [r7, #16]

   // Initialize status code
   cerror = CBOOT_NO_ERROR;
 802361e:	2300      	movs	r3, #0
 8023620:	75fb      	strb	r3, [r7, #23]

   // Check authentification hash algo
   if (settings->signAlgo == VERIFY_SIGN_NONE)
 8023622:	693b      	ldr	r3, [r7, #16]
 8023624:	7a1b      	ldrb	r3, [r3, #8]
 8023626:	2b00      	cmp	r3, #0
 8023628:	d101      	bne.n	802362e <signVerify+0x36>
      return CBOOT_ERROR_INVALID_VALUE;
 802362a:	2306      	movs	r3, #6
 802362c:	e01e      	b.n	802366c <signVerify+0x74>
   // Is user require RSA signature?
   if (settings->signAlgo == VERIFY_SIGN_RSA)
 802362e:	693b      	ldr	r3, [r7, #16]
 8023630:	7a1b      	ldrb	r3, [r3, #8]
 8023632:	2b01      	cmp	r3, #1
 8023634:	d107      	bne.n	8023646 <signVerify+0x4e>
   {
#if (VERIFY_RSA_SUPPORT == ENABLED)
      // Verify RSA signature
      cerror = signVerifyRsa(context, verifyData, verifyDataLength);
 8023636:	687a      	ldr	r2, [r7, #4]
 8023638:	68b9      	ldr	r1, [r7, #8]
 802363a:	68f8      	ldr	r0, [r7, #12]
 802363c:	f000 f81e 	bl	802367c <signVerifyRsa>
 8023640:	4603      	mov	r3, r0
 8023642:	75fb      	strb	r3, [r7, #23]
 8023644:	e011      	b.n	802366a <signVerify+0x72>
#else
      return CBOOT_ERROR_INVALID_PARAMETERS;
#endif
   }
   // Is user require ECDSA signature?
   else if(settings->signAlgo == VERIFY_SIGN_ECDSA)
 8023646:	693b      	ldr	r3, [r7, #16]
 8023648:	7a1b      	ldrb	r3, [r3, #8]
 802364a:	2b02      	cmp	r3, #2
 802364c:	d101      	bne.n	8023652 <signVerify+0x5a>
   {
#if (VERIFY_ECDSA_SUPPORT == ENABLED)
      // Verify ECDSA signature
      cerror = signVerifyEcdsa(context, verifyData, verifyDataLength);
#else
      return CBOOT_ERROR_INVALID_PARAMETERS;
 802364e:	2304      	movs	r3, #4
 8023650:	e00c      	b.n	802366c <signVerify+0x74>
#endif
   }
   else
   {
      // Debug message
      TRACE_ERROR("Signature algorithm not supported!\r\n");
 8023652:	f006 f99d 	bl	8029990 <stm32_log_timestamp>
 8023656:	4603      	mov	r3, r0
 8023658:	4a06      	ldr	r2, [pc, #24]	@ (8023674 <signVerify+0x7c>)
 802365a:	9200      	str	r2, [sp, #0]
 802365c:	4a06      	ldr	r2, [pc, #24]	@ (8023678 <signVerify+0x80>)
 802365e:	4905      	ldr	r1, [pc, #20]	@ (8023674 <signVerify+0x7c>)
 8023660:	2003      	movs	r0, #3
 8023662:	f006 f99d 	bl	80299a0 <stm32_log_write>
      cerror = CBOOT_ERROR_NOT_IMPLEMENTED;
 8023666:	2302      	movs	r3, #2
 8023668:	75fb      	strb	r3, [r7, #23]
   }

   // Return status code
   return cerror;
 802366a:	7dfb      	ldrb	r3, [r7, #23]
}
 802366c:	4618      	mov	r0, r3
 802366e:	3718      	adds	r7, #24
 8023670:	46bd      	mov	sp, r7
 8023672:	bd80      	pop	{r7, pc}
 8023674:	0802feb4 	.word	0x0802feb4
 8023678:	0802fe80 	.word	0x0802fe80

0802367c <signVerifyRsa>:
 * @return Error code
 **/

#if (VERIFY_RSA_SUPPORT == ENABLED)
cboot_error_t signVerifyRsa(VerifyContext *context, uint8_t *verifyData, size_t verifyDataLength)
{
 802367c:	b580      	push	{r7, lr}
 802367e:	b08e      	sub	sp, #56	@ 0x38
 8023680:	af02      	add	r7, sp, #8
 8023682:	60f8      	str	r0, [r7, #12]
 8023684:	60b9      	str	r1, [r7, #8]
 8023686:	607a      	str	r2, [r7, #4]
   VerifySettings *settings;

   RsaPublicKey publicKey;

   // Check parameter validity
   if (context == NULL || verifyData == NULL || verifyDataLength == 0)
 8023688:	68fb      	ldr	r3, [r7, #12]
 802368a:	2b00      	cmp	r3, #0
 802368c:	d005      	beq.n	802369a <signVerifyRsa+0x1e>
 802368e:	68bb      	ldr	r3, [r7, #8]
 8023690:	2b00      	cmp	r3, #0
 8023692:	d002      	beq.n	802369a <signVerifyRsa+0x1e>
 8023694:	687b      	ldr	r3, [r7, #4]
 8023696:	2b00      	cmp	r3, #0
 8023698:	d101      	bne.n	802369e <signVerifyRsa+0x22>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 802369a:	2304      	movs	r3, #4
 802369c:	e04c      	b.n	8023738 <signVerifyRsa+0xbc>

   // Point to the verify settings
   settings = (VerifySettings *)&context->verifySettings;
 802369e:	68fb      	ldr	r3, [r7, #12]
 80236a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

   // Check signature user settings
   if (settings->signHashAlgo == NULL || settings->signKey == NULL ||
 80236a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80236a4:	68db      	ldr	r3, [r3, #12]
 80236a6:	2b00      	cmp	r3, #0
 80236a8:	d007      	beq.n	80236ba <signVerifyRsa+0x3e>
 80236aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80236ac:	691b      	ldr	r3, [r3, #16]
 80236ae:	2b00      	cmp	r3, #0
 80236b0:	d003      	beq.n	80236ba <signVerifyRsa+0x3e>
      settings->signKeyLen == 0)
 80236b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80236b4:	695b      	ldr	r3, [r3, #20]
   if (settings->signHashAlgo == NULL || settings->signKey == NULL ||
 80236b6:	2b00      	cmp	r3, #0
 80236b8:	d101      	bne.n	80236be <signVerifyRsa+0x42>
      return CBOOT_ERROR_INVALID_VALUE;
 80236ba:	2306      	movs	r3, #6
 80236bc:	e03c      	b.n	8023738 <signVerifyRsa+0xbc>

   // Initialize RSA public key
   rsaInitPublicKey(&publicKey);
 80236be:	f107 0310 	add.w	r3, r7, #16
 80236c2:	4618      	mov	r0, r3
 80236c4:	f003 fd40 	bl	8027148 <rsaInitPublicKey>

   // Import PEM RSA public key
   error = pemImportRsaPublicKey(&publicKey, settings->signKey, settings->signKeyLen);
 80236c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80236ca:	6919      	ldr	r1, [r3, #16]
 80236cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80236ce:	695a      	ldr	r2, [r3, #20]
 80236d0:	f107 0310 	add.w	r3, r7, #16
 80236d4:	4618      	mov	r0, r3
 80236d6:	f004 fa0b 	bl	8027af0 <pemImportRsaPublicKey>
 80236da:	4603      	mov	r3, r0
 80236dc:	857b      	strh	r3, [r7, #42]	@ 0x2a
   // Is any error?
   if (error)
 80236de:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80236e0:	2b00      	cmp	r3, #0
 80236e2:	d00b      	beq.n	80236fc <signVerifyRsa+0x80>
   {
      // Debug message
      TRACE_ERROR("RSA public key import failed!\r\n");
 80236e4:	f006 f954 	bl	8029990 <stm32_log_timestamp>
 80236e8:	4603      	mov	r3, r0
 80236ea:	4a15      	ldr	r2, [pc, #84]	@ (8023740 <signVerifyRsa+0xc4>)
 80236ec:	9200      	str	r2, [sp, #0]
 80236ee:	4a15      	ldr	r2, [pc, #84]	@ (8023744 <signVerifyRsa+0xc8>)
 80236f0:	4913      	ldr	r1, [pc, #76]	@ (8023740 <signVerifyRsa+0xc4>)
 80236f2:	2003      	movs	r0, #3
 80236f4:	f006 f954 	bl	80299a0 <stm32_log_write>
      return CBOOT_ERROR_FAILURE;
 80236f8:	2301      	movs	r3, #1
 80236fa:	e01d      	b.n	8023738 <signVerifyRsa+0xbc>
   }

   error = rsassaPkcs1v15Verify(&publicKey, settings->signHashAlgo,
 80236fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80236fe:	68d9      	ldr	r1, [r3, #12]
                              context->imageCheckDigest, verifyData, verifyDataLength);
 8023700:	68fb      	ldr	r3, [r7, #12]
 8023702:	f103 02ec 	add.w	r2, r3, #236	@ 0xec
   error = rsassaPkcs1v15Verify(&publicKey, settings->signHashAlgo,
 8023706:	f107 0010 	add.w	r0, r7, #16
 802370a:	687b      	ldr	r3, [r7, #4]
 802370c:	9300      	str	r3, [sp, #0]
 802370e:	68bb      	ldr	r3, [r7, #8]
 8023710:	f003 fd3c 	bl	802718c <rsassaPkcs1v15Verify>
 8023714:	4603      	mov	r3, r0
 8023716:	857b      	strh	r3, [r7, #42]	@ 0x2a
   // Is any error?
   if (error)
 8023718:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 802371a:	2b00      	cmp	r3, #0
 802371c:	d00b      	beq.n	8023736 <signVerifyRsa+0xba>
   {
      // Debug message
      TRACE_ERROR("RSA signature verification failed!\r\n");
 802371e:	f006 f937 	bl	8029990 <stm32_log_timestamp>
 8023722:	4603      	mov	r3, r0
 8023724:	4a06      	ldr	r2, [pc, #24]	@ (8023740 <signVerifyRsa+0xc4>)
 8023726:	9200      	str	r2, [sp, #0]
 8023728:	4a07      	ldr	r2, [pc, #28]	@ (8023748 <signVerifyRsa+0xcc>)
 802372a:	4905      	ldr	r1, [pc, #20]	@ (8023740 <signVerifyRsa+0xc4>)
 802372c:	2003      	movs	r0, #3
 802372e:	f006 f937 	bl	80299a0 <stm32_log_write>
      return CBOOT_ERROR_FAILURE;
 8023732:	2301      	movs	r3, #1
 8023734:	e000      	b.n	8023738 <signVerifyRsa+0xbc>
   }

   // Successful process
   return CBOOT_NO_ERROR;
 8023736:	2300      	movs	r3, #0
}
 8023738:	4618      	mov	r0, r3
 802373a:	3730      	adds	r7, #48	@ 0x30
 802373c:	46bd      	mov	sp, r7
 802373e:	bd80      	pop	{r7, pc}
 8023740:	0802feb4 	.word	0x0802feb4
 8023744:	0802fec0 	.word	0x0802fec0
 8023748:	0802fef0 	.word	0x0802fef0

0802374c <updateInit>:
 * @param[in,out] context Pointer to the IAP Application context to be initialized
 * @return Status code
 **/

cboot_error_t updateInit(UpdateContext *context, UpdateSettings *settings)
{
 802374c:	b5b0      	push	{r4, r5, r7, lr}
 802374e:	b086      	sub	sp, #24
 8023750:	af02      	add	r7, sp, #8
 8023752:	6078      	str	r0, [r7, #4]
 8023754:	6039      	str	r1, [r7, #0]
#if ((UPDATE_SINGLE_BANK_SUPPORT == ENABLED))
   uint16_t newImgIdx;
#endif

   // Check Parameters validity
   if (context == NULL || settings == NULL)
 8023756:	687b      	ldr	r3, [r7, #4]
 8023758:	2b00      	cmp	r3, #0
 802375a:	d002      	beq.n	8023762 <updateInit+0x16>
 802375c:	683b      	ldr	r3, [r7, #0]
 802375e:	2b00      	cmp	r3, #0
 8023760:	d101      	bne.n	8023766 <updateInit+0x1a>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023762:	2304      	movs	r3, #4
 8023764:	e089      	b.n	802387a <updateInit+0x12e>

   // Debug message
   TRACE_INFO("Initializing IAP...\r\n");
 8023766:	f006 f913 	bl	8029990 <stm32_log_timestamp>
 802376a:	4603      	mov	r3, r0
 802376c:	4a45      	ldr	r2, [pc, #276]	@ (8023884 <updateInit+0x138>)
 802376e:	9200      	str	r2, [sp, #0]
 8023770:	4a45      	ldr	r2, [pc, #276]	@ (8023888 <updateInit+0x13c>)
 8023772:	4944      	ldr	r1, [pc, #272]	@ (8023884 <updateInit+0x138>)
 8023774:	2003      	movs	r0, #3
 8023776:	f006 f913 	bl	80299a0 <stm32_log_write>

   // Clear the Update context
   memset(context, 0, sizeof(UpdateContext));
 802377a:	f640 42ac 	movw	r2, #3244	@ 0xcac
 802377e:	2100      	movs	r1, #0
 8023780:	6878      	ldr	r0, [r7, #4]
 8023782:	f00c f8e3 	bl	802f94c <memset>

   // Save user settings
   context->settings = *settings;
 8023786:	687a      	ldr	r2, [r7, #4]
 8023788:	683b      	ldr	r3, [r7, #0]
 802378a:	4610      	mov	r0, r2
 802378c:	4619      	mov	r1, r3
 802378e:	2384      	movs	r3, #132	@ 0x84
 8023790:	461a      	mov	r2, r3
 8023792:	f00c f959 	bl	802fa48 <memcpy>

   // Initialize memories
   cerror = memoryInit(context->settings.memories, NB_MEMORIES);
 8023796:	687b      	ldr	r3, [r7, #4]
 8023798:	3350      	adds	r3, #80	@ 0x50
 802379a:	2101      	movs	r1, #1
 802379c:	4618      	mov	r0, r3
 802379e:	f7ff f980 	bl	8022aa2 <memoryInit>
 80237a2:	4603      	mov	r3, r0
 80237a4:	73fb      	strb	r3, [r7, #15]
   // Is any error?
   if (cerror)
 80237a6:	7bfb      	ldrb	r3, [r7, #15]
 80237a8:	2b00      	cmp	r3, #0
 80237aa:	d00b      	beq.n	80237c4 <updateInit+0x78>
   {
      // Debug message
      TRACE_ERROR("Memory initialization failed!\r\n");
 80237ac:	f006 f8f0 	bl	8029990 <stm32_log_timestamp>
 80237b0:	4603      	mov	r3, r0
 80237b2:	4a34      	ldr	r2, [pc, #208]	@ (8023884 <updateInit+0x138>)
 80237b4:	9200      	str	r2, [sp, #0]
 80237b6:	4a35      	ldr	r2, [pc, #212]	@ (802388c <updateInit+0x140>)
 80237b8:	4932      	ldr	r1, [pc, #200]	@ (8023884 <updateInit+0x138>)
 80237ba:	2003      	movs	r0, #3
 80237bc:	f006 f8f0 	bl	80299a0 <stm32_log_write>
      return cerror;
 80237c0:	7bfb      	ldrb	r3, [r7, #15]
 80237c2:	e05a      	b.n	802387a <updateInit+0x12e>
   }

   context->memories[0] = settings->memories[0];
 80237c4:	687a      	ldr	r2, [r7, #4]
 80237c6:	683b      	ldr	r3, [r7, #0]
 80237c8:	f102 0484 	add.w	r4, r2, #132	@ 0x84
 80237cc:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 80237d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80237d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80237d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80237d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80237d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80237da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80237dc:	682b      	ldr	r3, [r5, #0]
 80237de:	6023      	str	r3, [r4, #0]
   context->memories[1] = settings->memories[1];
#endif

   // Link memories to the image process context
   // context->imageProcessCtx.memories = context->memories;
   context->imageProcessCtx.memories = context->settings.memories;
 80237e0:	687b      	ldr	r3, [r7, #4]
 80237e2:	f103 0250 	add.w	r2, r3, #80	@ 0x50
 80237e6:	687b      	ldr	r3, [r7, #4]
 80237e8:	f8c3 2ca8 	str.w	r2, [r3, #3240]	@ 0xca8
   context->imageProcessCtx.imgAntiRollbackCallback = updateAcceptUpdateImageCallback;
   // Set current application version
   context->imageProcessCtx.currentAppVersion = settings->appVersion;
#else
   // Clear anti-rollback callback
   context->imageProcessCtx.imgAntiRollbackCallback = NULL;
 80237ec:	687b      	ldr	r3, [r7, #4]
 80237ee:	2200      	movs	r2, #0
 80237f0:	f8c3 2ca4 	str.w	r2, [r3, #3236]	@ 0xca4
#endif

   // Initialize image input context (will process receive update image)
   cerror = updateInitInputImage(&context->settings, context);
 80237f4:	687b      	ldr	r3, [r7, #4]
 80237f6:	6879      	ldr	r1, [r7, #4]
 80237f8:	4618      	mov	r0, r3
 80237fa:	f000 fa0f 	bl	8023c1c <updateInitInputImage>
 80237fe:	4603      	mov	r3, r0
 8023800:	73fb      	strb	r3, [r7, #15]
   // Is any error?
   if (cerror)
 8023802:	7bfb      	ldrb	r3, [r7, #15]
 8023804:	2b00      	cmp	r3, #0
 8023806:	d001      	beq.n	802380c <updateInit+0xc0>
      return cerror;
 8023808:	7bfb      	ldrb	r3, [r7, #15]
 802380a:	e036      	b.n	802387a <updateInit+0x12e>

   // Initialize image output context (will process the output binary or image)
   cerror = updateInitOutputImage(&context->settings, context);
 802380c:	687b      	ldr	r3, [r7, #4]
 802380e:	6879      	ldr	r1, [r7, #4]
 8023810:	4618      	mov	r0, r3
 8023812:	f000 fabf 	bl	8023d94 <updateInitOutputImage>
 8023816:	4603      	mov	r3, r0
 8023818:	73fb      	strb	r3, [r7, #15]
   // Is any error?
   if (cerror)
 802381a:	7bfb      	ldrb	r3, [r7, #15]
 802381c:	2b00      	cmp	r3, #0
 802381e:	d001      	beq.n	8023824 <updateInit+0xd8>
      return cerror;
 8023820:	7bfb      	ldrb	r3, [r7, #15]
 8023822:	e02a      	b.n	802387a <updateInit+0x12e>

#if (UPDATE_SINGLE_BANK_SUPPORT == ENABLED)
   // Set index of output image
   cerror = updateCalculateOutputImageIdx(context, &newImgIdx);
 8023824:	f107 030c 	add.w	r3, r7, #12
 8023828:	4619      	mov	r1, r3
 802382a:	6878      	ldr	r0, [r7, #4]
 802382c:	f000 f9a2 	bl	8023b74 <updateCalculateOutputImageIdx>
 8023830:	4603      	mov	r3, r0
 8023832:	73fb      	strb	r3, [r7, #15]
   // Is any error?
   if (cerror)
 8023834:	7bfb      	ldrb	r3, [r7, #15]
 8023836:	2b00      	cmp	r3, #0
 8023838:	d001      	beq.n	802383e <updateInit+0xf2>
      return CBOOT_ERROR_FAILURE;
 802383a:	2301      	movs	r3, #1
 802383c:	e01d      	b.n	802387a <updateInit+0x12e>

   // context->imageOutput.imgIdx = newImgIdx;
   context->imageProcessCtx.outputImage.newImageIdx = newImgIdx;
 802383e:	89ba      	ldrh	r2, [r7, #12]
 8023840:	687b      	ldr	r3, [r7, #4]
 8023842:	f8a3 2738 	strh.w	r2, [r3, #1848]	@ 0x738
#endif

   // Get slot to store output update image
   cerror = updateGetUpdateSlot(context, &context->imageProcessCtx.outputImage.activeSlot);
 8023846:	687b      	ldr	r3, [r7, #4]
 8023848:	f203 7334 	addw	r3, r3, #1844	@ 0x734
 802384c:	4619      	mov	r1, r3
 802384e:	6878      	ldr	r0, [r7, #4]
 8023850:	f000 f9ce 	bl	8023bf0 <updateGetUpdateSlot>
 8023854:	4603      	mov	r3, r0
 8023856:	73fb      	strb	r3, [r7, #15]
   // Is any error?
   if (cerror)
 8023858:	7bfb      	ldrb	r3, [r7, #15]
 802385a:	2b00      	cmp	r3, #0
 802385c:	d001      	beq.n	8023862 <updateInit+0x116>
      return CBOOT_ERROR_FAILURE;
 802385e:	2301      	movs	r3, #1
 8023860:	e00b      	b.n	802387a <updateInit+0x12e>

#if (UPDATE_SINGLE_BANK_SUPPORT == ENABLED)
   // Make sure the output slot type isn't binary
   context->imageProcessCtx.outputImage.activeSlot->cType &= ~SLOT_CONTENT_BINARY;
 8023862:	687b      	ldr	r3, [r7, #4]
 8023864:	f8d3 3734 	ldr.w	r3, [r3, #1844]	@ 0x734
 8023868:	785a      	ldrb	r2, [r3, #1]
 802386a:	687b      	ldr	r3, [r7, #4]
 802386c:	f8d3 3734 	ldr.w	r3, [r3, #1844]	@ 0x734
 8023870:	f022 0208 	bic.w	r2, r2, #8
 8023874:	b2d2      	uxtb	r2, r2
 8023876:	705a      	strb	r2, [r3, #1]
   // Make sure to specify output slot type as binary
   context->imageProcessCtx.outputImage.activeSlot->cType |= SLOT_CONTENT_BINARY;
#endif

   // Successful process
   return CBOOT_NO_ERROR;
 8023878:	2300      	movs	r3, #0
}
 802387a:	4618      	mov	r0, r3
 802387c:	3710      	adds	r7, #16
 802387e:	46bd      	mov	sp, r7
 8023880:	bdb0      	pop	{r4, r5, r7, pc}
 8023882:	bf00      	nop
 8023884:	0802ff50 	.word	0x0802ff50
 8023888:	0802ff2c 	.word	0x0802ff2c
 802388c:	0802ff5c 	.word	0x0802ff5c

08023890 <updateProcess>:
 * @param[in] length Length of the firmware chunck of data to be written
 * @return Status code
 **/

cboot_error_t updateProcess(UpdateContext *context, const void *data, size_t length)
{
 8023890:	b580      	push	{r7, lr}
 8023892:	b08a      	sub	sp, #40	@ 0x28
 8023894:	af02      	add	r7, sp, #8
 8023896:	60f8      	str	r0, [r7, #12]
 8023898:	60b9      	str	r1, [r7, #8]
 802389a:	607a      	str	r2, [r7, #4]
   uint_t n;
   uint8_t *pData;
   Image *inputImage;

   // Check parameters validity
   if (context == NULL || data == NULL || length == 0)
 802389c:	68fb      	ldr	r3, [r7, #12]
 802389e:	2b00      	cmp	r3, #0
 80238a0:	d005      	beq.n	80238ae <updateProcess+0x1e>
 80238a2:	68bb      	ldr	r3, [r7, #8]
 80238a4:	2b00      	cmp	r3, #0
 80238a6:	d002      	beq.n	80238ae <updateProcess+0x1e>
 80238a8:	687b      	ldr	r3, [r7, #4]
 80238aa:	2b00      	cmp	r3, #0
 80238ac:	d101      	bne.n	80238b2 <updateProcess+0x22>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 80238ae:	2304      	movs	r3, #4
 80238b0:	e079      	b.n	80239a6 <updateProcess+0x116>

   // Initialize variables
   n = 0;
 80238b2:	2300      	movs	r3, #0
 80238b4:	61bb      	str	r3, [r7, #24]


   // Point to input image handler


   inputImage = &context->imageProcessCtx.inputImage;
 80238b6:	68fb      	ldr	r3, [r7, #12]
 80238b8:	33b8      	adds	r3, #184	@ 0xb8
 80238ba:	617b      	str	r3, [r7, #20]

   // Point to the beginning of the data
   pData = (uint8_t *)data;
 80238bc:	68bb      	ldr	r3, [r7, #8]
 80238be:	61fb      	str	r3, [r7, #28]

   // Process the incoming data
   while (length > 0)
 80238c0:	e06d      	b.n	802399e <updateProcess+0x10e>
   {
      // Still room in buffer?
      if (inputImage->bufferLen < sizeof(inputImage->buffer))
 80238c2:	697b      	ldr	r3, [r7, #20]
 80238c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80238c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80238ca:	d85c      	bhi.n	8023986 <updateProcess+0xf6>
      {
         // Fill buffer with input data
         n = MIN(length, sizeof(inputImage->buffer) - inputImage->bufferLen);
 80238cc:	697b      	ldr	r3, [r7, #20]
 80238ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80238d2:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80238d6:	687a      	ldr	r2, [r7, #4]
 80238d8:	4293      	cmp	r3, r2
 80238da:	bf28      	it	cs
 80238dc:	4613      	movcs	r3, r2
 80238de:	61bb      	str	r3, [r7, #24]
         memcpy(inputImage->bufferPos, pData, n);
 80238e0:	697b      	ldr	r3, [r7, #20]
 80238e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80238e6:	69ba      	ldr	r2, [r7, #24]
 80238e8:	69f9      	ldr	r1, [r7, #28]
 80238ea:	4618      	mov	r0, r3
 80238ec:	f00c f8ac 	bl	802fa48 <memcpy>

         // Update buffer position and length
         inputImage->bufferPos += n;
 80238f0:	697b      	ldr	r3, [r7, #20]
 80238f2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80238f6:	69bb      	ldr	r3, [r7, #24]
 80238f8:	441a      	add	r2, r3
 80238fa:	697b      	ldr	r3, [r7, #20]
 80238fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
         inputImage->bufferLen += n;
 8023900:	697b      	ldr	r3, [r7, #20]
 8023902:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8023906:	69bb      	ldr	r3, [r7, #24]
 8023908:	441a      	add	r2, r3
 802390a:	697b      	ldr	r3, [r7, #20]
 802390c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

         // Update input data position and length
         pData += n;
 8023910:	69fa      	ldr	r2, [r7, #28]
 8023912:	69bb      	ldr	r3, [r7, #24]
 8023914:	4413      	add	r3, r2
 8023916:	61fb      	str	r3, [r7, #28]
         length -= n;
 8023918:	687a      	ldr	r2, [r7, #4]
 802391a:	69bb      	ldr	r3, [r7, #24]
 802391c:	1ad3      	subs	r3, r2, r3
 802391e:	607b      	str	r3, [r7, #4]

         // Process received image input data
         cerror = imageProcessInputImage(&context->imageProcessCtx);
 8023920:	68fb      	ldr	r3, [r7, #12]
 8023922:	33b8      	adds	r3, #184	@ 0xb8
 8023924:	4618      	mov	r0, r3
 8023926:	f7fe faff 	bl	8021f28 <imageProcessInputImage>
 802392a:	4603      	mov	r3, r0
 802392c:	74fb      	strb	r3, [r7, #19]
         // Is any error?
         if (cerror)
 802392e:	7cfb      	ldrb	r3, [r7, #19]
 8023930:	2b00      	cmp	r3, #0
 8023932:	d034      	beq.n	802399e <updateProcess+0x10e>
         {
        	 TRACE_INFO("error: %d", cerror);
 8023934:	f006 f82c 	bl	8029990 <stm32_log_timestamp>
 8023938:	4602      	mov	r2, r0
 802393a:	7cfb      	ldrb	r3, [r7, #19]
 802393c:	9301      	str	r3, [sp, #4]
 802393e:	4b1c      	ldr	r3, [pc, #112]	@ (80239b0 <updateProcess+0x120>)
 8023940:	9300      	str	r3, [sp, #0]
 8023942:	4613      	mov	r3, r2
 8023944:	4a1b      	ldr	r2, [pc, #108]	@ (80239b4 <updateProcess+0x124>)
 8023946:	491a      	ldr	r1, [pc, #104]	@ (80239b0 <updateProcess+0x120>)
 8023948:	2003      	movs	r0, #3
 802394a:	f006 f829 	bl	80299a0 <stm32_log_write>
#if (UPDATE_SINGLE_BANK_SUPPORT == ENABLED)
            // Erase output image slot first bytes to make sure bootloader doesn't
            // consider it as a new valid update image if a reboot occurs
            // context->secondaryMem.driver->erase(
            //    context->imageOutput.slotInfo->addr, sizeof(ImageHeader));
            cerror = memoryEraseSlot(context->imageProcessCtx.outputImage.activeSlot,
 802394e:	68fb      	ldr	r3, [r7, #12]
 8023950:	f8d3 3734 	ldr.w	r3, [r3, #1844]	@ 0x734
 8023954:	2240      	movs	r2, #64	@ 0x40
 8023956:	2100      	movs	r1, #0
 8023958:	4618      	mov	r0, r3
 802395a:	f7ff fa28 	bl	8022dae <memoryEraseSlot>
 802395e:	4603      	mov	r3, r0
 8023960:	74fb      	strb	r3, [r7, #19]
                                     0, sizeof(ImageHeader));
#endif
            // Is any error?
            if (cerror)
 8023962:	7cfb      	ldrb	r3, [r7, #19]
 8023964:	2b00      	cmp	r3, #0
 8023966:	d01a      	beq.n	802399e <updateProcess+0x10e>
            {
            	TRACE_INFO("error: %d", cerror);
 8023968:	f006 f812 	bl	8029990 <stm32_log_timestamp>
 802396c:	4602      	mov	r2, r0
 802396e:	7cfb      	ldrb	r3, [r7, #19]
 8023970:	9301      	str	r3, [sp, #4]
 8023972:	4b0f      	ldr	r3, [pc, #60]	@ (80239b0 <updateProcess+0x120>)
 8023974:	9300      	str	r3, [sp, #0]
 8023976:	4613      	mov	r3, r2
 8023978:	4a0e      	ldr	r2, [pc, #56]	@ (80239b4 <updateProcess+0x124>)
 802397a:	490d      	ldr	r1, [pc, #52]	@ (80239b0 <updateProcess+0x120>)
 802397c:	2003      	movs	r0, #3
 802397e:	f006 f80f 	bl	80299a0 <stm32_log_write>
               return cerror;
 8023982:	7cfb      	ldrb	r3, [r7, #19]
 8023984:	e00f      	b.n	80239a6 <updateProcess+0x116>
         }
      }
      else
      {
         // Debug message
         TRACE_ERROR("Buffer would overflow!\r\n");
 8023986:	f006 f803 	bl	8029990 <stm32_log_timestamp>
 802398a:	4603      	mov	r3, r0
 802398c:	4a08      	ldr	r2, [pc, #32]	@ (80239b0 <updateProcess+0x120>)
 802398e:	9200      	str	r2, [sp, #0]
 8023990:	4a09      	ldr	r2, [pc, #36]	@ (80239b8 <updateProcess+0x128>)
 8023992:	4907      	ldr	r1, [pc, #28]	@ (80239b0 <updateProcess+0x120>)
 8023994:	2003      	movs	r0, #3
 8023996:	f006 f803 	bl	80299a0 <stm32_log_write>
         return CBOOT_ERROR_BUFFER_OVERFLOW;
 802399a:	2317      	movs	r3, #23
 802399c:	e003      	b.n	80239a6 <updateProcess+0x116>
   while (length > 0)
 802399e:	687b      	ldr	r3, [r7, #4]
 80239a0:	2b00      	cmp	r3, #0
 80239a2:	d18e      	bne.n	80238c2 <updateProcess+0x32>
      }
   }

   // Successful process
   return CBOOT_NO_ERROR;
 80239a4:	2300      	movs	r3, #0
}
 80239a6:	4618      	mov	r0, r3
 80239a8:	3720      	adds	r7, #32
 80239aa:	46bd      	mov	sp, r7
 80239ac:	bd80      	pop	{r7, pc}
 80239ae:	bf00      	nop
 80239b0:	0802ff50 	.word	0x0802ff50
 80239b4:	0802ff8c 	.word	0x0802ff8c
 80239b8:	0802ffa4 	.word	0x0802ffa4

080239bc <updateFinalize>:
 * @param[in,out] context Pointer to the IAP application context
 * @return Error code
 **/

cboot_error_t updateFinalize(UpdateContext *context)
{
 80239bc:	b580      	push	{r7, lr}
 80239be:	b088      	sub	sp, #32
 80239c0:	af02      	add	r7, sp, #8
 80239c2:	6078      	str	r0, [r7, #4]
#if ((CIPHER_SUPPORT == ENABLED) && (IMAGE_INPUT_ENCRYPTED == ENABLED))
   bool_t magicNumberIsValid;
#endif

   // Check parameters validity
   if (context == NULL)
 80239c4:	687b      	ldr	r3, [r7, #4]
 80239c6:	2b00      	cmp	r3, #0
 80239c8:	d101      	bne.n	80239ce <updateFinalize+0x12>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 80239ca:	2304      	movs	r3, #4
 80239cc:	e08a      	b.n	8023ae4 <updateFinalize+0x128>

   // Debug message
   TRACE_INFO("Finalizing firmware update...\r\n");
 80239ce:	f005 ffdf 	bl	8029990 <stm32_log_timestamp>
 80239d2:	4603      	mov	r3, r0
 80239d4:	4a45      	ldr	r2, [pc, #276]	@ (8023aec <updateFinalize+0x130>)
 80239d6:	9200      	str	r2, [sp, #0]
 80239d8:	4a45      	ldr	r2, [pc, #276]	@ (8023af0 <updateFinalize+0x134>)
 80239da:	4944      	ldr	r1, [pc, #272]	@ (8023aec <updateFinalize+0x130>)
 80239dc:	2003      	movs	r0, #3
 80239de:	f005 ffdf 	bl	80299a0 <stm32_log_write>

   // Point to the image input context
   imageIn = (Image *)&context->imageProcessCtx.inputImage;
 80239e2:	687b      	ldr	r3, [r7, #4]
 80239e4:	33b8      	adds	r3, #184	@ 0xb8
 80239e6:	617b      	str	r3, [r7, #20]
#if (UPDATE_SINGLE_BANK_SUPPORT == ENABLED)
   // Point to the image output context
   imageOut = (Image *)&context->imageProcessCtx.outputImage;
 80239e8:	687b      	ldr	r3, [r7, #4]
 80239ea:	f203 63ac 	addw	r3, r3, #1708	@ 0x6ac
 80239ee:	613b      	str	r3, [r7, #16]
#endif

   // Ready to verify firmware image validity?
   if (imageIn->state == IMAGE_STATE_VALIDATE_APP)
 80239f0:	697b      	ldr	r3, [r7, #20]
 80239f2:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80239f6:	2b04      	cmp	r3, #4
 80239f8:	d161      	bne.n	8023abe <updateFinalize+0x102>
   {
      // Verify firmware image validity (could integrity tag or
      // authentification tag or signature)
      cerror = verifyConfirm(&imageIn->verifyContext, imageIn->checkData, imageIn->checkDataLen);
 80239fa:	697b      	ldr	r3, [r7, #20]
 80239fc:	f503 702e 	add.w	r0, r3, #696	@ 0x2b8
 8023a00:	697b      	ldr	r3, [r7, #20]
 8023a02:	f503 717a 	add.w	r1, r3, #1000	@ 0x3e8
 8023a06:	697b      	ldr	r3, [r7, #20]
 8023a08:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	@ 0x5ec
 8023a0c:	461a      	mov	r2, r3
 8023a0e:	f7ff fcab 	bl	8023368 <verifyConfirm>
 8023a12:	4603      	mov	r3, r0
 8023a14:	73fb      	strb	r3, [r7, #15]
      // Is any error?
      if (cerror)
 8023a16:	7bfb      	ldrb	r3, [r7, #15]
 8023a18:	2b00      	cmp	r3, #0
 8023a1a:	d017      	beq.n	8023a4c <updateFinalize+0x90>
      {
         // Debug message
         TRACE_ERROR("Firmware image is invalid!\r\n");
 8023a1c:	f005 ffb8 	bl	8029990 <stm32_log_timestamp>
 8023a20:	4603      	mov	r3, r0
 8023a22:	4a32      	ldr	r2, [pc, #200]	@ (8023aec <updateFinalize+0x130>)
 8023a24:	9200      	str	r2, [sp, #0]
 8023a26:	4a33      	ldr	r2, [pc, #204]	@ (8023af4 <updateFinalize+0x138>)
 8023a28:	4930      	ldr	r1, [pc, #192]	@ (8023aec <updateFinalize+0x130>)
 8023a2a:	2003      	movs	r0, #3
 8023a2c:	f005 ffb8 	bl	80299a0 <stm32_log_write>

#if (UPDATE_SINGLE_BANK_SUPPORT == ENABLED)
         // Erase output image slot first bytes to make sure bootloader doesn't
         // consider it as a new valid update image if a reboot occurs
         memoryEraseSlot(imageOut->activeSlot, 0, sizeof(ImageHeader));
 8023a30:	693b      	ldr	r3, [r7, #16]
 8023a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8023a36:	2240      	movs	r2, #64	@ 0x40
 8023a38:	2100      	movs	r1, #0
 8023a3a:	4618      	mov	r0, r3
 8023a3c:	f7ff f9b7 	bl	8022dae <memoryEraseSlot>
#endif

         // Return to IAP idle state
         imageIn->state = IMAGE_STATE_IDLE;
 8023a40:	697b      	ldr	r3, [r7, #20]
 8023a42:	2200      	movs	r2, #0
 8023a44:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
         // Return error code
         return CBOOT_ERROR_INVALID_IMAGE_APP;
 8023a48:	2311      	movs	r3, #17
 8023a4a:	e04b      	b.n	8023ae4 <updateFinalize+0x128>
#if ((CIPHER_SUPPORT == ENABLED) && (IMAGE_INPUT_ENCRYPTED == ENABLED))
         //Check given magic number crc
         //- If it is valid it means that the cipher key provided by the user for decryption is the same as the one used to encrypt update image
         //- Else it means that the cipher key provided by the user doesn't match the one used to encrypt the update image and
         //  that the decrypted image data will be wrong. In that case the update MUST be invalidate.
         cerror = cipherCheckMagicNumberCrc(imageIn->magicNumberCrc, &magicNumberIsValid);
 8023a4c:	697b      	ldr	r3, [r7, #20]
 8023a4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8023a52:	f107 0208 	add.w	r2, r7, #8
 8023a56:	4611      	mov	r1, r2
 8023a58:	4618      	mov	r0, r3
 8023a5a:	f7ff fba9 	bl	80231b0 <cipherCheckMagicNumberCrc>
 8023a5e:	4603      	mov	r3, r0
 8023a60:	73fb      	strb	r3, [r7, #15]
         if(cerror || !magicNumberIsValid)
 8023a62:	7bfb      	ldrb	r3, [r7, #15]
 8023a64:	2b00      	cmp	r3, #0
 8023a66:	d102      	bne.n	8023a6e <updateFinalize+0xb2>
 8023a68:	68bb      	ldr	r3, [r7, #8]
 8023a6a:	2b00      	cmp	r3, #0
 8023a6c:	d117      	bne.n	8023a9e <updateFinalize+0xe2>
         {
            // Debug message
            TRACE_ERROR("Firmware image is valid but cipher key used is invalid!\r\n");
 8023a6e:	f005 ff8f 	bl	8029990 <stm32_log_timestamp>
 8023a72:	4603      	mov	r3, r0
 8023a74:	4a1d      	ldr	r2, [pc, #116]	@ (8023aec <updateFinalize+0x130>)
 8023a76:	9200      	str	r2, [sp, #0]
 8023a78:	4a1f      	ldr	r2, [pc, #124]	@ (8023af8 <updateFinalize+0x13c>)
 8023a7a:	491c      	ldr	r1, [pc, #112]	@ (8023aec <updateFinalize+0x130>)
 8023a7c:	2003      	movs	r0, #3
 8023a7e:	f005 ff8f 	bl	80299a0 <stm32_log_write>

#if (UPDATE_SINGLE_BANK_SUPPORT == ENABLED)
            // Erase output image slot first bytes to make sure bootloader doesn't
            // consider it as a new valid update image if a reboot occurs
            memoryEraseSlot(imageOut->activeSlot, 0, sizeof(ImageHeader));
 8023a82:	693b      	ldr	r3, [r7, #16]
 8023a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8023a88:	2240      	movs	r2, #64	@ 0x40
 8023a8a:	2100      	movs	r1, #0
 8023a8c:	4618      	mov	r0, r3
 8023a8e:	f7ff f98e 	bl	8022dae <memoryEraseSlot>
#endif

            // Return to IAP idle state
            imageIn->state = IMAGE_STATE_IDLE;
 8023a92:	697b      	ldr	r3, [r7, #20]
 8023a94:	2200      	movs	r2, #0
 8023a96:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
            // Return error code
            return CBOOT_ERROR_INVALID_IMAGE_APP;
 8023a9a:	2311      	movs	r3, #17
 8023a9c:	e022      	b.n	8023ae4 <updateFinalize+0x128>
         }
         else
#endif
         {
            // Debug message
            TRACE_INFO("Firmware image is valid\r\n");
 8023a9e:	f005 ff77 	bl	8029990 <stm32_log_timestamp>
 8023aa2:	4603      	mov	r3, r0
 8023aa4:	4a11      	ldr	r2, [pc, #68]	@ (8023aec <updateFinalize+0x130>)
 8023aa6:	9200      	str	r2, [sp, #0]
 8023aa8:	4a14      	ldr	r2, [pc, #80]	@ (8023afc <updateFinalize+0x140>)
 8023aaa:	4910      	ldr	r1, [pc, #64]	@ (8023aec <updateFinalize+0x130>)
 8023aac:	2003      	movs	r0, #3
 8023aae:	f005 ff77 	bl	80299a0 <stm32_log_write>
         if (cerror)
            return cerror;
      }
#endif
      // Change IAP state
      imageIn->state = IMAGE_STATE_APP_REBOOT;
 8023ab2:	697b      	ldr	r3, [r7, #20]
 8023ab4:	2205      	movs	r2, #5
 8023ab6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
      // Return error code
      return CBOOT_ERROR_IMAGE_NOT_READY;
   }

   // Successful process
   return CBOOT_NO_ERROR;
 8023aba:	2300      	movs	r3, #0
 8023abc:	e012      	b.n	8023ae4 <updateFinalize+0x128>
      TRACE_ERROR("Firmware image is not ready for verification!\r\n");
 8023abe:	f005 ff67 	bl	8029990 <stm32_log_timestamp>
 8023ac2:	4603      	mov	r3, r0
 8023ac4:	4a09      	ldr	r2, [pc, #36]	@ (8023aec <updateFinalize+0x130>)
 8023ac6:	9200      	str	r2, [sp, #0]
 8023ac8:	4a0d      	ldr	r2, [pc, #52]	@ (8023b00 <updateFinalize+0x144>)
 8023aca:	4908      	ldr	r1, [pc, #32]	@ (8023aec <updateFinalize+0x130>)
 8023acc:	2003      	movs	r0, #3
 8023ace:	f005 ff67 	bl	80299a0 <stm32_log_write>
      memoryEraseSlot(imageOut->activeSlot, 0, sizeof(ImageHeader));
 8023ad2:	693b      	ldr	r3, [r7, #16]
 8023ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8023ad8:	2240      	movs	r2, #64	@ 0x40
 8023ada:	2100      	movs	r1, #0
 8023adc:	4618      	mov	r0, r3
 8023ade:	f7ff f966 	bl	8022dae <memoryEraseSlot>
      return CBOOT_ERROR_IMAGE_NOT_READY;
 8023ae2:	2313      	movs	r3, #19
}
 8023ae4:	4618      	mov	r0, r3
 8023ae6:	3718      	adds	r7, #24
 8023ae8:	46bd      	mov	sp, r7
 8023aea:	bd80      	pop	{r7, pc}
 8023aec:	0802ff50 	.word	0x0802ff50
 8023af0:	0802ffcc 	.word	0x0802ffcc
 8023af4:	0802fffc 	.word	0x0802fffc
 8023af8:	08030028 	.word	0x08030028
 8023afc:	08030070 	.word	0x08030070
 8023b00:	08030098 	.word	0x08030098

08023b04 <updateReboot>:
 * @param[in] context Pointer to the IAP context
 * @return Error code.
 **/

cboot_error_t updateReboot(UpdateContext *context)
{
 8023b04:	b580      	push	{r7, lr}
 8023b06:	b08e      	sub	sp, #56	@ 0x38
 8023b08:	af02      	add	r7, sp, #8
 8023b0a:	6078      	str	r0, [r7, #4]
   cboot_error_t cerror;
   MemoryInfo memInfo;
   Memory *primaryMemory;

   // Debug message
   TRACE_INFO("Rebooting device to finalize update...\r\n");
 8023b0c:	f005 ff40 	bl	8029990 <stm32_log_timestamp>
 8023b10:	4603      	mov	r3, r0
 8023b12:	4a16      	ldr	r2, [pc, #88]	@ (8023b6c <updateReboot+0x68>)
 8023b14:	9200      	str	r2, [sp, #0]
 8023b16:	4a16      	ldr	r2, [pc, #88]	@ (8023b70 <updateReboot+0x6c>)
 8023b18:	4914      	ldr	r1, [pc, #80]	@ (8023b6c <updateReboot+0x68>)
 8023b1a:	2003      	movs	r0, #3
 8023b1c:	f005 ff40 	bl	80299a0 <stm32_log_write>

   // Check parameter validity
   if (context == NULL)
 8023b20:	687b      	ldr	r3, [r7, #4]
 8023b22:	2b00      	cmp	r3, #0
 8023b24:	d101      	bne.n	8023b2a <updateReboot+0x26>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023b26:	2304      	movs	r3, #4
 8023b28:	e01c      	b.n	8023b64 <updateReboot+0x60>

   // Point to the primary memory
   primaryMemory = (Memory *)&context->memories[0];
 8023b2a:	687b      	ldr	r3, [r7, #4]
 8023b2c:	3384      	adds	r3, #132	@ 0x84
 8023b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

   if (context->imageProcessCtx.inputImage.state == IMAGE_STATE_APP_REBOOT)
 8023b30:	687b      	ldr	r3, [r7, #4]
 8023b32:	f893 3158 	ldrb.w	r3, [r3, #344]	@ 0x158
 8023b36:	2b05      	cmp	r3, #5
 8023b38:	d113      	bne.n	8023b62 <updateReboot+0x5e>
   {
      // Get flash info
      cerror = memoryGetInfo(primaryMemory, &memInfo);
 8023b3a:	f107 030c 	add.w	r3, r7, #12
 8023b3e:	4619      	mov	r1, r3
 8023b40:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8023b42:	f7fe fffc 	bl	8022b3e <memoryGetInfo>
 8023b46:	4603      	mov	r3, r0
 8023b48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      // Is any error?
      if (cerror)
 8023b4c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8023b50:	2b00      	cmp	r3, #0
 8023b52:	d002      	beq.n	8023b5a <updateReboot+0x56>
         return cerror;
 8023b54:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8023b58:	e004      	b.n	8023b64 <updateReboot+0x60>

#if (UPDATE_SINGLE_BANK_SUPPORT == ENABLED)
      // Reboot system to complete firmware update procedure
      mcuSystemReset();
 8023b5a:	f7fd fdb3 	bl	80216c4 <mcuSystemReset>
      // Wrong state
      return CBOOT_ERROR_INVALID_STATE;
   }

   // Successful process
   return CBOOT_NO_ERROR;
 8023b5e:	2300      	movs	r3, #0
 8023b60:	e000      	b.n	8023b64 <updateReboot+0x60>
      return CBOOT_ERROR_INVALID_STATE;
 8023b62:	2316      	movs	r3, #22
}
 8023b64:	4618      	mov	r0, r3
 8023b66:	3730      	adds	r7, #48	@ 0x30
 8023b68:	46bd      	mov	sp, r7
 8023b6a:	bd80      	pop	{r7, pc}
 8023b6c:	0802ff50 	.word	0x0802ff50
 8023b70:	080300d8 	.word	0x080300d8

08023b74 <updateCalculateOutputImageIdx>:
 * @param[out] imgIdx Calculated value of the output image index.
 * @return Error code.
 **/

cboot_error_t updateCalculateOutputImageIdx(UpdateContext *context, uint16_t *imgIdx)
{
 8023b74:	b580      	push	{r7, lr}
 8023b76:	b096      	sub	sp, #88	@ 0x58
 8023b78:	af00      	add	r7, sp, #0
 8023b7a:	6078      	str	r0, [r7, #4]
 8023b7c:	6039      	str	r1, [r7, #0]
   ImageHeader imgHeader;
   Slot *appSlot;
   uint32_t curIdx;

   // Check paramter validity
   if (context == NULL || imgIdx == NULL)
 8023b7e:	687b      	ldr	r3, [r7, #4]
 8023b80:	2b00      	cmp	r3, #0
 8023b82:	d002      	beq.n	8023b8a <updateCalculateOutputImageIdx+0x16>
 8023b84:	683b      	ldr	r3, [r7, #0]
 8023b86:	2b00      	cmp	r3, #0
 8023b88:	d101      	bne.n	8023b8e <updateCalculateOutputImageIdx+0x1a>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023b8a:	2304      	movs	r3, #4
 8023b8c:	e02c      	b.n	8023be8 <updateCalculateOutputImageIdx+0x74>

   // Get primary memory slot that holds app
   cerror = memoryGetSlotByCType(&context->memories[0], SLOT_CONTENT_APP, &appSlot);
 8023b8e:	687b      	ldr	r3, [r7, #4]
 8023b90:	3384      	adds	r3, #132	@ 0x84
 8023b92:	f107 020c 	add.w	r2, r7, #12
 8023b96:	2101      	movs	r1, #1
 8023b98:	4618      	mov	r0, r3
 8023b9a:	f7ff f9f0 	bl	8022f7e <memoryGetSlotByCType>
 8023b9e:	4603      	mov	r3, r0
 8023ba0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
   // Is any error?
   if (cerror)
 8023ba4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8023ba8:	2b00      	cmp	r3, #0
 8023baa:	d002      	beq.n	8023bb2 <updateCalculateOutputImageIdx+0x3e>
      return cerror;
 8023bac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8023bb0:	e01a      	b.n	8023be8 <updateCalculateOutputImageIdx+0x74>

   // Get image header from primary flash memory first slot
   cerror = updateGetImageHeaderFromSlot(appSlot, &imgHeader);
 8023bb2:	68fb      	ldr	r3, [r7, #12]
 8023bb4:	f107 0210 	add.w	r2, r7, #16
 8023bb8:	4611      	mov	r1, r2
 8023bba:	4618      	mov	r0, r3
 8023bbc:	f000 f932 	bl	8023e24 <updateGetImageHeaderFromSlot>
 8023bc0:	4603      	mov	r3, r0
 8023bc2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
   // Is any error?
   if (cerror)
 8023bc6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8023bca:	2b00      	cmp	r3, #0
 8023bcc:	d002      	beq.n	8023bd4 <updateCalculateOutputImageIdx+0x60>
      return cerror;
 8023bce:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8023bd2:	e009      	b.n	8023be8 <updateCalculateOutputImageIdx+0x74>

   // Get image index from header
   curIdx = imgHeader.imgIndex;
 8023bd4:	697b      	ldr	r3, [r7, #20]
 8023bd6:	653b      	str	r3, [r7, #80]	@ 0x50
   // Save incremented image index
   *imgIdx = ++curIdx;
 8023bd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8023bda:	3301      	adds	r3, #1
 8023bdc:	653b      	str	r3, [r7, #80]	@ 0x50
 8023bde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8023be0:	b29a      	uxth	r2, r3
 8023be2:	683b      	ldr	r3, [r7, #0]
 8023be4:	801a      	strh	r2, [r3, #0]

   // Successful process
   return CBOOT_NO_ERROR;
 8023be6:	2300      	movs	r3, #0
}
 8023be8:	4618      	mov	r0, r3
 8023bea:	3758      	adds	r7, #88	@ 0x58
 8023bec:	46bd      	mov	sp, r7
 8023bee:	bd80      	pop	{r7, pc}

08023bf0 <updateGetUpdateSlot>:
 * @param[out] slot Pointer to the slot that will be used to hold output image.
 * @return
 **/

cboot_error_t updateGetUpdateSlot(UpdateContext *context, Slot **slot)
{
 8023bf0:	b480      	push	{r7}
 8023bf2:	b083      	sub	sp, #12
 8023bf4:	af00      	add	r7, sp, #0
 8023bf6:	6078      	str	r0, [r7, #4]
 8023bf8:	6039      	str	r1, [r7, #0]
   Slot *tempSlot;
   ImageHeader header;
#endif

   // Check parameters validity
   if (context == NULL)
 8023bfa:	687b      	ldr	r3, [r7, #4]
 8023bfc:	2b00      	cmp	r3, #0
 8023bfe:	d101      	bne.n	8023c04 <updateGetUpdateSlot+0x14>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023c00:	2304      	movs	r3, #4
 8023c02:	e005      	b.n	8023c10 <updateGetUpdateSlot+0x20>
#if (UPDATE_FALLBACK_SUPPORT == DISABLED)
      // In single bank mode without fallback support only one
#if (EXTERNAL_MEMORY_SUPPORT == ENABLED)
   *slot = (Slot *)&context->settings.memories[1].slots[0];
#else
   *slot = (Slot *)&context->settings.memories[0].slots[1];
 8023c04:	687b      	ldr	r3, [r7, #4]
 8023c06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8023c0a:	683b      	ldr	r3, [r7, #0]
 8023c0c:	601a      	str	r2, [r3, #0]
   }
#endif
#endif

   // Successful process
   return CBOOT_NO_ERROR;
 8023c0e:	2300      	movs	r3, #0
}
 8023c10:	4618      	mov	r0, r3
 8023c12:	370c      	adds	r7, #12
 8023c14:	46bd      	mov	sp, r7
 8023c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023c1a:	4770      	bx	lr

08023c1c <updateInitInputImage>:
 * @param[in,out] context Pointer to the IAP context.
 * @return Error code
 **/

cboot_error_t updateInitInputImage(UpdateSettings *settings, UpdateContext *context)
{
 8023c1c:	b590      	push	{r4, r7, lr}
 8023c1e:	b087      	sub	sp, #28
 8023c20:	af02      	add	r7, sp, #8
 8023c22:	6078      	str	r0, [r7, #4]
 8023c24:	6039      	str	r1, [r7, #0]
   cboot_error_t cerror;
   Image *imageIn;

   //Initialize status code
   cerror = CBOOT_NO_ERROR;
 8023c26:	2300      	movs	r3, #0
 8023c28:	73fb      	strb	r3, [r7, #15]

   //Check parameters validity
   if(context == NULL || settings == NULL)
 8023c2a:	683b      	ldr	r3, [r7, #0]
 8023c2c:	2b00      	cmp	r3, #0
 8023c2e:	d002      	beq.n	8023c36 <updateInitInputImage+0x1a>
 8023c30:	687b      	ldr	r3, [r7, #4]
 8023c32:	2b00      	cmp	r3, #0
 8023c34:	d101      	bne.n	8023c3a <updateInitInputImage+0x1e>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023c36:	2304      	movs	r3, #4
 8023c38:	e0a2      	b.n	8023d80 <updateInitInputImage+0x164>

   //Check image verification method settings
   if(settings->imageInCrypto.verifySettings.verifyMethod == VERIFY_METHOD_INTEGRITY)
 8023c3a:	687b      	ldr	r3, [r7, #4]
 8023c3c:	7c1b      	ldrb	r3, [r3, #16]
 8023c3e:	2b00      	cmp	r3, #0
 8023c40:	d105      	bne.n	8023c4e <updateInitInputImage+0x32>
   {
#if VERIFY_INTEGRITY_SUPPORT == ENABLED
      //Check image integrity verification settings
      if(settings->imageInCrypto.verifySettings.integrityAlgo == NULL)
 8023c42:	687b      	ldr	r3, [r7, #4]
 8023c44:	695b      	ldr	r3, [r3, #20]
 8023c46:	2b00      	cmp	r3, #0
 8023c48:	d133      	bne.n	8023cb2 <updateInitInputImage+0x96>
         return CBOOT_ERROR_INVALID_PARAMETERS;
 8023c4a:	2304      	movs	r3, #4
 8023c4c:	e098      	b.n	8023d80 <updateInitInputImage+0x164>
#else
      //Image integrity verification support is not activated
      return CBOOT_ERROR_INVALID_PARAMETERS;
#endif
   }
   else if(settings->imageInCrypto.verifySettings.verifyMethod == VERIFY_METHOD_AUTHENTICATION)
 8023c4e:	687b      	ldr	r3, [r7, #4]
 8023c50:	7c1b      	ldrb	r3, [r3, #16]
 8023c52:	2b01      	cmp	r3, #1
 8023c54:	d101      	bne.n	8023c5a <updateInitInputImage+0x3e>
      //Force authentication algorythm to HMAC
      if(settings->imageInCrypto.verifySettings.authAlgo != VERIFY_AUTH_HMAC)
         return CBOOT_ERROR_UNSUPPORTED_AUTH_ALGO;
#else
      //Image authentication verification support is not activated
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023c56:	2304      	movs	r3, #4
 8023c58:	e092      	b.n	8023d80 <updateInitInputImage+0x164>
#endif
   }
   else if(settings->imageInCrypto.verifySettings.verifyMethod == VERIFY_METHOD_SIGNATURE)
 8023c5a:	687b      	ldr	r3, [r7, #4]
 8023c5c:	7c1b      	ldrb	r3, [r3, #16]
 8023c5e:	2b02      	cmp	r3, #2
 8023c60:	d11b      	bne.n	8023c9a <updateInitInputImage+0x7e>
   {
#if VERIFY_SIGNATURE_SUPPORT == ENABLED
      //Check image signature verification settings
      if(settings->imageInCrypto.verifySettings.signAlgo == VERIFY_SIGN_NONE ||
 8023c62:	687b      	ldr	r3, [r7, #4]
 8023c64:	7e1b      	ldrb	r3, [r3, #24]
 8023c66:	2b00      	cmp	r3, #0
 8023c68:	d00b      	beq.n	8023c82 <updateInitInputImage+0x66>
         settings->imageInCrypto.verifySettings.signHashAlgo == NULL ||
 8023c6a:	687b      	ldr	r3, [r7, #4]
 8023c6c:	69db      	ldr	r3, [r3, #28]
      if(settings->imageInCrypto.verifySettings.signAlgo == VERIFY_SIGN_NONE ||
 8023c6e:	2b00      	cmp	r3, #0
 8023c70:	d007      	beq.n	8023c82 <updateInitInputImage+0x66>
         settings->imageInCrypto.verifySettings.signKey == NULL ||
 8023c72:	687b      	ldr	r3, [r7, #4]
 8023c74:	6a1b      	ldr	r3, [r3, #32]
         settings->imageInCrypto.verifySettings.signHashAlgo == NULL ||
 8023c76:	2b00      	cmp	r3, #0
 8023c78:	d003      	beq.n	8023c82 <updateInitInputImage+0x66>
         settings->imageInCrypto.verifySettings.signKeyLen == 0)
 8023c7a:	687b      	ldr	r3, [r7, #4]
 8023c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
         settings->imageInCrypto.verifySettings.signKey == NULL ||
 8023c7e:	2b00      	cmp	r3, #0
 8023c80:	d101      	bne.n	8023c86 <updateInitInputImage+0x6a>
         return CBOOT_ERROR_INVALID_PARAMETERS;
 8023c82:	2304      	movs	r3, #4
 8023c84:	e07c      	b.n	8023d80 <updateInitInputImage+0x164>

      //Check signature algorithm is supported
      if(settings->imageInCrypto.verifySettings.signAlgo != VERIFY_SIGN_RSA &&
 8023c86:	687b      	ldr	r3, [r7, #4]
 8023c88:	7e1b      	ldrb	r3, [r3, #24]
 8023c8a:	2b01      	cmp	r3, #1
 8023c8c:	d011      	beq.n	8023cb2 <updateInitInputImage+0x96>
         settings->imageInCrypto.verifySettings.signAlgo != VERIFY_SIGN_ECDSA)
 8023c8e:	687b      	ldr	r3, [r7, #4]
 8023c90:	7e1b      	ldrb	r3, [r3, #24]
      if(settings->imageInCrypto.verifySettings.signAlgo != VERIFY_SIGN_RSA &&
 8023c92:	2b02      	cmp	r3, #2
 8023c94:	d00d      	beq.n	8023cb2 <updateInitInputImage+0x96>
         return CBOOT_ERROR_UNSUPPORTED_SIGNATURE_ALGO;
 8023c96:	2323      	movs	r3, #35	@ 0x23
 8023c98:	e072      	b.n	8023d80 <updateInitInputImage+0x164>
#endif
   }
   else
   {
      //Debug message
      TRACE_ERROR("Image verification mode not supported!\r\n");
 8023c9a:	f005 fe79 	bl	8029990 <stm32_log_timestamp>
 8023c9e:	4603      	mov	r3, r0
 8023ca0:	4a39      	ldr	r2, [pc, #228]	@ (8023d88 <updateInitInputImage+0x16c>)
 8023ca2:	9200      	str	r2, [sp, #0]
 8023ca4:	4a39      	ldr	r2, [pc, #228]	@ (8023d8c <updateInitInputImage+0x170>)
 8023ca6:	4938      	ldr	r1, [pc, #224]	@ (8023d88 <updateInitInputImage+0x16c>)
 8023ca8:	2003      	movs	r0, #3
 8023caa:	f005 fe79 	bl	80299a0 <stm32_log_write>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023cae:	2304      	movs	r3, #4
 8023cb0:	e066      	b.n	8023d80 <updateInitInputImage+0x164>
   }

#if ((CIPHER_SUPPORT == ENABLED) && (IMAGE_INPUT_ENCRYPTED == ENABLED))
   //Check encryption settings
   if(settings->imageInCrypto.cipherAlgo == NULL || settings->imageInCrypto.cipherMode == CIPHER_MODE_NULL ||
 8023cb2:	687b      	ldr	r3, [r7, #4]
 8023cb4:	681b      	ldr	r3, [r3, #0]
 8023cb6:	2b00      	cmp	r3, #0
 8023cb8:	d00b      	beq.n	8023cd2 <updateInitInputImage+0xb6>
 8023cba:	687b      	ldr	r3, [r7, #4]
 8023cbc:	791b      	ldrb	r3, [r3, #4]
 8023cbe:	2b00      	cmp	r3, #0
 8023cc0:	d007      	beq.n	8023cd2 <updateInitInputImage+0xb6>
       settings->imageInCrypto.cipherKey == NULL || settings->imageInCrypto.cipherKeyLen == 0)
 8023cc2:	687b      	ldr	r3, [r7, #4]
 8023cc4:	689b      	ldr	r3, [r3, #8]
   if(settings->imageInCrypto.cipherAlgo == NULL || settings->imageInCrypto.cipherMode == CIPHER_MODE_NULL ||
 8023cc6:	2b00      	cmp	r3, #0
 8023cc8:	d003      	beq.n	8023cd2 <updateInitInputImage+0xb6>
       settings->imageInCrypto.cipherKey == NULL || settings->imageInCrypto.cipherKeyLen == 0)
 8023cca:	687b      	ldr	r3, [r7, #4]
 8023ccc:	68db      	ldr	r3, [r3, #12]
 8023cce:	2b00      	cmp	r3, #0
 8023cd0:	d101      	bne.n	8023cd6 <updateInitInputImage+0xba>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023cd2:	2304      	movs	r3, #4
 8023cd4:	e054      	b.n	8023d80 <updateInitInputImage+0x164>
   //Force cipher algo to AES
   if(settings->imageInCrypto.cipherAlgo != AES_CIPHER_ALGO)
 8023cd6:	687b      	ldr	r3, [r7, #4]
 8023cd8:	681b      	ldr	r3, [r3, #0]
 8023cda:	4a2d      	ldr	r2, [pc, #180]	@ (8023d90 <updateInitInputImage+0x174>)
 8023cdc:	4293      	cmp	r3, r2
 8023cde:	d001      	beq.n	8023ce4 <updateInitInputImage+0xc8>
      return CBOOT_ERROR_UNSUPPORTED_CIPHER_ALGO;
 8023ce0:	2324      	movs	r3, #36	@ 0x24
 8023ce2:	e04d      	b.n	8023d80 <updateInitInputImage+0x164>
   //Force cipher mode to CBC
   if(settings->imageInCrypto.cipherMode != CIPHER_MODE_CBC)
 8023ce4:	687b      	ldr	r3, [r7, #4]
 8023ce6:	791b      	ldrb	r3, [r3, #4]
 8023ce8:	2b03      	cmp	r3, #3
 8023cea:	d001      	beq.n	8023cf0 <updateInitInputImage+0xd4>
      return CBOOT_ERROR_UNSUPPORTED_CIPHER_MODE;
 8023cec:	2325      	movs	r3, #37	@ 0x25
 8023cee:	e047      	b.n	8023d80 <updateInitInputImage+0x164>
#endif

   //Point to the input image context
   imageIn = &context->imageProcessCtx.inputImage;
 8023cf0:	683b      	ldr	r3, [r7, #0]
 8023cf2:	33b8      	adds	r3, #184	@ 0xb8
 8023cf4:	60bb      	str	r3, [r7, #8]

   //Clear input image context
   memset(imageIn, 0x00, sizeof(Image));
 8023cf6:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8023cfa:	2100      	movs	r1, #0
 8023cfc:	68b8      	ldr	r0, [r7, #8]
 8023cfe:	f00b fe25 	bl	802f94c <memset>

   //Initialize buffer position to buffer start address
   imageIn->bufferPos = imageIn->buffer;
 8023d02:	68ba      	ldr	r2, [r7, #8]
 8023d04:	68bb      	ldr	r3, [r7, #8]
 8023d06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
   //Initialize check data position to check data start address
   imageIn->checkDataPos = imageIn->checkData;
 8023d0a:	68bb      	ldr	r3, [r7, #8]
 8023d0c:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 8023d10:	68bb      	ldr	r3, [r7, #8]
 8023d12:	f8c3 25e8 	str.w	r2, [r3, #1512]	@ 0x5e8

   //Initialize image input process state
   imageIn->state = IMAGE_STATE_RECV_APP_HEADER;
 8023d16:	68bb      	ldr	r3, [r7, #8]
 8023d18:	2201      	movs	r2, #1
 8023d1a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

#if ((CIPHER_SUPPORT == ENABLED) && (IMAGE_INPUT_ENCRYPTED == ENABLED))
   //Is application encrypted?
   if (settings->imageInCrypto.cipherAlgo != NULL)
 8023d1e:	687b      	ldr	r3, [r7, #4]
 8023d20:	681b      	ldr	r3, [r3, #0]
 8023d22:	2b00      	cmp	r3, #0
 8023d24:	d015      	beq.n	8023d52 <updateInitInputImage+0x136>
   {
      //Initialize cipher engine
      cerror = cipherInit(&imageIn->cipherEngine, settings->imageInCrypto.cipherAlgo,
 8023d26:	68bb      	ldr	r3, [r7, #8]
 8023d28:	f103 00a4 	add.w	r0, r3, #164	@ 0xa4
 8023d2c:	687b      	ldr	r3, [r7, #4]
 8023d2e:	6819      	ldr	r1, [r3, #0]
 8023d30:	687b      	ldr	r3, [r7, #4]
 8023d32:	791a      	ldrb	r2, [r3, #4]
 8023d34:	687b      	ldr	r3, [r7, #4]
 8023d36:	689c      	ldr	r4, [r3, #8]
 8023d38:	687b      	ldr	r3, [r7, #4]
 8023d3a:	68db      	ldr	r3, [r3, #12]
 8023d3c:	9300      	str	r3, [sp, #0]
 8023d3e:	4623      	mov	r3, r4
 8023d40:	f7ff f97a 	bl	8023038 <cipherInit>
 8023d44:	4603      	mov	r3, r0
 8023d46:	73fb      	strb	r3, [r7, #15]
         settings->imageInCrypto.cipherMode, settings->imageInCrypto.cipherKey,
         settings->imageInCrypto.cipherKeyLen);

      //Is any error?
      if (cerror)
 8023d48:	7bfb      	ldrb	r3, [r7, #15]
 8023d4a:	2b00      	cmp	r3, #0
 8023d4c:	d001      	beq.n	8023d52 <updateInitInputImage+0x136>
         return cerror;
 8023d4e:	7bfb      	ldrb	r3, [r7, #15]
 8023d50:	e016      	b.n	8023d80 <updateInitInputImage+0x164>
   }
#endif

   //Initialize verification module
   cerror = verifyInit(&imageIn->verifyContext, &settings->imageInCrypto.verifySettings);
 8023d52:	68bb      	ldr	r3, [r7, #8]
 8023d54:	f503 722e 	add.w	r2, r3, #696	@ 0x2b8
 8023d58:	687b      	ldr	r3, [r7, #4]
 8023d5a:	3310      	adds	r3, #16
 8023d5c:	4619      	mov	r1, r3
 8023d5e:	4610      	mov	r0, r2
 8023d60:	f7ff fa54 	bl	802320c <verifyInit>
 8023d64:	4603      	mov	r3, r0
 8023d66:	73fb      	strb	r3, [r7, #15]
   //Is any error?
   if (cerror)
 8023d68:	7bfb      	ldrb	r3, [r7, #15]
 8023d6a:	2b00      	cmp	r3, #0
 8023d6c:	d001      	beq.n	8023d72 <updateInitInputImage+0x156>
      return cerror;
 8023d6e:	7bfb      	ldrb	r3, [r7, #15]
 8023d70:	e006      	b.n	8023d80 <updateInitInputImage+0x164>

   //Get expecting image check data size
   imageIn->checkDataSize = imageIn->verifyContext.checkDataSize;
 8023d72:	68bb      	ldr	r3, [r7, #8]
 8023d74:	f8d3 23a0 	ldr.w	r2, [r3, #928]	@ 0x3a0
 8023d78:	68bb      	ldr	r3, [r7, #8]
 8023d7a:	f8c3 25f0 	str.w	r2, [r3, #1520]	@ 0x5f0

   //Successful process
   return CBOOT_NO_ERROR;
 8023d7e:	2300      	movs	r3, #0
}
 8023d80:	4618      	mov	r0, r3
 8023d82:	3714      	adds	r7, #20
 8023d84:	46bd      	mov	sp, r7
 8023d86:	bd90      	pop	{r4, r7, pc}
 8023d88:	08030148 	.word	0x08030148
 8023d8c:	08030110 	.word	0x08030110
 8023d90:	08031a1c 	.word	0x08031a1c

08023d94 <updateInitOutputImage>:
 * @param[in,out] context Pointer to the IAP context.
 * @return Error code
 **/

cboot_error_t updateInitOutputImage(UpdateSettings *settings, UpdateContext *context)
{
 8023d94:	b580      	push	{r7, lr}
 8023d96:	b08a      	sub	sp, #40	@ 0x28
 8023d98:	af00      	add	r7, sp, #0
 8023d9a:	6078      	str	r0, [r7, #4]
 8023d9c:	6039      	str	r1, [r7, #0]
   cboot_error_t cerror;
   Image *imageOut;
   VerifySettings verifySettings;

   //Initialize status code
   cerror = CBOOT_NO_ERROR;
 8023d9e:	2300      	movs	r3, #0
 8023da0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

   //Initialize verify settings structure
   memset(&verifySettings, 0, sizeof(VerifySettings));
 8023da4:	f107 0308 	add.w	r3, r7, #8
 8023da8:	2218      	movs	r2, #24
 8023daa:	2100      	movs	r1, #0
 8023dac:	4618      	mov	r0, r3
 8023dae:	f00b fdcd 	bl	802f94c <memset>

   //Check parameters validly
   if(context == NULL || settings == NULL)
 8023db2:	683b      	ldr	r3, [r7, #0]
 8023db4:	2b00      	cmp	r3, #0
 8023db6:	d002      	beq.n	8023dbe <updateInitOutputImage+0x2a>
 8023db8:	687b      	ldr	r3, [r7, #4]
 8023dba:	2b00      	cmp	r3, #0
 8023dbc:	d101      	bne.n	8023dc2 <updateInitOutputImage+0x2e>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023dbe:	2304      	movs	r3, #4
 8023dc0:	e02a      	b.n	8023e18 <updateInitOutputImage+0x84>

   //Point to the output image context
   imageOut = &context->imageProcessCtx.outputImage;
 8023dc2:	683b      	ldr	r3, [r7, #0]
 8023dc4:	f203 63ac 	addw	r3, r3, #1708	@ 0x6ac
 8023dc8:	623b      	str	r3, [r7, #32]

   //Initialize buffer position to buffer start address
   imageOut->bufferPos = imageOut->buffer;
 8023dca:	6a3a      	ldr	r2, [r7, #32]
 8023dcc:	6a3b      	ldr	r3, [r7, #32]
 8023dce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

   //Initialize image output process state
#if (UPDATE_SINGLE_BANK_SUPPORT == ENABLED)
   imageOut->state = IMAGE_STATE_WRITE_APP_HEADER;
 8023dd2:	6a3b      	ldr	r3, [r7, #32]
 8023dd4:	2207      	movs	r2, #7
 8023dd6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
   if (cerror)
      return cerror;
#endif

   //Initialize check data position to check data start address
   imageOut->checkDataPos = imageOut->checkData;
 8023dda:	6a3b      	ldr	r3, [r7, #32]
 8023ddc:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 8023de0:	6a3b      	ldr	r3, [r7, #32]
 8023de2:	f8c3 25e8 	str.w	r2, [r3, #1512]	@ 0x5e8

   //Set verification module settings
   verifySettings.verifyMethod = VERIFY_METHOD_INTEGRITY;
 8023de6:	2300      	movs	r3, #0
 8023de8:	723b      	strb	r3, [r7, #8]
   verifySettings.integrityAlgo = CRC32_HASH_ALGO;
 8023dea:	4b0d      	ldr	r3, [pc, #52]	@ (8023e20 <updateInitOutputImage+0x8c>)
 8023dec:	60fb      	str	r3, [r7, #12]

   //Initialize verification module
   cerror = verifyInit(&imageOut->verifyContext, &verifySettings);
 8023dee:	6a3b      	ldr	r3, [r7, #32]
 8023df0:	f503 732e 	add.w	r3, r3, #696	@ 0x2b8
 8023df4:	f107 0208 	add.w	r2, r7, #8
 8023df8:	4611      	mov	r1, r2
 8023dfa:	4618      	mov	r0, r3
 8023dfc:	f7ff fa06 	bl	802320c <verifyInit>
 8023e00:	4603      	mov	r3, r0
 8023e02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
   //Is any error ?
   if (cerror)
 8023e06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8023e0a:	2b00      	cmp	r3, #0
 8023e0c:	d002      	beq.n	8023e14 <updateInitOutputImage+0x80>
      return cerror;
 8023e0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8023e12:	e001      	b.n	8023e18 <updateInitOutputImage+0x84>
#endif

   //Return status code
   return cerror;
 8023e14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8023e18:	4618      	mov	r0, r3
 8023e1a:	3728      	adds	r7, #40	@ 0x28
 8023e1c:	46bd      	mov	sp, r7
 8023e1e:	bd80      	pop	{r7, pc}
 8023e20:	08030f3c 	.word	0x08030f3c

08023e24 <updateGetImageHeaderFromSlot>:
 * @param[out] header Pointer to store the extracted image header.
 * @return Error code.
 **/

cboot_error_t updateGetImageHeaderFromSlot(Slot *slot, ImageHeader *header)
{
 8023e24:	b580      	push	{r7, lr}
 8023e26:	b094      	sub	sp, #80	@ 0x50
 8023e28:	af00      	add	r7, sp, #0
 8023e2a:	6078      	str	r0, [r7, #4]
 8023e2c:	6039      	str	r1, [r7, #0]
   cboot_error_t cerror;
   ImageHeader *imgHeader;
   uint8_t buffer[sizeof(ImageHeader)];

   //Check parameter validity
   if(slot == NULL || header == NULL)
 8023e2e:	687b      	ldr	r3, [r7, #4]
 8023e30:	2b00      	cmp	r3, #0
 8023e32:	d002      	beq.n	8023e3a <updateGetImageHeaderFromSlot+0x16>
 8023e34:	683b      	ldr	r3, [r7, #0]
 8023e36:	2b00      	cmp	r3, #0
 8023e38:	d101      	bne.n	8023e3e <updateGetImageHeaderFromSlot+0x1a>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8023e3a:	2304      	movs	r3, #4
 8023e3c:	e028      	b.n	8023e90 <updateGetImageHeaderFromSlot+0x6c>

   ////Point to the slot memory driver
   ////Read first slot 64 bytes
   cerror = memoryReadSlot(slot, 0, buffer, sizeof(ImageHeader));
 8023e3e:	f107 0208 	add.w	r2, r7, #8
 8023e42:	2340      	movs	r3, #64	@ 0x40
 8023e44:	2100      	movs	r1, #0
 8023e46:	6878      	ldr	r0, [r7, #4]
 8023e48:	f7fe ff86 	bl	8022d58 <memoryReadSlot>
 8023e4c:	4603      	mov	r3, r0
 8023e4e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
   //Is any error?
   if(cerror)
 8023e52:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8023e56:	2b00      	cmp	r3, #0
 8023e58:	d002      	beq.n	8023e60 <updateGetImageHeaderFromSlot+0x3c>
      return cerror;
 8023e5a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8023e5e:	e017      	b.n	8023e90 <updateGetImageHeaderFromSlot+0x6c>

   //Get image header from above buffer
   cerror = imageGetHeader(buffer, sizeof(ImageHeader), &imgHeader);
 8023e60:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8023e64:	f107 0308 	add.w	r3, r7, #8
 8023e68:	2140      	movs	r1, #64	@ 0x40
 8023e6a:	4618      	mov	r0, r3
 8023e6c:	f7fe f814 	bl	8021e98 <imageGetHeader>
 8023e70:	4603      	mov	r3, r0
 8023e72:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
   //Is any error?
   if(cerror)
 8023e76:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8023e7a:	2b00      	cmp	r3, #0
 8023e7c:	d001      	beq.n	8023e82 <updateGetImageHeaderFromSlot+0x5e>
      return CBOOT_ERROR_INVALID_IMAGE_HEADER;
 8023e7e:	2307      	movs	r3, #7
 8023e80:	e006      	b.n	8023e90 <updateGetImageHeaderFromSlot+0x6c>

   //Save image header
   memcpy(header, imgHeader, sizeof(ImageHeader));
 8023e82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8023e84:	2240      	movs	r2, #64	@ 0x40
 8023e86:	4619      	mov	r1, r3
 8023e88:	6838      	ldr	r0, [r7, #0]
 8023e8a:	f00b fddd 	bl	802fa48 <memcpy>

   //Successful process
   return CBOOT_NO_ERROR;
 8023e8e:	2300      	movs	r3, #0
}
 8023e90:	4618      	mov	r0, r3
 8023e92:	3750      	adds	r7, #80	@ 0x50
 8023e94:	46bd      	mov	sp, r7
 8023e96:	bd80      	pop	{r7, pc}

08023e98 <aesInit>:
 * @return Error code
 **/

__weak_func error_t aesInit(AesContext *context, const uint8_t *key,
   size_t keyLen)
{
 8023e98:	b480      	push	{r7}
 8023e9a:	b089      	sub	sp, #36	@ 0x24
 8023e9c:	af00      	add	r7, sp, #0
 8023e9e:	60f8      	str	r0, [r7, #12]
 8023ea0:	60b9      	str	r1, [r7, #8]
 8023ea2:	607a      	str	r2, [r7, #4]
   uint_t i;
   uint32_t temp;
   size_t keyScheduleSize;

   //Check parameters
   if(context == NULL || key == NULL)
 8023ea4:	68fb      	ldr	r3, [r7, #12]
 8023ea6:	2b00      	cmp	r3, #0
 8023ea8:	d002      	beq.n	8023eb0 <aesInit+0x18>
 8023eaa:	68bb      	ldr	r3, [r7, #8]
 8023eac:	2b00      	cmp	r3, #0
 8023eae:	d101      	bne.n	8023eb4 <aesInit+0x1c>
      return ERROR_INVALID_PARAMETER;
 8023eb0:	2302      	movs	r3, #2
 8023eb2:	e1a9      	b.n	8024208 <aesInit+0x370>

   //Check the length of the key
   if(keyLen == 16)
 8023eb4:	687b      	ldr	r3, [r7, #4]
 8023eb6:	2b10      	cmp	r3, #16
 8023eb8:	d103      	bne.n	8023ec2 <aesInit+0x2a>
   {
      //10 rounds are required for 128-bit key
      context->nr = 10;
 8023eba:	68fb      	ldr	r3, [r7, #12]
 8023ebc:	220a      	movs	r2, #10
 8023ebe:	601a      	str	r2, [r3, #0]
 8023ec0:	e00f      	b.n	8023ee2 <aesInit+0x4a>
   }
   else if(keyLen == 24)
 8023ec2:	687b      	ldr	r3, [r7, #4]
 8023ec4:	2b18      	cmp	r3, #24
 8023ec6:	d103      	bne.n	8023ed0 <aesInit+0x38>
   {
      //12 rounds are required for 192-bit key
      context->nr = 12;
 8023ec8:	68fb      	ldr	r3, [r7, #12]
 8023eca:	220c      	movs	r2, #12
 8023ecc:	601a      	str	r2, [r3, #0]
 8023ece:	e008      	b.n	8023ee2 <aesInit+0x4a>
   }
   else if(keyLen == 32)
 8023ed0:	687b      	ldr	r3, [r7, #4]
 8023ed2:	2b20      	cmp	r3, #32
 8023ed4:	d103      	bne.n	8023ede <aesInit+0x46>
   {
      //14 rounds are required for 256-bit key
      context->nr = 14;
 8023ed6:	68fb      	ldr	r3, [r7, #12]
 8023ed8:	220e      	movs	r2, #14
 8023eda:	601a      	str	r2, [r3, #0]
 8023edc:	e001      	b.n	8023ee2 <aesInit+0x4a>
   }
   else
   {
      //Report an error
      return ERROR_INVALID_KEY_LENGTH;
 8023ede:	23e8      	movs	r3, #232	@ 0xe8
 8023ee0:	e192      	b.n	8024208 <aesInit+0x370>
   }

   //Determine the number of 32-bit words in the key
   keyLen /= 4;
 8023ee2:	687b      	ldr	r3, [r7, #4]
 8023ee4:	089b      	lsrs	r3, r3, #2
 8023ee6:	607b      	str	r3, [r7, #4]

   //Copy the original key
   for(i = 0; i < keyLen; i++)
 8023ee8:	2300      	movs	r3, #0
 8023eea:	61fb      	str	r3, [r7, #28]
 8023eec:	e026      	b.n	8023f3c <aesInit+0xa4>
   {
      context->ek[i] = LOAD32LE(key + i * 4);
 8023eee:	69fb      	ldr	r3, [r7, #28]
 8023ef0:	009b      	lsls	r3, r3, #2
 8023ef2:	68ba      	ldr	r2, [r7, #8]
 8023ef4:	4413      	add	r3, r2
 8023ef6:	781b      	ldrb	r3, [r3, #0]
 8023ef8:	4619      	mov	r1, r3
 8023efa:	69fb      	ldr	r3, [r7, #28]
 8023efc:	009b      	lsls	r3, r3, #2
 8023efe:	3301      	adds	r3, #1
 8023f00:	68ba      	ldr	r2, [r7, #8]
 8023f02:	4413      	add	r3, r2
 8023f04:	781b      	ldrb	r3, [r3, #0]
 8023f06:	021b      	lsls	r3, r3, #8
 8023f08:	ea41 0203 	orr.w	r2, r1, r3
 8023f0c:	69fb      	ldr	r3, [r7, #28]
 8023f0e:	009b      	lsls	r3, r3, #2
 8023f10:	3302      	adds	r3, #2
 8023f12:	68b9      	ldr	r1, [r7, #8]
 8023f14:	440b      	add	r3, r1
 8023f16:	781b      	ldrb	r3, [r3, #0]
 8023f18:	041b      	lsls	r3, r3, #16
 8023f1a:	431a      	orrs	r2, r3
 8023f1c:	69fb      	ldr	r3, [r7, #28]
 8023f1e:	009b      	lsls	r3, r3, #2
 8023f20:	3303      	adds	r3, #3
 8023f22:	68b9      	ldr	r1, [r7, #8]
 8023f24:	440b      	add	r3, r1
 8023f26:	781b      	ldrb	r3, [r3, #0]
 8023f28:	061b      	lsls	r3, r3, #24
 8023f2a:	431a      	orrs	r2, r3
 8023f2c:	68f9      	ldr	r1, [r7, #12]
 8023f2e:	69fb      	ldr	r3, [r7, #28]
 8023f30:	009b      	lsls	r3, r3, #2
 8023f32:	440b      	add	r3, r1
 8023f34:	605a      	str	r2, [r3, #4]
   for(i = 0; i < keyLen; i++)
 8023f36:	69fb      	ldr	r3, [r7, #28]
 8023f38:	3301      	adds	r3, #1
 8023f3a:	61fb      	str	r3, [r7, #28]
 8023f3c:	69fa      	ldr	r2, [r7, #28]
 8023f3e:	687b      	ldr	r3, [r7, #4]
 8023f40:	429a      	cmp	r2, r3
 8023f42:	d3d4      	bcc.n	8023eee <aesInit+0x56>
   }

   //The size of the key schedule depends on the number of rounds
   keyScheduleSize = 4 * (context->nr + 1);
 8023f44:	68fb      	ldr	r3, [r7, #12]
 8023f46:	681b      	ldr	r3, [r3, #0]
 8023f48:	3301      	adds	r3, #1
 8023f4a:	009b      	lsls	r3, r3, #2
 8023f4c:	61bb      	str	r3, [r7, #24]

   //Generate the key schedule (encryption)
   for(i = keyLen; i < keyScheduleSize; i++)
 8023f4e:	687b      	ldr	r3, [r7, #4]
 8023f50:	61fb      	str	r3, [r7, #28]
 8023f52:	e0c4      	b.n	80240de <aesInit+0x246>
   {
      //Save previous word
      temp = context->ek[i - 1];
 8023f54:	69fb      	ldr	r3, [r7, #28]
 8023f56:	3b01      	subs	r3, #1
 8023f58:	68fa      	ldr	r2, [r7, #12]
 8023f5a:	009b      	lsls	r3, r3, #2
 8023f5c:	4413      	add	r3, r2
 8023f5e:	685b      	ldr	r3, [r3, #4]
 8023f60:	617b      	str	r3, [r7, #20]

      //Apply transformation
      if((i % keyLen) == 0)
 8023f62:	69fb      	ldr	r3, [r7, #28]
 8023f64:	687a      	ldr	r2, [r7, #4]
 8023f66:	fbb3 f2f2 	udiv	r2, r3, r2
 8023f6a:	6879      	ldr	r1, [r7, #4]
 8023f6c:	fb01 f202 	mul.w	r2, r1, r2
 8023f70:	1a9b      	subs	r3, r3, r2
 8023f72:	2b00      	cmp	r3, #0
 8023f74:	d14e      	bne.n	8024014 <aesInit+0x17c>
      {
         context->ek[i] = (uint32_t) sbox[(temp >> 8) & 0xFF];
 8023f76:	697b      	ldr	r3, [r7, #20]
 8023f78:	0a1b      	lsrs	r3, r3, #8
 8023f7a:	b2db      	uxtb	r3, r3
 8023f7c:	4a66      	ldr	r2, [pc, #408]	@ (8024118 <aesInit+0x280>)
 8023f7e:	5cd3      	ldrb	r3, [r2, r3]
 8023f80:	4619      	mov	r1, r3
 8023f82:	68fa      	ldr	r2, [r7, #12]
 8023f84:	69fb      	ldr	r3, [r7, #28]
 8023f86:	009b      	lsls	r3, r3, #2
 8023f88:	4413      	add	r3, r2
 8023f8a:	6059      	str	r1, [r3, #4]
         context->ek[i] |= (uint32_t) sbox[(temp >> 16) & 0xFF] << 8;
 8023f8c:	68fa      	ldr	r2, [r7, #12]
 8023f8e:	69fb      	ldr	r3, [r7, #28]
 8023f90:	009b      	lsls	r3, r3, #2
 8023f92:	4413      	add	r3, r2
 8023f94:	685a      	ldr	r2, [r3, #4]
 8023f96:	697b      	ldr	r3, [r7, #20]
 8023f98:	0c1b      	lsrs	r3, r3, #16
 8023f9a:	b2db      	uxtb	r3, r3
 8023f9c:	495e      	ldr	r1, [pc, #376]	@ (8024118 <aesInit+0x280>)
 8023f9e:	5ccb      	ldrb	r3, [r1, r3]
 8023fa0:	021b      	lsls	r3, r3, #8
 8023fa2:	431a      	orrs	r2, r3
 8023fa4:	68f9      	ldr	r1, [r7, #12]
 8023fa6:	69fb      	ldr	r3, [r7, #28]
 8023fa8:	009b      	lsls	r3, r3, #2
 8023faa:	440b      	add	r3, r1
 8023fac:	605a      	str	r2, [r3, #4]
         context->ek[i] |= (uint32_t) sbox[(temp >> 24) & 0xFF] << 16;
 8023fae:	68fa      	ldr	r2, [r7, #12]
 8023fb0:	69fb      	ldr	r3, [r7, #28]
 8023fb2:	009b      	lsls	r3, r3, #2
 8023fb4:	4413      	add	r3, r2
 8023fb6:	685a      	ldr	r2, [r3, #4]
 8023fb8:	697b      	ldr	r3, [r7, #20]
 8023fba:	0e1b      	lsrs	r3, r3, #24
 8023fbc:	4956      	ldr	r1, [pc, #344]	@ (8024118 <aesInit+0x280>)
 8023fbe:	5ccb      	ldrb	r3, [r1, r3]
 8023fc0:	041b      	lsls	r3, r3, #16
 8023fc2:	431a      	orrs	r2, r3
 8023fc4:	68f9      	ldr	r1, [r7, #12]
 8023fc6:	69fb      	ldr	r3, [r7, #28]
 8023fc8:	009b      	lsls	r3, r3, #2
 8023fca:	440b      	add	r3, r1
 8023fcc:	605a      	str	r2, [r3, #4]
         context->ek[i] |= (uint32_t) sbox[temp & 0xFF] << 24;
 8023fce:	68fa      	ldr	r2, [r7, #12]
 8023fd0:	69fb      	ldr	r3, [r7, #28]
 8023fd2:	009b      	lsls	r3, r3, #2
 8023fd4:	4413      	add	r3, r2
 8023fd6:	685a      	ldr	r2, [r3, #4]
 8023fd8:	697b      	ldr	r3, [r7, #20]
 8023fda:	b2db      	uxtb	r3, r3
 8023fdc:	494e      	ldr	r1, [pc, #312]	@ (8024118 <aesInit+0x280>)
 8023fde:	5ccb      	ldrb	r3, [r1, r3]
 8023fe0:	061b      	lsls	r3, r3, #24
 8023fe2:	431a      	orrs	r2, r3
 8023fe4:	68f9      	ldr	r1, [r7, #12]
 8023fe6:	69fb      	ldr	r3, [r7, #28]
 8023fe8:	009b      	lsls	r3, r3, #2
 8023fea:	440b      	add	r3, r1
 8023fec:	605a      	str	r2, [r3, #4]
         context->ek[i] ^= rcon[i / keyLen];
 8023fee:	68fa      	ldr	r2, [r7, #12]
 8023ff0:	69fb      	ldr	r3, [r7, #28]
 8023ff2:	009b      	lsls	r3, r3, #2
 8023ff4:	4413      	add	r3, r2
 8023ff6:	685a      	ldr	r2, [r3, #4]
 8023ff8:	69f9      	ldr	r1, [r7, #28]
 8023ffa:	687b      	ldr	r3, [r7, #4]
 8023ffc:	fbb1 f3f3 	udiv	r3, r1, r3
 8024000:	4946      	ldr	r1, [pc, #280]	@ (802411c <aesInit+0x284>)
 8024002:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8024006:	405a      	eors	r2, r3
 8024008:	68f9      	ldr	r1, [r7, #12]
 802400a:	69fb      	ldr	r3, [r7, #28]
 802400c:	009b      	lsls	r3, r3, #2
 802400e:	440b      	add	r3, r1
 8024010:	605a      	str	r2, [r3, #4]
 8024012:	e04f      	b.n	80240b4 <aesInit+0x21c>
      }
      else if(keyLen > 6 && (i % keyLen) == 4)
 8024014:	687b      	ldr	r3, [r7, #4]
 8024016:	2b06      	cmp	r3, #6
 8024018:	d946      	bls.n	80240a8 <aesInit+0x210>
 802401a:	69fb      	ldr	r3, [r7, #28]
 802401c:	687a      	ldr	r2, [r7, #4]
 802401e:	fbb3 f2f2 	udiv	r2, r3, r2
 8024022:	6879      	ldr	r1, [r7, #4]
 8024024:	fb01 f202 	mul.w	r2, r1, r2
 8024028:	1a9b      	subs	r3, r3, r2
 802402a:	2b04      	cmp	r3, #4
 802402c:	d13c      	bne.n	80240a8 <aesInit+0x210>
      {
         context->ek[i] = (uint32_t) sbox[temp & 0xFF];
 802402e:	697b      	ldr	r3, [r7, #20]
 8024030:	b2db      	uxtb	r3, r3
 8024032:	4a39      	ldr	r2, [pc, #228]	@ (8024118 <aesInit+0x280>)
 8024034:	5cd3      	ldrb	r3, [r2, r3]
 8024036:	4619      	mov	r1, r3
 8024038:	68fa      	ldr	r2, [r7, #12]
 802403a:	69fb      	ldr	r3, [r7, #28]
 802403c:	009b      	lsls	r3, r3, #2
 802403e:	4413      	add	r3, r2
 8024040:	6059      	str	r1, [r3, #4]
         context->ek[i] |= (uint32_t) sbox[(temp >> 8) & 0xFF] << 8;
 8024042:	68fa      	ldr	r2, [r7, #12]
 8024044:	69fb      	ldr	r3, [r7, #28]
 8024046:	009b      	lsls	r3, r3, #2
 8024048:	4413      	add	r3, r2
 802404a:	685a      	ldr	r2, [r3, #4]
 802404c:	697b      	ldr	r3, [r7, #20]
 802404e:	0a1b      	lsrs	r3, r3, #8
 8024050:	b2db      	uxtb	r3, r3
 8024052:	4931      	ldr	r1, [pc, #196]	@ (8024118 <aesInit+0x280>)
 8024054:	5ccb      	ldrb	r3, [r1, r3]
 8024056:	021b      	lsls	r3, r3, #8
 8024058:	431a      	orrs	r2, r3
 802405a:	68f9      	ldr	r1, [r7, #12]
 802405c:	69fb      	ldr	r3, [r7, #28]
 802405e:	009b      	lsls	r3, r3, #2
 8024060:	440b      	add	r3, r1
 8024062:	605a      	str	r2, [r3, #4]
         context->ek[i] |= (uint32_t) sbox[(temp >> 16) & 0xFF] << 16;
 8024064:	68fa      	ldr	r2, [r7, #12]
 8024066:	69fb      	ldr	r3, [r7, #28]
 8024068:	009b      	lsls	r3, r3, #2
 802406a:	4413      	add	r3, r2
 802406c:	685a      	ldr	r2, [r3, #4]
 802406e:	697b      	ldr	r3, [r7, #20]
 8024070:	0c1b      	lsrs	r3, r3, #16
 8024072:	b2db      	uxtb	r3, r3
 8024074:	4928      	ldr	r1, [pc, #160]	@ (8024118 <aesInit+0x280>)
 8024076:	5ccb      	ldrb	r3, [r1, r3]
 8024078:	041b      	lsls	r3, r3, #16
 802407a:	431a      	orrs	r2, r3
 802407c:	68f9      	ldr	r1, [r7, #12]
 802407e:	69fb      	ldr	r3, [r7, #28]
 8024080:	009b      	lsls	r3, r3, #2
 8024082:	440b      	add	r3, r1
 8024084:	605a      	str	r2, [r3, #4]
         context->ek[i] |= (uint32_t) sbox[(temp >> 24) & 0xFF] << 24;
 8024086:	68fa      	ldr	r2, [r7, #12]
 8024088:	69fb      	ldr	r3, [r7, #28]
 802408a:	009b      	lsls	r3, r3, #2
 802408c:	4413      	add	r3, r2
 802408e:	685a      	ldr	r2, [r3, #4]
 8024090:	697b      	ldr	r3, [r7, #20]
 8024092:	0e1b      	lsrs	r3, r3, #24
 8024094:	4920      	ldr	r1, [pc, #128]	@ (8024118 <aesInit+0x280>)
 8024096:	5ccb      	ldrb	r3, [r1, r3]
 8024098:	061b      	lsls	r3, r3, #24
 802409a:	431a      	orrs	r2, r3
 802409c:	68f9      	ldr	r1, [r7, #12]
 802409e:	69fb      	ldr	r3, [r7, #28]
 80240a0:	009b      	lsls	r3, r3, #2
 80240a2:	440b      	add	r3, r1
 80240a4:	605a      	str	r2, [r3, #4]
 80240a6:	e005      	b.n	80240b4 <aesInit+0x21c>
      }
      else
      {
         context->ek[i] = temp;
 80240a8:	68fa      	ldr	r2, [r7, #12]
 80240aa:	69fb      	ldr	r3, [r7, #28]
 80240ac:	009b      	lsls	r3, r3, #2
 80240ae:	4413      	add	r3, r2
 80240b0:	697a      	ldr	r2, [r7, #20]
 80240b2:	605a      	str	r2, [r3, #4]
      }

      //Update the key schedule
      context->ek[i] ^= context->ek[i - keyLen];
 80240b4:	68fa      	ldr	r2, [r7, #12]
 80240b6:	69fb      	ldr	r3, [r7, #28]
 80240b8:	009b      	lsls	r3, r3, #2
 80240ba:	4413      	add	r3, r2
 80240bc:	685a      	ldr	r2, [r3, #4]
 80240be:	69f9      	ldr	r1, [r7, #28]
 80240c0:	687b      	ldr	r3, [r7, #4]
 80240c2:	1acb      	subs	r3, r1, r3
 80240c4:	68f9      	ldr	r1, [r7, #12]
 80240c6:	009b      	lsls	r3, r3, #2
 80240c8:	440b      	add	r3, r1
 80240ca:	685b      	ldr	r3, [r3, #4]
 80240cc:	405a      	eors	r2, r3
 80240ce:	68f9      	ldr	r1, [r7, #12]
 80240d0:	69fb      	ldr	r3, [r7, #28]
 80240d2:	009b      	lsls	r3, r3, #2
 80240d4:	440b      	add	r3, r1
 80240d6:	605a      	str	r2, [r3, #4]
   for(i = keyLen; i < keyScheduleSize; i++)
 80240d8:	69fb      	ldr	r3, [r7, #28]
 80240da:	3301      	adds	r3, #1
 80240dc:	61fb      	str	r3, [r7, #28]
 80240de:	69fa      	ldr	r2, [r7, #28]
 80240e0:	69bb      	ldr	r3, [r7, #24]
 80240e2:	429a      	cmp	r2, r3
 80240e4:	f4ff af36 	bcc.w	8023f54 <aesInit+0xbc>
   }

   //Generate the key schedule (decryption)
   for(i = 0; i < keyScheduleSize; i++)
 80240e8:	2300      	movs	r3, #0
 80240ea:	61fb      	str	r3, [r7, #28]
 80240ec:	e086      	b.n	80241fc <aesInit+0x364>
   {
      //Apply the InvMixColumns transformation to all round keys but the first
      //and the last
      if(i < 4 || i >= (keyScheduleSize - 4))
 80240ee:	69fb      	ldr	r3, [r7, #28]
 80240f0:	2b03      	cmp	r3, #3
 80240f2:	d904      	bls.n	80240fe <aesInit+0x266>
 80240f4:	69bb      	ldr	r3, [r7, #24]
 80240f6:	3b04      	subs	r3, #4
 80240f8:	69fa      	ldr	r2, [r7, #28]
 80240fa:	429a      	cmp	r2, r3
 80240fc:	d310      	bcc.n	8024120 <aesInit+0x288>
      {
         context->dk[i] = context->ek[i];
 80240fe:	68fa      	ldr	r2, [r7, #12]
 8024100:	69fb      	ldr	r3, [r7, #28]
 8024102:	009b      	lsls	r3, r3, #2
 8024104:	4413      	add	r3, r2
 8024106:	685a      	ldr	r2, [r3, #4]
 8024108:	68f9      	ldr	r1, [r7, #12]
 802410a:	69fb      	ldr	r3, [r7, #28]
 802410c:	333c      	adds	r3, #60	@ 0x3c
 802410e:	009b      	lsls	r3, r3, #2
 8024110:	440b      	add	r3, r1
 8024112:	605a      	str	r2, [r3, #4]
 8024114:	e06f      	b.n	80241f6 <aesInit+0x35e>
 8024116:	bf00      	nop
 8024118:	08030ff0 	.word	0x08030ff0
 802411c:	080319f0 	.word	0x080319f0
      }
      else
      {
         context->dk[i] = td[sbox[context->ek[i] & 0xFF]];
 8024120:	68fa      	ldr	r2, [r7, #12]
 8024122:	69fb      	ldr	r3, [r7, #28]
 8024124:	009b      	lsls	r3, r3, #2
 8024126:	4413      	add	r3, r2
 8024128:	685b      	ldr	r3, [r3, #4]
 802412a:	b2db      	uxtb	r3, r3
 802412c:	4a39      	ldr	r2, [pc, #228]	@ (8024214 <aesInit+0x37c>)
 802412e:	5cd3      	ldrb	r3, [r2, r3]
 8024130:	461a      	mov	r2, r3
 8024132:	4b39      	ldr	r3, [pc, #228]	@ (8024218 <aesInit+0x380>)
 8024134:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8024138:	68f9      	ldr	r1, [r7, #12]
 802413a:	69fb      	ldr	r3, [r7, #28]
 802413c:	333c      	adds	r3, #60	@ 0x3c
 802413e:	009b      	lsls	r3, r3, #2
 8024140:	440b      	add	r3, r1
 8024142:	605a      	str	r2, [r3, #4]
         temp = td[sbox[(context->ek[i] >> 8) & 0xFF]];
 8024144:	68fa      	ldr	r2, [r7, #12]
 8024146:	69fb      	ldr	r3, [r7, #28]
 8024148:	009b      	lsls	r3, r3, #2
 802414a:	4413      	add	r3, r2
 802414c:	685b      	ldr	r3, [r3, #4]
 802414e:	0a1b      	lsrs	r3, r3, #8
 8024150:	b2db      	uxtb	r3, r3
 8024152:	4a30      	ldr	r2, [pc, #192]	@ (8024214 <aesInit+0x37c>)
 8024154:	5cd3      	ldrb	r3, [r2, r3]
 8024156:	461a      	mov	r2, r3
 8024158:	4b2f      	ldr	r3, [pc, #188]	@ (8024218 <aesInit+0x380>)
 802415a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802415e:	617b      	str	r3, [r7, #20]
         context->dk[i] ^= ROL32(temp, 8);
 8024160:	68fa      	ldr	r2, [r7, #12]
 8024162:	69fb      	ldr	r3, [r7, #28]
 8024164:	333c      	adds	r3, #60	@ 0x3c
 8024166:	009b      	lsls	r3, r3, #2
 8024168:	4413      	add	r3, r2
 802416a:	685a      	ldr	r2, [r3, #4]
 802416c:	697b      	ldr	r3, [r7, #20]
 802416e:	ea4f 6333 	mov.w	r3, r3, ror #24
 8024172:	405a      	eors	r2, r3
 8024174:	68f9      	ldr	r1, [r7, #12]
 8024176:	69fb      	ldr	r3, [r7, #28]
 8024178:	333c      	adds	r3, #60	@ 0x3c
 802417a:	009b      	lsls	r3, r3, #2
 802417c:	440b      	add	r3, r1
 802417e:	605a      	str	r2, [r3, #4]
         temp = td[sbox[(context->ek[i] >> 16) & 0xFF]];
 8024180:	68fa      	ldr	r2, [r7, #12]
 8024182:	69fb      	ldr	r3, [r7, #28]
 8024184:	009b      	lsls	r3, r3, #2
 8024186:	4413      	add	r3, r2
 8024188:	685b      	ldr	r3, [r3, #4]
 802418a:	0c1b      	lsrs	r3, r3, #16
 802418c:	b2db      	uxtb	r3, r3
 802418e:	4a21      	ldr	r2, [pc, #132]	@ (8024214 <aesInit+0x37c>)
 8024190:	5cd3      	ldrb	r3, [r2, r3]
 8024192:	461a      	mov	r2, r3
 8024194:	4b20      	ldr	r3, [pc, #128]	@ (8024218 <aesInit+0x380>)
 8024196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802419a:	617b      	str	r3, [r7, #20]
         context->dk[i] ^= ROL32(temp, 16);
 802419c:	68fa      	ldr	r2, [r7, #12]
 802419e:	69fb      	ldr	r3, [r7, #28]
 80241a0:	333c      	adds	r3, #60	@ 0x3c
 80241a2:	009b      	lsls	r3, r3, #2
 80241a4:	4413      	add	r3, r2
 80241a6:	685a      	ldr	r2, [r3, #4]
 80241a8:	697b      	ldr	r3, [r7, #20]
 80241aa:	ea4f 4333 	mov.w	r3, r3, ror #16
 80241ae:	405a      	eors	r2, r3
 80241b0:	68f9      	ldr	r1, [r7, #12]
 80241b2:	69fb      	ldr	r3, [r7, #28]
 80241b4:	333c      	adds	r3, #60	@ 0x3c
 80241b6:	009b      	lsls	r3, r3, #2
 80241b8:	440b      	add	r3, r1
 80241ba:	605a      	str	r2, [r3, #4]
         temp = td[sbox[(context->ek[i] >> 24) & 0xFF]];
 80241bc:	68fa      	ldr	r2, [r7, #12]
 80241be:	69fb      	ldr	r3, [r7, #28]
 80241c0:	009b      	lsls	r3, r3, #2
 80241c2:	4413      	add	r3, r2
 80241c4:	685b      	ldr	r3, [r3, #4]
 80241c6:	0e1b      	lsrs	r3, r3, #24
 80241c8:	4a12      	ldr	r2, [pc, #72]	@ (8024214 <aesInit+0x37c>)
 80241ca:	5cd3      	ldrb	r3, [r2, r3]
 80241cc:	461a      	mov	r2, r3
 80241ce:	4b12      	ldr	r3, [pc, #72]	@ (8024218 <aesInit+0x380>)
 80241d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80241d4:	617b      	str	r3, [r7, #20]
         context->dk[i] ^= ROL32(temp, 24);
 80241d6:	68fa      	ldr	r2, [r7, #12]
 80241d8:	69fb      	ldr	r3, [r7, #28]
 80241da:	333c      	adds	r3, #60	@ 0x3c
 80241dc:	009b      	lsls	r3, r3, #2
 80241de:	4413      	add	r3, r2
 80241e0:	685a      	ldr	r2, [r3, #4]
 80241e2:	697b      	ldr	r3, [r7, #20]
 80241e4:	ea4f 2333 	mov.w	r3, r3, ror #8
 80241e8:	405a      	eors	r2, r3
 80241ea:	68f9      	ldr	r1, [r7, #12]
 80241ec:	69fb      	ldr	r3, [r7, #28]
 80241ee:	333c      	adds	r3, #60	@ 0x3c
 80241f0:	009b      	lsls	r3, r3, #2
 80241f2:	440b      	add	r3, r1
 80241f4:	605a      	str	r2, [r3, #4]
   for(i = 0; i < keyScheduleSize; i++)
 80241f6:	69fb      	ldr	r3, [r7, #28]
 80241f8:	3301      	adds	r3, #1
 80241fa:	61fb      	str	r3, [r7, #28]
 80241fc:	69fa      	ldr	r2, [r7, #28]
 80241fe:	69bb      	ldr	r3, [r7, #24]
 8024200:	429a      	cmp	r2, r3
 8024202:	f4ff af74 	bcc.w	80240ee <aesInit+0x256>
      }
   }

   //Successful initialization
   return NO_ERROR;
 8024206:	2300      	movs	r3, #0
}
 8024208:	4618      	mov	r0, r3
 802420a:	3724      	adds	r7, #36	@ 0x24
 802420c:	46bd      	mov	sp, r7
 802420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024212:	4770      	bx	lr
 8024214:	08030ff0 	.word	0x08030ff0
 8024218:	080315f0 	.word	0x080315f0

0802421c <aesEncryptBlock>:
 * @param[out] output Ciphertext block resulting from encryption
 **/

__weak_func void aesEncryptBlock(AesContext *context, const uint8_t *input,
   uint8_t *output)
{
 802421c:	b480      	push	{r7}
 802421e:	b08f      	sub	sp, #60	@ 0x3c
 8024220:	af00      	add	r7, sp, #0
 8024222:	60f8      	str	r0, [r7, #12]
 8024224:	60b9      	str	r1, [r7, #8]
 8024226:	607a      	str	r2, [r7, #4]
   uint32_t t2;
   uint32_t t3;
   uint32_t temp;

   //Copy the plaintext to the state array
   s0 = LOAD32LE(input);
 8024228:	68bb      	ldr	r3, [r7, #8]
 802422a:	781b      	ldrb	r3, [r3, #0]
 802422c:	461a      	mov	r2, r3
 802422e:	68bb      	ldr	r3, [r7, #8]
 8024230:	3301      	adds	r3, #1
 8024232:	781b      	ldrb	r3, [r3, #0]
 8024234:	021b      	lsls	r3, r3, #8
 8024236:	431a      	orrs	r2, r3
 8024238:	68bb      	ldr	r3, [r7, #8]
 802423a:	3302      	adds	r3, #2
 802423c:	781b      	ldrb	r3, [r3, #0]
 802423e:	041b      	lsls	r3, r3, #16
 8024240:	431a      	orrs	r2, r3
 8024242:	68bb      	ldr	r3, [r7, #8]
 8024244:	3303      	adds	r3, #3
 8024246:	781b      	ldrb	r3, [r3, #0]
 8024248:	061b      	lsls	r3, r3, #24
 802424a:	4313      	orrs	r3, r2
 802424c:	633b      	str	r3, [r7, #48]	@ 0x30
   s1 = LOAD32LE(input + 4);
 802424e:	68bb      	ldr	r3, [r7, #8]
 8024250:	3304      	adds	r3, #4
 8024252:	781b      	ldrb	r3, [r3, #0]
 8024254:	461a      	mov	r2, r3
 8024256:	68bb      	ldr	r3, [r7, #8]
 8024258:	3305      	adds	r3, #5
 802425a:	781b      	ldrb	r3, [r3, #0]
 802425c:	021b      	lsls	r3, r3, #8
 802425e:	431a      	orrs	r2, r3
 8024260:	68bb      	ldr	r3, [r7, #8]
 8024262:	3306      	adds	r3, #6
 8024264:	781b      	ldrb	r3, [r3, #0]
 8024266:	041b      	lsls	r3, r3, #16
 8024268:	431a      	orrs	r2, r3
 802426a:	68bb      	ldr	r3, [r7, #8]
 802426c:	3307      	adds	r3, #7
 802426e:	781b      	ldrb	r3, [r3, #0]
 8024270:	061b      	lsls	r3, r3, #24
 8024272:	4313      	orrs	r3, r2
 8024274:	62fb      	str	r3, [r7, #44]	@ 0x2c
   s2 = LOAD32LE(input + 8);
 8024276:	68bb      	ldr	r3, [r7, #8]
 8024278:	3308      	adds	r3, #8
 802427a:	781b      	ldrb	r3, [r3, #0]
 802427c:	461a      	mov	r2, r3
 802427e:	68bb      	ldr	r3, [r7, #8]
 8024280:	3309      	adds	r3, #9
 8024282:	781b      	ldrb	r3, [r3, #0]
 8024284:	021b      	lsls	r3, r3, #8
 8024286:	431a      	orrs	r2, r3
 8024288:	68bb      	ldr	r3, [r7, #8]
 802428a:	330a      	adds	r3, #10
 802428c:	781b      	ldrb	r3, [r3, #0]
 802428e:	041b      	lsls	r3, r3, #16
 8024290:	431a      	orrs	r2, r3
 8024292:	68bb      	ldr	r3, [r7, #8]
 8024294:	330b      	adds	r3, #11
 8024296:	781b      	ldrb	r3, [r3, #0]
 8024298:	061b      	lsls	r3, r3, #24
 802429a:	4313      	orrs	r3, r2
 802429c:	62bb      	str	r3, [r7, #40]	@ 0x28
   s3 = LOAD32LE(input + 12);
 802429e:	68bb      	ldr	r3, [r7, #8]
 80242a0:	330c      	adds	r3, #12
 80242a2:	781b      	ldrb	r3, [r3, #0]
 80242a4:	461a      	mov	r2, r3
 80242a6:	68bb      	ldr	r3, [r7, #8]
 80242a8:	330d      	adds	r3, #13
 80242aa:	781b      	ldrb	r3, [r3, #0]
 80242ac:	021b      	lsls	r3, r3, #8
 80242ae:	431a      	orrs	r2, r3
 80242b0:	68bb      	ldr	r3, [r7, #8]
 80242b2:	330e      	adds	r3, #14
 80242b4:	781b      	ldrb	r3, [r3, #0]
 80242b6:	041b      	lsls	r3, r3, #16
 80242b8:	431a      	orrs	r2, r3
 80242ba:	68bb      	ldr	r3, [r7, #8]
 80242bc:	330f      	adds	r3, #15
 80242be:	781b      	ldrb	r3, [r3, #0]
 80242c0:	061b      	lsls	r3, r3, #24
 80242c2:	4313      	orrs	r3, r2
 80242c4:	627b      	str	r3, [r7, #36]	@ 0x24

   //Initial round key addition
   s0 ^= context->ek[0];
 80242c6:	68fb      	ldr	r3, [r7, #12]
 80242c8:	685b      	ldr	r3, [r3, #4]
 80242ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80242cc:	4053      	eors	r3, r2
 80242ce:	633b      	str	r3, [r7, #48]	@ 0x30
   s1 ^= context->ek[1];
 80242d0:	68fb      	ldr	r3, [r7, #12]
 80242d2:	689b      	ldr	r3, [r3, #8]
 80242d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80242d6:	4053      	eors	r3, r2
 80242d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   s2 ^= context->ek[2];
 80242da:	68fb      	ldr	r3, [r7, #12]
 80242dc:	68db      	ldr	r3, [r3, #12]
 80242de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80242e0:	4053      	eors	r3, r2
 80242e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   s3 ^= context->ek[3];
 80242e4:	68fb      	ldr	r3, [r7, #12]
 80242e6:	691b      	ldr	r3, [r3, #16]
 80242e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80242ea:	4053      	eors	r3, r2
 80242ec:	627b      	str	r3, [r7, #36]	@ 0x24

   //The number of rounds depends on the key length
   for(i = 1; i < context->nr; i++)
 80242ee:	2301      	movs	r3, #1
 80242f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80242f2:	e0d9      	b.n	80244a8 <aesEncryptBlock+0x28c>
   {
      //Apply round function
      t0 = te[s0 & 0xFF];
 80242f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80242f6:	b2db      	uxtb	r3, r3
 80242f8:	4a9e      	ldr	r2, [pc, #632]	@ (8024574 <aesEncryptBlock+0x358>)
 80242fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80242fe:	623b      	str	r3, [r7, #32]
      temp = te[(s1 >> 8) & 0xFF];
 8024300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024302:	0a1b      	lsrs	r3, r3, #8
 8024304:	b2db      	uxtb	r3, r3
 8024306:	4a9b      	ldr	r2, [pc, #620]	@ (8024574 <aesEncryptBlock+0x358>)
 8024308:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802430c:	613b      	str	r3, [r7, #16]
      t0 ^= ROL32(temp, 8);
 802430e:	693b      	ldr	r3, [r7, #16]
 8024310:	ea4f 6333 	mov.w	r3, r3, ror #24
 8024314:	6a3a      	ldr	r2, [r7, #32]
 8024316:	4053      	eors	r3, r2
 8024318:	623b      	str	r3, [r7, #32]
      temp = te[(s2 >> 16) & 0xFF];
 802431a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802431c:	0c1b      	lsrs	r3, r3, #16
 802431e:	b2db      	uxtb	r3, r3
 8024320:	4a94      	ldr	r2, [pc, #592]	@ (8024574 <aesEncryptBlock+0x358>)
 8024322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024326:	613b      	str	r3, [r7, #16]
      t0 ^= ROL32(temp, 16);
 8024328:	693b      	ldr	r3, [r7, #16]
 802432a:	ea4f 4333 	mov.w	r3, r3, ror #16
 802432e:	6a3a      	ldr	r2, [r7, #32]
 8024330:	4053      	eors	r3, r2
 8024332:	623b      	str	r3, [r7, #32]
      temp = te[(s3 >> 24) & 0xFF];
 8024334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024336:	0e1b      	lsrs	r3, r3, #24
 8024338:	4a8e      	ldr	r2, [pc, #568]	@ (8024574 <aesEncryptBlock+0x358>)
 802433a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802433e:	613b      	str	r3, [r7, #16]
      t0 ^= ROL32(temp, 24);
 8024340:	693b      	ldr	r3, [r7, #16]
 8024342:	ea4f 2333 	mov.w	r3, r3, ror #8
 8024346:	6a3a      	ldr	r2, [r7, #32]
 8024348:	4053      	eors	r3, r2
 802434a:	623b      	str	r3, [r7, #32]

      t1 = te[s1 & 0xFF];
 802434c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802434e:	b2db      	uxtb	r3, r3
 8024350:	4a88      	ldr	r2, [pc, #544]	@ (8024574 <aesEncryptBlock+0x358>)
 8024352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024356:	61fb      	str	r3, [r7, #28]
      temp = te[(s2 >> 8) & 0xFF];
 8024358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802435a:	0a1b      	lsrs	r3, r3, #8
 802435c:	b2db      	uxtb	r3, r3
 802435e:	4a85      	ldr	r2, [pc, #532]	@ (8024574 <aesEncryptBlock+0x358>)
 8024360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024364:	613b      	str	r3, [r7, #16]
      t1 ^= ROL32(temp, 8);
 8024366:	693b      	ldr	r3, [r7, #16]
 8024368:	ea4f 6333 	mov.w	r3, r3, ror #24
 802436c:	69fa      	ldr	r2, [r7, #28]
 802436e:	4053      	eors	r3, r2
 8024370:	61fb      	str	r3, [r7, #28]
      temp = te[(s3 >> 16) & 0xFF];
 8024372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024374:	0c1b      	lsrs	r3, r3, #16
 8024376:	b2db      	uxtb	r3, r3
 8024378:	4a7e      	ldr	r2, [pc, #504]	@ (8024574 <aesEncryptBlock+0x358>)
 802437a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802437e:	613b      	str	r3, [r7, #16]
      t1 ^= ROL32(temp, 16);
 8024380:	693b      	ldr	r3, [r7, #16]
 8024382:	ea4f 4333 	mov.w	r3, r3, ror #16
 8024386:	69fa      	ldr	r2, [r7, #28]
 8024388:	4053      	eors	r3, r2
 802438a:	61fb      	str	r3, [r7, #28]
      temp = te[(s0 >> 24) & 0xFF];
 802438c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802438e:	0e1b      	lsrs	r3, r3, #24
 8024390:	4a78      	ldr	r2, [pc, #480]	@ (8024574 <aesEncryptBlock+0x358>)
 8024392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024396:	613b      	str	r3, [r7, #16]
      t1 ^= ROL32(temp, 24);
 8024398:	693b      	ldr	r3, [r7, #16]
 802439a:	ea4f 2333 	mov.w	r3, r3, ror #8
 802439e:	69fa      	ldr	r2, [r7, #28]
 80243a0:	4053      	eors	r3, r2
 80243a2:	61fb      	str	r3, [r7, #28]

      t2 = te[s2 & 0xFF];
 80243a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80243a6:	b2db      	uxtb	r3, r3
 80243a8:	4a72      	ldr	r2, [pc, #456]	@ (8024574 <aesEncryptBlock+0x358>)
 80243aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80243ae:	61bb      	str	r3, [r7, #24]
      temp = te[(s3 >> 8) & 0xFF];
 80243b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80243b2:	0a1b      	lsrs	r3, r3, #8
 80243b4:	b2db      	uxtb	r3, r3
 80243b6:	4a6f      	ldr	r2, [pc, #444]	@ (8024574 <aesEncryptBlock+0x358>)
 80243b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80243bc:	613b      	str	r3, [r7, #16]
      t2 ^= ROL32(temp, 8);
 80243be:	693b      	ldr	r3, [r7, #16]
 80243c0:	ea4f 6333 	mov.w	r3, r3, ror #24
 80243c4:	69ba      	ldr	r2, [r7, #24]
 80243c6:	4053      	eors	r3, r2
 80243c8:	61bb      	str	r3, [r7, #24]
      temp = te[(s0 >> 16) & 0xFF];
 80243ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80243cc:	0c1b      	lsrs	r3, r3, #16
 80243ce:	b2db      	uxtb	r3, r3
 80243d0:	4a68      	ldr	r2, [pc, #416]	@ (8024574 <aesEncryptBlock+0x358>)
 80243d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80243d6:	613b      	str	r3, [r7, #16]
      t2 ^= ROL32(temp, 16);
 80243d8:	693b      	ldr	r3, [r7, #16]
 80243da:	ea4f 4333 	mov.w	r3, r3, ror #16
 80243de:	69ba      	ldr	r2, [r7, #24]
 80243e0:	4053      	eors	r3, r2
 80243e2:	61bb      	str	r3, [r7, #24]
      temp = te[(s1 >> 24) & 0xFF];
 80243e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80243e6:	0e1b      	lsrs	r3, r3, #24
 80243e8:	4a62      	ldr	r2, [pc, #392]	@ (8024574 <aesEncryptBlock+0x358>)
 80243ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80243ee:	613b      	str	r3, [r7, #16]
      t2 ^= ROL32(temp, 24);
 80243f0:	693b      	ldr	r3, [r7, #16]
 80243f2:	ea4f 2333 	mov.w	r3, r3, ror #8
 80243f6:	69ba      	ldr	r2, [r7, #24]
 80243f8:	4053      	eors	r3, r2
 80243fa:	61bb      	str	r3, [r7, #24]

      t3 = te[s3 & 0xFF];
 80243fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80243fe:	b2db      	uxtb	r3, r3
 8024400:	4a5c      	ldr	r2, [pc, #368]	@ (8024574 <aesEncryptBlock+0x358>)
 8024402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024406:	617b      	str	r3, [r7, #20]
      temp = te[(s0 >> 8) & 0xFF];
 8024408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802440a:	0a1b      	lsrs	r3, r3, #8
 802440c:	b2db      	uxtb	r3, r3
 802440e:	4a59      	ldr	r2, [pc, #356]	@ (8024574 <aesEncryptBlock+0x358>)
 8024410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024414:	613b      	str	r3, [r7, #16]
      t3 ^= ROL32(temp, 8);
 8024416:	693b      	ldr	r3, [r7, #16]
 8024418:	ea4f 6333 	mov.w	r3, r3, ror #24
 802441c:	697a      	ldr	r2, [r7, #20]
 802441e:	4053      	eors	r3, r2
 8024420:	617b      	str	r3, [r7, #20]
      temp = te[(s1 >> 16) & 0xFF];
 8024422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024424:	0c1b      	lsrs	r3, r3, #16
 8024426:	b2db      	uxtb	r3, r3
 8024428:	4a52      	ldr	r2, [pc, #328]	@ (8024574 <aesEncryptBlock+0x358>)
 802442a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802442e:	613b      	str	r3, [r7, #16]
      t3 ^= ROL32(temp, 16);
 8024430:	693b      	ldr	r3, [r7, #16]
 8024432:	ea4f 4333 	mov.w	r3, r3, ror #16
 8024436:	697a      	ldr	r2, [r7, #20]
 8024438:	4053      	eors	r3, r2
 802443a:	617b      	str	r3, [r7, #20]
      temp = te[(s2 >> 24) & 0xFF];
 802443c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802443e:	0e1b      	lsrs	r3, r3, #24
 8024440:	4a4c      	ldr	r2, [pc, #304]	@ (8024574 <aesEncryptBlock+0x358>)
 8024442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024446:	613b      	str	r3, [r7, #16]
      t3 ^= ROL32(temp, 24);
 8024448:	693b      	ldr	r3, [r7, #16]
 802444a:	ea4f 2333 	mov.w	r3, r3, ror #8
 802444e:	697a      	ldr	r2, [r7, #20]
 8024450:	4053      	eors	r3, r2
 8024452:	617b      	str	r3, [r7, #20]

      //Round key addition
      s0 = t0 ^ context->ek[i * 4];
 8024454:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8024456:	009b      	lsls	r3, r3, #2
 8024458:	68fa      	ldr	r2, [r7, #12]
 802445a:	009b      	lsls	r3, r3, #2
 802445c:	4413      	add	r3, r2
 802445e:	685b      	ldr	r3, [r3, #4]
 8024460:	6a3a      	ldr	r2, [r7, #32]
 8024462:	4053      	eors	r3, r2
 8024464:	633b      	str	r3, [r7, #48]	@ 0x30
      s1 = t1 ^ context->ek[i * 4 + 1];
 8024466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8024468:	009b      	lsls	r3, r3, #2
 802446a:	3301      	adds	r3, #1
 802446c:	68fa      	ldr	r2, [r7, #12]
 802446e:	009b      	lsls	r3, r3, #2
 8024470:	4413      	add	r3, r2
 8024472:	685b      	ldr	r3, [r3, #4]
 8024474:	69fa      	ldr	r2, [r7, #28]
 8024476:	4053      	eors	r3, r2
 8024478:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s2 = t2 ^ context->ek[i * 4 + 2];
 802447a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802447c:	009b      	lsls	r3, r3, #2
 802447e:	3302      	adds	r3, #2
 8024480:	68fa      	ldr	r2, [r7, #12]
 8024482:	009b      	lsls	r3, r3, #2
 8024484:	4413      	add	r3, r2
 8024486:	685b      	ldr	r3, [r3, #4]
 8024488:	69ba      	ldr	r2, [r7, #24]
 802448a:	4053      	eors	r3, r2
 802448c:	62bb      	str	r3, [r7, #40]	@ 0x28
      s3 = t3 ^ context->ek[i * 4 + 3];
 802448e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8024490:	009b      	lsls	r3, r3, #2
 8024492:	3303      	adds	r3, #3
 8024494:	68fa      	ldr	r2, [r7, #12]
 8024496:	009b      	lsls	r3, r3, #2
 8024498:	4413      	add	r3, r2
 802449a:	685b      	ldr	r3, [r3, #4]
 802449c:	697a      	ldr	r2, [r7, #20]
 802449e:	4053      	eors	r3, r2
 80244a0:	627b      	str	r3, [r7, #36]	@ 0x24
   for(i = 1; i < context->nr; i++)
 80244a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80244a4:	3301      	adds	r3, #1
 80244a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80244a8:	68fb      	ldr	r3, [r7, #12]
 80244aa:	681b      	ldr	r3, [r3, #0]
 80244ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80244ae:	429a      	cmp	r2, r3
 80244b0:	f4ff af20 	bcc.w	80242f4 <aesEncryptBlock+0xd8>
   }

   //The last round differs slightly from the first rounds
   t0 = (uint32_t) sbox[s0 & 0xFF];
 80244b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80244b6:	b2db      	uxtb	r3, r3
 80244b8:	4a2f      	ldr	r2, [pc, #188]	@ (8024578 <aesEncryptBlock+0x35c>)
 80244ba:	5cd3      	ldrb	r3, [r2, r3]
 80244bc:	623b      	str	r3, [r7, #32]
   t0 |= (uint32_t) sbox[(s1 >> 8) & 0xFF] << 8;
 80244be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80244c0:	0a1b      	lsrs	r3, r3, #8
 80244c2:	b2db      	uxtb	r3, r3
 80244c4:	4a2c      	ldr	r2, [pc, #176]	@ (8024578 <aesEncryptBlock+0x35c>)
 80244c6:	5cd3      	ldrb	r3, [r2, r3]
 80244c8:	021b      	lsls	r3, r3, #8
 80244ca:	6a3a      	ldr	r2, [r7, #32]
 80244cc:	4313      	orrs	r3, r2
 80244ce:	623b      	str	r3, [r7, #32]
   t0 |= (uint32_t) sbox[(s2 >> 16) & 0xFF] << 16;
 80244d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80244d2:	0c1b      	lsrs	r3, r3, #16
 80244d4:	b2db      	uxtb	r3, r3
 80244d6:	4a28      	ldr	r2, [pc, #160]	@ (8024578 <aesEncryptBlock+0x35c>)
 80244d8:	5cd3      	ldrb	r3, [r2, r3]
 80244da:	041b      	lsls	r3, r3, #16
 80244dc:	6a3a      	ldr	r2, [r7, #32]
 80244de:	4313      	orrs	r3, r2
 80244e0:	623b      	str	r3, [r7, #32]
   t0 |= (uint32_t) sbox[(s3 >> 24) & 0xFF] << 24;
 80244e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80244e4:	0e1b      	lsrs	r3, r3, #24
 80244e6:	4a24      	ldr	r2, [pc, #144]	@ (8024578 <aesEncryptBlock+0x35c>)
 80244e8:	5cd3      	ldrb	r3, [r2, r3]
 80244ea:	061b      	lsls	r3, r3, #24
 80244ec:	6a3a      	ldr	r2, [r7, #32]
 80244ee:	4313      	orrs	r3, r2
 80244f0:	623b      	str	r3, [r7, #32]

   t1 = (uint32_t) sbox[s1 & 0xFF];
 80244f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80244f4:	b2db      	uxtb	r3, r3
 80244f6:	4a20      	ldr	r2, [pc, #128]	@ (8024578 <aesEncryptBlock+0x35c>)
 80244f8:	5cd3      	ldrb	r3, [r2, r3]
 80244fa:	61fb      	str	r3, [r7, #28]
   t1 |= (uint32_t) sbox[(s2 >> 8) & 0xFF] << 8;
 80244fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80244fe:	0a1b      	lsrs	r3, r3, #8
 8024500:	b2db      	uxtb	r3, r3
 8024502:	4a1d      	ldr	r2, [pc, #116]	@ (8024578 <aesEncryptBlock+0x35c>)
 8024504:	5cd3      	ldrb	r3, [r2, r3]
 8024506:	021b      	lsls	r3, r3, #8
 8024508:	69fa      	ldr	r2, [r7, #28]
 802450a:	4313      	orrs	r3, r2
 802450c:	61fb      	str	r3, [r7, #28]
   t1 |= (uint32_t) sbox[(s3 >> 16) & 0xFF] << 16;
 802450e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024510:	0c1b      	lsrs	r3, r3, #16
 8024512:	b2db      	uxtb	r3, r3
 8024514:	4a18      	ldr	r2, [pc, #96]	@ (8024578 <aesEncryptBlock+0x35c>)
 8024516:	5cd3      	ldrb	r3, [r2, r3]
 8024518:	041b      	lsls	r3, r3, #16
 802451a:	69fa      	ldr	r2, [r7, #28]
 802451c:	4313      	orrs	r3, r2
 802451e:	61fb      	str	r3, [r7, #28]
   t1 |= (uint32_t) sbox[(s0 >> 24) & 0xFF] << 24;
 8024520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8024522:	0e1b      	lsrs	r3, r3, #24
 8024524:	4a14      	ldr	r2, [pc, #80]	@ (8024578 <aesEncryptBlock+0x35c>)
 8024526:	5cd3      	ldrb	r3, [r2, r3]
 8024528:	061b      	lsls	r3, r3, #24
 802452a:	69fa      	ldr	r2, [r7, #28]
 802452c:	4313      	orrs	r3, r2
 802452e:	61fb      	str	r3, [r7, #28]

   t2 = (uint32_t) sbox[s2 & 0xFF];
 8024530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024532:	b2db      	uxtb	r3, r3
 8024534:	4a10      	ldr	r2, [pc, #64]	@ (8024578 <aesEncryptBlock+0x35c>)
 8024536:	5cd3      	ldrb	r3, [r2, r3]
 8024538:	61bb      	str	r3, [r7, #24]
   t2 |= (uint32_t) sbox[(s3 >> 8) & 0xFF] << 8;
 802453a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802453c:	0a1b      	lsrs	r3, r3, #8
 802453e:	b2db      	uxtb	r3, r3
 8024540:	4a0d      	ldr	r2, [pc, #52]	@ (8024578 <aesEncryptBlock+0x35c>)
 8024542:	5cd3      	ldrb	r3, [r2, r3]
 8024544:	021b      	lsls	r3, r3, #8
 8024546:	69ba      	ldr	r2, [r7, #24]
 8024548:	4313      	orrs	r3, r2
 802454a:	61bb      	str	r3, [r7, #24]
   t2 |= (uint32_t) sbox[(s0 >> 16) & 0xFF] << 16;
 802454c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802454e:	0c1b      	lsrs	r3, r3, #16
 8024550:	b2db      	uxtb	r3, r3
 8024552:	4a09      	ldr	r2, [pc, #36]	@ (8024578 <aesEncryptBlock+0x35c>)
 8024554:	5cd3      	ldrb	r3, [r2, r3]
 8024556:	041b      	lsls	r3, r3, #16
 8024558:	69ba      	ldr	r2, [r7, #24]
 802455a:	4313      	orrs	r3, r2
 802455c:	61bb      	str	r3, [r7, #24]
   t2 |= (uint32_t) sbox[(s1 >> 24) & 0xFF] << 24;
 802455e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024560:	0e1b      	lsrs	r3, r3, #24
 8024562:	4a05      	ldr	r2, [pc, #20]	@ (8024578 <aesEncryptBlock+0x35c>)
 8024564:	5cd3      	ldrb	r3, [r2, r3]
 8024566:	061b      	lsls	r3, r3, #24
 8024568:	69ba      	ldr	r2, [r7, #24]
 802456a:	4313      	orrs	r3, r2
 802456c:	61bb      	str	r3, [r7, #24]

   t3 = (uint32_t) sbox[s3 & 0xFF];
 802456e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024570:	b2db      	uxtb	r3, r3
 8024572:	e003      	b.n	802457c <aesEncryptBlock+0x360>
 8024574:	080311f0 	.word	0x080311f0
 8024578:	08030ff0 	.word	0x08030ff0
 802457c:	4a54      	ldr	r2, [pc, #336]	@ (80246d0 <aesEncryptBlock+0x4b4>)
 802457e:	5cd3      	ldrb	r3, [r2, r3]
 8024580:	617b      	str	r3, [r7, #20]
   t3 |= (uint32_t) sbox[(s0 >> 8) & 0xFF] << 8;
 8024582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8024584:	0a1b      	lsrs	r3, r3, #8
 8024586:	b2db      	uxtb	r3, r3
 8024588:	4a51      	ldr	r2, [pc, #324]	@ (80246d0 <aesEncryptBlock+0x4b4>)
 802458a:	5cd3      	ldrb	r3, [r2, r3]
 802458c:	021b      	lsls	r3, r3, #8
 802458e:	697a      	ldr	r2, [r7, #20]
 8024590:	4313      	orrs	r3, r2
 8024592:	617b      	str	r3, [r7, #20]
   t3 |= (uint32_t) sbox[(s1 >> 16) & 0xFF] << 16;
 8024594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024596:	0c1b      	lsrs	r3, r3, #16
 8024598:	b2db      	uxtb	r3, r3
 802459a:	4a4d      	ldr	r2, [pc, #308]	@ (80246d0 <aesEncryptBlock+0x4b4>)
 802459c:	5cd3      	ldrb	r3, [r2, r3]
 802459e:	041b      	lsls	r3, r3, #16
 80245a0:	697a      	ldr	r2, [r7, #20]
 80245a2:	4313      	orrs	r3, r2
 80245a4:	617b      	str	r3, [r7, #20]
   t3 |= (uint32_t) sbox[(s2 >> 24) & 0xFF] << 24;
 80245a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80245a8:	0e1b      	lsrs	r3, r3, #24
 80245aa:	4a49      	ldr	r2, [pc, #292]	@ (80246d0 <aesEncryptBlock+0x4b4>)
 80245ac:	5cd3      	ldrb	r3, [r2, r3]
 80245ae:	061b      	lsls	r3, r3, #24
 80245b0:	697a      	ldr	r2, [r7, #20]
 80245b2:	4313      	orrs	r3, r2
 80245b4:	617b      	str	r3, [r7, #20]

   //Last round key addition
   s0 = t0 ^ context->ek[context->nr * 4];
 80245b6:	68fb      	ldr	r3, [r7, #12]
 80245b8:	681b      	ldr	r3, [r3, #0]
 80245ba:	009b      	lsls	r3, r3, #2
 80245bc:	68fa      	ldr	r2, [r7, #12]
 80245be:	009b      	lsls	r3, r3, #2
 80245c0:	4413      	add	r3, r2
 80245c2:	685b      	ldr	r3, [r3, #4]
 80245c4:	6a3a      	ldr	r2, [r7, #32]
 80245c6:	4053      	eors	r3, r2
 80245c8:	633b      	str	r3, [r7, #48]	@ 0x30
   s1 = t1 ^ context->ek[context->nr * 4 + 1];
 80245ca:	68fb      	ldr	r3, [r7, #12]
 80245cc:	681b      	ldr	r3, [r3, #0]
 80245ce:	009b      	lsls	r3, r3, #2
 80245d0:	3301      	adds	r3, #1
 80245d2:	68fa      	ldr	r2, [r7, #12]
 80245d4:	009b      	lsls	r3, r3, #2
 80245d6:	4413      	add	r3, r2
 80245d8:	685b      	ldr	r3, [r3, #4]
 80245da:	69fa      	ldr	r2, [r7, #28]
 80245dc:	4053      	eors	r3, r2
 80245de:	62fb      	str	r3, [r7, #44]	@ 0x2c
   s2 = t2 ^ context->ek[context->nr * 4 + 2];
 80245e0:	68fb      	ldr	r3, [r7, #12]
 80245e2:	681b      	ldr	r3, [r3, #0]
 80245e4:	009b      	lsls	r3, r3, #2
 80245e6:	3302      	adds	r3, #2
 80245e8:	68fa      	ldr	r2, [r7, #12]
 80245ea:	009b      	lsls	r3, r3, #2
 80245ec:	4413      	add	r3, r2
 80245ee:	685b      	ldr	r3, [r3, #4]
 80245f0:	69ba      	ldr	r2, [r7, #24]
 80245f2:	4053      	eors	r3, r2
 80245f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   s3 = t3 ^ context->ek[context->nr * 4 + 3];
 80245f6:	68fb      	ldr	r3, [r7, #12]
 80245f8:	681b      	ldr	r3, [r3, #0]
 80245fa:	009b      	lsls	r3, r3, #2
 80245fc:	3303      	adds	r3, #3
 80245fe:	68fa      	ldr	r2, [r7, #12]
 8024600:	009b      	lsls	r3, r3, #2
 8024602:	4413      	add	r3, r2
 8024604:	685b      	ldr	r3, [r3, #4]
 8024606:	697a      	ldr	r2, [r7, #20]
 8024608:	4053      	eors	r3, r2
 802460a:	627b      	str	r3, [r7, #36]	@ 0x24

   //The final state is then copied to the output
   STORE32LE(s0, output);
 802460c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802460e:	b2da      	uxtb	r2, r3
 8024610:	687b      	ldr	r3, [r7, #4]
 8024612:	701a      	strb	r2, [r3, #0]
 8024614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8024616:	0a1a      	lsrs	r2, r3, #8
 8024618:	687b      	ldr	r3, [r7, #4]
 802461a:	3301      	adds	r3, #1
 802461c:	b2d2      	uxtb	r2, r2
 802461e:	701a      	strb	r2, [r3, #0]
 8024620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8024622:	0c1a      	lsrs	r2, r3, #16
 8024624:	687b      	ldr	r3, [r7, #4]
 8024626:	3302      	adds	r3, #2
 8024628:	b2d2      	uxtb	r2, r2
 802462a:	701a      	strb	r2, [r3, #0]
 802462c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802462e:	0e1a      	lsrs	r2, r3, #24
 8024630:	687b      	ldr	r3, [r7, #4]
 8024632:	3303      	adds	r3, #3
 8024634:	b2d2      	uxtb	r2, r2
 8024636:	701a      	strb	r2, [r3, #0]
   STORE32LE(s1, output + 4);
 8024638:	687b      	ldr	r3, [r7, #4]
 802463a:	3304      	adds	r3, #4
 802463c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 802463e:	b2d2      	uxtb	r2, r2
 8024640:	701a      	strb	r2, [r3, #0]
 8024642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024644:	0a1a      	lsrs	r2, r3, #8
 8024646:	687b      	ldr	r3, [r7, #4]
 8024648:	3305      	adds	r3, #5
 802464a:	b2d2      	uxtb	r2, r2
 802464c:	701a      	strb	r2, [r3, #0]
 802464e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024650:	0c1a      	lsrs	r2, r3, #16
 8024652:	687b      	ldr	r3, [r7, #4]
 8024654:	3306      	adds	r3, #6
 8024656:	b2d2      	uxtb	r2, r2
 8024658:	701a      	strb	r2, [r3, #0]
 802465a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802465c:	0e1a      	lsrs	r2, r3, #24
 802465e:	687b      	ldr	r3, [r7, #4]
 8024660:	3307      	adds	r3, #7
 8024662:	b2d2      	uxtb	r2, r2
 8024664:	701a      	strb	r2, [r3, #0]
   STORE32LE(s2, output + 8);
 8024666:	687b      	ldr	r3, [r7, #4]
 8024668:	3308      	adds	r3, #8
 802466a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 802466c:	b2d2      	uxtb	r2, r2
 802466e:	701a      	strb	r2, [r3, #0]
 8024670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024672:	0a1a      	lsrs	r2, r3, #8
 8024674:	687b      	ldr	r3, [r7, #4]
 8024676:	3309      	adds	r3, #9
 8024678:	b2d2      	uxtb	r2, r2
 802467a:	701a      	strb	r2, [r3, #0]
 802467c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802467e:	0c1a      	lsrs	r2, r3, #16
 8024680:	687b      	ldr	r3, [r7, #4]
 8024682:	330a      	adds	r3, #10
 8024684:	b2d2      	uxtb	r2, r2
 8024686:	701a      	strb	r2, [r3, #0]
 8024688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802468a:	0e1a      	lsrs	r2, r3, #24
 802468c:	687b      	ldr	r3, [r7, #4]
 802468e:	330b      	adds	r3, #11
 8024690:	b2d2      	uxtb	r2, r2
 8024692:	701a      	strb	r2, [r3, #0]
   STORE32LE(s3, output + 12);
 8024694:	687b      	ldr	r3, [r7, #4]
 8024696:	330c      	adds	r3, #12
 8024698:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 802469a:	b2d2      	uxtb	r2, r2
 802469c:	701a      	strb	r2, [r3, #0]
 802469e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80246a0:	0a1a      	lsrs	r2, r3, #8
 80246a2:	687b      	ldr	r3, [r7, #4]
 80246a4:	330d      	adds	r3, #13
 80246a6:	b2d2      	uxtb	r2, r2
 80246a8:	701a      	strb	r2, [r3, #0]
 80246aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80246ac:	0c1a      	lsrs	r2, r3, #16
 80246ae:	687b      	ldr	r3, [r7, #4]
 80246b0:	330e      	adds	r3, #14
 80246b2:	b2d2      	uxtb	r2, r2
 80246b4:	701a      	strb	r2, [r3, #0]
 80246b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80246b8:	0e1a      	lsrs	r2, r3, #24
 80246ba:	687b      	ldr	r3, [r7, #4]
 80246bc:	330f      	adds	r3, #15
 80246be:	b2d2      	uxtb	r2, r2
 80246c0:	701a      	strb	r2, [r3, #0]
}
 80246c2:	bf00      	nop
 80246c4:	373c      	adds	r7, #60	@ 0x3c
 80246c6:	46bd      	mov	sp, r7
 80246c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80246cc:	4770      	bx	lr
 80246ce:	bf00      	nop
 80246d0:	08030ff0 	.word	0x08030ff0

080246d4 <aesDecryptBlock>:
 * @param[out] output Plaintext block resulting from decryption
 **/

__weak_func void aesDecryptBlock(AesContext *context, const uint8_t *input,
   uint8_t *output)
{
 80246d4:	b480      	push	{r7}
 80246d6:	b08f      	sub	sp, #60	@ 0x3c
 80246d8:	af00      	add	r7, sp, #0
 80246da:	60f8      	str	r0, [r7, #12]
 80246dc:	60b9      	str	r1, [r7, #8]
 80246de:	607a      	str	r2, [r7, #4]
   uint32_t t2;
   uint32_t t3;
   uint32_t temp;

   //Copy the ciphertext to the state array
   s0 = LOAD32LE(input);
 80246e0:	68bb      	ldr	r3, [r7, #8]
 80246e2:	781b      	ldrb	r3, [r3, #0]
 80246e4:	461a      	mov	r2, r3
 80246e6:	68bb      	ldr	r3, [r7, #8]
 80246e8:	3301      	adds	r3, #1
 80246ea:	781b      	ldrb	r3, [r3, #0]
 80246ec:	021b      	lsls	r3, r3, #8
 80246ee:	431a      	orrs	r2, r3
 80246f0:	68bb      	ldr	r3, [r7, #8]
 80246f2:	3302      	adds	r3, #2
 80246f4:	781b      	ldrb	r3, [r3, #0]
 80246f6:	041b      	lsls	r3, r3, #16
 80246f8:	431a      	orrs	r2, r3
 80246fa:	68bb      	ldr	r3, [r7, #8]
 80246fc:	3303      	adds	r3, #3
 80246fe:	781b      	ldrb	r3, [r3, #0]
 8024700:	061b      	lsls	r3, r3, #24
 8024702:	4313      	orrs	r3, r2
 8024704:	633b      	str	r3, [r7, #48]	@ 0x30
   s1 = LOAD32LE(input + 4);
 8024706:	68bb      	ldr	r3, [r7, #8]
 8024708:	3304      	adds	r3, #4
 802470a:	781b      	ldrb	r3, [r3, #0]
 802470c:	461a      	mov	r2, r3
 802470e:	68bb      	ldr	r3, [r7, #8]
 8024710:	3305      	adds	r3, #5
 8024712:	781b      	ldrb	r3, [r3, #0]
 8024714:	021b      	lsls	r3, r3, #8
 8024716:	431a      	orrs	r2, r3
 8024718:	68bb      	ldr	r3, [r7, #8]
 802471a:	3306      	adds	r3, #6
 802471c:	781b      	ldrb	r3, [r3, #0]
 802471e:	041b      	lsls	r3, r3, #16
 8024720:	431a      	orrs	r2, r3
 8024722:	68bb      	ldr	r3, [r7, #8]
 8024724:	3307      	adds	r3, #7
 8024726:	781b      	ldrb	r3, [r3, #0]
 8024728:	061b      	lsls	r3, r3, #24
 802472a:	4313      	orrs	r3, r2
 802472c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   s2 = LOAD32LE(input + 8);
 802472e:	68bb      	ldr	r3, [r7, #8]
 8024730:	3308      	adds	r3, #8
 8024732:	781b      	ldrb	r3, [r3, #0]
 8024734:	461a      	mov	r2, r3
 8024736:	68bb      	ldr	r3, [r7, #8]
 8024738:	3309      	adds	r3, #9
 802473a:	781b      	ldrb	r3, [r3, #0]
 802473c:	021b      	lsls	r3, r3, #8
 802473e:	431a      	orrs	r2, r3
 8024740:	68bb      	ldr	r3, [r7, #8]
 8024742:	330a      	adds	r3, #10
 8024744:	781b      	ldrb	r3, [r3, #0]
 8024746:	041b      	lsls	r3, r3, #16
 8024748:	431a      	orrs	r2, r3
 802474a:	68bb      	ldr	r3, [r7, #8]
 802474c:	330b      	adds	r3, #11
 802474e:	781b      	ldrb	r3, [r3, #0]
 8024750:	061b      	lsls	r3, r3, #24
 8024752:	4313      	orrs	r3, r2
 8024754:	62bb      	str	r3, [r7, #40]	@ 0x28
   s3 = LOAD32LE(input + 12);
 8024756:	68bb      	ldr	r3, [r7, #8]
 8024758:	330c      	adds	r3, #12
 802475a:	781b      	ldrb	r3, [r3, #0]
 802475c:	461a      	mov	r2, r3
 802475e:	68bb      	ldr	r3, [r7, #8]
 8024760:	330d      	adds	r3, #13
 8024762:	781b      	ldrb	r3, [r3, #0]
 8024764:	021b      	lsls	r3, r3, #8
 8024766:	431a      	orrs	r2, r3
 8024768:	68bb      	ldr	r3, [r7, #8]
 802476a:	330e      	adds	r3, #14
 802476c:	781b      	ldrb	r3, [r3, #0]
 802476e:	041b      	lsls	r3, r3, #16
 8024770:	431a      	orrs	r2, r3
 8024772:	68bb      	ldr	r3, [r7, #8]
 8024774:	330f      	adds	r3, #15
 8024776:	781b      	ldrb	r3, [r3, #0]
 8024778:	061b      	lsls	r3, r3, #24
 802477a:	4313      	orrs	r3, r2
 802477c:	627b      	str	r3, [r7, #36]	@ 0x24

   //Initial round key addition
   s0 ^= context->dk[context->nr * 4];
 802477e:	68fb      	ldr	r3, [r7, #12]
 8024780:	681b      	ldr	r3, [r3, #0]
 8024782:	009b      	lsls	r3, r3, #2
 8024784:	68fa      	ldr	r2, [r7, #12]
 8024786:	333c      	adds	r3, #60	@ 0x3c
 8024788:	009b      	lsls	r3, r3, #2
 802478a:	4413      	add	r3, r2
 802478c:	685b      	ldr	r3, [r3, #4]
 802478e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8024790:	4053      	eors	r3, r2
 8024792:	633b      	str	r3, [r7, #48]	@ 0x30
   s1 ^= context->dk[context->nr * 4 + 1];
 8024794:	68fb      	ldr	r3, [r7, #12]
 8024796:	681b      	ldr	r3, [r3, #0]
 8024798:	009b      	lsls	r3, r3, #2
 802479a:	3301      	adds	r3, #1
 802479c:	68fa      	ldr	r2, [r7, #12]
 802479e:	333c      	adds	r3, #60	@ 0x3c
 80247a0:	009b      	lsls	r3, r3, #2
 80247a2:	4413      	add	r3, r2
 80247a4:	685b      	ldr	r3, [r3, #4]
 80247a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80247a8:	4053      	eors	r3, r2
 80247aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   s2 ^= context->dk[context->nr * 4 + 2];
 80247ac:	68fb      	ldr	r3, [r7, #12]
 80247ae:	681b      	ldr	r3, [r3, #0]
 80247b0:	009b      	lsls	r3, r3, #2
 80247b2:	3302      	adds	r3, #2
 80247b4:	68fa      	ldr	r2, [r7, #12]
 80247b6:	333c      	adds	r3, #60	@ 0x3c
 80247b8:	009b      	lsls	r3, r3, #2
 80247ba:	4413      	add	r3, r2
 80247bc:	685b      	ldr	r3, [r3, #4]
 80247be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80247c0:	4053      	eors	r3, r2
 80247c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   s3 ^= context->dk[context->nr * 4 + 3];
 80247c4:	68fb      	ldr	r3, [r7, #12]
 80247c6:	681b      	ldr	r3, [r3, #0]
 80247c8:	009b      	lsls	r3, r3, #2
 80247ca:	3303      	adds	r3, #3
 80247cc:	68fa      	ldr	r2, [r7, #12]
 80247ce:	333c      	adds	r3, #60	@ 0x3c
 80247d0:	009b      	lsls	r3, r3, #2
 80247d2:	4413      	add	r3, r2
 80247d4:	685b      	ldr	r3, [r3, #4]
 80247d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80247d8:	4053      	eors	r3, r2
 80247da:	627b      	str	r3, [r7, #36]	@ 0x24

   //The number of rounds depends on the key length
   for(i = context->nr - 1; i >= 1; i--)
 80247dc:	68fb      	ldr	r3, [r7, #12]
 80247de:	681b      	ldr	r3, [r3, #0]
 80247e0:	3b01      	subs	r3, #1
 80247e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80247e4:	e0dd      	b.n	80249a2 <aesDecryptBlock+0x2ce>
   {
      //Apply round function
      t0 = td[s0 & 0xFF];
 80247e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80247e8:	b2db      	uxtb	r3, r3
 80247ea:	4aa0      	ldr	r2, [pc, #640]	@ (8024a6c <aesDecryptBlock+0x398>)
 80247ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80247f0:	623b      	str	r3, [r7, #32]
      temp = td[(s3 >> 8) & 0xFF];
 80247f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80247f4:	0a1b      	lsrs	r3, r3, #8
 80247f6:	b2db      	uxtb	r3, r3
 80247f8:	4a9c      	ldr	r2, [pc, #624]	@ (8024a6c <aesDecryptBlock+0x398>)
 80247fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80247fe:	613b      	str	r3, [r7, #16]
      t0 ^= ROL32(temp, 8);
 8024800:	693b      	ldr	r3, [r7, #16]
 8024802:	ea4f 6333 	mov.w	r3, r3, ror #24
 8024806:	6a3a      	ldr	r2, [r7, #32]
 8024808:	4053      	eors	r3, r2
 802480a:	623b      	str	r3, [r7, #32]
      temp = td[(s2 >> 16) & 0xFF];
 802480c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802480e:	0c1b      	lsrs	r3, r3, #16
 8024810:	b2db      	uxtb	r3, r3
 8024812:	4a96      	ldr	r2, [pc, #600]	@ (8024a6c <aesDecryptBlock+0x398>)
 8024814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024818:	613b      	str	r3, [r7, #16]
      t0 ^= ROL32(temp, 16);
 802481a:	693b      	ldr	r3, [r7, #16]
 802481c:	ea4f 4333 	mov.w	r3, r3, ror #16
 8024820:	6a3a      	ldr	r2, [r7, #32]
 8024822:	4053      	eors	r3, r2
 8024824:	623b      	str	r3, [r7, #32]
      temp = td[(s1 >> 24) & 0xFF];
 8024826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024828:	0e1b      	lsrs	r3, r3, #24
 802482a:	4a90      	ldr	r2, [pc, #576]	@ (8024a6c <aesDecryptBlock+0x398>)
 802482c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024830:	613b      	str	r3, [r7, #16]
      t0 ^= ROL32(temp, 24);
 8024832:	693b      	ldr	r3, [r7, #16]
 8024834:	ea4f 2333 	mov.w	r3, r3, ror #8
 8024838:	6a3a      	ldr	r2, [r7, #32]
 802483a:	4053      	eors	r3, r2
 802483c:	623b      	str	r3, [r7, #32]

      t1 = td[s1 & 0xFF];
 802483e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024840:	b2db      	uxtb	r3, r3
 8024842:	4a8a      	ldr	r2, [pc, #552]	@ (8024a6c <aesDecryptBlock+0x398>)
 8024844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024848:	61fb      	str	r3, [r7, #28]
      temp = td[(s0 >> 8) & 0xFF];
 802484a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802484c:	0a1b      	lsrs	r3, r3, #8
 802484e:	b2db      	uxtb	r3, r3
 8024850:	4a86      	ldr	r2, [pc, #536]	@ (8024a6c <aesDecryptBlock+0x398>)
 8024852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024856:	613b      	str	r3, [r7, #16]
      t1 ^= ROL32(temp, 8);
 8024858:	693b      	ldr	r3, [r7, #16]
 802485a:	ea4f 6333 	mov.w	r3, r3, ror #24
 802485e:	69fa      	ldr	r2, [r7, #28]
 8024860:	4053      	eors	r3, r2
 8024862:	61fb      	str	r3, [r7, #28]
      temp = td[(s3 >> 16) & 0xFF];
 8024864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024866:	0c1b      	lsrs	r3, r3, #16
 8024868:	b2db      	uxtb	r3, r3
 802486a:	4a80      	ldr	r2, [pc, #512]	@ (8024a6c <aesDecryptBlock+0x398>)
 802486c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024870:	613b      	str	r3, [r7, #16]
      t1 ^= ROL32(temp, 16);
 8024872:	693b      	ldr	r3, [r7, #16]
 8024874:	ea4f 4333 	mov.w	r3, r3, ror #16
 8024878:	69fa      	ldr	r2, [r7, #28]
 802487a:	4053      	eors	r3, r2
 802487c:	61fb      	str	r3, [r7, #28]
      temp = td[(s2 >> 24) & 0xFF];
 802487e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024880:	0e1b      	lsrs	r3, r3, #24
 8024882:	4a7a      	ldr	r2, [pc, #488]	@ (8024a6c <aesDecryptBlock+0x398>)
 8024884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024888:	613b      	str	r3, [r7, #16]
      t1 ^= ROL32(temp, 24);
 802488a:	693b      	ldr	r3, [r7, #16]
 802488c:	ea4f 2333 	mov.w	r3, r3, ror #8
 8024890:	69fa      	ldr	r2, [r7, #28]
 8024892:	4053      	eors	r3, r2
 8024894:	61fb      	str	r3, [r7, #28]

      t2 = td[s2 & 0xFF];
 8024896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024898:	b2db      	uxtb	r3, r3
 802489a:	4a74      	ldr	r2, [pc, #464]	@ (8024a6c <aesDecryptBlock+0x398>)
 802489c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80248a0:	61bb      	str	r3, [r7, #24]
      temp = td[(s1 >> 8) & 0xFF];
 80248a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80248a4:	0a1b      	lsrs	r3, r3, #8
 80248a6:	b2db      	uxtb	r3, r3
 80248a8:	4a70      	ldr	r2, [pc, #448]	@ (8024a6c <aesDecryptBlock+0x398>)
 80248aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80248ae:	613b      	str	r3, [r7, #16]
      t2 ^= ROL32(temp, 8);
 80248b0:	693b      	ldr	r3, [r7, #16]
 80248b2:	ea4f 6333 	mov.w	r3, r3, ror #24
 80248b6:	69ba      	ldr	r2, [r7, #24]
 80248b8:	4053      	eors	r3, r2
 80248ba:	61bb      	str	r3, [r7, #24]
      temp = td[(s0 >> 16) & 0xFF];
 80248bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80248be:	0c1b      	lsrs	r3, r3, #16
 80248c0:	b2db      	uxtb	r3, r3
 80248c2:	4a6a      	ldr	r2, [pc, #424]	@ (8024a6c <aesDecryptBlock+0x398>)
 80248c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80248c8:	613b      	str	r3, [r7, #16]
      t2 ^= ROL32(temp, 16);
 80248ca:	693b      	ldr	r3, [r7, #16]
 80248cc:	ea4f 4333 	mov.w	r3, r3, ror #16
 80248d0:	69ba      	ldr	r2, [r7, #24]
 80248d2:	4053      	eors	r3, r2
 80248d4:	61bb      	str	r3, [r7, #24]
      temp = td[(s3 >> 24) & 0xFF];
 80248d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80248d8:	0e1b      	lsrs	r3, r3, #24
 80248da:	4a64      	ldr	r2, [pc, #400]	@ (8024a6c <aesDecryptBlock+0x398>)
 80248dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80248e0:	613b      	str	r3, [r7, #16]
      t2 ^= ROL32(temp, 24);
 80248e2:	693b      	ldr	r3, [r7, #16]
 80248e4:	ea4f 2333 	mov.w	r3, r3, ror #8
 80248e8:	69ba      	ldr	r2, [r7, #24]
 80248ea:	4053      	eors	r3, r2
 80248ec:	61bb      	str	r3, [r7, #24]

      t3 = td[s3 & 0xFF];
 80248ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80248f0:	b2db      	uxtb	r3, r3
 80248f2:	4a5e      	ldr	r2, [pc, #376]	@ (8024a6c <aesDecryptBlock+0x398>)
 80248f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80248f8:	617b      	str	r3, [r7, #20]
      temp = td[(s2 >> 8) & 0xFF];
 80248fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80248fc:	0a1b      	lsrs	r3, r3, #8
 80248fe:	b2db      	uxtb	r3, r3
 8024900:	4a5a      	ldr	r2, [pc, #360]	@ (8024a6c <aesDecryptBlock+0x398>)
 8024902:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024906:	613b      	str	r3, [r7, #16]
      t3 ^= ROL32(temp, 8);
 8024908:	693b      	ldr	r3, [r7, #16]
 802490a:	ea4f 6333 	mov.w	r3, r3, ror #24
 802490e:	697a      	ldr	r2, [r7, #20]
 8024910:	4053      	eors	r3, r2
 8024912:	617b      	str	r3, [r7, #20]
      temp = td[(s1 >> 16) & 0xFF];
 8024914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024916:	0c1b      	lsrs	r3, r3, #16
 8024918:	b2db      	uxtb	r3, r3
 802491a:	4a54      	ldr	r2, [pc, #336]	@ (8024a6c <aesDecryptBlock+0x398>)
 802491c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024920:	613b      	str	r3, [r7, #16]
      t3 ^= ROL32(temp, 16);
 8024922:	693b      	ldr	r3, [r7, #16]
 8024924:	ea4f 4333 	mov.w	r3, r3, ror #16
 8024928:	697a      	ldr	r2, [r7, #20]
 802492a:	4053      	eors	r3, r2
 802492c:	617b      	str	r3, [r7, #20]
      temp = td[(s0 >> 24) & 0xFF];
 802492e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8024930:	0e1b      	lsrs	r3, r3, #24
 8024932:	4a4e      	ldr	r2, [pc, #312]	@ (8024a6c <aesDecryptBlock+0x398>)
 8024934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024938:	613b      	str	r3, [r7, #16]
      t3 ^= ROL32(temp, 24);
 802493a:	693b      	ldr	r3, [r7, #16]
 802493c:	ea4f 2333 	mov.w	r3, r3, ror #8
 8024940:	697a      	ldr	r2, [r7, #20]
 8024942:	4053      	eors	r3, r2
 8024944:	617b      	str	r3, [r7, #20]

      //Round key addition
      s0 = t0 ^ context->dk[i * 4];
 8024946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8024948:	009b      	lsls	r3, r3, #2
 802494a:	68fa      	ldr	r2, [r7, #12]
 802494c:	333c      	adds	r3, #60	@ 0x3c
 802494e:	009b      	lsls	r3, r3, #2
 8024950:	4413      	add	r3, r2
 8024952:	685b      	ldr	r3, [r3, #4]
 8024954:	6a3a      	ldr	r2, [r7, #32]
 8024956:	4053      	eors	r3, r2
 8024958:	633b      	str	r3, [r7, #48]	@ 0x30
      s1 = t1 ^ context->dk[i * 4 + 1];
 802495a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802495c:	009b      	lsls	r3, r3, #2
 802495e:	3301      	adds	r3, #1
 8024960:	68fa      	ldr	r2, [r7, #12]
 8024962:	333c      	adds	r3, #60	@ 0x3c
 8024964:	009b      	lsls	r3, r3, #2
 8024966:	4413      	add	r3, r2
 8024968:	685b      	ldr	r3, [r3, #4]
 802496a:	69fa      	ldr	r2, [r7, #28]
 802496c:	4053      	eors	r3, r2
 802496e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s2 = t2 ^ context->dk[i * 4 + 2];
 8024970:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8024972:	009b      	lsls	r3, r3, #2
 8024974:	3302      	adds	r3, #2
 8024976:	68fa      	ldr	r2, [r7, #12]
 8024978:	333c      	adds	r3, #60	@ 0x3c
 802497a:	009b      	lsls	r3, r3, #2
 802497c:	4413      	add	r3, r2
 802497e:	685b      	ldr	r3, [r3, #4]
 8024980:	69ba      	ldr	r2, [r7, #24]
 8024982:	4053      	eors	r3, r2
 8024984:	62bb      	str	r3, [r7, #40]	@ 0x28
      s3 = t3 ^ context->dk[i * 4 + 3];
 8024986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8024988:	009b      	lsls	r3, r3, #2
 802498a:	3303      	adds	r3, #3
 802498c:	68fa      	ldr	r2, [r7, #12]
 802498e:	333c      	adds	r3, #60	@ 0x3c
 8024990:	009b      	lsls	r3, r3, #2
 8024992:	4413      	add	r3, r2
 8024994:	685b      	ldr	r3, [r3, #4]
 8024996:	697a      	ldr	r2, [r7, #20]
 8024998:	4053      	eors	r3, r2
 802499a:	627b      	str	r3, [r7, #36]	@ 0x24
   for(i = context->nr - 1; i >= 1; i--)
 802499c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802499e:	3b01      	subs	r3, #1
 80249a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80249a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80249a4:	2b00      	cmp	r3, #0
 80249a6:	f47f af1e 	bne.w	80247e6 <aesDecryptBlock+0x112>
   }

   //The last round differs slightly from the first rounds
   t0 = (uint32_t) isbox[s0 & 0xFF];
 80249aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80249ac:	b2db      	uxtb	r3, r3
 80249ae:	4a30      	ldr	r2, [pc, #192]	@ (8024a70 <aesDecryptBlock+0x39c>)
 80249b0:	5cd3      	ldrb	r3, [r2, r3]
 80249b2:	623b      	str	r3, [r7, #32]
   t0 |= (uint32_t) isbox[(s3 >> 8) & 0xFF] << 8;
 80249b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80249b6:	0a1b      	lsrs	r3, r3, #8
 80249b8:	b2db      	uxtb	r3, r3
 80249ba:	4a2d      	ldr	r2, [pc, #180]	@ (8024a70 <aesDecryptBlock+0x39c>)
 80249bc:	5cd3      	ldrb	r3, [r2, r3]
 80249be:	021b      	lsls	r3, r3, #8
 80249c0:	6a3a      	ldr	r2, [r7, #32]
 80249c2:	4313      	orrs	r3, r2
 80249c4:	623b      	str	r3, [r7, #32]
   t0 |= (uint32_t) isbox[(s2 >> 16) & 0xFF] << 16;
 80249c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80249c8:	0c1b      	lsrs	r3, r3, #16
 80249ca:	b2db      	uxtb	r3, r3
 80249cc:	4a28      	ldr	r2, [pc, #160]	@ (8024a70 <aesDecryptBlock+0x39c>)
 80249ce:	5cd3      	ldrb	r3, [r2, r3]
 80249d0:	041b      	lsls	r3, r3, #16
 80249d2:	6a3a      	ldr	r2, [r7, #32]
 80249d4:	4313      	orrs	r3, r2
 80249d6:	623b      	str	r3, [r7, #32]
   t0 |= (uint32_t) isbox[(s1 >> 24) & 0xFF] << 24;
 80249d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80249da:	0e1b      	lsrs	r3, r3, #24
 80249dc:	4a24      	ldr	r2, [pc, #144]	@ (8024a70 <aesDecryptBlock+0x39c>)
 80249de:	5cd3      	ldrb	r3, [r2, r3]
 80249e0:	061b      	lsls	r3, r3, #24
 80249e2:	6a3a      	ldr	r2, [r7, #32]
 80249e4:	4313      	orrs	r3, r2
 80249e6:	623b      	str	r3, [r7, #32]

   t1 = (uint32_t) isbox[s1 & 0xFF];
 80249e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80249ea:	b2db      	uxtb	r3, r3
 80249ec:	4a20      	ldr	r2, [pc, #128]	@ (8024a70 <aesDecryptBlock+0x39c>)
 80249ee:	5cd3      	ldrb	r3, [r2, r3]
 80249f0:	61fb      	str	r3, [r7, #28]
   t1 |= (uint32_t) isbox[(s0 >> 8) & 0xFF] << 8;
 80249f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80249f4:	0a1b      	lsrs	r3, r3, #8
 80249f6:	b2db      	uxtb	r3, r3
 80249f8:	4a1d      	ldr	r2, [pc, #116]	@ (8024a70 <aesDecryptBlock+0x39c>)
 80249fa:	5cd3      	ldrb	r3, [r2, r3]
 80249fc:	021b      	lsls	r3, r3, #8
 80249fe:	69fa      	ldr	r2, [r7, #28]
 8024a00:	4313      	orrs	r3, r2
 8024a02:	61fb      	str	r3, [r7, #28]
   t1 |= (uint32_t) isbox[(s3 >> 16) & 0xFF] << 16;
 8024a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024a06:	0c1b      	lsrs	r3, r3, #16
 8024a08:	b2db      	uxtb	r3, r3
 8024a0a:	4a19      	ldr	r2, [pc, #100]	@ (8024a70 <aesDecryptBlock+0x39c>)
 8024a0c:	5cd3      	ldrb	r3, [r2, r3]
 8024a0e:	041b      	lsls	r3, r3, #16
 8024a10:	69fa      	ldr	r2, [r7, #28]
 8024a12:	4313      	orrs	r3, r2
 8024a14:	61fb      	str	r3, [r7, #28]
   t1 |= (uint32_t) isbox[(s2 >> 24) & 0xFF] << 24;
 8024a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024a18:	0e1b      	lsrs	r3, r3, #24
 8024a1a:	4a15      	ldr	r2, [pc, #84]	@ (8024a70 <aesDecryptBlock+0x39c>)
 8024a1c:	5cd3      	ldrb	r3, [r2, r3]
 8024a1e:	061b      	lsls	r3, r3, #24
 8024a20:	69fa      	ldr	r2, [r7, #28]
 8024a22:	4313      	orrs	r3, r2
 8024a24:	61fb      	str	r3, [r7, #28]

   t2 = (uint32_t) isbox[s2 & 0xFF];
 8024a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024a28:	b2db      	uxtb	r3, r3
 8024a2a:	4a11      	ldr	r2, [pc, #68]	@ (8024a70 <aesDecryptBlock+0x39c>)
 8024a2c:	5cd3      	ldrb	r3, [r2, r3]
 8024a2e:	61bb      	str	r3, [r7, #24]
   t2 |= (uint32_t) isbox[(s1 >> 8) & 0xFF] << 8;
 8024a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024a32:	0a1b      	lsrs	r3, r3, #8
 8024a34:	b2db      	uxtb	r3, r3
 8024a36:	4a0e      	ldr	r2, [pc, #56]	@ (8024a70 <aesDecryptBlock+0x39c>)
 8024a38:	5cd3      	ldrb	r3, [r2, r3]
 8024a3a:	021b      	lsls	r3, r3, #8
 8024a3c:	69ba      	ldr	r2, [r7, #24]
 8024a3e:	4313      	orrs	r3, r2
 8024a40:	61bb      	str	r3, [r7, #24]
   t2 |= (uint32_t) isbox[(s0 >> 16) & 0xFF] << 16;
 8024a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8024a44:	0c1b      	lsrs	r3, r3, #16
 8024a46:	b2db      	uxtb	r3, r3
 8024a48:	4a09      	ldr	r2, [pc, #36]	@ (8024a70 <aesDecryptBlock+0x39c>)
 8024a4a:	5cd3      	ldrb	r3, [r2, r3]
 8024a4c:	041b      	lsls	r3, r3, #16
 8024a4e:	69ba      	ldr	r2, [r7, #24]
 8024a50:	4313      	orrs	r3, r2
 8024a52:	61bb      	str	r3, [r7, #24]
   t2 |= (uint32_t) isbox[(s3 >> 24) & 0xFF] << 24;
 8024a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024a56:	0e1b      	lsrs	r3, r3, #24
 8024a58:	4a05      	ldr	r2, [pc, #20]	@ (8024a70 <aesDecryptBlock+0x39c>)
 8024a5a:	5cd3      	ldrb	r3, [r2, r3]
 8024a5c:	061b      	lsls	r3, r3, #24
 8024a5e:	69ba      	ldr	r2, [r7, #24]
 8024a60:	4313      	orrs	r3, r2
 8024a62:	61bb      	str	r3, [r7, #24]

   t3 = (uint32_t) isbox[s3 & 0xFF];
 8024a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024a66:	b2db      	uxtb	r3, r3
 8024a68:	e004      	b.n	8024a74 <aesDecryptBlock+0x3a0>
 8024a6a:	bf00      	nop
 8024a6c:	080315f0 	.word	0x080315f0
 8024a70:	080310f0 	.word	0x080310f0
 8024a74:	4a4a      	ldr	r2, [pc, #296]	@ (8024ba0 <aesDecryptBlock+0x4cc>)
 8024a76:	5cd3      	ldrb	r3, [r2, r3]
 8024a78:	617b      	str	r3, [r7, #20]
   t3 |= (uint32_t) isbox[(s2 >> 8) & 0xFF] << 8;
 8024a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024a7c:	0a1b      	lsrs	r3, r3, #8
 8024a7e:	b2db      	uxtb	r3, r3
 8024a80:	4a47      	ldr	r2, [pc, #284]	@ (8024ba0 <aesDecryptBlock+0x4cc>)
 8024a82:	5cd3      	ldrb	r3, [r2, r3]
 8024a84:	021b      	lsls	r3, r3, #8
 8024a86:	697a      	ldr	r2, [r7, #20]
 8024a88:	4313      	orrs	r3, r2
 8024a8a:	617b      	str	r3, [r7, #20]
   t3 |= (uint32_t) isbox[(s1 >> 16) & 0xFF] << 16;
 8024a8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024a8e:	0c1b      	lsrs	r3, r3, #16
 8024a90:	b2db      	uxtb	r3, r3
 8024a92:	4a43      	ldr	r2, [pc, #268]	@ (8024ba0 <aesDecryptBlock+0x4cc>)
 8024a94:	5cd3      	ldrb	r3, [r2, r3]
 8024a96:	041b      	lsls	r3, r3, #16
 8024a98:	697a      	ldr	r2, [r7, #20]
 8024a9a:	4313      	orrs	r3, r2
 8024a9c:	617b      	str	r3, [r7, #20]
   t3 |= (uint32_t) isbox[(s0 >> 24) & 0xFF] << 24;
 8024a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8024aa0:	0e1b      	lsrs	r3, r3, #24
 8024aa2:	4a3f      	ldr	r2, [pc, #252]	@ (8024ba0 <aesDecryptBlock+0x4cc>)
 8024aa4:	5cd3      	ldrb	r3, [r2, r3]
 8024aa6:	061b      	lsls	r3, r3, #24
 8024aa8:	697a      	ldr	r2, [r7, #20]
 8024aaa:	4313      	orrs	r3, r2
 8024aac:	617b      	str	r3, [r7, #20]

   //Last round key addition
   s0 = t0 ^ context->dk[0];
 8024aae:	68fb      	ldr	r3, [r7, #12]
 8024ab0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8024ab4:	6a3a      	ldr	r2, [r7, #32]
 8024ab6:	4053      	eors	r3, r2
 8024ab8:	633b      	str	r3, [r7, #48]	@ 0x30
   s1 = t1 ^ context->dk[1];
 8024aba:	68fb      	ldr	r3, [r7, #12]
 8024abc:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8024ac0:	69fa      	ldr	r2, [r7, #28]
 8024ac2:	4053      	eors	r3, r2
 8024ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   s2 = t2 ^ context->dk[2];
 8024ac6:	68fb      	ldr	r3, [r7, #12]
 8024ac8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8024acc:	69ba      	ldr	r2, [r7, #24]
 8024ace:	4053      	eors	r3, r2
 8024ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
   s3 = t3 ^ context->dk[3];
 8024ad2:	68fb      	ldr	r3, [r7, #12]
 8024ad4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8024ad8:	697a      	ldr	r2, [r7, #20]
 8024ada:	4053      	eors	r3, r2
 8024adc:	627b      	str	r3, [r7, #36]	@ 0x24

   //The final state is then copied to the output
   STORE32LE(s0, output);
 8024ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8024ae0:	b2da      	uxtb	r2, r3
 8024ae2:	687b      	ldr	r3, [r7, #4]
 8024ae4:	701a      	strb	r2, [r3, #0]
 8024ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8024ae8:	0a1a      	lsrs	r2, r3, #8
 8024aea:	687b      	ldr	r3, [r7, #4]
 8024aec:	3301      	adds	r3, #1
 8024aee:	b2d2      	uxtb	r2, r2
 8024af0:	701a      	strb	r2, [r3, #0]
 8024af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8024af4:	0c1a      	lsrs	r2, r3, #16
 8024af6:	687b      	ldr	r3, [r7, #4]
 8024af8:	3302      	adds	r3, #2
 8024afa:	b2d2      	uxtb	r2, r2
 8024afc:	701a      	strb	r2, [r3, #0]
 8024afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8024b00:	0e1a      	lsrs	r2, r3, #24
 8024b02:	687b      	ldr	r3, [r7, #4]
 8024b04:	3303      	adds	r3, #3
 8024b06:	b2d2      	uxtb	r2, r2
 8024b08:	701a      	strb	r2, [r3, #0]
   STORE32LE(s1, output + 4);
 8024b0a:	687b      	ldr	r3, [r7, #4]
 8024b0c:	3304      	adds	r3, #4
 8024b0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8024b10:	b2d2      	uxtb	r2, r2
 8024b12:	701a      	strb	r2, [r3, #0]
 8024b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024b16:	0a1a      	lsrs	r2, r3, #8
 8024b18:	687b      	ldr	r3, [r7, #4]
 8024b1a:	3305      	adds	r3, #5
 8024b1c:	b2d2      	uxtb	r2, r2
 8024b1e:	701a      	strb	r2, [r3, #0]
 8024b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024b22:	0c1a      	lsrs	r2, r3, #16
 8024b24:	687b      	ldr	r3, [r7, #4]
 8024b26:	3306      	adds	r3, #6
 8024b28:	b2d2      	uxtb	r2, r2
 8024b2a:	701a      	strb	r2, [r3, #0]
 8024b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024b2e:	0e1a      	lsrs	r2, r3, #24
 8024b30:	687b      	ldr	r3, [r7, #4]
 8024b32:	3307      	adds	r3, #7
 8024b34:	b2d2      	uxtb	r2, r2
 8024b36:	701a      	strb	r2, [r3, #0]
   STORE32LE(s2, output + 8);
 8024b38:	687b      	ldr	r3, [r7, #4]
 8024b3a:	3308      	adds	r3, #8
 8024b3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8024b3e:	b2d2      	uxtb	r2, r2
 8024b40:	701a      	strb	r2, [r3, #0]
 8024b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024b44:	0a1a      	lsrs	r2, r3, #8
 8024b46:	687b      	ldr	r3, [r7, #4]
 8024b48:	3309      	adds	r3, #9
 8024b4a:	b2d2      	uxtb	r2, r2
 8024b4c:	701a      	strb	r2, [r3, #0]
 8024b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024b50:	0c1a      	lsrs	r2, r3, #16
 8024b52:	687b      	ldr	r3, [r7, #4]
 8024b54:	330a      	adds	r3, #10
 8024b56:	b2d2      	uxtb	r2, r2
 8024b58:	701a      	strb	r2, [r3, #0]
 8024b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024b5c:	0e1a      	lsrs	r2, r3, #24
 8024b5e:	687b      	ldr	r3, [r7, #4]
 8024b60:	330b      	adds	r3, #11
 8024b62:	b2d2      	uxtb	r2, r2
 8024b64:	701a      	strb	r2, [r3, #0]
   STORE32LE(s3, output + 12);
 8024b66:	687b      	ldr	r3, [r7, #4]
 8024b68:	330c      	adds	r3, #12
 8024b6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8024b6c:	b2d2      	uxtb	r2, r2
 8024b6e:	701a      	strb	r2, [r3, #0]
 8024b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024b72:	0a1a      	lsrs	r2, r3, #8
 8024b74:	687b      	ldr	r3, [r7, #4]
 8024b76:	330d      	adds	r3, #13
 8024b78:	b2d2      	uxtb	r2, r2
 8024b7a:	701a      	strb	r2, [r3, #0]
 8024b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024b7e:	0c1a      	lsrs	r2, r3, #16
 8024b80:	687b      	ldr	r3, [r7, #4]
 8024b82:	330e      	adds	r3, #14
 8024b84:	b2d2      	uxtb	r2, r2
 8024b86:	701a      	strb	r2, [r3, #0]
 8024b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024b8a:	0e1a      	lsrs	r2, r3, #24
 8024b8c:	687b      	ldr	r3, [r7, #4]
 8024b8e:	330f      	adds	r3, #15
 8024b90:	b2d2      	uxtb	r2, r2
 8024b92:	701a      	strb	r2, [r3, #0]
}
 8024b94:	bf00      	nop
 8024b96:	373c      	adds	r7, #60	@ 0x3c
 8024b98:	46bd      	mov	sp, r7
 8024b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024b9e:	4770      	bx	lr
 8024ba0:	080310f0 	.word	0x080310f0

08024ba4 <aesDeinit>:
 * @brief Release AES context
 * @param[in] context Pointer to the AES context
 **/

__weak_func void aesDeinit(AesContext *context)
{
 8024ba4:	b580      	push	{r7, lr}
 8024ba6:	b082      	sub	sp, #8
 8024ba8:	af00      	add	r7, sp, #0
 8024baa:	6078      	str	r0, [r7, #4]
   //Clear AES context
   osMemset(context, 0, sizeof(AesContext));
 8024bac:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8024bb0:	2100      	movs	r1, #0
 8024bb2:	6878      	ldr	r0, [r7, #4]
 8024bb4:	f00a feca 	bl	802f94c <memset>
}
 8024bb8:	bf00      	nop
 8024bba:	3708      	adds	r7, #8
 8024bbc:	46bd      	mov	sp, r7
 8024bbe:	bd80      	pop	{r7, pc}

08024bc0 <cbcDecrypt>:
 * @return Error code
 **/

__weak_func error_t cbcDecrypt(const CipherAlgo *cipher, void *context,
   uint8_t *iv, const uint8_t *c, uint8_t *p, size_t length)
{
 8024bc0:	b580      	push	{r7, lr}
 8024bc2:	b08a      	sub	sp, #40	@ 0x28
 8024bc4:	af00      	add	r7, sp, #0
 8024bc6:	60f8      	str	r0, [r7, #12]
 8024bc8:	60b9      	str	r1, [r7, #8]
 8024bca:	607a      	str	r2, [r7, #4]
 8024bcc:	603b      	str	r3, [r7, #0]
   size_t i;
   uint8_t t[16];

   //CBC mode operates in a block-by-block fashion
   while(length >= cipher->blockSize)
 8024bce:	e03d      	b.n	8024c4c <cbcDecrypt+0x8c>
   {
      //Save input block
      osMemcpy(t, c, cipher->blockSize);
 8024bd0:	68fb      	ldr	r3, [r7, #12]
 8024bd2:	68da      	ldr	r2, [r3, #12]
 8024bd4:	f107 0314 	add.w	r3, r7, #20
 8024bd8:	6839      	ldr	r1, [r7, #0]
 8024bda:	4618      	mov	r0, r3
 8024bdc:	f00a ff34 	bl	802fa48 <memcpy>

      //Decrypt the current block
      cipher->decryptBlock(context, c, p);
 8024be0:	68fb      	ldr	r3, [r7, #12]
 8024be2:	6a1b      	ldr	r3, [r3, #32]
 8024be4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8024be6:	6839      	ldr	r1, [r7, #0]
 8024be8:	68b8      	ldr	r0, [r7, #8]
 8024bea:	4798      	blx	r3

      //XOR output block with IV contents
      for(i = 0; i < cipher->blockSize; i++)
 8024bec:	2300      	movs	r3, #0
 8024bee:	627b      	str	r3, [r7, #36]	@ 0x24
 8024bf0:	e010      	b.n	8024c14 <cbcDecrypt+0x54>
      {
         p[i] ^= iv[i];
 8024bf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8024bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024bf6:	4413      	add	r3, r2
 8024bf8:	7819      	ldrb	r1, [r3, #0]
 8024bfa:	687a      	ldr	r2, [r7, #4]
 8024bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024bfe:	4413      	add	r3, r2
 8024c00:	781a      	ldrb	r2, [r3, #0]
 8024c02:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8024c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024c06:	4403      	add	r3, r0
 8024c08:	404a      	eors	r2, r1
 8024c0a:	b2d2      	uxtb	r2, r2
 8024c0c:	701a      	strb	r2, [r3, #0]
      for(i = 0; i < cipher->blockSize; i++)
 8024c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024c10:	3301      	adds	r3, #1
 8024c12:	627b      	str	r3, [r7, #36]	@ 0x24
 8024c14:	68fb      	ldr	r3, [r7, #12]
 8024c16:	68db      	ldr	r3, [r3, #12]
 8024c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8024c1a:	429a      	cmp	r2, r3
 8024c1c:	d3e9      	bcc.n	8024bf2 <cbcDecrypt+0x32>
      }

      //Update IV with input block contents
      osMemcpy(iv, t, cipher->blockSize);
 8024c1e:	68fb      	ldr	r3, [r7, #12]
 8024c20:	68da      	ldr	r2, [r3, #12]
 8024c22:	f107 0314 	add.w	r3, r7, #20
 8024c26:	4619      	mov	r1, r3
 8024c28:	6878      	ldr	r0, [r7, #4]
 8024c2a:	f00a ff0d 	bl	802fa48 <memcpy>

      //Next block
      c += cipher->blockSize;
 8024c2e:	68fb      	ldr	r3, [r7, #12]
 8024c30:	68db      	ldr	r3, [r3, #12]
 8024c32:	683a      	ldr	r2, [r7, #0]
 8024c34:	4413      	add	r3, r2
 8024c36:	603b      	str	r3, [r7, #0]
      p += cipher->blockSize;
 8024c38:	68fb      	ldr	r3, [r7, #12]
 8024c3a:	68db      	ldr	r3, [r3, #12]
 8024c3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8024c3e:	4413      	add	r3, r2
 8024c40:	633b      	str	r3, [r7, #48]	@ 0x30
      length -= cipher->blockSize;
 8024c42:	68fb      	ldr	r3, [r7, #12]
 8024c44:	68db      	ldr	r3, [r3, #12]
 8024c46:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8024c48:	1ad3      	subs	r3, r2, r3
 8024c4a:	637b      	str	r3, [r7, #52]	@ 0x34
   while(length >= cipher->blockSize)
 8024c4c:	68fb      	ldr	r3, [r7, #12]
 8024c4e:	68db      	ldr	r3, [r3, #12]
 8024c50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8024c52:	429a      	cmp	r2, r3
 8024c54:	d2bc      	bcs.n	8024bd0 <cbcDecrypt+0x10>
   }

   //The ciphertext must be a multiple of the block size
   if(length != 0)
 8024c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8024c58:	2b00      	cmp	r3, #0
 8024c5a:	d001      	beq.n	8024c60 <cbcDecrypt+0xa0>
      return ERROR_INVALID_LENGTH;
 8024c5c:	23ec      	movs	r3, #236	@ 0xec
 8024c5e:	e000      	b.n	8024c62 <cbcDecrypt+0xa2>

   //Successful encryption
   return NO_ERROR;
 8024c60:	2300      	movs	r3, #0
}
 8024c62:	4618      	mov	r0, r3
 8024c64:	3728      	adds	r7, #40	@ 0x28
 8024c66:	46bd      	mov	sp, r7
 8024c68:	bd80      	pop	{r7, pc}

08024c6a <asn1ReadTag>:
 * @param[out] tag Structure describing the ASN.1 tag
 * @return Error code
 **/

error_t asn1ReadTag(const uint8_t *data, size_t length, Asn1Tag *tag)
{
 8024c6a:	b480      	push	{r7}
 8024c6c:	b087      	sub	sp, #28
 8024c6e:	af00      	add	r7, sp, #0
 8024c70:	60f8      	str	r0, [r7, #12]
 8024c72:	60b9      	str	r1, [r7, #8]
 8024c74:	607a      	str	r2, [r7, #4]
   uint_t i;
   uint_t n;

   //Make sure the identifier octet is present
   if(length == 0)
 8024c76:	68bb      	ldr	r3, [r7, #8]
 8024c78:	2b00      	cmp	r3, #0
 8024c7a:	d101      	bne.n	8024c80 <asn1ReadTag+0x16>
      return ERROR_INVALID_TAG;
 8024c7c:	23ef      	movs	r3, #239	@ 0xef
 8024c7e:	e0af      	b.n	8024de0 <asn1ReadTag+0x176>

   //Save the class of the ASN.1 tag
   tag->objClass = data[0] & ASN1_CLASS_MASK;
 8024c80:	68fb      	ldr	r3, [r7, #12]
 8024c82:	781b      	ldrb	r3, [r3, #0]
 8024c84:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 8024c88:	687b      	ldr	r3, [r7, #4]
 8024c8a:	605a      	str	r2, [r3, #4]
   //Primitive or constructed encoding?
   tag->constructed = (data[0] & ASN1_ENCODING_CONSTRUCTED) ? TRUE : FALSE;
 8024c8c:	68fb      	ldr	r3, [r7, #12]
 8024c8e:	781b      	ldrb	r3, [r3, #0]
 8024c90:	115b      	asrs	r3, r3, #5
 8024c92:	f003 0201 	and.w	r2, r3, #1
 8024c96:	687b      	ldr	r3, [r7, #4]
 8024c98:	601a      	str	r2, [r3, #0]

   //Check the tag number
   if((data[0] & ASN1_TAG_NUMBER_MASK) < 31)
 8024c9a:	68fb      	ldr	r3, [r7, #12]
 8024c9c:	781b      	ldrb	r3, [r3, #0]
 8024c9e:	f003 031f 	and.w	r3, r3, #31
 8024ca2:	2b1e      	cmp	r3, #30
 8024ca4:	dc08      	bgt.n	8024cb8 <asn1ReadTag+0x4e>
   {
      //Tag number is in the range 0 to 30
      tag->objType = data[0] & ASN1_TAG_NUMBER_MASK;
 8024ca6:	68fb      	ldr	r3, [r7, #12]
 8024ca8:	781b      	ldrb	r3, [r3, #0]
 8024caa:	f003 021f 	and.w	r2, r3, #31
 8024cae:	687b      	ldr	r3, [r7, #4]
 8024cb0:	609a      	str	r2, [r3, #8]
      //Point to the tag length field
      i = 1;
 8024cb2:	2301      	movs	r3, #1
 8024cb4:	617b      	str	r3, [r7, #20]
 8024cb6:	e02a      	b.n	8024d0e <asn1ReadTag+0xa4>
   }
   else
   {
      //If the tag number is greater than or equal to 31,
      //the subsequent octets will encode the tag number
      tag->objType = 0;
 8024cb8:	687b      	ldr	r3, [r7, #4]
 8024cba:	2200      	movs	r2, #0
 8024cbc:	609a      	str	r2, [r3, #8]

      //Decode the tag number
      for(i = 1; ; i++)
 8024cbe:	2301      	movs	r3, #1
 8024cc0:	617b      	str	r3, [r7, #20]
      {
         //The field cannot exceed 5 bytes
         if(i > (sizeof(tag->objType) + 1))
 8024cc2:	697b      	ldr	r3, [r7, #20]
 8024cc4:	2b05      	cmp	r3, #5
 8024cc6:	d901      	bls.n	8024ccc <asn1ReadTag+0x62>
            return ERROR_INVALID_TAG;
 8024cc8:	23ef      	movs	r3, #239	@ 0xef
 8024cca:	e089      	b.n	8024de0 <asn1ReadTag+0x176>
         //Insufficient number of bytes to decode the tag number?
         if(!(length - i))
 8024ccc:	68ba      	ldr	r2, [r7, #8]
 8024cce:	697b      	ldr	r3, [r7, #20]
 8024cd0:	429a      	cmp	r2, r3
 8024cd2:	d101      	bne.n	8024cd8 <asn1ReadTag+0x6e>
            return ERROR_INVALID_TAG;
 8024cd4:	23ef      	movs	r3, #239	@ 0xef
 8024cd6:	e083      	b.n	8024de0 <asn1ReadTag+0x176>

         //Update the tag number with bits 7 to 1
         tag->objType = (tag->objType << 7) | (data[i] & 0x7F);
 8024cd8:	687b      	ldr	r3, [r7, #4]
 8024cda:	689b      	ldr	r3, [r3, #8]
 8024cdc:	01da      	lsls	r2, r3, #7
 8024cde:	68f9      	ldr	r1, [r7, #12]
 8024ce0:	697b      	ldr	r3, [r7, #20]
 8024ce2:	440b      	add	r3, r1
 8024ce4:	781b      	ldrb	r3, [r3, #0]
 8024ce6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8024cea:	431a      	orrs	r2, r3
 8024cec:	687b      	ldr	r3, [r7, #4]
 8024cee:	609a      	str	r2, [r3, #8]

         //Bit 8 shall be set unless it is the last octet
         if(!(data[i] & 0x80))
 8024cf0:	68fa      	ldr	r2, [r7, #12]
 8024cf2:	697b      	ldr	r3, [r7, #20]
 8024cf4:	4413      	add	r3, r2
 8024cf6:	781b      	ldrb	r3, [r3, #0]
 8024cf8:	b25b      	sxtb	r3, r3
 8024cfa:	2b00      	cmp	r3, #0
 8024cfc:	da03      	bge.n	8024d06 <asn1ReadTag+0x9c>
      for(i = 1; ; i++)
 8024cfe:	697b      	ldr	r3, [r7, #20]
 8024d00:	3301      	adds	r3, #1
 8024d02:	617b      	str	r3, [r7, #20]
         if(i > (sizeof(tag->objType) + 1))
 8024d04:	e7dd      	b.n	8024cc2 <asn1ReadTag+0x58>
            break;
 8024d06:	bf00      	nop
      }
      //Point to the tag length field
      i++;
 8024d08:	697b      	ldr	r3, [r7, #20]
 8024d0a:	3301      	adds	r3, #1
 8024d0c:	617b      	str	r3, [r7, #20]
   }

   //Insufficient number of bytes to decode the tag length?
   if(!(length - i))
 8024d0e:	68ba      	ldr	r2, [r7, #8]
 8024d10:	697b      	ldr	r3, [r7, #20]
 8024d12:	429a      	cmp	r2, r3
 8024d14:	d101      	bne.n	8024d1a <asn1ReadTag+0xb0>
      return ERROR_INVALID_TAG;
 8024d16:	23ef      	movs	r3, #239	@ 0xef
 8024d18:	e062      	b.n	8024de0 <asn1ReadTag+0x176>

   //Short form is used?
   if(data[i] < 128)
 8024d1a:	68fa      	ldr	r2, [r7, #12]
 8024d1c:	697b      	ldr	r3, [r7, #20]
 8024d1e:	4413      	add	r3, r2
 8024d20:	781b      	ldrb	r3, [r3, #0]
 8024d22:	b25b      	sxtb	r3, r3
 8024d24:	2b00      	cmp	r3, #0
 8024d26:	db0a      	blt.n	8024d3e <asn1ReadTag+0xd4>
   {
      //Bits 7 to 1 encode the number of bytes in the contents
      tag->length = data[i];
 8024d28:	68fa      	ldr	r2, [r7, #12]
 8024d2a:	697b      	ldr	r3, [r7, #20]
 8024d2c:	4413      	add	r3, r2
 8024d2e:	781b      	ldrb	r3, [r3, #0]
 8024d30:	461a      	mov	r2, r3
 8024d32:	687b      	ldr	r3, [r7, #4]
 8024d34:	60da      	str	r2, [r3, #12]
      //Point to the contents of the tag
      i++;
 8024d36:	697b      	ldr	r3, [r7, #20]
 8024d38:	3301      	adds	r3, #1
 8024d3a:	617b      	str	r3, [r7, #20]
 8024d3c:	e03b      	b.n	8024db6 <asn1ReadTag+0x14c>
   }
   //Long form is used?
   else if(data[i] > 128 && data[i] < 255)
 8024d3e:	68fa      	ldr	r2, [r7, #12]
 8024d40:	697b      	ldr	r3, [r7, #20]
 8024d42:	4413      	add	r3, r2
 8024d44:	781b      	ldrb	r3, [r3, #0]
 8024d46:	2b80      	cmp	r3, #128	@ 0x80
 8024d48:	d933      	bls.n	8024db2 <asn1ReadTag+0x148>
 8024d4a:	68fa      	ldr	r2, [r7, #12]
 8024d4c:	697b      	ldr	r3, [r7, #20]
 8024d4e:	4413      	add	r3, r2
 8024d50:	781b      	ldrb	r3, [r3, #0]
 8024d52:	2bff      	cmp	r3, #255	@ 0xff
 8024d54:	d02d      	beq.n	8024db2 <asn1ReadTag+0x148>
   {
      //Bits 7 to 1 encode the number of octets in the length field
      n = data[i] & 0x7F;
 8024d56:	68fa      	ldr	r2, [r7, #12]
 8024d58:	697b      	ldr	r3, [r7, #20]
 8024d5a:	4413      	add	r3, r2
 8024d5c:	781b      	ldrb	r3, [r3, #0]
 8024d5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8024d62:	613b      	str	r3, [r7, #16]

      //The field cannot exceed 4 bytes
      if(n > sizeof(tag->length))
 8024d64:	693b      	ldr	r3, [r7, #16]
 8024d66:	2b04      	cmp	r3, #4
 8024d68:	d901      	bls.n	8024d6e <asn1ReadTag+0x104>
         return ERROR_INVALID_TAG;
 8024d6a:	23ef      	movs	r3, #239	@ 0xef
 8024d6c:	e038      	b.n	8024de0 <asn1ReadTag+0x176>
      //Insufficient number of bytes to decode the tag length?
      if((length - i) < n)
 8024d6e:	68ba      	ldr	r2, [r7, #8]
 8024d70:	697b      	ldr	r3, [r7, #20]
 8024d72:	1ad3      	subs	r3, r2, r3
 8024d74:	693a      	ldr	r2, [r7, #16]
 8024d76:	429a      	cmp	r2, r3
 8024d78:	d901      	bls.n	8024d7e <asn1ReadTag+0x114>
         return ERROR_INVALID_TAG;
 8024d7a:	23ef      	movs	r3, #239	@ 0xef
 8024d7c:	e030      	b.n	8024de0 <asn1ReadTag+0x176>

      //Clear the tag length
      tag->length = 0;
 8024d7e:	687b      	ldr	r3, [r7, #4]
 8024d80:	2200      	movs	r2, #0
 8024d82:	60da      	str	r2, [r3, #12]

      //Read the subsequent octets
      for(i++; n > 0; n--)
 8024d84:	697b      	ldr	r3, [r7, #20]
 8024d86:	3301      	adds	r3, #1
 8024d88:	617b      	str	r3, [r7, #20]
 8024d8a:	e00e      	b.n	8024daa <asn1ReadTag+0x140>
      {
         tag->length = (tag->length << 8) | data[i++];
 8024d8c:	687b      	ldr	r3, [r7, #4]
 8024d8e:	68db      	ldr	r3, [r3, #12]
 8024d90:	021a      	lsls	r2, r3, #8
 8024d92:	697b      	ldr	r3, [r7, #20]
 8024d94:	1c59      	adds	r1, r3, #1
 8024d96:	6179      	str	r1, [r7, #20]
 8024d98:	68f9      	ldr	r1, [r7, #12]
 8024d9a:	440b      	add	r3, r1
 8024d9c:	781b      	ldrb	r3, [r3, #0]
 8024d9e:	431a      	orrs	r2, r3
 8024da0:	687b      	ldr	r3, [r7, #4]
 8024da2:	60da      	str	r2, [r3, #12]
      for(i++; n > 0; n--)
 8024da4:	693b      	ldr	r3, [r7, #16]
 8024da6:	3b01      	subs	r3, #1
 8024da8:	613b      	str	r3, [r7, #16]
 8024daa:	693b      	ldr	r3, [r7, #16]
 8024dac:	2b00      	cmp	r3, #0
 8024dae:	d1ed      	bne.n	8024d8c <asn1ReadTag+0x122>
   else if(data[i] > 128 && data[i] < 255)
 8024db0:	e001      	b.n	8024db6 <asn1ReadTag+0x14c>
   }
   //Indefinite form is used?
   else
   {
      //Indefinite form is not supported
      return ERROR_INVALID_TAG;
 8024db2:	23ef      	movs	r3, #239	@ 0xef
 8024db4:	e014      	b.n	8024de0 <asn1ReadTag+0x176>
   }

   //Save the pointer to the tag contents
   tag->value = data + i;
 8024db6:	68fa      	ldr	r2, [r7, #12]
 8024db8:	697b      	ldr	r3, [r7, #20]
 8024dba:	441a      	add	r2, r3
 8024dbc:	687b      	ldr	r3, [r7, #4]
 8024dbe:	611a      	str	r2, [r3, #16]
   //Check the length of tag
   if((length - i) < tag->length)
 8024dc0:	68ba      	ldr	r2, [r7, #8]
 8024dc2:	697b      	ldr	r3, [r7, #20]
 8024dc4:	1ad2      	subs	r2, r2, r3
 8024dc6:	687b      	ldr	r3, [r7, #4]
 8024dc8:	68db      	ldr	r3, [r3, #12]
 8024dca:	429a      	cmp	r2, r3
 8024dcc:	d201      	bcs.n	8024dd2 <asn1ReadTag+0x168>
      return ERROR_INVALID_TAG;
 8024dce:	23ef      	movs	r3, #239	@ 0xef
 8024dd0:	e006      	b.n	8024de0 <asn1ReadTag+0x176>

   //Total length occupied by the ASN.1 tag in the input stream
   tag->totalLength = i + tag->length;
 8024dd2:	687b      	ldr	r3, [r7, #4]
 8024dd4:	68da      	ldr	r2, [r3, #12]
 8024dd6:	697b      	ldr	r3, [r7, #20]
 8024dd8:	441a      	add	r2, r3
 8024dda:	687b      	ldr	r3, [r7, #4]
 8024ddc:	615a      	str	r2, [r3, #20]
   //ASN.1 tag successfully decoded
   return NO_ERROR;
 8024dde:	2300      	movs	r3, #0
}
 8024de0:	4618      	mov	r0, r3
 8024de2:	371c      	adds	r7, #28
 8024de4:	46bd      	mov	sp, r7
 8024de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024dea:	4770      	bx	lr

08024dec <asn1ReadSequence>:
 * @param[out] tag Structure describing the ASN.1 tag
 * @return Error code
 **/

error_t asn1ReadSequence(const uint8_t *data, size_t length, Asn1Tag *tag)
{
 8024dec:	b580      	push	{r7, lr}
 8024dee:	b086      	sub	sp, #24
 8024df0:	af00      	add	r7, sp, #0
 8024df2:	60f8      	str	r0, [r7, #12]
 8024df4:	60b9      	str	r1, [r7, #8]
 8024df6:	607a      	str	r2, [r7, #4]
   error_t error;

   //Read ASN.1 tag
   error = asn1ReadTag(data, length, tag);
 8024df8:	687a      	ldr	r2, [r7, #4]
 8024dfa:	68b9      	ldr	r1, [r7, #8]
 8024dfc:	68f8      	ldr	r0, [r7, #12]
 8024dfe:	f7ff ff34 	bl	8024c6a <asn1ReadTag>
 8024e02:	4603      	mov	r3, r0
 8024e04:	82fb      	strh	r3, [r7, #22]

   //Check status code
   if(!error)
 8024e06:	8afb      	ldrh	r3, [r7, #22]
 8024e08:	2b00      	cmp	r3, #0
 8024e0a:	d107      	bne.n	8024e1c <asn1ReadSequence+0x30>
   {
      //Enforce encoding, class and type
      error = asn1CheckTag(tag, TRUE, ASN1_CLASS_UNIVERSAL, ASN1_TYPE_SEQUENCE);
 8024e0c:	2310      	movs	r3, #16
 8024e0e:	2200      	movs	r2, #0
 8024e10:	2101      	movs	r1, #1
 8024e12:	6878      	ldr	r0, [r7, #4]
 8024e14:	f000 f824 	bl	8024e60 <asn1CheckTag>
 8024e18:	4603      	mov	r3, r0
 8024e1a:	82fb      	strh	r3, [r7, #22]
   }

   //Return status code
   return error;
 8024e1c:	8afb      	ldrh	r3, [r7, #22]
}
 8024e1e:	4618      	mov	r0, r3
 8024e20:	3718      	adds	r7, #24
 8024e22:	46bd      	mov	sp, r7
 8024e24:	bd80      	pop	{r7, pc}

08024e26 <asn1ReadOid>:
 * @param[out] tag Structure describing the ASN.1 tag
 * @return Error code
 **/

error_t asn1ReadOid(const uint8_t *data, size_t length, Asn1Tag *tag)
{
 8024e26:	b580      	push	{r7, lr}
 8024e28:	b086      	sub	sp, #24
 8024e2a:	af00      	add	r7, sp, #0
 8024e2c:	60f8      	str	r0, [r7, #12]
 8024e2e:	60b9      	str	r1, [r7, #8]
 8024e30:	607a      	str	r2, [r7, #4]
   error_t error;

   //Read ASN.1 tag
   error = asn1ReadTag(data, length, tag);
 8024e32:	687a      	ldr	r2, [r7, #4]
 8024e34:	68b9      	ldr	r1, [r7, #8]
 8024e36:	68f8      	ldr	r0, [r7, #12]
 8024e38:	f7ff ff17 	bl	8024c6a <asn1ReadTag>
 8024e3c:	4603      	mov	r3, r0
 8024e3e:	82fb      	strh	r3, [r7, #22]

   //Check status code
   if(!error)
 8024e40:	8afb      	ldrh	r3, [r7, #22]
 8024e42:	2b00      	cmp	r3, #0
 8024e44:	d107      	bne.n	8024e56 <asn1ReadOid+0x30>
   {
      //Enforce encoding, class and type
      error = asn1CheckTag(tag, FALSE, ASN1_CLASS_UNIVERSAL,
 8024e46:	2306      	movs	r3, #6
 8024e48:	2200      	movs	r2, #0
 8024e4a:	2100      	movs	r1, #0
 8024e4c:	6878      	ldr	r0, [r7, #4]
 8024e4e:	f000 f807 	bl	8024e60 <asn1CheckTag>
 8024e52:	4603      	mov	r3, r0
 8024e54:	82fb      	strh	r3, [r7, #22]
         ASN1_TYPE_OBJECT_IDENTIFIER);
   }

   //Return status code
   return error;
 8024e56:	8afb      	ldrh	r3, [r7, #22]
}
 8024e58:	4618      	mov	r0, r3
 8024e5a:	3718      	adds	r7, #24
 8024e5c:	46bd      	mov	sp, r7
 8024e5e:	bd80      	pop	{r7, pc}

08024e60 <asn1CheckTag>:
 * @return Error code
 **/

error_t asn1CheckTag(const Asn1Tag *tag, bool_t constructed, uint_t objClass,
   uint_t objType)
{
 8024e60:	b480      	push	{r7}
 8024e62:	b085      	sub	sp, #20
 8024e64:	af00      	add	r7, sp, #0
 8024e66:	60f8      	str	r0, [r7, #12]
 8024e68:	60b9      	str	r1, [r7, #8]
 8024e6a:	607a      	str	r2, [r7, #4]
 8024e6c:	603b      	str	r3, [r7, #0]
   //Check encoding
   if(tag->constructed != constructed)
 8024e6e:	68fb      	ldr	r3, [r7, #12]
 8024e70:	681b      	ldr	r3, [r3, #0]
 8024e72:	68ba      	ldr	r2, [r7, #8]
 8024e74:	429a      	cmp	r2, r3
 8024e76:	d001      	beq.n	8024e7c <asn1CheckTag+0x1c>
      return ERROR_WRONG_ENCODING;
 8024e78:	23f7      	movs	r3, #247	@ 0xf7
 8024e7a:	e00e      	b.n	8024e9a <asn1CheckTag+0x3a>
   //Enforce class
   if(tag->objClass != objClass)
 8024e7c:	68fb      	ldr	r3, [r7, #12]
 8024e7e:	685b      	ldr	r3, [r3, #4]
 8024e80:	687a      	ldr	r2, [r7, #4]
 8024e82:	429a      	cmp	r2, r3
 8024e84:	d001      	beq.n	8024e8a <asn1CheckTag+0x2a>
      return ERROR_INVALID_CLASS;
 8024e86:	23f2      	movs	r3, #242	@ 0xf2
 8024e88:	e007      	b.n	8024e9a <asn1CheckTag+0x3a>
   //Enforce type
   if(tag->objType != objType)
 8024e8a:	68fb      	ldr	r3, [r7, #12]
 8024e8c:	689b      	ldr	r3, [r3, #8]
 8024e8e:	683a      	ldr	r2, [r7, #0]
 8024e90:	429a      	cmp	r2, r3
 8024e92:	d001      	beq.n	8024e98 <asn1CheckTag+0x38>
      return ERROR_INVALID_TYPE;
 8024e94:	23f0      	movs	r3, #240	@ 0xf0
 8024e96:	e000      	b.n	8024e9a <asn1CheckTag+0x3a>

   //The tag matches all the criteria
   return NO_ERROR;
 8024e98:	2300      	movs	r3, #0
}
 8024e9a:	4618      	mov	r0, r3
 8024e9c:	3714      	adds	r7, #20
 8024e9e:	46bd      	mov	sp, r7
 8024ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024ea4:	4770      	bx	lr

08024ea6 <asn1CheckOid>:
 * @param[in] length Length of the OID
 * @return Error code
 **/

error_t asn1CheckOid(const Asn1Tag *tag, const uint8_t *oid, size_t length)
{
 8024ea6:	b580      	push	{r7, lr}
 8024ea8:	b086      	sub	sp, #24
 8024eaa:	af00      	add	r7, sp, #0
 8024eac:	60f8      	str	r0, [r7, #12]
 8024eae:	60b9      	str	r1, [r7, #8]
 8024eb0:	607a      	str	r2, [r7, #4]
   error_t error;

   //Enforce encoding, class and type
   error = asn1CheckTag(tag, FALSE, ASN1_CLASS_UNIVERSAL, ASN1_TYPE_OBJECT_IDENTIFIER);
 8024eb2:	2306      	movs	r3, #6
 8024eb4:	2200      	movs	r2, #0
 8024eb6:	2100      	movs	r1, #0
 8024eb8:	68f8      	ldr	r0, [r7, #12]
 8024eba:	f7ff ffd1 	bl	8024e60 <asn1CheckTag>
 8024ebe:	4603      	mov	r3, r0
 8024ec0:	82fb      	strh	r3, [r7, #22]
   //Any error to report?
   if(error)
 8024ec2:	8afb      	ldrh	r3, [r7, #22]
 8024ec4:	2b00      	cmp	r3, #0
 8024ec6:	d001      	beq.n	8024ecc <asn1CheckOid+0x26>
      return error;
 8024ec8:	8afb      	ldrh	r3, [r7, #22]
 8024eca:	e00d      	b.n	8024ee8 <asn1CheckOid+0x42>

   //Compare OID against the specified value
   if(oidComp(tag->value, tag->length, oid, length))
 8024ecc:	68fb      	ldr	r3, [r7, #12]
 8024ece:	6918      	ldr	r0, [r3, #16]
 8024ed0:	68fb      	ldr	r3, [r7, #12]
 8024ed2:	68d9      	ldr	r1, [r3, #12]
 8024ed4:	687b      	ldr	r3, [r7, #4]
 8024ed6:	68ba      	ldr	r2, [r7, #8]
 8024ed8:	f000 f8d0 	bl	802507c <oidComp>
 8024edc:	4603      	mov	r3, r0
 8024ede:	2b00      	cmp	r3, #0
 8024ee0:	d001      	beq.n	8024ee6 <asn1CheckOid+0x40>
      return ERROR_WRONG_IDENTIFIER;
 8024ee2:	23d6      	movs	r3, #214	@ 0xd6
 8024ee4:	e000      	b.n	8024ee8 <asn1CheckOid+0x42>

   //The tag matches all the criteria
   return NO_ERROR;
 8024ee6:	2300      	movs	r3, #0
}
 8024ee8:	4618      	mov	r0, r3
 8024eea:	3718      	adds	r7, #24
 8024eec:	46bd      	mov	sp, r7
 8024eee:	bd80      	pop	{r7, pc}

08024ef0 <base64Decode>:
 * @return Error code
 **/

error_t base64Decode(const char_t *input, size_t inputLen, void *output,
   size_t *outputLen)
{
 8024ef0:	b480      	push	{r7}
 8024ef2:	b08d      	sub	sp, #52	@ 0x34
 8024ef4:	af00      	add	r7, sp, #0
 8024ef6:	60f8      	str	r0, [r7, #12]
 8024ef8:	60b9      	str	r1, [r7, #8]
 8024efa:	607a      	str	r2, [r7, #4]
 8024efc:	603b      	str	r3, [r7, #0]
   size_t n;
   size_t padLen;
   uint8_t *p;

   //Check parameters
   if(input == NULL && inputLen != 0)
 8024efe:	68fb      	ldr	r3, [r7, #12]
 8024f00:	2b00      	cmp	r3, #0
 8024f02:	d104      	bne.n	8024f0e <base64Decode+0x1e>
 8024f04:	68bb      	ldr	r3, [r7, #8]
 8024f06:	2b00      	cmp	r3, #0
 8024f08:	d001      	beq.n	8024f0e <base64Decode+0x1e>
      return ERROR_INVALID_PARAMETER;
 8024f0a:	2302      	movs	r3, #2
 8024f0c:	e0ae      	b.n	802506c <base64Decode+0x17c>
   if(outputLen == NULL)
 8024f0e:	683b      	ldr	r3, [r7, #0]
 8024f10:	2b00      	cmp	r3, #0
 8024f12:	d101      	bne.n	8024f18 <base64Decode+0x28>
      return ERROR_INVALID_PARAMETER;
 8024f14:	2302      	movs	r3, #2
 8024f16:	e0a9      	b.n	802506c <base64Decode+0x17c>

   //Initialize status code
   error = NO_ERROR;
 8024f18:	2300      	movs	r3, #0
 8024f1a:	85fb      	strh	r3, [r7, #46]	@ 0x2e

   //Point to the buffer where to write the decoded data
   p = (uint8_t *) output;
 8024f1c:	687b      	ldr	r3, [r7, #4]
 8024f1e:	617b      	str	r3, [r7, #20]

   //Initialize variables
   j = 0;
 8024f20:	2300      	movs	r3, #0
 8024f22:	623b      	str	r3, [r7, #32]
   n = 0;
 8024f24:	2300      	movs	r3, #0
 8024f26:	61fb      	str	r3, [r7, #28]
   value = 0;
 8024f28:	2300      	movs	r3, #0
 8024f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   padLen = 0;
 8024f2c:	2300      	movs	r3, #0
 8024f2e:	61bb      	str	r3, [r7, #24]

   //Process the Base64-encoded string
   for(i = 0; i < inputLen && !error; i++)
 8024f30:	2300      	movs	r3, #0
 8024f32:	627b      	str	r3, [r7, #36]	@ 0x24
 8024f34:	e051      	b.n	8024fda <base64Decode+0xea>
   {
      //Get current character
      c = (uint_t) input[i];
 8024f36:	68fa      	ldr	r2, [r7, #12]
 8024f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024f3a:	4413      	add	r3, r2
 8024f3c:	781b      	ldrb	r3, [r3, #0]
 8024f3e:	613b      	str	r3, [r7, #16]

      //Check the value of the current character
      if(c == '\r' || c == '\n')
 8024f40:	693b      	ldr	r3, [r7, #16]
 8024f42:	2b0d      	cmp	r3, #13
 8024f44:	d046      	beq.n	8024fd4 <base64Decode+0xe4>
 8024f46:	693b      	ldr	r3, [r7, #16]
 8024f48:	2b0a      	cmp	r3, #10
 8024f4a:	d043      	beq.n	8024fd4 <base64Decode+0xe4>
      {
         //CR and LF characters should be ignored
      }
      else if(c == '=')
 8024f4c:	693b      	ldr	r3, [r7, #16]
 8024f4e:	2b3d      	cmp	r3, #61	@ 0x3d
 8024f50:	d103      	bne.n	8024f5a <base64Decode+0x6a>
      {
         //Increment the number of pad characters
         padLen++;
 8024f52:	69bb      	ldr	r3, [r7, #24]
 8024f54:	3301      	adds	r3, #1
 8024f56:	61bb      	str	r3, [r7, #24]
 8024f58:	e03c      	b.n	8024fd4 <base64Decode+0xe4>
      }
      else if(c < 128 && base64DecTable[c] < 64 && padLen == 0)
 8024f5a:	693b      	ldr	r3, [r7, #16]
 8024f5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8024f5e:	d837      	bhi.n	8024fd0 <base64Decode+0xe0>
 8024f60:	4a45      	ldr	r2, [pc, #276]	@ (8025078 <base64Decode+0x188>)
 8024f62:	693b      	ldr	r3, [r7, #16]
 8024f64:	4413      	add	r3, r2
 8024f66:	781b      	ldrb	r3, [r3, #0]
 8024f68:	2b3f      	cmp	r3, #63	@ 0x3f
 8024f6a:	d831      	bhi.n	8024fd0 <base64Decode+0xe0>
 8024f6c:	69bb      	ldr	r3, [r7, #24]
 8024f6e:	2b00      	cmp	r3, #0
 8024f70:	d12e      	bne.n	8024fd0 <base64Decode+0xe0>
      {
         //Decode the current character
         value = (value << 6) | base64DecTable[c];
 8024f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024f74:	019b      	lsls	r3, r3, #6
 8024f76:	4940      	ldr	r1, [pc, #256]	@ (8025078 <base64Decode+0x188>)
 8024f78:	693a      	ldr	r2, [r7, #16]
 8024f7a:	440a      	add	r2, r1
 8024f7c:	7812      	ldrb	r2, [r2, #0]
 8024f7e:	4313      	orrs	r3, r2
 8024f80:	62bb      	str	r3, [r7, #40]	@ 0x28

         //Divide the input stream into blocks of 4 characters
         if(++j == 4)
 8024f82:	6a3b      	ldr	r3, [r7, #32]
 8024f84:	3301      	adds	r3, #1
 8024f86:	623b      	str	r3, [r7, #32]
 8024f88:	6a3b      	ldr	r3, [r7, #32]
 8024f8a:	2b04      	cmp	r3, #4
 8024f8c:	d122      	bne.n	8024fd4 <base64Decode+0xe4>
         {
            //Map each 4-character block to 3 bytes
            if(p != NULL)
 8024f8e:	697b      	ldr	r3, [r7, #20]
 8024f90:	2b00      	cmp	r3, #0
 8024f92:	d015      	beq.n	8024fc0 <base64Decode+0xd0>
            {
               p[n] = (value >> 16) & 0xFF;
 8024f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024f96:	0c19      	lsrs	r1, r3, #16
 8024f98:	697a      	ldr	r2, [r7, #20]
 8024f9a:	69fb      	ldr	r3, [r7, #28]
 8024f9c:	4413      	add	r3, r2
 8024f9e:	b2ca      	uxtb	r2, r1
 8024fa0:	701a      	strb	r2, [r3, #0]
               p[n + 1] = (value >> 8) & 0xFF;
 8024fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024fa4:	0a19      	lsrs	r1, r3, #8
 8024fa6:	69fb      	ldr	r3, [r7, #28]
 8024fa8:	3301      	adds	r3, #1
 8024faa:	697a      	ldr	r2, [r7, #20]
 8024fac:	4413      	add	r3, r2
 8024fae:	b2ca      	uxtb	r2, r1
 8024fb0:	701a      	strb	r2, [r3, #0]
               p[n + 2] = value & 0xFF;
 8024fb2:	69fb      	ldr	r3, [r7, #28]
 8024fb4:	3302      	adds	r3, #2
 8024fb6:	697a      	ldr	r2, [r7, #20]
 8024fb8:	4413      	add	r3, r2
 8024fba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8024fbc:	b2d2      	uxtb	r2, r2
 8024fbe:	701a      	strb	r2, [r3, #0]
            }

            //Adjust the length of the decoded data
            n += 3;
 8024fc0:	69fb      	ldr	r3, [r7, #28]
 8024fc2:	3303      	adds	r3, #3
 8024fc4:	61fb      	str	r3, [r7, #28]

            //Decode next block
            j = 0;
 8024fc6:	2300      	movs	r3, #0
 8024fc8:	623b      	str	r3, [r7, #32]
            value = 0;
 8024fca:	2300      	movs	r3, #0
 8024fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
         if(++j == 4)
 8024fce:	e001      	b.n	8024fd4 <base64Decode+0xe4>
      else
      {
         //Implementations must reject the encoded data if it contains
         //characters outside the base alphabet (refer to RFC 4648,
         //section 3.3)
         error = ERROR_INVALID_CHARACTER;
 8024fd0:	23eb      	movs	r3, #235	@ 0xeb
 8024fd2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   for(i = 0; i < inputLen && !error; i++)
 8024fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024fd6:	3301      	adds	r3, #1
 8024fd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8024fda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8024fdc:	68bb      	ldr	r3, [r7, #8]
 8024fde:	429a      	cmp	r2, r3
 8024fe0:	d202      	bcs.n	8024fe8 <base64Decode+0xf8>
 8024fe2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8024fe4:	2b00      	cmp	r3, #0
 8024fe6:	d0a6      	beq.n	8024f36 <base64Decode+0x46>
      }
   }

   //Check status code
   if(!error)
 8024fe8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8024fea:	2b00      	cmp	r3, #0
 8024fec:	d13a      	bne.n	8025064 <base64Decode+0x174>
   {
      //Check the number of pad characters
      if(padLen == 0 && j == 0)
 8024fee:	69bb      	ldr	r3, [r7, #24]
 8024ff0:	2b00      	cmp	r3, #0
 8024ff2:	d102      	bne.n	8024ffa <base64Decode+0x10a>
 8024ff4:	6a3b      	ldr	r3, [r7, #32]
 8024ff6:	2b00      	cmp	r3, #0
 8024ff8:	d034      	beq.n	8025064 <base64Decode+0x174>
      {
         //No pad characters in this case
      }
      else if(padLen == 1 && j == 3)
 8024ffa:	69bb      	ldr	r3, [r7, #24]
 8024ffc:	2b01      	cmp	r3, #1
 8024ffe:	d118      	bne.n	8025032 <base64Decode+0x142>
 8025000:	6a3b      	ldr	r3, [r7, #32]
 8025002:	2b03      	cmp	r3, #3
 8025004:	d115      	bne.n	8025032 <base64Decode+0x142>
      {
         //The "=" sequence indicates that the last block contains only 2 bytes
         if(p != NULL)
 8025006:	697b      	ldr	r3, [r7, #20]
 8025008:	2b00      	cmp	r3, #0
 802500a:	d00e      	beq.n	802502a <base64Decode+0x13a>
         {
            //Decode the last two bytes
            p[n] = (value >> 10) & 0xFF;
 802500c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802500e:	0a99      	lsrs	r1, r3, #10
 8025010:	697a      	ldr	r2, [r7, #20]
 8025012:	69fb      	ldr	r3, [r7, #28]
 8025014:	4413      	add	r3, r2
 8025016:	b2ca      	uxtb	r2, r1
 8025018:	701a      	strb	r2, [r3, #0]
            p[n + 1] = (value >> 2) & 0xFF;
 802501a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802501c:	0899      	lsrs	r1, r3, #2
 802501e:	69fb      	ldr	r3, [r7, #28]
 8025020:	3301      	adds	r3, #1
 8025022:	697a      	ldr	r2, [r7, #20]
 8025024:	4413      	add	r3, r2
 8025026:	b2ca      	uxtb	r2, r1
 8025028:	701a      	strb	r2, [r3, #0]
         }

         //Adjust the length of the decoded data
         n += 2;
 802502a:	69fb      	ldr	r3, [r7, #28]
 802502c:	3302      	adds	r3, #2
 802502e:	61fb      	str	r3, [r7, #28]
 8025030:	e018      	b.n	8025064 <base64Decode+0x174>
      }
      else if(padLen == 2 && j == 2)
 8025032:	69bb      	ldr	r3, [r7, #24]
 8025034:	2b02      	cmp	r3, #2
 8025036:	d113      	bne.n	8025060 <base64Decode+0x170>
 8025038:	6a3b      	ldr	r3, [r7, #32]
 802503a:	2b02      	cmp	r3, #2
 802503c:	d110      	bne.n	8025060 <base64Decode+0x170>
      {
         //The "==" sequence indicates that the last block contains only 1 byte
         if(p != NULL)
 802503e:	697b      	ldr	r3, [r7, #20]
 8025040:	2b00      	cmp	r3, #0
 8025042:	d006      	beq.n	8025052 <base64Decode+0x162>
         {
            //Decode the last byte
            p[n] = (value >> 4) & 0xFF;
 8025044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8025046:	0919      	lsrs	r1, r3, #4
 8025048:	697a      	ldr	r2, [r7, #20]
 802504a:	69fb      	ldr	r3, [r7, #28]
 802504c:	4413      	add	r3, r2
 802504e:	b2ca      	uxtb	r2, r1
 8025050:	701a      	strb	r2, [r3, #0]
         }

         //Adjust the length of the decoded data
         n++;
 8025052:	69fb      	ldr	r3, [r7, #28]
 8025054:	3301      	adds	r3, #1
 8025056:	61fb      	str	r3, [r7, #28]
         //Skip trailing pad characters
         i++;
 8025058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802505a:	3301      	adds	r3, #1
 802505c:	627b      	str	r3, [r7, #36]	@ 0x24
 802505e:	e001      	b.n	8025064 <base64Decode+0x174>
      }
      else
      {
         //The length of the input string must be a multiple of 4
         error = ERROR_INVALID_LENGTH;
 8025060:	23ec      	movs	r3, #236	@ 0xec
 8025062:	85fb      	strh	r3, [r7, #46]	@ 0x2e
      }
   }

   //Total number of bytes that have been written
   *outputLen = n;
 8025064:	683b      	ldr	r3, [r7, #0]
 8025066:	69fa      	ldr	r2, [r7, #28]
 8025068:	601a      	str	r2, [r3, #0]

   //Return status code
   return error;
 802506a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 802506c:	4618      	mov	r0, r3
 802506e:	3734      	adds	r7, #52	@ 0x34
 8025070:	46bd      	mov	sp, r7
 8025072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025076:	4770      	bx	lr
 8025078:	08031a4c 	.word	0x08031a4c

0802507c <oidComp>:
 * @retval 1 The second OID lexicographically precedes the first OID
 **/

int_t oidComp(const uint8_t *oid1, size_t oidLen1, const uint8_t *oid2,
   size_t oidLen2)
{
 802507c:	b580      	push	{r7, lr}
 802507e:	b08c      	sub	sp, #48	@ 0x30
 8025080:	af00      	add	r7, sp, #0
 8025082:	60f8      	str	r0, [r7, #12]
 8025084:	60b9      	str	r1, [r7, #8]
 8025086:	607a      	str	r2, [r7, #4]
 8025088:	603b      	str	r3, [r7, #0]
   size_t pos2;
   bool_t more1;
   bool_t more2;

   //Initialize variables
   res = 0;
 802508a:	2300      	movs	r3, #0
 802508c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   n1 = 0;
 802508e:	2300      	movs	r3, #0
 8025090:	62bb      	str	r3, [r7, #40]	@ 0x28
   n2 = 0;
 8025092:	2300      	movs	r3, #0
 8025094:	627b      	str	r3, [r7, #36]	@ 0x24
   pos1 = 0;
 8025096:	2300      	movs	r3, #0
 8025098:	623b      	str	r3, [r7, #32]
   pos2 = 0;
 802509a:	2300      	movs	r3, #0
 802509c:	61fb      	str	r3, [r7, #28]
   more1 = TRUE;
 802509e:	2301      	movs	r3, #1
 80250a0:	61bb      	str	r3, [r7, #24]
   more2 = TRUE;
 80250a2:	2301      	movs	r3, #1
 80250a4:	617b      	str	r3, [r7, #20]

   //Perform lexicographical comparison
   while(res == 0)
 80250a6:	e0b3      	b.n	8025210 <oidComp+0x194>
   {
      //Extract sub-identifier from first OID
      if(more1)
 80250a8:	69bb      	ldr	r3, [r7, #24]
 80250aa:	2b00      	cmp	r3, #0
 80250ac:	d035      	beq.n	802511a <oidComp+0x9e>
      {
         if(pos1 >= oidLen1)
 80250ae:	6a3a      	ldr	r2, [r7, #32]
 80250b0:	68bb      	ldr	r3, [r7, #8]
 80250b2:	429a      	cmp	r2, r3
 80250b4:	d302      	bcc.n	80250bc <oidComp+0x40>
         {
            more1 = FALSE;
 80250b6:	2300      	movs	r3, #0
 80250b8:	61bb      	str	r3, [r7, #24]
 80250ba:	e02e      	b.n	802511a <oidComp+0x9e>
         }
         else if(pos1 == 0)
 80250bc:	6a3b      	ldr	r3, [r7, #32]
 80250be:	2b00      	cmp	r3, #0
 80250c0:	d108      	bne.n	80250d4 <oidComp+0x58>
         {
            pos1++;
 80250c2:	6a3b      	ldr	r3, [r7, #32]
 80250c4:	3301      	adds	r3, #1
 80250c6:	623b      	str	r3, [r7, #32]
            n1++;
 80250c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80250ca:	3301      	adds	r3, #1
 80250cc:	62bb      	str	r3, [r7, #40]	@ 0x28
            more1 = FALSE;
 80250ce:	2300      	movs	r3, #0
 80250d0:	61bb      	str	r3, [r7, #24]
 80250d2:	e022      	b.n	802511a <oidComp+0x9e>
         }
         else if(n1 == 0 && oid1[pos1] == OID_MORE_FLAG)
 80250d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80250d6:	2b00      	cmp	r3, #0
 80250d8:	d109      	bne.n	80250ee <oidComp+0x72>
 80250da:	68fa      	ldr	r2, [r7, #12]
 80250dc:	6a3b      	ldr	r3, [r7, #32]
 80250de:	4413      	add	r3, r2
 80250e0:	781b      	ldrb	r3, [r3, #0]
 80250e2:	2b80      	cmp	r3, #128	@ 0x80
 80250e4:	d103      	bne.n	80250ee <oidComp+0x72>
         {
            pos1++;
 80250e6:	6a3b      	ldr	r3, [r7, #32]
 80250e8:	3301      	adds	r3, #1
 80250ea:	623b      	str	r3, [r7, #32]
 80250ec:	e015      	b.n	802511a <oidComp+0x9e>
         }
         else if((oid1[pos1] & OID_MORE_FLAG) != 0)
 80250ee:	68fa      	ldr	r2, [r7, #12]
 80250f0:	6a3b      	ldr	r3, [r7, #32]
 80250f2:	4413      	add	r3, r2
 80250f4:	781b      	ldrb	r3, [r3, #0]
 80250f6:	b25b      	sxtb	r3, r3
 80250f8:	2b00      	cmp	r3, #0
 80250fa:	da06      	bge.n	802510a <oidComp+0x8e>
         {
            pos1++;
 80250fc:	6a3b      	ldr	r3, [r7, #32]
 80250fe:	3301      	adds	r3, #1
 8025100:	623b      	str	r3, [r7, #32]
            n1++;
 8025102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8025104:	3301      	adds	r3, #1
 8025106:	62bb      	str	r3, [r7, #40]	@ 0x28
 8025108:	e007      	b.n	802511a <oidComp+0x9e>
         }
         else
         {
            pos1++;
 802510a:	6a3b      	ldr	r3, [r7, #32]
 802510c:	3301      	adds	r3, #1
 802510e:	623b      	str	r3, [r7, #32]
            n1++;
 8025110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8025112:	3301      	adds	r3, #1
 8025114:	62bb      	str	r3, [r7, #40]	@ 0x28
            more1 = FALSE;
 8025116:	2300      	movs	r3, #0
 8025118:	61bb      	str	r3, [r7, #24]
         }
      }

      //Extract sub-identifier from second OID
      if(more2)
 802511a:	697b      	ldr	r3, [r7, #20]
 802511c:	2b00      	cmp	r3, #0
 802511e:	d035      	beq.n	802518c <oidComp+0x110>
      {
         if(pos2 >= oidLen2)
 8025120:	69fa      	ldr	r2, [r7, #28]
 8025122:	683b      	ldr	r3, [r7, #0]
 8025124:	429a      	cmp	r2, r3
 8025126:	d302      	bcc.n	802512e <oidComp+0xb2>
         {
            more2 = FALSE;
 8025128:	2300      	movs	r3, #0
 802512a:	617b      	str	r3, [r7, #20]
 802512c:	e02e      	b.n	802518c <oidComp+0x110>
         }
         else if(pos2 == 0)
 802512e:	69fb      	ldr	r3, [r7, #28]
 8025130:	2b00      	cmp	r3, #0
 8025132:	d108      	bne.n	8025146 <oidComp+0xca>
         {
            pos2++;
 8025134:	69fb      	ldr	r3, [r7, #28]
 8025136:	3301      	adds	r3, #1
 8025138:	61fb      	str	r3, [r7, #28]
            n2++;
 802513a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802513c:	3301      	adds	r3, #1
 802513e:	627b      	str	r3, [r7, #36]	@ 0x24
            more2 = FALSE;
 8025140:	2300      	movs	r3, #0
 8025142:	617b      	str	r3, [r7, #20]
 8025144:	e022      	b.n	802518c <oidComp+0x110>
         }
         else if(n2 == 0 && oid2[pos2] == OID_MORE_FLAG)
 8025146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025148:	2b00      	cmp	r3, #0
 802514a:	d109      	bne.n	8025160 <oidComp+0xe4>
 802514c:	687a      	ldr	r2, [r7, #4]
 802514e:	69fb      	ldr	r3, [r7, #28]
 8025150:	4413      	add	r3, r2
 8025152:	781b      	ldrb	r3, [r3, #0]
 8025154:	2b80      	cmp	r3, #128	@ 0x80
 8025156:	d103      	bne.n	8025160 <oidComp+0xe4>
         {
            pos2++;
 8025158:	69fb      	ldr	r3, [r7, #28]
 802515a:	3301      	adds	r3, #1
 802515c:	61fb      	str	r3, [r7, #28]
 802515e:	e015      	b.n	802518c <oidComp+0x110>
         }
         else if((oid2[pos2] & OID_MORE_FLAG) != 0)
 8025160:	687a      	ldr	r2, [r7, #4]
 8025162:	69fb      	ldr	r3, [r7, #28]
 8025164:	4413      	add	r3, r2
 8025166:	781b      	ldrb	r3, [r3, #0]
 8025168:	b25b      	sxtb	r3, r3
 802516a:	2b00      	cmp	r3, #0
 802516c:	da06      	bge.n	802517c <oidComp+0x100>
         {
            pos2++;
 802516e:	69fb      	ldr	r3, [r7, #28]
 8025170:	3301      	adds	r3, #1
 8025172:	61fb      	str	r3, [r7, #28]
            n2++;
 8025174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025176:	3301      	adds	r3, #1
 8025178:	627b      	str	r3, [r7, #36]	@ 0x24
 802517a:	e007      	b.n	802518c <oidComp+0x110>
         }
         else
         {
            pos2++;
 802517c:	69fb      	ldr	r3, [r7, #28]
 802517e:	3301      	adds	r3, #1
 8025180:	61fb      	str	r3, [r7, #28]
            n2++;
 8025182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025184:	3301      	adds	r3, #1
 8025186:	627b      	str	r3, [r7, #36]	@ 0x24
            more2 = FALSE;
 8025188:	2300      	movs	r3, #0
 802518a:	617b      	str	r3, [r7, #20]
         }
      }

      //Compare sub-identifiers
      if(!more1 && !more2)
 802518c:	69bb      	ldr	r3, [r7, #24]
 802518e:	2b00      	cmp	r3, #0
 8025190:	d13e      	bne.n	8025210 <oidComp+0x194>
 8025192:	697b      	ldr	r3, [r7, #20]
 8025194:	2b00      	cmp	r3, #0
 8025196:	d13b      	bne.n	8025210 <oidComp+0x194>
      {
         //Check the length of the sub-identifiers
         if(n1 == 0 && n2 == 0)
 8025198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802519a:	2b00      	cmp	r3, #0
 802519c:	d105      	bne.n	80251aa <oidComp+0x12e>
 802519e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80251a0:	2b00      	cmp	r3, #0
 80251a2:	d102      	bne.n	80251aa <oidComp+0x12e>
         {
            res = 0;
 80251a4:	2300      	movs	r3, #0
 80251a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80251a8:	e036      	b.n	8025218 <oidComp+0x19c>
         }
         else if(n1 < n2)
 80251aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80251ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80251ae:	429a      	cmp	r2, r3
 80251b0:	d203      	bcs.n	80251ba <oidComp+0x13e>
         {
            res = -1;
 80251b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80251b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80251b8:	e02a      	b.n	8025210 <oidComp+0x194>
         }
         else if(n1 > n2)
 80251ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80251bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80251be:	429a      	cmp	r2, r3
 80251c0:	d902      	bls.n	80251c8 <oidComp+0x14c>
         {
            res = 1;
 80251c2:	2301      	movs	r3, #1
 80251c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80251c6:	e023      	b.n	8025210 <oidComp+0x194>
         }
         else
         {
            //Compare sub-identifier values
            res = osMemcmp(oid1 + pos1 - n1, oid2 + pos2 - n2, n1);
 80251c8:	6a3a      	ldr	r2, [r7, #32]
 80251ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80251cc:	1ad3      	subs	r3, r2, r3
 80251ce:	68fa      	ldr	r2, [r7, #12]
 80251d0:	18d0      	adds	r0, r2, r3
 80251d2:	69fa      	ldr	r2, [r7, #28]
 80251d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80251d6:	1ad3      	subs	r3, r2, r3
 80251d8:	687a      	ldr	r2, [r7, #4]
 80251da:	4413      	add	r3, r2
 80251dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80251de:	4619      	mov	r1, r3
 80251e0:	f00a fba4 	bl	802f92c <memcmp>
 80251e4:	62f8      	str	r0, [r7, #44]	@ 0x2c

            //Check comparison result
            if(res < 0)
 80251e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80251e8:	2b00      	cmp	r3, #0
 80251ea:	da03      	bge.n	80251f4 <oidComp+0x178>
            {
               res = -1;
 80251ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80251f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80251f2:	e00d      	b.n	8025210 <oidComp+0x194>
            }
            else if(res > 0)
 80251f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80251f6:	2b00      	cmp	r3, #0
 80251f8:	dd02      	ble.n	8025200 <oidComp+0x184>
            {
               res = 1;
 80251fa:	2301      	movs	r3, #1
 80251fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80251fe:	e007      	b.n	8025210 <oidComp+0x194>
            }
            else
            {
               //Decode next sub-identifiers
               n1 = 0;
 8025200:	2300      	movs	r3, #0
 8025202:	62bb      	str	r3, [r7, #40]	@ 0x28
               n2 = 0;
 8025204:	2300      	movs	r3, #0
 8025206:	627b      	str	r3, [r7, #36]	@ 0x24
               more1 = TRUE;
 8025208:	2301      	movs	r3, #1
 802520a:	61bb      	str	r3, [r7, #24]
               more2 = TRUE;
 802520c:	2301      	movs	r3, #1
 802520e:	617b      	str	r3, [r7, #20]
   while(res == 0)
 8025210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8025212:	2b00      	cmp	r3, #0
 8025214:	f43f af48 	beq.w	80250a8 <oidComp+0x2c>
         }
      }
   }

   //Return comparison result
   return res;
 8025218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 802521a:	4618      	mov	r0, r3
 802521c:	3730      	adds	r7, #48	@ 0x30
 802521e:	46bd      	mov	sp, r7
 8025220:	bd80      	pop	{r7, pc}
	...

08025224 <stm32f4xxCryptoInit>:
 * @brief Initialize hardware cryptographic accelerator
 * @return Error code
 **/

error_t stm32f4xxCryptoInit(void)
{
 8025224:	b580      	push	{r7, lr}
 8025226:	b082      	sub	sp, #8
 8025228:	af00      	add	r7, sp, #0
   error_t error;

   //Initialize status code
   error = NO_ERROR;
 802522a:	2300      	movs	r3, #0
 802522c:	80fb      	strh	r3, [r7, #6]

   //Create a mutex to prevent simultaneous access to the hardware
   //cryptographic accelerator
   if(!osCreateMutex(&stm32f4xxCryptoMutex))
 802522e:	480a      	ldr	r0, [pc, #40]	@ (8025258 <stm32f4xxCryptoInit+0x34>)
 8025230:	f7fc f8b8 	bl	80213a4 <osCreateMutex>
 8025234:	4603      	mov	r3, r0
 8025236:	2b00      	cmp	r3, #0
 8025238:	d101      	bne.n	802523e <stm32f4xxCryptoInit+0x1a>
   {
      //Failed to create mutex
      error = ERROR_OUT_OF_RESOURCES;
 802523a:	2365      	movs	r3, #101	@ 0x65
 802523c:	80fb      	strh	r3, [r7, #6]
   }

#if (STM32F4XX_CRYPTO_TRNG_SUPPORT == ENABLED)
   //Check status code
   if(!error)
 802523e:	88fb      	ldrh	r3, [r7, #6]
 8025240:	2b00      	cmp	r3, #0
 8025242:	d103      	bne.n	802524c <stm32f4xxCryptoInit+0x28>
   {
      //Initialize TRNG module
      error = trngInit();
 8025244:	f000 f80a 	bl	802525c <trngInit>
 8025248:	4603      	mov	r3, r0
 802524a:	80fb      	strh	r3, [r7, #6]
      error = crypInit();
   }
#endif

   //Return status code
   return error;
 802524c:	88fb      	ldrh	r3, [r7, #6]
}
 802524e:	4618      	mov	r0, r3
 8025250:	3708      	adds	r7, #8
 8025252:	46bd      	mov	sp, r7
 8025254:	bd80      	pop	{r7, pc}
 8025256:	bf00      	nop
 8025258:	20000120 	.word	0x20000120

0802525c <trngInit>:
 * @brief TRNG module initialization
 * @return Error code
 **/

error_t trngInit(void)
{
 802525c:	b580      	push	{r7, lr}
 802525e:	b082      	sub	sp, #8
 8025260:	af00      	add	r7, sp, #0
   HAL_StatusTypeDef status;

   //Enable RNG peripheral clock
   __HAL_RCC_RNG_CLK_ENABLE();
 8025262:	2300      	movs	r3, #0
 8025264:	603b      	str	r3, [r7, #0]
 8025266:	4b13      	ldr	r3, [pc, #76]	@ (80252b4 <trngInit+0x58>)
 8025268:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802526a:	4a12      	ldr	r2, [pc, #72]	@ (80252b4 <trngInit+0x58>)
 802526c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8025270:	6353      	str	r3, [r2, #52]	@ 0x34
 8025272:	4b10      	ldr	r3, [pc, #64]	@ (80252b4 <trngInit+0x58>)
 8025274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8025276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802527a:	603b      	str	r3, [r7, #0]
 802527c:	683b      	ldr	r3, [r7, #0]

   //Set instance
   RNG_Handle.Instance = RNG;
 802527e:	4b0e      	ldr	r3, [pc, #56]	@ (80252b8 <trngInit+0x5c>)
 8025280:	4a0e      	ldr	r2, [pc, #56]	@ (80252bc <trngInit+0x60>)
 8025282:	601a      	str	r2, [r3, #0]

   //Reset RNG module
   status = HAL_RNG_DeInit(&RNG_Handle);
 8025284:	480c      	ldr	r0, [pc, #48]	@ (80252b8 <trngInit+0x5c>)
 8025286:	f007 fe57 	bl	802cf38 <HAL_RNG_DeInit>
 802528a:	4603      	mov	r3, r0
 802528c:	71fb      	strb	r3, [r7, #7]

   //Check status code
   if(status == HAL_OK)
 802528e:	79fb      	ldrb	r3, [r7, #7]
 8025290:	2b00      	cmp	r3, #0
 8025292:	d104      	bne.n	802529e <trngInit+0x42>
   {
      //Initialize RNG module
      status = HAL_RNG_Init(&RNG_Handle);
 8025294:	4808      	ldr	r0, [pc, #32]	@ (80252b8 <trngInit+0x5c>)
 8025296:	f007 fe25 	bl	802cee4 <HAL_RNG_Init>
 802529a:	4603      	mov	r3, r0
 802529c:	71fb      	strb	r3, [r7, #7]
   }

   //Return status code
   return (status == HAL_OK) ? NO_ERROR : ERROR_FAILURE;
 802529e:	79fb      	ldrb	r3, [r7, #7]
 80252a0:	2b00      	cmp	r3, #0
 80252a2:	bf14      	ite	ne
 80252a4:	2301      	movne	r3, #1
 80252a6:	2300      	moveq	r3, #0
 80252a8:	b2db      	uxtb	r3, r3
}
 80252aa:	4618      	mov	r0, r3
 80252ac:	3708      	adds	r7, #8
 80252ae:	46bd      	mov	sp, r7
 80252b0:	bd80      	pop	{r7, pc}
 80252b2:	bf00      	nop
 80252b4:	40023800 	.word	0x40023800
 80252b8:	20000124 	.word	0x20000124
 80252bc:	50060800 	.word	0x50060800

080252c0 <sha256Compute>:
 * @param[out] digest Pointer to the calculated digest
 * @return Error code
 **/

__weak_func error_t sha256Compute(const void *data, size_t length, uint8_t *digest)
{
 80252c0:	b580      	push	{r7, lr}
 80252c2:	b086      	sub	sp, #24
 80252c4:	af00      	add	r7, sp, #0
 80252c6:	60f8      	str	r0, [r7, #12]
 80252c8:	60b9      	str	r1, [r7, #8]
 80252ca:	607a      	str	r2, [r7, #4]
#else
   Sha256Context context[1];
#endif

   //Check parameters
   if(data == NULL && length != 0)
 80252cc:	68fb      	ldr	r3, [r7, #12]
 80252ce:	2b00      	cmp	r3, #0
 80252d0:	d104      	bne.n	80252dc <sha256Compute+0x1c>
 80252d2:	68bb      	ldr	r3, [r7, #8]
 80252d4:	2b00      	cmp	r3, #0
 80252d6:	d001      	beq.n	80252dc <sha256Compute+0x1c>
      return ERROR_INVALID_PARAMETER;
 80252d8:	2302      	movs	r3, #2
 80252da:	e01d      	b.n	8025318 <sha256Compute+0x58>

   if(digest == NULL)
 80252dc:	687b      	ldr	r3, [r7, #4]
 80252de:	2b00      	cmp	r3, #0
 80252e0:	d101      	bne.n	80252e6 <sha256Compute+0x26>
      return ERROR_INVALID_PARAMETER;
 80252e2:	2302      	movs	r3, #2
 80252e4:	e018      	b.n	8025318 <sha256Compute+0x58>

#if (CRYPTO_STATIC_MEM_SUPPORT == DISABLED)
   //Allocate a memory buffer to hold the SHA-256 context
   context = cryptoAllocMem(sizeof(Sha256Context));
 80252e6:	2070      	movs	r0, #112	@ 0x70
 80252e8:	f7fc f867 	bl	80213ba <osAllocMem>
 80252ec:	6178      	str	r0, [r7, #20]
   //Failed to allocate memory?
   if(context == NULL)
 80252ee:	697b      	ldr	r3, [r7, #20]
 80252f0:	2b00      	cmp	r3, #0
 80252f2:	d101      	bne.n	80252f8 <sha256Compute+0x38>
      return ERROR_OUT_OF_MEMORY;
 80252f4:	2364      	movs	r3, #100	@ 0x64
 80252f6:	e00f      	b.n	8025318 <sha256Compute+0x58>
#endif

   //Initialize the SHA-256 context
   sha256Init(context);
 80252f8:	6978      	ldr	r0, [r7, #20]
 80252fa:	f000 f811 	bl	8025320 <sha256Init>
   //Digest the message
   sha256Update(context, data, length);
 80252fe:	68ba      	ldr	r2, [r7, #8]
 8025300:	68f9      	ldr	r1, [r7, #12]
 8025302:	6978      	ldr	r0, [r7, #20]
 8025304:	f000 f848 	bl	8025398 <sha256Update>
   //Finalize the SHA-256 message digest
   sha256Final(context, digest);
 8025308:	6879      	ldr	r1, [r7, #4]
 802530a:	6978      	ldr	r0, [r7, #20]
 802530c:	f000 f890 	bl	8025430 <sha256Final>

#if (CRYPTO_STATIC_MEM_SUPPORT == DISABLED)
   //Free previously allocated memory
   cryptoFreeMem(context);
 8025310:	6978      	ldr	r0, [r7, #20]
 8025312:	f7fc f860 	bl	80213d6 <osFreeMem>
#endif

   //Successful processing
   return NO_ERROR;
 8025316:	2300      	movs	r3, #0
}
 8025318:	4618      	mov	r0, r3
 802531a:	3718      	adds	r7, #24
 802531c:	46bd      	mov	sp, r7
 802531e:	bd80      	pop	{r7, pc}

08025320 <sha256Init>:
 * @brief Initialize SHA-256 message digest context
 * @param[in] context Pointer to the SHA-256 context to initialize
 **/

__weak_func void sha256Init(Sha256Context *context)
{
 8025320:	b480      	push	{r7}
 8025322:	b083      	sub	sp, #12
 8025324:	af00      	add	r7, sp, #0
 8025326:	6078      	str	r0, [r7, #4]
   //Set initial hash value
   context->h[0] = 0x6A09E667;
 8025328:	687b      	ldr	r3, [r7, #4]
 802532a:	4a13      	ldr	r2, [pc, #76]	@ (8025378 <sha256Init+0x58>)
 802532c:	601a      	str	r2, [r3, #0]
   context->h[1] = 0xBB67AE85;
 802532e:	687b      	ldr	r3, [r7, #4]
 8025330:	4a12      	ldr	r2, [pc, #72]	@ (802537c <sha256Init+0x5c>)
 8025332:	605a      	str	r2, [r3, #4]
   context->h[2] = 0x3C6EF372;
 8025334:	687b      	ldr	r3, [r7, #4]
 8025336:	4a12      	ldr	r2, [pc, #72]	@ (8025380 <sha256Init+0x60>)
 8025338:	609a      	str	r2, [r3, #8]
   context->h[3] = 0xA54FF53A;
 802533a:	687b      	ldr	r3, [r7, #4]
 802533c:	4a11      	ldr	r2, [pc, #68]	@ (8025384 <sha256Init+0x64>)
 802533e:	60da      	str	r2, [r3, #12]
   context->h[4] = 0x510E527F;
 8025340:	687b      	ldr	r3, [r7, #4]
 8025342:	4a11      	ldr	r2, [pc, #68]	@ (8025388 <sha256Init+0x68>)
 8025344:	611a      	str	r2, [r3, #16]
   context->h[5] = 0x9B05688C;
 8025346:	687b      	ldr	r3, [r7, #4]
 8025348:	4a10      	ldr	r2, [pc, #64]	@ (802538c <sha256Init+0x6c>)
 802534a:	615a      	str	r2, [r3, #20]
   context->h[6] = 0x1F83D9AB;
 802534c:	687b      	ldr	r3, [r7, #4]
 802534e:	4a10      	ldr	r2, [pc, #64]	@ (8025390 <sha256Init+0x70>)
 8025350:	619a      	str	r2, [r3, #24]
   context->h[7] = 0x5BE0CD19;
 8025352:	687b      	ldr	r3, [r7, #4]
 8025354:	4a0f      	ldr	r2, [pc, #60]	@ (8025394 <sha256Init+0x74>)
 8025356:	61da      	str	r2, [r3, #28]

   //Number of bytes in the buffer
   context->size = 0;
 8025358:	687b      	ldr	r3, [r7, #4]
 802535a:	2200      	movs	r2, #0
 802535c:	661a      	str	r2, [r3, #96]	@ 0x60
   //Total length of the message
   context->totalSize = 0;
 802535e:	6879      	ldr	r1, [r7, #4]
 8025360:	f04f 0200 	mov.w	r2, #0
 8025364:	f04f 0300 	mov.w	r3, #0
 8025368:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
}
 802536c:	bf00      	nop
 802536e:	370c      	adds	r7, #12
 8025370:	46bd      	mov	sp, r7
 8025372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025376:	4770      	bx	lr
 8025378:	6a09e667 	.word	0x6a09e667
 802537c:	bb67ae85 	.word	0xbb67ae85
 8025380:	3c6ef372 	.word	0x3c6ef372
 8025384:	a54ff53a 	.word	0xa54ff53a
 8025388:	510e527f 	.word	0x510e527f
 802538c:	9b05688c 	.word	0x9b05688c
 8025390:	1f83d9ab 	.word	0x1f83d9ab
 8025394:	5be0cd19 	.word	0x5be0cd19

08025398 <sha256Update>:
 * @param[in] data Pointer to the buffer being hashed
 * @param[in] length Length of the buffer
 **/

__weak_func void sha256Update(Sha256Context *context, const void *data, size_t length)
{
 8025398:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 802539c:	b086      	sub	sp, #24
 802539e:	af00      	add	r7, sp, #0
 80253a0:	60f8      	str	r0, [r7, #12]
 80253a2:	60b9      	str	r1, [r7, #8]
 80253a4:	607a      	str	r2, [r7, #4]
   size_t n;

   //Process the incoming data
   while(length > 0)
 80253a6:	e039      	b.n	802541c <sha256Update+0x84>
   {
      //The buffer can hold at most 64 bytes
      n = MIN(length, 64 - context->size);
 80253a8:	68fb      	ldr	r3, [r7, #12]
 80253aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80253ac:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80253b0:	687a      	ldr	r2, [r7, #4]
 80253b2:	4293      	cmp	r3, r2
 80253b4:	bf28      	it	cs
 80253b6:	4613      	movcs	r3, r2
 80253b8:	617b      	str	r3, [r7, #20]

      //Copy the data to the buffer
      osMemcpy(context->buffer + context->size, data, n);
 80253ba:	68fb      	ldr	r3, [r7, #12]
 80253bc:	f103 0220 	add.w	r2, r3, #32
 80253c0:	68fb      	ldr	r3, [r7, #12]
 80253c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80253c4:	4413      	add	r3, r2
 80253c6:	697a      	ldr	r2, [r7, #20]
 80253c8:	68b9      	ldr	r1, [r7, #8]
 80253ca:	4618      	mov	r0, r3
 80253cc:	f00a fb3c 	bl	802fa48 <memcpy>

      //Update the SHA-256 context
      context->size += n;
 80253d0:	68fb      	ldr	r3, [r7, #12]
 80253d2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80253d4:	697b      	ldr	r3, [r7, #20]
 80253d6:	441a      	add	r2, r3
 80253d8:	68fb      	ldr	r3, [r7, #12]
 80253da:	661a      	str	r2, [r3, #96]	@ 0x60
      context->totalSize += n;
 80253dc:	68fb      	ldr	r3, [r7, #12]
 80253de:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80253e2:	6979      	ldr	r1, [r7, #20]
 80253e4:	2000      	movs	r0, #0
 80253e6:	460c      	mov	r4, r1
 80253e8:	4605      	mov	r5, r0
 80253ea:	eb12 0804 	adds.w	r8, r2, r4
 80253ee:	eb43 0905 	adc.w	r9, r3, r5
 80253f2:	68fb      	ldr	r3, [r7, #12]
 80253f4:	e9c3 891a 	strd	r8, r9, [r3, #104]	@ 0x68
      //Advance the data pointer
      data = (uint8_t *) data + n;
 80253f8:	68ba      	ldr	r2, [r7, #8]
 80253fa:	697b      	ldr	r3, [r7, #20]
 80253fc:	4413      	add	r3, r2
 80253fe:	60bb      	str	r3, [r7, #8]
      //Remaining bytes to process
      length -= n;
 8025400:	687a      	ldr	r2, [r7, #4]
 8025402:	697b      	ldr	r3, [r7, #20]
 8025404:	1ad3      	subs	r3, r2, r3
 8025406:	607b      	str	r3, [r7, #4]

      //Process message in 16-word blocks
      if(context->size == 64)
 8025408:	68fb      	ldr	r3, [r7, #12]
 802540a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 802540c:	2b40      	cmp	r3, #64	@ 0x40
 802540e:	d105      	bne.n	802541c <sha256Update+0x84>
      {
         //Transform the 16-word block
         sha256ProcessBlock(context);
 8025410:	68f8      	ldr	r0, [r7, #12]
 8025412:	f000 f8d7 	bl	80255c4 <sha256ProcessBlock>
         //Empty the buffer
         context->size = 0;
 8025416:	68fb      	ldr	r3, [r7, #12]
 8025418:	2200      	movs	r2, #0
 802541a:	661a      	str	r2, [r3, #96]	@ 0x60
   while(length > 0)
 802541c:	687b      	ldr	r3, [r7, #4]
 802541e:	2b00      	cmp	r3, #0
 8025420:	d1c2      	bne.n	80253a8 <sha256Update+0x10>
      }
   }
}
 8025422:	bf00      	nop
 8025424:	bf00      	nop
 8025426:	3718      	adds	r7, #24
 8025428:	46bd      	mov	sp, r7
 802542a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08025430 <sha256Final>:
 * @param[in] context Pointer to the SHA-256 context
 * @param[out] digest Calculated digest
 **/

__weak_func void sha256Final(Sha256Context *context, uint8_t *digest)
{
 8025430:	b580      	push	{r7, lr}
 8025432:	b086      	sub	sp, #24
 8025434:	af00      	add	r7, sp, #0
 8025436:	6078      	str	r0, [r7, #4]
 8025438:	6039      	str	r1, [r7, #0]
   uint_t i;
   size_t paddingSize;
   uint64_t totalSize;

   //Length of the original message (before padding)
   totalSize = context->totalSize * 8;
 802543a:	687b      	ldr	r3, [r7, #4]
 802543c:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	@ 0x68
 8025440:	f04f 0200 	mov.w	r2, #0
 8025444:	f04f 0300 	mov.w	r3, #0
 8025448:	00cb      	lsls	r3, r1, #3
 802544a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 802544e:	00c2      	lsls	r2, r0, #3
 8025450:	e9c7 2302 	strd	r2, r3, [r7, #8]

   //Pad the message so that its length is congruent to 56 modulo 64
   if(context->size < 56)
 8025454:	687b      	ldr	r3, [r7, #4]
 8025456:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8025458:	2b37      	cmp	r3, #55	@ 0x37
 802545a:	d805      	bhi.n	8025468 <sha256Final+0x38>
   {
      paddingSize = 56 - context->size;
 802545c:	687b      	ldr	r3, [r7, #4]
 802545e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8025460:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8025464:	613b      	str	r3, [r7, #16]
 8025466:	e004      	b.n	8025472 <sha256Final+0x42>
   }
   else
   {
      paddingSize = 64 + 56 - context->size;
 8025468:	687b      	ldr	r3, [r7, #4]
 802546a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 802546c:	f1c3 0378 	rsb	r3, r3, #120	@ 0x78
 8025470:	613b      	str	r3, [r7, #16]
   }

   //Append padding
   sha256Update(context, padding, paddingSize);
 8025472:	693a      	ldr	r2, [r7, #16]
 8025474:	4930      	ldr	r1, [pc, #192]	@ (8025538 <sha256Final+0x108>)
 8025476:	6878      	ldr	r0, [r7, #4]
 8025478:	f7ff ff8e 	bl	8025398 <sha256Update>

   //Append the length of the original message
   for(i = 0; i < 8; i++)
 802547c:	2300      	movs	r3, #0
 802547e:	617b      	str	r3, [r7, #20]
 8025480:	e017      	b.n	80254b2 <sha256Final+0x82>
   {
      context->buffer[63 - i] = totalSize & 0xFF;
 8025482:	697b      	ldr	r3, [r7, #20]
 8025484:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8025488:	7a39      	ldrb	r1, [r7, #8]
 802548a:	687a      	ldr	r2, [r7, #4]
 802548c:	4413      	add	r3, r2
 802548e:	460a      	mov	r2, r1
 8025490:	f883 2020 	strb.w	r2, [r3, #32]
      totalSize >>= 8;
 8025494:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8025498:	f04f 0200 	mov.w	r2, #0
 802549c:	f04f 0300 	mov.w	r3, #0
 80254a0:	0a02      	lsrs	r2, r0, #8
 80254a2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80254a6:	0a0b      	lsrs	r3, r1, #8
 80254a8:	e9c7 2302 	strd	r2, r3, [r7, #8]
   for(i = 0; i < 8; i++)
 80254ac:	697b      	ldr	r3, [r7, #20]
 80254ae:	3301      	adds	r3, #1
 80254b0:	617b      	str	r3, [r7, #20]
 80254b2:	697b      	ldr	r3, [r7, #20]
 80254b4:	2b07      	cmp	r3, #7
 80254b6:	d9e4      	bls.n	8025482 <sha256Final+0x52>
   }

   //Calculate the message digest
   sha256ProcessBlock(context);
 80254b8:	6878      	ldr	r0, [r7, #4]
 80254ba:	f000 f883 	bl	80255c4 <sha256ProcessBlock>

   //Copy the resulting digest
   for(i = 0; i < (SHA256_DIGEST_SIZE / 4); i++)
 80254be:	2300      	movs	r3, #0
 80254c0:	617b      	str	r3, [r7, #20]
 80254c2:	e030      	b.n	8025526 <sha256Final+0xf6>
   {
      STORE32BE(context->h[i], digest + i * 4);
 80254c4:	687b      	ldr	r3, [r7, #4]
 80254c6:	697a      	ldr	r2, [r7, #20]
 80254c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80254cc:	0e19      	lsrs	r1, r3, #24
 80254ce:	697b      	ldr	r3, [r7, #20]
 80254d0:	009b      	lsls	r3, r3, #2
 80254d2:	683a      	ldr	r2, [r7, #0]
 80254d4:	4413      	add	r3, r2
 80254d6:	b2ca      	uxtb	r2, r1
 80254d8:	701a      	strb	r2, [r3, #0]
 80254da:	687b      	ldr	r3, [r7, #4]
 80254dc:	697a      	ldr	r2, [r7, #20]
 80254de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80254e2:	0c19      	lsrs	r1, r3, #16
 80254e4:	697b      	ldr	r3, [r7, #20]
 80254e6:	009b      	lsls	r3, r3, #2
 80254e8:	3301      	adds	r3, #1
 80254ea:	683a      	ldr	r2, [r7, #0]
 80254ec:	4413      	add	r3, r2
 80254ee:	b2ca      	uxtb	r2, r1
 80254f0:	701a      	strb	r2, [r3, #0]
 80254f2:	687b      	ldr	r3, [r7, #4]
 80254f4:	697a      	ldr	r2, [r7, #20]
 80254f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80254fa:	0a19      	lsrs	r1, r3, #8
 80254fc:	697b      	ldr	r3, [r7, #20]
 80254fe:	009b      	lsls	r3, r3, #2
 8025500:	3302      	adds	r3, #2
 8025502:	683a      	ldr	r2, [r7, #0]
 8025504:	4413      	add	r3, r2
 8025506:	b2ca      	uxtb	r2, r1
 8025508:	701a      	strb	r2, [r3, #0]
 802550a:	687b      	ldr	r3, [r7, #4]
 802550c:	697a      	ldr	r2, [r7, #20]
 802550e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8025512:	697b      	ldr	r3, [r7, #20]
 8025514:	009b      	lsls	r3, r3, #2
 8025516:	3303      	adds	r3, #3
 8025518:	683a      	ldr	r2, [r7, #0]
 802551a:	4413      	add	r3, r2
 802551c:	b2ca      	uxtb	r2, r1
 802551e:	701a      	strb	r2, [r3, #0]
   for(i = 0; i < (SHA256_DIGEST_SIZE / 4); i++)
 8025520:	697b      	ldr	r3, [r7, #20]
 8025522:	3301      	adds	r3, #1
 8025524:	617b      	str	r3, [r7, #20]
 8025526:	697b      	ldr	r3, [r7, #20]
 8025528:	2b07      	cmp	r3, #7
 802552a:	d9cb      	bls.n	80254c4 <sha256Final+0x94>
   }
}
 802552c:	bf00      	nop
 802552e:	bf00      	nop
 8025530:	3718      	adds	r7, #24
 8025532:	46bd      	mov	sp, r7
 8025534:	bd80      	pop	{r7, pc}
 8025536:	bf00      	nop
 8025538:	08031acc 	.word	0x08031acc

0802553c <sha256FinalRaw>:
 * @param[in] context Pointer to the SHA-256 context
 * @param[out] digest Calculated digest
 **/

__weak_func void sha256FinalRaw(Sha256Context *context, uint8_t *digest)
{
 802553c:	b480      	push	{r7}
 802553e:	b085      	sub	sp, #20
 8025540:	af00      	add	r7, sp, #0
 8025542:	6078      	str	r0, [r7, #4]
 8025544:	6039      	str	r1, [r7, #0]
   uint_t i;

   //Copy the resulting digest
   for(i = 0; i < (SHA256_DIGEST_SIZE / 4); i++)
 8025546:	2300      	movs	r3, #0
 8025548:	60fb      	str	r3, [r7, #12]
 802554a:	e030      	b.n	80255ae <sha256FinalRaw+0x72>
   {
      STORE32BE(context->h[i], digest + i * 4);
 802554c:	687b      	ldr	r3, [r7, #4]
 802554e:	68fa      	ldr	r2, [r7, #12]
 8025550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025554:	0e19      	lsrs	r1, r3, #24
 8025556:	68fb      	ldr	r3, [r7, #12]
 8025558:	009b      	lsls	r3, r3, #2
 802555a:	683a      	ldr	r2, [r7, #0]
 802555c:	4413      	add	r3, r2
 802555e:	b2ca      	uxtb	r2, r1
 8025560:	701a      	strb	r2, [r3, #0]
 8025562:	687b      	ldr	r3, [r7, #4]
 8025564:	68fa      	ldr	r2, [r7, #12]
 8025566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802556a:	0c19      	lsrs	r1, r3, #16
 802556c:	68fb      	ldr	r3, [r7, #12]
 802556e:	009b      	lsls	r3, r3, #2
 8025570:	3301      	adds	r3, #1
 8025572:	683a      	ldr	r2, [r7, #0]
 8025574:	4413      	add	r3, r2
 8025576:	b2ca      	uxtb	r2, r1
 8025578:	701a      	strb	r2, [r3, #0]
 802557a:	687b      	ldr	r3, [r7, #4]
 802557c:	68fa      	ldr	r2, [r7, #12]
 802557e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025582:	0a19      	lsrs	r1, r3, #8
 8025584:	68fb      	ldr	r3, [r7, #12]
 8025586:	009b      	lsls	r3, r3, #2
 8025588:	3302      	adds	r3, #2
 802558a:	683a      	ldr	r2, [r7, #0]
 802558c:	4413      	add	r3, r2
 802558e:	b2ca      	uxtb	r2, r1
 8025590:	701a      	strb	r2, [r3, #0]
 8025592:	687b      	ldr	r3, [r7, #4]
 8025594:	68fa      	ldr	r2, [r7, #12]
 8025596:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802559a:	68fb      	ldr	r3, [r7, #12]
 802559c:	009b      	lsls	r3, r3, #2
 802559e:	3303      	adds	r3, #3
 80255a0:	683a      	ldr	r2, [r7, #0]
 80255a2:	4413      	add	r3, r2
 80255a4:	b2ca      	uxtb	r2, r1
 80255a6:	701a      	strb	r2, [r3, #0]
   for(i = 0; i < (SHA256_DIGEST_SIZE / 4); i++)
 80255a8:	68fb      	ldr	r3, [r7, #12]
 80255aa:	3301      	adds	r3, #1
 80255ac:	60fb      	str	r3, [r7, #12]
 80255ae:	68fb      	ldr	r3, [r7, #12]
 80255b0:	2b07      	cmp	r3, #7
 80255b2:	d9cb      	bls.n	802554c <sha256FinalRaw+0x10>
   }
}
 80255b4:	bf00      	nop
 80255b6:	bf00      	nop
 80255b8:	3714      	adds	r7, #20
 80255ba:	46bd      	mov	sp, r7
 80255bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80255c0:	4770      	bx	lr
	...

080255c4 <sha256ProcessBlock>:
 * @brief Process message in 16-word blocks
 * @param[in] context Pointer to the SHA-256 context
 **/

__weak_func void sha256ProcessBlock(Sha256Context *context)
{
 80255c4:	b490      	push	{r4, r7}
 80255c6:	b08e      	sub	sp, #56	@ 0x38
 80255c8:	af00      	add	r7, sp, #0
 80255ca:	6078      	str	r0, [r7, #4]
   uint_t i;
   uint32_t temp1;
   uint32_t temp2;

   //Initialize the 8 working registers
   uint32_t a = context->h[0];
 80255cc:	687b      	ldr	r3, [r7, #4]
 80255ce:	681b      	ldr	r3, [r3, #0]
 80255d0:	633b      	str	r3, [r7, #48]	@ 0x30
   uint32_t b = context->h[1];
 80255d2:	687b      	ldr	r3, [r7, #4]
 80255d4:	685b      	ldr	r3, [r3, #4]
 80255d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   uint32_t c = context->h[2];
 80255d8:	687b      	ldr	r3, [r7, #4]
 80255da:	689b      	ldr	r3, [r3, #8]
 80255dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   uint32_t d = context->h[3];
 80255de:	687b      	ldr	r3, [r7, #4]
 80255e0:	68db      	ldr	r3, [r3, #12]
 80255e2:	627b      	str	r3, [r7, #36]	@ 0x24
   uint32_t e = context->h[4];
 80255e4:	687b      	ldr	r3, [r7, #4]
 80255e6:	691b      	ldr	r3, [r3, #16]
 80255e8:	623b      	str	r3, [r7, #32]
   uint32_t f = context->h[5];
 80255ea:	687b      	ldr	r3, [r7, #4]
 80255ec:	695b      	ldr	r3, [r3, #20]
 80255ee:	61fb      	str	r3, [r7, #28]
   uint32_t g = context->h[6];
 80255f0:	687b      	ldr	r3, [r7, #4]
 80255f2:	699b      	ldr	r3, [r3, #24]
 80255f4:	61bb      	str	r3, [r7, #24]
   uint32_t h = context->h[7];
 80255f6:	687b      	ldr	r3, [r7, #4]
 80255f8:	69db      	ldr	r3, [r3, #28]
 80255fa:	617b      	str	r3, [r7, #20]

   //Process message in 16-word blocks
   uint32_t *w = context->w;
 80255fc:	687b      	ldr	r3, [r7, #4]
 80255fe:	3320      	adds	r3, #32
 8025600:	613b      	str	r3, [r7, #16]

   //Convert from big-endian byte order to host byte order
   for(i = 0; i < 16; i++)
 8025602:	2300      	movs	r3, #0
 8025604:	637b      	str	r3, [r7, #52]	@ 0x34
 8025606:	e02d      	b.n	8025664 <sha256ProcessBlock+0xa0>
   {
      w[i] = LOAD32BE(context->buffer + i * 4);
 8025608:	687b      	ldr	r3, [r7, #4]
 802560a:	f103 0220 	add.w	r2, r3, #32
 802560e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025610:	009b      	lsls	r3, r3, #2
 8025612:	4413      	add	r3, r2
 8025614:	781b      	ldrb	r3, [r3, #0]
 8025616:	061a      	lsls	r2, r3, #24
 8025618:	687b      	ldr	r3, [r7, #4]
 802561a:	f103 0120 	add.w	r1, r3, #32
 802561e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025620:	009b      	lsls	r3, r3, #2
 8025622:	3301      	adds	r3, #1
 8025624:	440b      	add	r3, r1
 8025626:	781b      	ldrb	r3, [r3, #0]
 8025628:	041b      	lsls	r3, r3, #16
 802562a:	431a      	orrs	r2, r3
 802562c:	687b      	ldr	r3, [r7, #4]
 802562e:	f103 0120 	add.w	r1, r3, #32
 8025632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025634:	009b      	lsls	r3, r3, #2
 8025636:	3302      	adds	r3, #2
 8025638:	440b      	add	r3, r1
 802563a:	781b      	ldrb	r3, [r3, #0]
 802563c:	021b      	lsls	r3, r3, #8
 802563e:	431a      	orrs	r2, r3
 8025640:	687b      	ldr	r3, [r7, #4]
 8025642:	f103 0120 	add.w	r1, r3, #32
 8025646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025648:	009b      	lsls	r3, r3, #2
 802564a:	3303      	adds	r3, #3
 802564c:	440b      	add	r3, r1
 802564e:	781b      	ldrb	r3, [r3, #0]
 8025650:	4618      	mov	r0, r3
 8025652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025654:	009b      	lsls	r3, r3, #2
 8025656:	6939      	ldr	r1, [r7, #16]
 8025658:	440b      	add	r3, r1
 802565a:	4302      	orrs	r2, r0
 802565c:	601a      	str	r2, [r3, #0]
   for(i = 0; i < 16; i++)
 802565e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025660:	3301      	adds	r3, #1
 8025662:	637b      	str	r3, [r7, #52]	@ 0x34
 8025664:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025666:	2b0f      	cmp	r3, #15
 8025668:	d9ce      	bls.n	8025608 <sha256ProcessBlock+0x44>
   }

   //SHA-256 hash computation (alternate method)
   for(i = 0; i < 64; i++)
 802566a:	2300      	movs	r3, #0
 802566c:	637b      	str	r3, [r7, #52]	@ 0x34
 802566e:	e0aa      	b.n	80257c6 <sha256ProcessBlock+0x202>
   {
      //Prepare the message schedule
      if(i >= 16)
 8025670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025672:	2b0f      	cmp	r3, #15
 8025674:	d956      	bls.n	8025724 <sha256ProcessBlock+0x160>
      {
         W(i) += SIGMA4(W(i + 14)) + W(i + 9) + SIGMA3(W(i + 1));
 8025676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025678:	f003 030f 	and.w	r3, r3, #15
 802567c:	009b      	lsls	r3, r3, #2
 802567e:	693a      	ldr	r2, [r7, #16]
 8025680:	4413      	add	r3, r2
 8025682:	6819      	ldr	r1, [r3, #0]
 8025684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025686:	330e      	adds	r3, #14
 8025688:	f003 030f 	and.w	r3, r3, #15
 802568c:	009b      	lsls	r3, r3, #2
 802568e:	693a      	ldr	r2, [r7, #16]
 8025690:	4413      	add	r3, r2
 8025692:	681b      	ldr	r3, [r3, #0]
 8025694:	ea4f 4273 	mov.w	r2, r3, ror #17
 8025698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802569a:	330e      	adds	r3, #14
 802569c:	f003 030f 	and.w	r3, r3, #15
 80256a0:	009b      	lsls	r3, r3, #2
 80256a2:	6938      	ldr	r0, [r7, #16]
 80256a4:	4403      	add	r3, r0
 80256a6:	681b      	ldr	r3, [r3, #0]
 80256a8:	ea4f 43f3 	mov.w	r3, r3, ror #19
 80256ac:	405a      	eors	r2, r3
 80256ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80256b0:	330e      	adds	r3, #14
 80256b2:	f003 030f 	and.w	r3, r3, #15
 80256b6:	009b      	lsls	r3, r3, #2
 80256b8:	6938      	ldr	r0, [r7, #16]
 80256ba:	4403      	add	r3, r0
 80256bc:	681b      	ldr	r3, [r3, #0]
 80256be:	0a9b      	lsrs	r3, r3, #10
 80256c0:	405a      	eors	r2, r3
 80256c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80256c4:	3309      	adds	r3, #9
 80256c6:	f003 030f 	and.w	r3, r3, #15
 80256ca:	009b      	lsls	r3, r3, #2
 80256cc:	6938      	ldr	r0, [r7, #16]
 80256ce:	4403      	add	r3, r0
 80256d0:	681b      	ldr	r3, [r3, #0]
 80256d2:	441a      	add	r2, r3
 80256d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80256d6:	3301      	adds	r3, #1
 80256d8:	f003 030f 	and.w	r3, r3, #15
 80256dc:	009b      	lsls	r3, r3, #2
 80256de:	6938      	ldr	r0, [r7, #16]
 80256e0:	4403      	add	r3, r0
 80256e2:	681b      	ldr	r3, [r3, #0]
 80256e4:	ea4f 10f3 	mov.w	r0, r3, ror #7
 80256e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80256ea:	3301      	adds	r3, #1
 80256ec:	f003 030f 	and.w	r3, r3, #15
 80256f0:	009b      	lsls	r3, r3, #2
 80256f2:	693c      	ldr	r4, [r7, #16]
 80256f4:	4423      	add	r3, r4
 80256f6:	681b      	ldr	r3, [r3, #0]
 80256f8:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80256fc:	4058      	eors	r0, r3
 80256fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025700:	3301      	adds	r3, #1
 8025702:	f003 030f 	and.w	r3, r3, #15
 8025706:	009b      	lsls	r3, r3, #2
 8025708:	693c      	ldr	r4, [r7, #16]
 802570a:	4423      	add	r3, r4
 802570c:	681b      	ldr	r3, [r3, #0]
 802570e:	08db      	lsrs	r3, r3, #3
 8025710:	4043      	eors	r3, r0
 8025712:	441a      	add	r2, r3
 8025714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025716:	f003 030f 	and.w	r3, r3, #15
 802571a:	009b      	lsls	r3, r3, #2
 802571c:	6938      	ldr	r0, [r7, #16]
 802571e:	4403      	add	r3, r0
 8025720:	440a      	add	r2, r1
 8025722:	601a      	str	r2, [r3, #0]
      }

      //Calculate T1 and T2
      temp1 = h + SIGMA2(e) + CH(e, f, g) + k[i] + W(i);
 8025724:	6a3b      	ldr	r3, [r7, #32]
 8025726:	ea4f 12b3 	mov.w	r2, r3, ror #6
 802572a:	6a3b      	ldr	r3, [r7, #32]
 802572c:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8025730:	405a      	eors	r2, r3
 8025732:	6a3b      	ldr	r3, [r7, #32]
 8025734:	ea4f 6373 	mov.w	r3, r3, ror #25
 8025738:	405a      	eors	r2, r3
 802573a:	697b      	ldr	r3, [r7, #20]
 802573c:	441a      	add	r2, r3
 802573e:	6a39      	ldr	r1, [r7, #32]
 8025740:	69fb      	ldr	r3, [r7, #28]
 8025742:	4019      	ands	r1, r3
 8025744:	6a3b      	ldr	r3, [r7, #32]
 8025746:	43d8      	mvns	r0, r3
 8025748:	69bb      	ldr	r3, [r7, #24]
 802574a:	4003      	ands	r3, r0
 802574c:	430b      	orrs	r3, r1
 802574e:	441a      	add	r2, r3
 8025750:	4939      	ldr	r1, [pc, #228]	@ (8025838 <sha256ProcessBlock+0x274>)
 8025752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025754:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8025758:	441a      	add	r2, r3
 802575a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802575c:	f003 030f 	and.w	r3, r3, #15
 8025760:	009b      	lsls	r3, r3, #2
 8025762:	6939      	ldr	r1, [r7, #16]
 8025764:	440b      	add	r3, r1
 8025766:	681b      	ldr	r3, [r3, #0]
 8025768:	4413      	add	r3, r2
 802576a:	60fb      	str	r3, [r7, #12]
      temp2 = SIGMA1(a) + MAJ(a, b, c);
 802576c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802576e:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8025772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8025774:	ea4f 3373 	mov.w	r3, r3, ror #13
 8025778:	405a      	eors	r2, r3
 802577a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802577c:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8025780:	405a      	eors	r2, r3
 8025782:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8025784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8025786:	4319      	orrs	r1, r3
 8025788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802578a:	4019      	ands	r1, r3
 802578c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 802578e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8025790:	4003      	ands	r3, r0
 8025792:	430b      	orrs	r3, r1
 8025794:	4413      	add	r3, r2
 8025796:	60bb      	str	r3, [r7, #8]

      //Update working registers
      h = g;
 8025798:	69bb      	ldr	r3, [r7, #24]
 802579a:	617b      	str	r3, [r7, #20]
      g = f;
 802579c:	69fb      	ldr	r3, [r7, #28]
 802579e:	61bb      	str	r3, [r7, #24]
      f = e;
 80257a0:	6a3b      	ldr	r3, [r7, #32]
 80257a2:	61fb      	str	r3, [r7, #28]
      e = d + temp1;
 80257a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80257a6:	68fb      	ldr	r3, [r7, #12]
 80257a8:	4413      	add	r3, r2
 80257aa:	623b      	str	r3, [r7, #32]
      d = c;
 80257ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80257ae:	627b      	str	r3, [r7, #36]	@ 0x24
      c = b;
 80257b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80257b2:	62bb      	str	r3, [r7, #40]	@ 0x28
      b = a;
 80257b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80257b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      a = temp1 + temp2;
 80257b8:	68fa      	ldr	r2, [r7, #12]
 80257ba:	68bb      	ldr	r3, [r7, #8]
 80257bc:	4413      	add	r3, r2
 80257be:	633b      	str	r3, [r7, #48]	@ 0x30
   for(i = 0; i < 64; i++)
 80257c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80257c2:	3301      	adds	r3, #1
 80257c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80257c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80257c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80257ca:	f67f af51 	bls.w	8025670 <sha256ProcessBlock+0xac>
   }

   //Update the hash value
   context->h[0] += a;
 80257ce:	687b      	ldr	r3, [r7, #4]
 80257d0:	681a      	ldr	r2, [r3, #0]
 80257d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80257d4:	441a      	add	r2, r3
 80257d6:	687b      	ldr	r3, [r7, #4]
 80257d8:	601a      	str	r2, [r3, #0]
   context->h[1] += b;
 80257da:	687b      	ldr	r3, [r7, #4]
 80257dc:	685a      	ldr	r2, [r3, #4]
 80257de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80257e0:	441a      	add	r2, r3
 80257e2:	687b      	ldr	r3, [r7, #4]
 80257e4:	605a      	str	r2, [r3, #4]
   context->h[2] += c;
 80257e6:	687b      	ldr	r3, [r7, #4]
 80257e8:	689a      	ldr	r2, [r3, #8]
 80257ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80257ec:	441a      	add	r2, r3
 80257ee:	687b      	ldr	r3, [r7, #4]
 80257f0:	609a      	str	r2, [r3, #8]
   context->h[3] += d;
 80257f2:	687b      	ldr	r3, [r7, #4]
 80257f4:	68da      	ldr	r2, [r3, #12]
 80257f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80257f8:	441a      	add	r2, r3
 80257fa:	687b      	ldr	r3, [r7, #4]
 80257fc:	60da      	str	r2, [r3, #12]
   context->h[4] += e;
 80257fe:	687b      	ldr	r3, [r7, #4]
 8025800:	691a      	ldr	r2, [r3, #16]
 8025802:	6a3b      	ldr	r3, [r7, #32]
 8025804:	441a      	add	r2, r3
 8025806:	687b      	ldr	r3, [r7, #4]
 8025808:	611a      	str	r2, [r3, #16]
   context->h[5] += f;
 802580a:	687b      	ldr	r3, [r7, #4]
 802580c:	695a      	ldr	r2, [r3, #20]
 802580e:	69fb      	ldr	r3, [r7, #28]
 8025810:	441a      	add	r2, r3
 8025812:	687b      	ldr	r3, [r7, #4]
 8025814:	615a      	str	r2, [r3, #20]
   context->h[6] += g;
 8025816:	687b      	ldr	r3, [r7, #4]
 8025818:	699a      	ldr	r2, [r3, #24]
 802581a:	69bb      	ldr	r3, [r7, #24]
 802581c:	441a      	add	r2, r3
 802581e:	687b      	ldr	r3, [r7, #4]
 8025820:	619a      	str	r2, [r3, #24]
   context->h[7] += h;
 8025822:	687b      	ldr	r3, [r7, #4]
 8025824:	69da      	ldr	r2, [r3, #28]
 8025826:	697b      	ldr	r3, [r7, #20]
 8025828:	441a      	add	r2, r3
 802582a:	687b      	ldr	r3, [r7, #4]
 802582c:	61da      	str	r2, [r3, #28]
}
 802582e:	bf00      	nop
 8025830:	3738      	adds	r7, #56	@ 0x38
 8025832:	46bd      	mov	sp, r7
 8025834:	bc90      	pop	{r4, r7}
 8025836:	4770      	bx	lr
 8025838:	08031b0c 	.word	0x08031b0c

0802583c <mpiInit>:
 * @brief Initialize a multiple precision integer
 * @param[in,out] r Pointer to the multiple precision integer to be initialized
 **/

void mpiInit(Mpi *r)
{
 802583c:	b480      	push	{r7}
 802583e:	b083      	sub	sp, #12
 8025840:	af00      	add	r7, sp, #0
 8025842:	6078      	str	r0, [r7, #4]
   //Initialize structure
   r->sign = 1;
 8025844:	687b      	ldr	r3, [r7, #4]
 8025846:	2201      	movs	r2, #1
 8025848:	601a      	str	r2, [r3, #0]
   r->size = 0;
 802584a:	687b      	ldr	r3, [r7, #4]
 802584c:	2200      	movs	r2, #0
 802584e:	605a      	str	r2, [r3, #4]
#if (CRYPTO_STATIC_MEM_SUPPORT == DISABLED)
   r->data = NULL;
 8025850:	687b      	ldr	r3, [r7, #4]
 8025852:	2200      	movs	r2, #0
 8025854:	609a      	str	r2, [r3, #8]
#endif
}
 8025856:	bf00      	nop
 8025858:	370c      	adds	r7, #12
 802585a:	46bd      	mov	sp, r7
 802585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025860:	4770      	bx	lr

08025862 <mpiFree>:
 * @brief Release a multiple precision integer
 * @param[in,out] r Pointer to the multiple precision integer to be freed
 **/

void mpiFree(Mpi *r)
{
 8025862:	b580      	push	{r7, lr}
 8025864:	b084      	sub	sp, #16
 8025866:	af00      	add	r7, sp, #0
 8025868:	6078      	str	r0, [r7, #4]
   uint_t i;

#if (CRYPTO_STATIC_MEM_SUPPORT == DISABLED)
   //Any memory previously allocated?
   if(r->data != NULL)
 802586a:	687b      	ldr	r3, [r7, #4]
 802586c:	689b      	ldr	r3, [r3, #8]
 802586e:	2b00      	cmp	r3, #0
 8025870:	d019      	beq.n	80258a6 <mpiFree+0x44>
   {
      //Erase contents
      for(i = 0; i < r->size; i++)
 8025872:	2300      	movs	r3, #0
 8025874:	60fb      	str	r3, [r7, #12]
 8025876:	e009      	b.n	802588c <mpiFree+0x2a>
      {
         r->data[i] = 0;
 8025878:	687b      	ldr	r3, [r7, #4]
 802587a:	689a      	ldr	r2, [r3, #8]
 802587c:	68fb      	ldr	r3, [r7, #12]
 802587e:	009b      	lsls	r3, r3, #2
 8025880:	4413      	add	r3, r2
 8025882:	2200      	movs	r2, #0
 8025884:	601a      	str	r2, [r3, #0]
      for(i = 0; i < r->size; i++)
 8025886:	68fb      	ldr	r3, [r7, #12]
 8025888:	3301      	adds	r3, #1
 802588a:	60fb      	str	r3, [r7, #12]
 802588c:	687b      	ldr	r3, [r7, #4]
 802588e:	685b      	ldr	r3, [r3, #4]
 8025890:	68fa      	ldr	r2, [r7, #12]
 8025892:	429a      	cmp	r2, r3
 8025894:	d3f0      	bcc.n	8025878 <mpiFree+0x16>
      }

      //Release memory buffer
      cryptoFreeMem(r->data);
 8025896:	687b      	ldr	r3, [r7, #4]
 8025898:	689b      	ldr	r3, [r3, #8]
 802589a:	4618      	mov	r0, r3
 802589c:	f7fb fd9b 	bl	80213d6 <osFreeMem>
      r->data = NULL;
 80258a0:	687b      	ldr	r3, [r7, #4]
 80258a2:	2200      	movs	r2, #0
 80258a4:	609a      	str	r2, [r3, #8]
      r->data[i] = 0;
   }
#endif

   //Reset size to zero
   r->size = 0;
 80258a6:	687b      	ldr	r3, [r7, #4]
 80258a8:	2200      	movs	r2, #0
 80258aa:	605a      	str	r2, [r3, #4]
}
 80258ac:	bf00      	nop
 80258ae:	3710      	adds	r7, #16
 80258b0:	46bd      	mov	sp, r7
 80258b2:	bd80      	pop	{r7, pc}

080258b4 <mpiGrow>:
 * @param[in] size Desired size in words
 * @return Error code
 **/

error_t mpiGrow(Mpi *r, uint_t size)
{
 80258b4:	b580      	push	{r7, lr}
 80258b6:	b086      	sub	sp, #24
 80258b8:	af00      	add	r7, sp, #0
 80258ba:	6078      	str	r0, [r7, #4]
 80258bc:	6039      	str	r1, [r7, #0]
#if (CRYPTO_STATIC_MEM_SUPPORT == DISABLED)
   uint_t *data;
#endif

   //Initialize status code
   error = NO_ERROR;
 80258be:	2300      	movs	r3, #0
 80258c0:	82fb      	strh	r3, [r7, #22]

   //Ensure the parameter is valid
   size = MAX(size, 1);
 80258c2:	683b      	ldr	r3, [r7, #0]
 80258c4:	2b01      	cmp	r3, #1
 80258c6:	bf38      	it	cc
 80258c8:	2301      	movcc	r3, #1
 80258ca:	603b      	str	r3, [r7, #0]

   //Check whether the size of the multiple precision integer must be increased
   if(size > r->size)
 80258cc:	687b      	ldr	r3, [r7, #4]
 80258ce:	685b      	ldr	r3, [r3, #4]
 80258d0:	683a      	ldr	r2, [r7, #0]
 80258d2:	429a      	cmp	r2, r3
 80258d4:	d948      	bls.n	8025968 <mpiGrow+0xb4>
   {
#if (CRYPTO_STATIC_MEM_SUPPORT == DISABLED)
      //Allocate a new memory buffer
      data = cryptoAllocMem(size * sizeof(uint_t));
 80258d6:	683b      	ldr	r3, [r7, #0]
 80258d8:	009b      	lsls	r3, r3, #2
 80258da:	4618      	mov	r0, r3
 80258dc:	f7fb fd6d 	bl	80213ba <osAllocMem>
 80258e0:	60f8      	str	r0, [r7, #12]

      //Successful memory allocation?
      if(data != NULL)
 80258e2:	68fb      	ldr	r3, [r7, #12]
 80258e4:	2b00      	cmp	r3, #0
 80258e6:	d03d      	beq.n	8025964 <mpiGrow+0xb0>
      {
         //Any data to copy?
         if(r->size > 0)
 80258e8:	687b      	ldr	r3, [r7, #4]
 80258ea:	685b      	ldr	r3, [r3, #4]
 80258ec:	2b00      	cmp	r3, #0
 80258ee:	d021      	beq.n	8025934 <mpiGrow+0x80>
         {
            //Copy original data
            for(i = 0; i < r->size; i++)
 80258f0:	2300      	movs	r3, #0
 80258f2:	613b      	str	r3, [r7, #16]
 80258f4:	e014      	b.n	8025920 <mpiGrow+0x6c>
            {
               data[i] = r->data[i];
 80258f6:	687b      	ldr	r3, [r7, #4]
 80258f8:	689a      	ldr	r2, [r3, #8]
 80258fa:	693b      	ldr	r3, [r7, #16]
 80258fc:	009b      	lsls	r3, r3, #2
 80258fe:	441a      	add	r2, r3
 8025900:	693b      	ldr	r3, [r7, #16]
 8025902:	009b      	lsls	r3, r3, #2
 8025904:	68f9      	ldr	r1, [r7, #12]
 8025906:	440b      	add	r3, r1
 8025908:	6812      	ldr	r2, [r2, #0]
 802590a:	601a      	str	r2, [r3, #0]
               r->data[i] = 0;
 802590c:	687b      	ldr	r3, [r7, #4]
 802590e:	689a      	ldr	r2, [r3, #8]
 8025910:	693b      	ldr	r3, [r7, #16]
 8025912:	009b      	lsls	r3, r3, #2
 8025914:	4413      	add	r3, r2
 8025916:	2200      	movs	r2, #0
 8025918:	601a      	str	r2, [r3, #0]
            for(i = 0; i < r->size; i++)
 802591a:	693b      	ldr	r3, [r7, #16]
 802591c:	3301      	adds	r3, #1
 802591e:	613b      	str	r3, [r7, #16]
 8025920:	687b      	ldr	r3, [r7, #4]
 8025922:	685b      	ldr	r3, [r3, #4]
 8025924:	693a      	ldr	r2, [r7, #16]
 8025926:	429a      	cmp	r2, r3
 8025928:	d3e5      	bcc.n	80258f6 <mpiGrow+0x42>
            }

            //Release old memory buffer
            cryptoFreeMem(r->data);
 802592a:	687b      	ldr	r3, [r7, #4]
 802592c:	689b      	ldr	r3, [r3, #8]
 802592e:	4618      	mov	r0, r3
 8025930:	f7fb fd51 	bl	80213d6 <osFreeMem>
         }

         //Clear upper words
         for(i = r->size; i < size; i++)
 8025934:	687b      	ldr	r3, [r7, #4]
 8025936:	685b      	ldr	r3, [r3, #4]
 8025938:	613b      	str	r3, [r7, #16]
 802593a:	e008      	b.n	802594e <mpiGrow+0x9a>
         {
            data[i] = 0;
 802593c:	693b      	ldr	r3, [r7, #16]
 802593e:	009b      	lsls	r3, r3, #2
 8025940:	68fa      	ldr	r2, [r7, #12]
 8025942:	4413      	add	r3, r2
 8025944:	2200      	movs	r2, #0
 8025946:	601a      	str	r2, [r3, #0]
         for(i = r->size; i < size; i++)
 8025948:	693b      	ldr	r3, [r7, #16]
 802594a:	3301      	adds	r3, #1
 802594c:	613b      	str	r3, [r7, #16]
 802594e:	693a      	ldr	r2, [r7, #16]
 8025950:	683b      	ldr	r3, [r7, #0]
 8025952:	429a      	cmp	r2, r3
 8025954:	d3f2      	bcc.n	802593c <mpiGrow+0x88>
         }

         //Attach new memory buffer
         r->data = data;
 8025956:	687b      	ldr	r3, [r7, #4]
 8025958:	68fa      	ldr	r2, [r7, #12]
 802595a:	609a      	str	r2, [r3, #8]
         //Update the size of the multiple precision integer
         r->size = size;
 802595c:	687b      	ldr	r3, [r7, #4]
 802595e:	683a      	ldr	r2, [r7, #0]
 8025960:	605a      	str	r2, [r3, #4]
 8025962:	e001      	b.n	8025968 <mpiGrow+0xb4>
      }
      else
      {
         //Failed to allocate memory
         error = ERROR_OUT_OF_MEMORY;
 8025964:	2364      	movs	r3, #100	@ 0x64
 8025966:	82fb      	strh	r3, [r7, #22]
      }
#endif
   }

   //Return status code
   return error;
 8025968:	8afb      	ldrh	r3, [r7, #22]
}
 802596a:	4618      	mov	r0, r3
 802596c:	3718      	adds	r7, #24
 802596e:	46bd      	mov	sp, r7
 8025970:	bd80      	pop	{r7, pc}

08025972 <mpiGetLength>:
 * @param[in] a Pointer to a multiple precision integer
 * @return The actual length in words
 **/

uint_t mpiGetLength(const Mpi *a)
{
 8025972:	b480      	push	{r7}
 8025974:	b085      	sub	sp, #20
 8025976:	af00      	add	r7, sp, #0
 8025978:	6078      	str	r0, [r7, #4]
   int_t i;

   //Check whether the specified multiple precision integer is empty
   if(a->size == 0)
 802597a:	687b      	ldr	r3, [r7, #4]
 802597c:	685b      	ldr	r3, [r3, #4]
 802597e:	2b00      	cmp	r3, #0
 8025980:	d101      	bne.n	8025986 <mpiGetLength+0x14>
      return 0;
 8025982:	2300      	movs	r3, #0
 8025984:	e016      	b.n	80259b4 <mpiGetLength+0x42>

   //Start from the most significant word
   for(i = a->size - 1; i >= 0; i--)
 8025986:	687b      	ldr	r3, [r7, #4]
 8025988:	685b      	ldr	r3, [r3, #4]
 802598a:	3b01      	subs	r3, #1
 802598c:	60fb      	str	r3, [r7, #12]
 802598e:	e00a      	b.n	80259a6 <mpiGetLength+0x34>
   {
      //Loop as long as the current word is zero
      if(a->data[i] != 0)
 8025990:	687b      	ldr	r3, [r7, #4]
 8025992:	689a      	ldr	r2, [r3, #8]
 8025994:	68fb      	ldr	r3, [r7, #12]
 8025996:	009b      	lsls	r3, r3, #2
 8025998:	4413      	add	r3, r2
 802599a:	681b      	ldr	r3, [r3, #0]
 802599c:	2b00      	cmp	r3, #0
 802599e:	d106      	bne.n	80259ae <mpiGetLength+0x3c>
   for(i = a->size - 1; i >= 0; i--)
 80259a0:	68fb      	ldr	r3, [r7, #12]
 80259a2:	3b01      	subs	r3, #1
 80259a4:	60fb      	str	r3, [r7, #12]
 80259a6:	68fb      	ldr	r3, [r7, #12]
 80259a8:	2b00      	cmp	r3, #0
 80259aa:	daf1      	bge.n	8025990 <mpiGetLength+0x1e>
 80259ac:	e000      	b.n	80259b0 <mpiGetLength+0x3e>
         break;
 80259ae:	bf00      	nop
   }

   //Return the actual length
   return i + 1;
 80259b0:	68fb      	ldr	r3, [r7, #12]
 80259b2:	3301      	adds	r3, #1
}
 80259b4:	4618      	mov	r0, r3
 80259b6:	3714      	adds	r7, #20
 80259b8:	46bd      	mov	sp, r7
 80259ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80259be:	4770      	bx	lr

080259c0 <mpiGetByteLength>:
 * @param[in] a Pointer to a multiple precision integer
 * @return The actual byte count
 **/

uint_t mpiGetByteLength(const Mpi *a)
{
 80259c0:	b480      	push	{r7}
 80259c2:	b085      	sub	sp, #20
 80259c4:	af00      	add	r7, sp, #0
 80259c6:	6078      	str	r0, [r7, #4]
   uint_t n;
   uint32_t m;

   //Check whether the specified multiple precision integer is empty
   if(a->size == 0)
 80259c8:	687b      	ldr	r3, [r7, #4]
 80259ca:	685b      	ldr	r3, [r3, #4]
 80259cc:	2b00      	cmp	r3, #0
 80259ce:	d101      	bne.n	80259d4 <mpiGetByteLength+0x14>
      return 0;
 80259d0:	2300      	movs	r3, #0
 80259d2:	e029      	b.n	8025a28 <mpiGetByteLength+0x68>

   //Start from the most significant word
   for(n = a->size - 1; n > 0; n--)
 80259d4:	687b      	ldr	r3, [r7, #4]
 80259d6:	685b      	ldr	r3, [r3, #4]
 80259d8:	3b01      	subs	r3, #1
 80259da:	60fb      	str	r3, [r7, #12]
 80259dc:	e00a      	b.n	80259f4 <mpiGetByteLength+0x34>
   {
      //Loop as long as the current word is zero
      if(a->data[n] != 0)
 80259de:	687b      	ldr	r3, [r7, #4]
 80259e0:	689a      	ldr	r2, [r3, #8]
 80259e2:	68fb      	ldr	r3, [r7, #12]
 80259e4:	009b      	lsls	r3, r3, #2
 80259e6:	4413      	add	r3, r2
 80259e8:	681b      	ldr	r3, [r3, #0]
 80259ea:	2b00      	cmp	r3, #0
 80259ec:	d106      	bne.n	80259fc <mpiGetByteLength+0x3c>
   for(n = a->size - 1; n > 0; n--)
 80259ee:	68fb      	ldr	r3, [r7, #12]
 80259f0:	3b01      	subs	r3, #1
 80259f2:	60fb      	str	r3, [r7, #12]
 80259f4:	68fb      	ldr	r3, [r7, #12]
 80259f6:	2b00      	cmp	r3, #0
 80259f8:	d1f1      	bne.n	80259de <mpiGetByteLength+0x1e>
 80259fa:	e000      	b.n	80259fe <mpiGetByteLength+0x3e>
         break;
 80259fc:	bf00      	nop
   }

   //Get the current word
   m = a->data[n];
 80259fe:	687b      	ldr	r3, [r7, #4]
 8025a00:	689a      	ldr	r2, [r3, #8]
 8025a02:	68fb      	ldr	r3, [r7, #12]
 8025a04:	009b      	lsls	r3, r3, #2
 8025a06:	4413      	add	r3, r2
 8025a08:	681b      	ldr	r3, [r3, #0]
 8025a0a:	60bb      	str	r3, [r7, #8]
   //Convert the length to a byte count
   n *= MPI_INT_SIZE;
 8025a0c:	68fb      	ldr	r3, [r7, #12]
 8025a0e:	009b      	lsls	r3, r3, #2
 8025a10:	60fb      	str	r3, [r7, #12]

   //Adjust the byte count
   for(; m != 0; m >>= 8)
 8025a12:	e005      	b.n	8025a20 <mpiGetByteLength+0x60>
   {
      n++;
 8025a14:	68fb      	ldr	r3, [r7, #12]
 8025a16:	3301      	adds	r3, #1
 8025a18:	60fb      	str	r3, [r7, #12]
   for(; m != 0; m >>= 8)
 8025a1a:	68bb      	ldr	r3, [r7, #8]
 8025a1c:	0a1b      	lsrs	r3, r3, #8
 8025a1e:	60bb      	str	r3, [r7, #8]
 8025a20:	68bb      	ldr	r3, [r7, #8]
 8025a22:	2b00      	cmp	r3, #0
 8025a24:	d1f6      	bne.n	8025a14 <mpiGetByteLength+0x54>
   }

   //Return the actual length in bytes
   return n;
 8025a26:	68fb      	ldr	r3, [r7, #12]
}
 8025a28:	4618      	mov	r0, r3
 8025a2a:	3714      	adds	r7, #20
 8025a2c:	46bd      	mov	sp, r7
 8025a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025a32:	4770      	bx	lr

08025a34 <mpiGetBitLength>:
 * @param[in] a Pointer to a multiple precision integer
 * @return The actual bit count
 **/

uint_t mpiGetBitLength(const Mpi *a)
{
 8025a34:	b480      	push	{r7}
 8025a36:	b085      	sub	sp, #20
 8025a38:	af00      	add	r7, sp, #0
 8025a3a:	6078      	str	r0, [r7, #4]
   uint_t n;
   uint32_t m;

   //Check whether the specified multiple precision integer is empty
   if(a->size == 0)
 8025a3c:	687b      	ldr	r3, [r7, #4]
 8025a3e:	685b      	ldr	r3, [r3, #4]
 8025a40:	2b00      	cmp	r3, #0
 8025a42:	d101      	bne.n	8025a48 <mpiGetBitLength+0x14>
      return 0;
 8025a44:	2300      	movs	r3, #0
 8025a46:	e029      	b.n	8025a9c <mpiGetBitLength+0x68>

   //Start from the most significant word
   for(n = a->size - 1; n > 0; n--)
 8025a48:	687b      	ldr	r3, [r7, #4]
 8025a4a:	685b      	ldr	r3, [r3, #4]
 8025a4c:	3b01      	subs	r3, #1
 8025a4e:	60fb      	str	r3, [r7, #12]
 8025a50:	e00a      	b.n	8025a68 <mpiGetBitLength+0x34>
   {
      //Loop as long as the current word is zero
      if(a->data[n] != 0)
 8025a52:	687b      	ldr	r3, [r7, #4]
 8025a54:	689a      	ldr	r2, [r3, #8]
 8025a56:	68fb      	ldr	r3, [r7, #12]
 8025a58:	009b      	lsls	r3, r3, #2
 8025a5a:	4413      	add	r3, r2
 8025a5c:	681b      	ldr	r3, [r3, #0]
 8025a5e:	2b00      	cmp	r3, #0
 8025a60:	d106      	bne.n	8025a70 <mpiGetBitLength+0x3c>
   for(n = a->size - 1; n > 0; n--)
 8025a62:	68fb      	ldr	r3, [r7, #12]
 8025a64:	3b01      	subs	r3, #1
 8025a66:	60fb      	str	r3, [r7, #12]
 8025a68:	68fb      	ldr	r3, [r7, #12]
 8025a6a:	2b00      	cmp	r3, #0
 8025a6c:	d1f1      	bne.n	8025a52 <mpiGetBitLength+0x1e>
 8025a6e:	e000      	b.n	8025a72 <mpiGetBitLength+0x3e>
         break;
 8025a70:	bf00      	nop
   }

   //Get the current word
   m = a->data[n];
 8025a72:	687b      	ldr	r3, [r7, #4]
 8025a74:	689a      	ldr	r2, [r3, #8]
 8025a76:	68fb      	ldr	r3, [r7, #12]
 8025a78:	009b      	lsls	r3, r3, #2
 8025a7a:	4413      	add	r3, r2
 8025a7c:	681b      	ldr	r3, [r3, #0]
 8025a7e:	60bb      	str	r3, [r7, #8]
   //Convert the length to a bit count
   n *= MPI_INT_SIZE * 8;
 8025a80:	68fb      	ldr	r3, [r7, #12]
 8025a82:	015b      	lsls	r3, r3, #5
 8025a84:	60fb      	str	r3, [r7, #12]

   //Adjust the bit count
   for(; m != 0; m >>= 1)
 8025a86:	e005      	b.n	8025a94 <mpiGetBitLength+0x60>
   {
      n++;
 8025a88:	68fb      	ldr	r3, [r7, #12]
 8025a8a:	3301      	adds	r3, #1
 8025a8c:	60fb      	str	r3, [r7, #12]
   for(; m != 0; m >>= 1)
 8025a8e:	68bb      	ldr	r3, [r7, #8]
 8025a90:	085b      	lsrs	r3, r3, #1
 8025a92:	60bb      	str	r3, [r7, #8]
 8025a94:	68bb      	ldr	r3, [r7, #8]
 8025a96:	2b00      	cmp	r3, #0
 8025a98:	d1f6      	bne.n	8025a88 <mpiGetBitLength+0x54>
   }

   //Return the actual length in bits
   return n;
 8025a9a:	68fb      	ldr	r3, [r7, #12]
}
 8025a9c:	4618      	mov	r0, r3
 8025a9e:	3714      	adds	r7, #20
 8025aa0:	46bd      	mov	sp, r7
 8025aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025aa6:	4770      	bx	lr

08025aa8 <mpiGetBitValue>:
 * @param[in] index Position where to read the bit
 * @return The actual bit value
 **/

uint_t mpiGetBitValue(const Mpi *a, uint_t index)
{
 8025aa8:	b480      	push	{r7}
 8025aaa:	b085      	sub	sp, #20
 8025aac:	af00      	add	r7, sp, #0
 8025aae:	6078      	str	r0, [r7, #4]
 8025ab0:	6039      	str	r1, [r7, #0]
   uint_t n1;
   uint_t n2;

   //Retrieve the position of the bit to be read
   n1 = index / (MPI_INT_SIZE * 8);
 8025ab2:	683b      	ldr	r3, [r7, #0]
 8025ab4:	095b      	lsrs	r3, r3, #5
 8025ab6:	60fb      	str	r3, [r7, #12]
   n2 = index % (MPI_INT_SIZE * 8);
 8025ab8:	683b      	ldr	r3, [r7, #0]
 8025aba:	f003 031f 	and.w	r3, r3, #31
 8025abe:	60bb      	str	r3, [r7, #8]

   //Index out of range?
   if(n1 >= a->size)
 8025ac0:	687b      	ldr	r3, [r7, #4]
 8025ac2:	685b      	ldr	r3, [r3, #4]
 8025ac4:	68fa      	ldr	r2, [r7, #12]
 8025ac6:	429a      	cmp	r2, r3
 8025ac8:	d301      	bcc.n	8025ace <mpiGetBitValue+0x26>
      return 0;
 8025aca:	2300      	movs	r3, #0
 8025acc:	e00a      	b.n	8025ae4 <mpiGetBitValue+0x3c>

   //Return the actual bit value
   return (a->data[n1] >> n2) & 0x01;
 8025ace:	687b      	ldr	r3, [r7, #4]
 8025ad0:	689a      	ldr	r2, [r3, #8]
 8025ad2:	68fb      	ldr	r3, [r7, #12]
 8025ad4:	009b      	lsls	r3, r3, #2
 8025ad6:	4413      	add	r3, r2
 8025ad8:	681a      	ldr	r2, [r3, #0]
 8025ada:	68bb      	ldr	r3, [r7, #8]
 8025adc:	fa22 f303 	lsr.w	r3, r2, r3
 8025ae0:	f003 0301 	and.w	r3, r3, #1
}
 8025ae4:	4618      	mov	r0, r3
 8025ae6:	3714      	adds	r7, #20
 8025ae8:	46bd      	mov	sp, r7
 8025aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025aee:	4770      	bx	lr

08025af0 <mpiComp>:
 * @param[in] b The second multiple precision integer to be compared
 * @return Comparison result
 **/

int_t mpiComp(const Mpi *a, const Mpi *b)
{
 8025af0:	b580      	push	{r7, lr}
 8025af2:	b084      	sub	sp, #16
 8025af4:	af00      	add	r7, sp, #0
 8025af6:	6078      	str	r0, [r7, #4]
 8025af8:	6039      	str	r1, [r7, #0]
   uint_t m;
   uint_t n;

   //Determine the actual length of A and B
   m = mpiGetLength(a);
 8025afa:	6878      	ldr	r0, [r7, #4]
 8025afc:	f7ff ff39 	bl	8025972 <mpiGetLength>
 8025b00:	60b8      	str	r0, [r7, #8]
   n = mpiGetLength(b);
 8025b02:	6838      	ldr	r0, [r7, #0]
 8025b04:	f7ff ff35 	bl	8025972 <mpiGetLength>
 8025b08:	60f8      	str	r0, [r7, #12]

   //Compare lengths
   if(!m && !n)
 8025b0a:	68bb      	ldr	r3, [r7, #8]
 8025b0c:	2b00      	cmp	r3, #0
 8025b0e:	d104      	bne.n	8025b1a <mpiComp+0x2a>
 8025b10:	68fb      	ldr	r3, [r7, #12]
 8025b12:	2b00      	cmp	r3, #0
 8025b14:	d101      	bne.n	8025b1a <mpiComp+0x2a>
      return 0;
 8025b16:	2300      	movs	r3, #0
 8025b18:	e04c      	b.n	8025bb4 <mpiComp+0xc4>
   else if(m > n)
 8025b1a:	68ba      	ldr	r2, [r7, #8]
 8025b1c:	68fb      	ldr	r3, [r7, #12]
 8025b1e:	429a      	cmp	r2, r3
 8025b20:	d902      	bls.n	8025b28 <mpiComp+0x38>
      return a->sign;
 8025b22:	687b      	ldr	r3, [r7, #4]
 8025b24:	681b      	ldr	r3, [r3, #0]
 8025b26:	e045      	b.n	8025bb4 <mpiComp+0xc4>
   else if(m < n)
 8025b28:	68ba      	ldr	r2, [r7, #8]
 8025b2a:	68fb      	ldr	r3, [r7, #12]
 8025b2c:	429a      	cmp	r2, r3
 8025b2e:	d203      	bcs.n	8025b38 <mpiComp+0x48>
      return -b->sign;
 8025b30:	683b      	ldr	r3, [r7, #0]
 8025b32:	681b      	ldr	r3, [r3, #0]
 8025b34:	425b      	negs	r3, r3
 8025b36:	e03d      	b.n	8025bb4 <mpiComp+0xc4>

   //Compare signs
   if(a->sign > 0 && b->sign < 0)
 8025b38:	687b      	ldr	r3, [r7, #4]
 8025b3a:	681b      	ldr	r3, [r3, #0]
 8025b3c:	2b00      	cmp	r3, #0
 8025b3e:	dd05      	ble.n	8025b4c <mpiComp+0x5c>
 8025b40:	683b      	ldr	r3, [r7, #0]
 8025b42:	681b      	ldr	r3, [r3, #0]
 8025b44:	2b00      	cmp	r3, #0
 8025b46:	da01      	bge.n	8025b4c <mpiComp+0x5c>
      return 1;
 8025b48:	2301      	movs	r3, #1
 8025b4a:	e033      	b.n	8025bb4 <mpiComp+0xc4>
   else if(a->sign < 0 && b->sign > 0)
 8025b4c:	687b      	ldr	r3, [r7, #4]
 8025b4e:	681b      	ldr	r3, [r3, #0]
 8025b50:	2b00      	cmp	r3, #0
 8025b52:	da29      	bge.n	8025ba8 <mpiComp+0xb8>
 8025b54:	683b      	ldr	r3, [r7, #0]
 8025b56:	681b      	ldr	r3, [r3, #0]
 8025b58:	2b00      	cmp	r3, #0
 8025b5a:	dd25      	ble.n	8025ba8 <mpiComp+0xb8>
      return -1;
 8025b5c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8025b60:	e028      	b.n	8025bb4 <mpiComp+0xc4>

   //Then compare values
   while(n--)
   {
      if(a->data[n] > b->data[n])
 8025b62:	687b      	ldr	r3, [r7, #4]
 8025b64:	689a      	ldr	r2, [r3, #8]
 8025b66:	68fb      	ldr	r3, [r7, #12]
 8025b68:	009b      	lsls	r3, r3, #2
 8025b6a:	4413      	add	r3, r2
 8025b6c:	681a      	ldr	r2, [r3, #0]
 8025b6e:	683b      	ldr	r3, [r7, #0]
 8025b70:	6899      	ldr	r1, [r3, #8]
 8025b72:	68fb      	ldr	r3, [r7, #12]
 8025b74:	009b      	lsls	r3, r3, #2
 8025b76:	440b      	add	r3, r1
 8025b78:	681b      	ldr	r3, [r3, #0]
 8025b7a:	429a      	cmp	r2, r3
 8025b7c:	d902      	bls.n	8025b84 <mpiComp+0x94>
         return a->sign;
 8025b7e:	687b      	ldr	r3, [r7, #4]
 8025b80:	681b      	ldr	r3, [r3, #0]
 8025b82:	e017      	b.n	8025bb4 <mpiComp+0xc4>
      else if(a->data[n] < b->data[n])
 8025b84:	687b      	ldr	r3, [r7, #4]
 8025b86:	689a      	ldr	r2, [r3, #8]
 8025b88:	68fb      	ldr	r3, [r7, #12]
 8025b8a:	009b      	lsls	r3, r3, #2
 8025b8c:	4413      	add	r3, r2
 8025b8e:	681a      	ldr	r2, [r3, #0]
 8025b90:	683b      	ldr	r3, [r7, #0]
 8025b92:	6899      	ldr	r1, [r3, #8]
 8025b94:	68fb      	ldr	r3, [r7, #12]
 8025b96:	009b      	lsls	r3, r3, #2
 8025b98:	440b      	add	r3, r1
 8025b9a:	681b      	ldr	r3, [r3, #0]
 8025b9c:	429a      	cmp	r2, r3
 8025b9e:	d203      	bcs.n	8025ba8 <mpiComp+0xb8>
         return -a->sign;
 8025ba0:	687b      	ldr	r3, [r7, #4]
 8025ba2:	681b      	ldr	r3, [r3, #0]
 8025ba4:	425b      	negs	r3, r3
 8025ba6:	e005      	b.n	8025bb4 <mpiComp+0xc4>
   while(n--)
 8025ba8:	68fb      	ldr	r3, [r7, #12]
 8025baa:	1e5a      	subs	r2, r3, #1
 8025bac:	60fa      	str	r2, [r7, #12]
 8025bae:	2b00      	cmp	r3, #0
 8025bb0:	d1d7      	bne.n	8025b62 <mpiComp+0x72>
   }

   //Multiple precision integers are equals
   return 0;
 8025bb2:	2300      	movs	r3, #0
}
 8025bb4:	4618      	mov	r0, r3
 8025bb6:	3710      	adds	r7, #16
 8025bb8:	46bd      	mov	sp, r7
 8025bba:	bd80      	pop	{r7, pc}

08025bbc <mpiCompInt>:
 * @param[in] b Integer to be compared
 * @return Comparison result
 **/

int_t mpiCompInt(const Mpi *a, int_t b)
{
 8025bbc:	b580      	push	{r7, lr}
 8025bbe:	b086      	sub	sp, #24
 8025bc0:	af00      	add	r7, sp, #0
 8025bc2:	6078      	str	r0, [r7, #4]
 8025bc4:	6039      	str	r1, [r7, #0]
   uint_t value;
   Mpi t;

   //Initialize a temporary multiple precision integer
   value = (b >= 0) ? b : -b;
 8025bc6:	683b      	ldr	r3, [r7, #0]
 8025bc8:	2b00      	cmp	r3, #0
 8025bca:	bfb8      	it	lt
 8025bcc:	425b      	neglt	r3, r3
 8025bce:	617b      	str	r3, [r7, #20]
   t.sign = (b >= 0) ? 1 : -1;
 8025bd0:	683b      	ldr	r3, [r7, #0]
 8025bd2:	2b00      	cmp	r3, #0
 8025bd4:	db01      	blt.n	8025bda <mpiCompInt+0x1e>
 8025bd6:	2301      	movs	r3, #1
 8025bd8:	e001      	b.n	8025bde <mpiCompInt+0x22>
 8025bda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8025bde:	60bb      	str	r3, [r7, #8]
   t.size = 1;
 8025be0:	2301      	movs	r3, #1
 8025be2:	60fb      	str	r3, [r7, #12]
#if (CRYPTO_STATIC_MEM_SUPPORT == DISABLED)
   t.data = &value;
 8025be4:	f107 0314 	add.w	r3, r7, #20
 8025be8:	613b      	str	r3, [r7, #16]
#else
   t.data[0] = value;
#endif

   //Return comparison result
   return mpiComp(a, &t);
 8025bea:	f107 0308 	add.w	r3, r7, #8
 8025bee:	4619      	mov	r1, r3
 8025bf0:	6878      	ldr	r0, [r7, #4]
 8025bf2:	f7ff ff7d 	bl	8025af0 <mpiComp>
 8025bf6:	4603      	mov	r3, r0
}
 8025bf8:	4618      	mov	r0, r3
 8025bfa:	3718      	adds	r7, #24
 8025bfc:	46bd      	mov	sp, r7
 8025bfe:	bd80      	pop	{r7, pc}

08025c00 <mpiCompAbs>:
 * @param[in] b The second multiple precision integer to be compared
 * @return Comparison result
 **/

int_t mpiCompAbs(const Mpi *a, const Mpi *b)
{
 8025c00:	b580      	push	{r7, lr}
 8025c02:	b084      	sub	sp, #16
 8025c04:	af00      	add	r7, sp, #0
 8025c06:	6078      	str	r0, [r7, #4]
 8025c08:	6039      	str	r1, [r7, #0]
   uint_t m;
   uint_t n;

   //Determine the actual length of A and B
   m = mpiGetLength(a);
 8025c0a:	6878      	ldr	r0, [r7, #4]
 8025c0c:	f7ff feb1 	bl	8025972 <mpiGetLength>
 8025c10:	60b8      	str	r0, [r7, #8]
   n = mpiGetLength(b);
 8025c12:	6838      	ldr	r0, [r7, #0]
 8025c14:	f7ff fead 	bl	8025972 <mpiGetLength>
 8025c18:	60f8      	str	r0, [r7, #12]

   //Compare lengths
   if(!m && !n)
 8025c1a:	68bb      	ldr	r3, [r7, #8]
 8025c1c:	2b00      	cmp	r3, #0
 8025c1e:	d104      	bne.n	8025c2a <mpiCompAbs+0x2a>
 8025c20:	68fb      	ldr	r3, [r7, #12]
 8025c22:	2b00      	cmp	r3, #0
 8025c24:	d101      	bne.n	8025c2a <mpiCompAbs+0x2a>
      return 0;
 8025c26:	2300      	movs	r3, #0
 8025c28:	e033      	b.n	8025c92 <mpiCompAbs+0x92>
   else if(m > n)
 8025c2a:	68ba      	ldr	r2, [r7, #8]
 8025c2c:	68fb      	ldr	r3, [r7, #12]
 8025c2e:	429a      	cmp	r2, r3
 8025c30:	d901      	bls.n	8025c36 <mpiCompAbs+0x36>
      return 1;
 8025c32:	2301      	movs	r3, #1
 8025c34:	e02d      	b.n	8025c92 <mpiCompAbs+0x92>
   else if(m < n)
 8025c36:	68ba      	ldr	r2, [r7, #8]
 8025c38:	68fb      	ldr	r3, [r7, #12]
 8025c3a:	429a      	cmp	r2, r3
 8025c3c:	d223      	bcs.n	8025c86 <mpiCompAbs+0x86>
      return -1;
 8025c3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8025c42:	e026      	b.n	8025c92 <mpiCompAbs+0x92>

   //Then compare values
   while(n--)
   {
      if(a->data[n] > b->data[n])
 8025c44:	687b      	ldr	r3, [r7, #4]
 8025c46:	689a      	ldr	r2, [r3, #8]
 8025c48:	68fb      	ldr	r3, [r7, #12]
 8025c4a:	009b      	lsls	r3, r3, #2
 8025c4c:	4413      	add	r3, r2
 8025c4e:	681a      	ldr	r2, [r3, #0]
 8025c50:	683b      	ldr	r3, [r7, #0]
 8025c52:	6899      	ldr	r1, [r3, #8]
 8025c54:	68fb      	ldr	r3, [r7, #12]
 8025c56:	009b      	lsls	r3, r3, #2
 8025c58:	440b      	add	r3, r1
 8025c5a:	681b      	ldr	r3, [r3, #0]
 8025c5c:	429a      	cmp	r2, r3
 8025c5e:	d901      	bls.n	8025c64 <mpiCompAbs+0x64>
         return 1;
 8025c60:	2301      	movs	r3, #1
 8025c62:	e016      	b.n	8025c92 <mpiCompAbs+0x92>
      else if(a->data[n] < b->data[n])
 8025c64:	687b      	ldr	r3, [r7, #4]
 8025c66:	689a      	ldr	r2, [r3, #8]
 8025c68:	68fb      	ldr	r3, [r7, #12]
 8025c6a:	009b      	lsls	r3, r3, #2
 8025c6c:	4413      	add	r3, r2
 8025c6e:	681a      	ldr	r2, [r3, #0]
 8025c70:	683b      	ldr	r3, [r7, #0]
 8025c72:	6899      	ldr	r1, [r3, #8]
 8025c74:	68fb      	ldr	r3, [r7, #12]
 8025c76:	009b      	lsls	r3, r3, #2
 8025c78:	440b      	add	r3, r1
 8025c7a:	681b      	ldr	r3, [r3, #0]
 8025c7c:	429a      	cmp	r2, r3
 8025c7e:	d202      	bcs.n	8025c86 <mpiCompAbs+0x86>
         return -1;
 8025c80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8025c84:	e005      	b.n	8025c92 <mpiCompAbs+0x92>
   while(n--)
 8025c86:	68fb      	ldr	r3, [r7, #12]
 8025c88:	1e5a      	subs	r2, r3, #1
 8025c8a:	60fa      	str	r2, [r7, #12]
 8025c8c:	2b00      	cmp	r3, #0
 8025c8e:	d1d9      	bne.n	8025c44 <mpiCompAbs+0x44>
   }

   //Operands are equals
   return 0;
 8025c90:	2300      	movs	r3, #0
}
 8025c92:	4618      	mov	r0, r3
 8025c94:	3710      	adds	r7, #16
 8025c96:	46bd      	mov	sp, r7
 8025c98:	bd80      	pop	{r7, pc}

08025c9a <mpiCopy>:
 * @param[in] a Pointer to a multiple precision integer (source)
 * @return Error code
 **/

error_t mpiCopy(Mpi *r, const Mpi *a)
{
 8025c9a:	b580      	push	{r7, lr}
 8025c9c:	b086      	sub	sp, #24
 8025c9e:	af00      	add	r7, sp, #0
 8025ca0:	6078      	str	r0, [r7, #4]
 8025ca2:	6039      	str	r1, [r7, #0]
   error_t error;
   uint_t i;
   uint_t n;

   //R and A are the same instance?
   if(r == a)
 8025ca4:	687a      	ldr	r2, [r7, #4]
 8025ca6:	683b      	ldr	r3, [r7, #0]
 8025ca8:	429a      	cmp	r2, r3
 8025caa:	d101      	bne.n	8025cb0 <mpiCopy+0x16>
      return NO_ERROR;
 8025cac:	2300      	movs	r3, #0
 8025cae:	e039      	b.n	8025d24 <mpiCopy+0x8a>

   //Determine the actual length of A
   n = mpiGetLength(a);
 8025cb0:	6838      	ldr	r0, [r7, #0]
 8025cb2:	f7ff fe5e 	bl	8025972 <mpiGetLength>
 8025cb6:	6138      	str	r0, [r7, #16]

   //Ajust the size of the destination operand
   error = mpiGrow(r, n);
 8025cb8:	6939      	ldr	r1, [r7, #16]
 8025cba:	6878      	ldr	r0, [r7, #4]
 8025cbc:	f7ff fdfa 	bl	80258b4 <mpiGrow>
 8025cc0:	4603      	mov	r3, r0
 8025cc2:	81fb      	strh	r3, [r7, #14]
   //Any error to report?
   if(error)
 8025cc4:	89fb      	ldrh	r3, [r7, #14]
 8025cc6:	2b00      	cmp	r3, #0
 8025cc8:	d001      	beq.n	8025cce <mpiCopy+0x34>
      return error;
 8025cca:	89fb      	ldrh	r3, [r7, #14]
 8025ccc:	e02a      	b.n	8025d24 <mpiCopy+0x8a>

   //Set the sign of R
   r->sign = a->sign;
 8025cce:	683b      	ldr	r3, [r7, #0]
 8025cd0:	681a      	ldr	r2, [r3, #0]
 8025cd2:	687b      	ldr	r3, [r7, #4]
 8025cd4:	601a      	str	r2, [r3, #0]

   //Let R = A
   for(i = 0; i < n; i++)
 8025cd6:	2300      	movs	r3, #0
 8025cd8:	617b      	str	r3, [r7, #20]
 8025cda:	e00e      	b.n	8025cfa <mpiCopy+0x60>
   {
      r->data[i] = a->data[i];
 8025cdc:	683b      	ldr	r3, [r7, #0]
 8025cde:	689a      	ldr	r2, [r3, #8]
 8025ce0:	697b      	ldr	r3, [r7, #20]
 8025ce2:	009b      	lsls	r3, r3, #2
 8025ce4:	441a      	add	r2, r3
 8025ce6:	687b      	ldr	r3, [r7, #4]
 8025ce8:	6899      	ldr	r1, [r3, #8]
 8025cea:	697b      	ldr	r3, [r7, #20]
 8025cec:	009b      	lsls	r3, r3, #2
 8025cee:	440b      	add	r3, r1
 8025cf0:	6812      	ldr	r2, [r2, #0]
 8025cf2:	601a      	str	r2, [r3, #0]
   for(i = 0; i < n; i++)
 8025cf4:	697b      	ldr	r3, [r7, #20]
 8025cf6:	3301      	adds	r3, #1
 8025cf8:	617b      	str	r3, [r7, #20]
 8025cfa:	697a      	ldr	r2, [r7, #20]
 8025cfc:	693b      	ldr	r3, [r7, #16]
 8025cfe:	429a      	cmp	r2, r3
 8025d00:	d3ec      	bcc.n	8025cdc <mpiCopy+0x42>
   }

   //Clear upper words
   for(; i < r->size; i++)
 8025d02:	e009      	b.n	8025d18 <mpiCopy+0x7e>
   {
      r->data[i] = 0;
 8025d04:	687b      	ldr	r3, [r7, #4]
 8025d06:	689a      	ldr	r2, [r3, #8]
 8025d08:	697b      	ldr	r3, [r7, #20]
 8025d0a:	009b      	lsls	r3, r3, #2
 8025d0c:	4413      	add	r3, r2
 8025d0e:	2200      	movs	r2, #0
 8025d10:	601a      	str	r2, [r3, #0]
   for(; i < r->size; i++)
 8025d12:	697b      	ldr	r3, [r7, #20]
 8025d14:	3301      	adds	r3, #1
 8025d16:	617b      	str	r3, [r7, #20]
 8025d18:	687b      	ldr	r3, [r7, #4]
 8025d1a:	685b      	ldr	r3, [r3, #4]
 8025d1c:	697a      	ldr	r2, [r7, #20]
 8025d1e:	429a      	cmp	r2, r3
 8025d20:	d3f0      	bcc.n	8025d04 <mpiCopy+0x6a>
   }

   //Successful operation
   return NO_ERROR;
 8025d22:	2300      	movs	r3, #0
}
 8025d24:	4618      	mov	r0, r3
 8025d26:	3718      	adds	r7, #24
 8025d28:	46bd      	mov	sp, r7
 8025d2a:	bd80      	pop	{r7, pc}

08025d2c <mpiSetValue>:
 * @param[in] a Value to be assigned to the multiple precision integer
 * @return Error code
 **/

error_t mpiSetValue(Mpi *r, int_t a)
{
 8025d2c:	b580      	push	{r7, lr}
 8025d2e:	b084      	sub	sp, #16
 8025d30:	af00      	add	r7, sp, #0
 8025d32:	6078      	str	r0, [r7, #4]
 8025d34:	6039      	str	r1, [r7, #0]
   error_t error;
   uint_t i;

   //Ajust the size of the destination operand
   error = mpiGrow(r, 1);
 8025d36:	2101      	movs	r1, #1
 8025d38:	6878      	ldr	r0, [r7, #4]
 8025d3a:	f7ff fdbb 	bl	80258b4 <mpiGrow>
 8025d3e:	4603      	mov	r3, r0
 8025d40:	817b      	strh	r3, [r7, #10]
   //Failed to adjust the size?
   if(error)
 8025d42:	897b      	ldrh	r3, [r7, #10]
 8025d44:	2b00      	cmp	r3, #0
 8025d46:	d001      	beq.n	8025d4c <mpiSetValue+0x20>
      return error;
 8025d48:	897b      	ldrh	r3, [r7, #10]
 8025d4a:	e023      	b.n	8025d94 <mpiSetValue+0x68>

   //Clear the contents of the multiple precision integer
   for(i = 0; i < r->size; i++)
 8025d4c:	2300      	movs	r3, #0
 8025d4e:	60fb      	str	r3, [r7, #12]
 8025d50:	e009      	b.n	8025d66 <mpiSetValue+0x3a>
   {
      r->data[i] = 0;
 8025d52:	687b      	ldr	r3, [r7, #4]
 8025d54:	689a      	ldr	r2, [r3, #8]
 8025d56:	68fb      	ldr	r3, [r7, #12]
 8025d58:	009b      	lsls	r3, r3, #2
 8025d5a:	4413      	add	r3, r2
 8025d5c:	2200      	movs	r2, #0
 8025d5e:	601a      	str	r2, [r3, #0]
   for(i = 0; i < r->size; i++)
 8025d60:	68fb      	ldr	r3, [r7, #12]
 8025d62:	3301      	adds	r3, #1
 8025d64:	60fb      	str	r3, [r7, #12]
 8025d66:	687b      	ldr	r3, [r7, #4]
 8025d68:	685b      	ldr	r3, [r3, #4]
 8025d6a:	68fa      	ldr	r2, [r7, #12]
 8025d6c:	429a      	cmp	r2, r3
 8025d6e:	d3f0      	bcc.n	8025d52 <mpiSetValue+0x26>
   }

   //Set the value or R
   r->data[0] = (a >= 0) ? a : -a;
 8025d70:	683b      	ldr	r3, [r7, #0]
 8025d72:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8025d76:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8025d7a:	687b      	ldr	r3, [r7, #4]
 8025d7c:	689b      	ldr	r3, [r3, #8]
 8025d7e:	601a      	str	r2, [r3, #0]
   //Set the sign of R
   r->sign = (a >= 0) ? 1 : -1;
 8025d80:	683b      	ldr	r3, [r7, #0]
 8025d82:	2b00      	cmp	r3, #0
 8025d84:	db01      	blt.n	8025d8a <mpiSetValue+0x5e>
 8025d86:	2201      	movs	r2, #1
 8025d88:	e001      	b.n	8025d8e <mpiSetValue+0x62>
 8025d8a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8025d8e:	687b      	ldr	r3, [r7, #4]
 8025d90:	601a      	str	r2, [r3, #0]

   //Successful operation
   return NO_ERROR;
 8025d92:	2300      	movs	r3, #0
}
 8025d94:	4618      	mov	r0, r3
 8025d96:	3710      	adds	r7, #16
 8025d98:	46bd      	mov	sp, r7
 8025d9a:	bd80      	pop	{r7, pc}

08025d9c <mpiImport>:
 * @param[in] format Input format
 * @return Error code
 **/

error_t mpiImport(Mpi *r, const uint8_t *data, uint_t length, MpiFormat format)
{
 8025d9c:	b580      	push	{r7, lr}
 8025d9e:	b086      	sub	sp, #24
 8025da0:	af00      	add	r7, sp, #0
 8025da2:	60f8      	str	r0, [r7, #12]
 8025da4:	60b9      	str	r1, [r7, #8]
 8025da6:	607a      	str	r2, [r7, #4]
 8025da8:	70fb      	strb	r3, [r7, #3]
   error_t error;
   uint_t i;

   //Check input format
   if(format == MPI_FORMAT_LITTLE_ENDIAN)
 8025daa:	78fb      	ldrb	r3, [r7, #3]
 8025dac:	2b00      	cmp	r3, #0
 8025dae:	d156      	bne.n	8025e5e <mpiImport+0xc2>
   {
      //Skip trailing zeroes
      while(length > 0 && data[length - 1] == 0)
 8025db0:	e002      	b.n	8025db8 <mpiImport+0x1c>
      {
         length--;
 8025db2:	687b      	ldr	r3, [r7, #4]
 8025db4:	3b01      	subs	r3, #1
 8025db6:	607b      	str	r3, [r7, #4]
      while(length > 0 && data[length - 1] == 0)
 8025db8:	687b      	ldr	r3, [r7, #4]
 8025dba:	2b00      	cmp	r3, #0
 8025dbc:	d006      	beq.n	8025dcc <mpiImport+0x30>
 8025dbe:	687b      	ldr	r3, [r7, #4]
 8025dc0:	3b01      	subs	r3, #1
 8025dc2:	68ba      	ldr	r2, [r7, #8]
 8025dc4:	4413      	add	r3, r2
 8025dc6:	781b      	ldrb	r3, [r3, #0]
 8025dc8:	2b00      	cmp	r3, #0
 8025dca:	d0f2      	beq.n	8025db2 <mpiImport+0x16>
      }

      //Ajust the size of the multiple precision integer
      error = mpiGrow(r, (length + MPI_INT_SIZE - 1) / MPI_INT_SIZE);
 8025dcc:	687b      	ldr	r3, [r7, #4]
 8025dce:	3303      	adds	r3, #3
 8025dd0:	089b      	lsrs	r3, r3, #2
 8025dd2:	4619      	mov	r1, r3
 8025dd4:	68f8      	ldr	r0, [r7, #12]
 8025dd6:	f7ff fd6d 	bl	80258b4 <mpiGrow>
 8025dda:	4603      	mov	r3, r0
 8025ddc:	82fb      	strh	r3, [r7, #22]

      //Check status code
      if(!error)
 8025dde:	8afb      	ldrh	r3, [r7, #22]
 8025de0:	2b00      	cmp	r3, #0
 8025de2:	f040 809c 	bne.w	8025f1e <mpiImport+0x182>
      {
         //Clear the contents of the multiple precision integer
         for(i = 0; i < r->size; i++)
 8025de6:	2300      	movs	r3, #0
 8025de8:	613b      	str	r3, [r7, #16]
 8025dea:	e009      	b.n	8025e00 <mpiImport+0x64>
         {
            r->data[i] = 0;
 8025dec:	68fb      	ldr	r3, [r7, #12]
 8025dee:	689a      	ldr	r2, [r3, #8]
 8025df0:	693b      	ldr	r3, [r7, #16]
 8025df2:	009b      	lsls	r3, r3, #2
 8025df4:	4413      	add	r3, r2
 8025df6:	2200      	movs	r2, #0
 8025df8:	601a      	str	r2, [r3, #0]
         for(i = 0; i < r->size; i++)
 8025dfa:	693b      	ldr	r3, [r7, #16]
 8025dfc:	3301      	adds	r3, #1
 8025dfe:	613b      	str	r3, [r7, #16]
 8025e00:	68fb      	ldr	r3, [r7, #12]
 8025e02:	685b      	ldr	r3, [r3, #4]
 8025e04:	693a      	ldr	r2, [r7, #16]
 8025e06:	429a      	cmp	r2, r3
 8025e08:	d3f0      	bcc.n	8025dec <mpiImport+0x50>
         }

         //Set sign
         r->sign = 1;
 8025e0a:	68fb      	ldr	r3, [r7, #12]
 8025e0c:	2201      	movs	r2, #1
 8025e0e:	601a      	str	r2, [r3, #0]

         //Import data
         for(i = 0; i < length; i++, data++)
 8025e10:	2300      	movs	r3, #0
 8025e12:	613b      	str	r3, [r7, #16]
 8025e14:	e01e      	b.n	8025e54 <mpiImport+0xb8>
         {
            r->data[i / MPI_INT_SIZE] |= *data << ((i % MPI_INT_SIZE) * 8);
 8025e16:	68fb      	ldr	r3, [r7, #12]
 8025e18:	689a      	ldr	r2, [r3, #8]
 8025e1a:	693b      	ldr	r3, [r7, #16]
 8025e1c:	f023 0303 	bic.w	r3, r3, #3
 8025e20:	4413      	add	r3, r2
 8025e22:	681a      	ldr	r2, [r3, #0]
 8025e24:	68bb      	ldr	r3, [r7, #8]
 8025e26:	781b      	ldrb	r3, [r3, #0]
 8025e28:	4619      	mov	r1, r3
 8025e2a:	693b      	ldr	r3, [r7, #16]
 8025e2c:	f003 0303 	and.w	r3, r3, #3
 8025e30:	00db      	lsls	r3, r3, #3
 8025e32:	fa01 f303 	lsl.w	r3, r1, r3
 8025e36:	4618      	mov	r0, r3
 8025e38:	68fb      	ldr	r3, [r7, #12]
 8025e3a:	6899      	ldr	r1, [r3, #8]
 8025e3c:	693b      	ldr	r3, [r7, #16]
 8025e3e:	f023 0303 	bic.w	r3, r3, #3
 8025e42:	440b      	add	r3, r1
 8025e44:	4302      	orrs	r2, r0
 8025e46:	601a      	str	r2, [r3, #0]
         for(i = 0; i < length; i++, data++)
 8025e48:	693b      	ldr	r3, [r7, #16]
 8025e4a:	3301      	adds	r3, #1
 8025e4c:	613b      	str	r3, [r7, #16]
 8025e4e:	68bb      	ldr	r3, [r7, #8]
 8025e50:	3301      	adds	r3, #1
 8025e52:	60bb      	str	r3, [r7, #8]
 8025e54:	693a      	ldr	r2, [r7, #16]
 8025e56:	687b      	ldr	r3, [r7, #4]
 8025e58:	429a      	cmp	r2, r3
 8025e5a:	d3dc      	bcc.n	8025e16 <mpiImport+0x7a>
 8025e5c:	e05f      	b.n	8025f1e <mpiImport+0x182>
         }
      }
   }
   else if(format == MPI_FORMAT_BIG_ENDIAN)
 8025e5e:	78fb      	ldrb	r3, [r7, #3]
 8025e60:	2b01      	cmp	r3, #1
 8025e62:	d15a      	bne.n	8025f1a <mpiImport+0x17e>
   {
      //Skip leading zeroes
      while(length > 1 && *data == 0)
 8025e64:	e005      	b.n	8025e72 <mpiImport+0xd6>
      {
         data++;
 8025e66:	68bb      	ldr	r3, [r7, #8]
 8025e68:	3301      	adds	r3, #1
 8025e6a:	60bb      	str	r3, [r7, #8]
         length--;
 8025e6c:	687b      	ldr	r3, [r7, #4]
 8025e6e:	3b01      	subs	r3, #1
 8025e70:	607b      	str	r3, [r7, #4]
      while(length > 1 && *data == 0)
 8025e72:	687b      	ldr	r3, [r7, #4]
 8025e74:	2b01      	cmp	r3, #1
 8025e76:	d903      	bls.n	8025e80 <mpiImport+0xe4>
 8025e78:	68bb      	ldr	r3, [r7, #8]
 8025e7a:	781b      	ldrb	r3, [r3, #0]
 8025e7c:	2b00      	cmp	r3, #0
 8025e7e:	d0f2      	beq.n	8025e66 <mpiImport+0xca>
      }

      //Ajust the size of the multiple precision integer
      error = mpiGrow(r, (length + MPI_INT_SIZE - 1) / MPI_INT_SIZE);
 8025e80:	687b      	ldr	r3, [r7, #4]
 8025e82:	3303      	adds	r3, #3
 8025e84:	089b      	lsrs	r3, r3, #2
 8025e86:	4619      	mov	r1, r3
 8025e88:	68f8      	ldr	r0, [r7, #12]
 8025e8a:	f7ff fd13 	bl	80258b4 <mpiGrow>
 8025e8e:	4603      	mov	r3, r0
 8025e90:	82fb      	strh	r3, [r7, #22]

      //Check status code
      if(!error)
 8025e92:	8afb      	ldrh	r3, [r7, #22]
 8025e94:	2b00      	cmp	r3, #0
 8025e96:	d142      	bne.n	8025f1e <mpiImport+0x182>
      {
         //Clear the contents of the multiple precision integer
         for(i = 0; i < r->size; i++)
 8025e98:	2300      	movs	r3, #0
 8025e9a:	613b      	str	r3, [r7, #16]
 8025e9c:	e009      	b.n	8025eb2 <mpiImport+0x116>
         {
            r->data[i] = 0;
 8025e9e:	68fb      	ldr	r3, [r7, #12]
 8025ea0:	689a      	ldr	r2, [r3, #8]
 8025ea2:	693b      	ldr	r3, [r7, #16]
 8025ea4:	009b      	lsls	r3, r3, #2
 8025ea6:	4413      	add	r3, r2
 8025ea8:	2200      	movs	r2, #0
 8025eaa:	601a      	str	r2, [r3, #0]
         for(i = 0; i < r->size; i++)
 8025eac:	693b      	ldr	r3, [r7, #16]
 8025eae:	3301      	adds	r3, #1
 8025eb0:	613b      	str	r3, [r7, #16]
 8025eb2:	68fb      	ldr	r3, [r7, #12]
 8025eb4:	685b      	ldr	r3, [r3, #4]
 8025eb6:	693a      	ldr	r2, [r7, #16]
 8025eb8:	429a      	cmp	r2, r3
 8025eba:	d3f0      	bcc.n	8025e9e <mpiImport+0x102>
         }

         //Set sign
         r->sign = 1;
 8025ebc:	68fb      	ldr	r3, [r7, #12]
 8025ebe:	2201      	movs	r2, #1
 8025ec0:	601a      	str	r2, [r3, #0]

         //Start from the least significant byte
         data += length - 1;
 8025ec2:	687b      	ldr	r3, [r7, #4]
 8025ec4:	3b01      	subs	r3, #1
 8025ec6:	68ba      	ldr	r2, [r7, #8]
 8025ec8:	4413      	add	r3, r2
 8025eca:	60bb      	str	r3, [r7, #8]

         //Import data
         for(i = 0; i < length; i++, data--)
 8025ecc:	2300      	movs	r3, #0
 8025ece:	613b      	str	r3, [r7, #16]
 8025ed0:	e01e      	b.n	8025f10 <mpiImport+0x174>
         {
            r->data[i / MPI_INT_SIZE] |= *data << ((i % MPI_INT_SIZE) * 8);
 8025ed2:	68fb      	ldr	r3, [r7, #12]
 8025ed4:	689a      	ldr	r2, [r3, #8]
 8025ed6:	693b      	ldr	r3, [r7, #16]
 8025ed8:	f023 0303 	bic.w	r3, r3, #3
 8025edc:	4413      	add	r3, r2
 8025ede:	681a      	ldr	r2, [r3, #0]
 8025ee0:	68bb      	ldr	r3, [r7, #8]
 8025ee2:	781b      	ldrb	r3, [r3, #0]
 8025ee4:	4619      	mov	r1, r3
 8025ee6:	693b      	ldr	r3, [r7, #16]
 8025ee8:	f003 0303 	and.w	r3, r3, #3
 8025eec:	00db      	lsls	r3, r3, #3
 8025eee:	fa01 f303 	lsl.w	r3, r1, r3
 8025ef2:	4618      	mov	r0, r3
 8025ef4:	68fb      	ldr	r3, [r7, #12]
 8025ef6:	6899      	ldr	r1, [r3, #8]
 8025ef8:	693b      	ldr	r3, [r7, #16]
 8025efa:	f023 0303 	bic.w	r3, r3, #3
 8025efe:	440b      	add	r3, r1
 8025f00:	4302      	orrs	r2, r0
 8025f02:	601a      	str	r2, [r3, #0]
         for(i = 0; i < length; i++, data--)
 8025f04:	693b      	ldr	r3, [r7, #16]
 8025f06:	3301      	adds	r3, #1
 8025f08:	613b      	str	r3, [r7, #16]
 8025f0a:	68bb      	ldr	r3, [r7, #8]
 8025f0c:	3b01      	subs	r3, #1
 8025f0e:	60bb      	str	r3, [r7, #8]
 8025f10:	693a      	ldr	r2, [r7, #16]
 8025f12:	687b      	ldr	r3, [r7, #4]
 8025f14:	429a      	cmp	r2, r3
 8025f16:	d3dc      	bcc.n	8025ed2 <mpiImport+0x136>
 8025f18:	e001      	b.n	8025f1e <mpiImport+0x182>
      }
   }
   else
   {
      //Report an error
      error = ERROR_INVALID_PARAMETER;
 8025f1a:	2302      	movs	r3, #2
 8025f1c:	82fb      	strh	r3, [r7, #22]
   }

   //Return status code
   return error;
 8025f1e:	8afb      	ldrh	r3, [r7, #22]
}
 8025f20:	4618      	mov	r0, r3
 8025f22:	3718      	adds	r7, #24
 8025f24:	46bd      	mov	sp, r7
 8025f26:	bd80      	pop	{r7, pc}

08025f28 <mpiExport>:
 * @param[in] format Output format
 * @return Error code
 **/

error_t mpiExport(const Mpi *a, uint8_t *data, uint_t length, MpiFormat format)
{
 8025f28:	b580      	push	{r7, lr}
 8025f2a:	b088      	sub	sp, #32
 8025f2c:	af00      	add	r7, sp, #0
 8025f2e:	60f8      	str	r0, [r7, #12]
 8025f30:	60b9      	str	r1, [r7, #8]
 8025f32:	607a      	str	r2, [r7, #4]
 8025f34:	70fb      	strb	r3, [r7, #3]
   uint_t i;
   uint_t n;
   error_t error;

   //Initialize status code
   error = NO_ERROR;
 8025f36:	2300      	movs	r3, #0
 8025f38:	837b      	strh	r3, [r7, #26]

   //Check input format
   if(format == MPI_FORMAT_LITTLE_ENDIAN)
 8025f3a:	78fb      	ldrb	r3, [r7, #3]
 8025f3c:	2b00      	cmp	r3, #0
 8025f3e:	d12d      	bne.n	8025f9c <mpiExport+0x74>
   {
      //Get the actual length in bytes
      n = mpiGetByteLength(a);
 8025f40:	68f8      	ldr	r0, [r7, #12]
 8025f42:	f7ff fd3d 	bl	80259c0 <mpiGetByteLength>
 8025f46:	6178      	str	r0, [r7, #20]

      //Make sure the output buffer is large enough
      if(n <= length)
 8025f48:	697a      	ldr	r2, [r7, #20]
 8025f4a:	687b      	ldr	r3, [r7, #4]
 8025f4c:	429a      	cmp	r2, r3
 8025f4e:	d822      	bhi.n	8025f96 <mpiExport+0x6e>
      {
         //Clear output buffer
         osMemset(data, 0, length);
 8025f50:	687a      	ldr	r2, [r7, #4]
 8025f52:	2100      	movs	r1, #0
 8025f54:	68b8      	ldr	r0, [r7, #8]
 8025f56:	f009 fcf9 	bl	802f94c <memset>

         //Export data
         for(i = 0; i < n; i++, data++)
 8025f5a:	2300      	movs	r3, #0
 8025f5c:	61fb      	str	r3, [r7, #28]
 8025f5e:	e015      	b.n	8025f8c <mpiExport+0x64>
         {
            *data = a->data[i / MPI_INT_SIZE] >> ((i % MPI_INT_SIZE) * 8);
 8025f60:	68fb      	ldr	r3, [r7, #12]
 8025f62:	689a      	ldr	r2, [r3, #8]
 8025f64:	69fb      	ldr	r3, [r7, #28]
 8025f66:	f023 0303 	bic.w	r3, r3, #3
 8025f6a:	4413      	add	r3, r2
 8025f6c:	681a      	ldr	r2, [r3, #0]
 8025f6e:	69fb      	ldr	r3, [r7, #28]
 8025f70:	f003 0303 	and.w	r3, r3, #3
 8025f74:	00db      	lsls	r3, r3, #3
 8025f76:	fa22 f303 	lsr.w	r3, r2, r3
 8025f7a:	b2da      	uxtb	r2, r3
 8025f7c:	68bb      	ldr	r3, [r7, #8]
 8025f7e:	701a      	strb	r2, [r3, #0]
         for(i = 0; i < n; i++, data++)
 8025f80:	69fb      	ldr	r3, [r7, #28]
 8025f82:	3301      	adds	r3, #1
 8025f84:	61fb      	str	r3, [r7, #28]
 8025f86:	68bb      	ldr	r3, [r7, #8]
 8025f88:	3301      	adds	r3, #1
 8025f8a:	60bb      	str	r3, [r7, #8]
 8025f8c:	69fa      	ldr	r2, [r7, #28]
 8025f8e:	697b      	ldr	r3, [r7, #20]
 8025f90:	429a      	cmp	r2, r3
 8025f92:	d3e5      	bcc.n	8025f60 <mpiExport+0x38>
 8025f94:	e03a      	b.n	802600c <mpiExport+0xe4>
         }
      }
      else
      {
         //Report an error
         error = ERROR_INVALID_LENGTH;
 8025f96:	23ec      	movs	r3, #236	@ 0xec
 8025f98:	837b      	strh	r3, [r7, #26]
 8025f9a:	e037      	b.n	802600c <mpiExport+0xe4>
      }
   }
   else if(format == MPI_FORMAT_BIG_ENDIAN)
 8025f9c:	78fb      	ldrb	r3, [r7, #3]
 8025f9e:	2b01      	cmp	r3, #1
 8025fa0:	d132      	bne.n	8026008 <mpiExport+0xe0>
   {
      //Get the actual length in bytes
      n = mpiGetByteLength(a);
 8025fa2:	68f8      	ldr	r0, [r7, #12]
 8025fa4:	f7ff fd0c 	bl	80259c0 <mpiGetByteLength>
 8025fa8:	6178      	str	r0, [r7, #20]

      //Make sure the output buffer is large enough
      if(n <= length)
 8025faa:	697a      	ldr	r2, [r7, #20]
 8025fac:	687b      	ldr	r3, [r7, #4]
 8025fae:	429a      	cmp	r2, r3
 8025fb0:	d827      	bhi.n	8026002 <mpiExport+0xda>
      {
         //Clear output buffer
         osMemset(data, 0, length);
 8025fb2:	687a      	ldr	r2, [r7, #4]
 8025fb4:	2100      	movs	r1, #0
 8025fb6:	68b8      	ldr	r0, [r7, #8]
 8025fb8:	f009 fcc8 	bl	802f94c <memset>

         //Point to the least significant word
         data += length - 1;
 8025fbc:	687b      	ldr	r3, [r7, #4]
 8025fbe:	3b01      	subs	r3, #1
 8025fc0:	68ba      	ldr	r2, [r7, #8]
 8025fc2:	4413      	add	r3, r2
 8025fc4:	60bb      	str	r3, [r7, #8]

         //Export data
         for(i = 0; i < n; i++, data--)
 8025fc6:	2300      	movs	r3, #0
 8025fc8:	61fb      	str	r3, [r7, #28]
 8025fca:	e015      	b.n	8025ff8 <mpiExport+0xd0>
         {
            *data = a->data[i / MPI_INT_SIZE] >> ((i % MPI_INT_SIZE) * 8);
 8025fcc:	68fb      	ldr	r3, [r7, #12]
 8025fce:	689a      	ldr	r2, [r3, #8]
 8025fd0:	69fb      	ldr	r3, [r7, #28]
 8025fd2:	f023 0303 	bic.w	r3, r3, #3
 8025fd6:	4413      	add	r3, r2
 8025fd8:	681a      	ldr	r2, [r3, #0]
 8025fda:	69fb      	ldr	r3, [r7, #28]
 8025fdc:	f003 0303 	and.w	r3, r3, #3
 8025fe0:	00db      	lsls	r3, r3, #3
 8025fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8025fe6:	b2da      	uxtb	r2, r3
 8025fe8:	68bb      	ldr	r3, [r7, #8]
 8025fea:	701a      	strb	r2, [r3, #0]
         for(i = 0; i < n; i++, data--)
 8025fec:	69fb      	ldr	r3, [r7, #28]
 8025fee:	3301      	adds	r3, #1
 8025ff0:	61fb      	str	r3, [r7, #28]
 8025ff2:	68bb      	ldr	r3, [r7, #8]
 8025ff4:	3b01      	subs	r3, #1
 8025ff6:	60bb      	str	r3, [r7, #8]
 8025ff8:	69fa      	ldr	r2, [r7, #28]
 8025ffa:	697b      	ldr	r3, [r7, #20]
 8025ffc:	429a      	cmp	r2, r3
 8025ffe:	d3e5      	bcc.n	8025fcc <mpiExport+0xa4>
 8026000:	e004      	b.n	802600c <mpiExport+0xe4>
         }
      }
      else
      {
         //Report an error
         error = ERROR_INVALID_LENGTH;
 8026002:	23ec      	movs	r3, #236	@ 0xec
 8026004:	837b      	strh	r3, [r7, #26]
 8026006:	e001      	b.n	802600c <mpiExport+0xe4>
      }
   }
   else
   {
      //Report an error
      error = ERROR_INVALID_PARAMETER;
 8026008:	2302      	movs	r3, #2
 802600a:	837b      	strh	r3, [r7, #26]
   }

   //Return status code
   return error;
 802600c:	8b7b      	ldrh	r3, [r7, #26]
}
 802600e:	4618      	mov	r0, r3
 8026010:	3720      	adds	r7, #32
 8026012:	46bd      	mov	sp, r7
 8026014:	bd80      	pop	{r7, pc}

08026016 <mpiSub>:
 * @param[in] b Second operand B
 * @return Error code
 **/

error_t mpiSub(Mpi *r, const Mpi *a, const Mpi *b)
{
 8026016:	b580      	push	{r7, lr}
 8026018:	b086      	sub	sp, #24
 802601a:	af00      	add	r7, sp, #0
 802601c:	60f8      	str	r0, [r7, #12]
 802601e:	60b9      	str	r1, [r7, #8]
 8026020:	607a      	str	r2, [r7, #4]
   error_t error;
   int_t sign;

   //Retrieve the sign of A
   sign = a->sign;
 8026022:	68bb      	ldr	r3, [r7, #8]
 8026024:	681b      	ldr	r3, [r3, #0]
 8026026:	613b      	str	r3, [r7, #16]

   //Both operands have the same sign?
   if(a->sign == b->sign)
 8026028:	68bb      	ldr	r3, [r7, #8]
 802602a:	681a      	ldr	r2, [r3, #0]
 802602c:	687b      	ldr	r3, [r7, #4]
 802602e:	681b      	ldr	r3, [r3, #0]
 8026030:	429a      	cmp	r2, r3
 8026032:	d11d      	bne.n	8026070 <mpiSub+0x5a>
   {
      //Compare the absolute value of A and B
      if(mpiCompAbs(a, b) >= 0)
 8026034:	6879      	ldr	r1, [r7, #4]
 8026036:	68b8      	ldr	r0, [r7, #8]
 8026038:	f7ff fde2 	bl	8025c00 <mpiCompAbs>
 802603c:	4603      	mov	r3, r0
 802603e:	2b00      	cmp	r3, #0
 8026040:	db0a      	blt.n	8026058 <mpiSub+0x42>
      {
         //Perform subtraction
         error = mpiSubAbs(r, a, b);
 8026042:	687a      	ldr	r2, [r7, #4]
 8026044:	68b9      	ldr	r1, [r7, #8]
 8026046:	68f8      	ldr	r0, [r7, #12]
 8026048:	f000 f8cc 	bl	80261e4 <mpiSubAbs>
 802604c:	4603      	mov	r3, r0
 802604e:	82fb      	strh	r3, [r7, #22]
         //Set the sign of the resulting number
         r->sign = sign;
 8026050:	68fb      	ldr	r3, [r7, #12]
 8026052:	693a      	ldr	r2, [r7, #16]
 8026054:	601a      	str	r2, [r3, #0]
 8026056:	e015      	b.n	8026084 <mpiSub+0x6e>
      }
      else
      {
         //Perform subtraction
         error = mpiSubAbs(r, b, a);
 8026058:	68ba      	ldr	r2, [r7, #8]
 802605a:	6879      	ldr	r1, [r7, #4]
 802605c:	68f8      	ldr	r0, [r7, #12]
 802605e:	f000 f8c1 	bl	80261e4 <mpiSubAbs>
 8026062:	4603      	mov	r3, r0
 8026064:	82fb      	strh	r3, [r7, #22]
         //Set the sign of the resulting number
         r->sign = -sign;
 8026066:	693b      	ldr	r3, [r7, #16]
 8026068:	425a      	negs	r2, r3
 802606a:	68fb      	ldr	r3, [r7, #12]
 802606c:	601a      	str	r2, [r3, #0]
 802606e:	e009      	b.n	8026084 <mpiSub+0x6e>
   }
   //Operands have different signs?
   else
   {
      //Perform addition
      error = mpiAddAbs(r, a, b);
 8026070:	687a      	ldr	r2, [r7, #4]
 8026072:	68b9      	ldr	r1, [r7, #8]
 8026074:	68f8      	ldr	r0, [r7, #12]
 8026076:	f000 f80a 	bl	802608e <mpiAddAbs>
 802607a:	4603      	mov	r3, r0
 802607c:	82fb      	strh	r3, [r7, #22]
      //Set the sign of the resulting number
      r->sign = sign;
 802607e:	68fb      	ldr	r3, [r7, #12]
 8026080:	693a      	ldr	r2, [r7, #16]
 8026082:	601a      	str	r2, [r3, #0]
   }

   //Return status code
   return error;
 8026084:	8afb      	ldrh	r3, [r7, #22]
}
 8026086:	4618      	mov	r0, r3
 8026088:	3718      	adds	r7, #24
 802608a:	46bd      	mov	sp, r7
 802608c:	bd80      	pop	{r7, pc}

0802608e <mpiAddAbs>:
 * @param[in] b Second operand B
 * @return Error code
 **/

error_t mpiAddAbs(Mpi *r, const Mpi *a, const Mpi *b)
{
 802608e:	b580      	push	{r7, lr}
 8026090:	b08a      	sub	sp, #40	@ 0x28
 8026092:	af00      	add	r7, sp, #0
 8026094:	60f8      	str	r0, [r7, #12]
 8026096:	60b9      	str	r1, [r7, #8]
 8026098:	607a      	str	r2, [r7, #4]
   uint_t n;
   uint_t c;
   uint_t d;

   //R and B are the same instance?
   if(r == b)
 802609a:	68fa      	ldr	r2, [r7, #12]
 802609c:	687b      	ldr	r3, [r7, #4]
 802609e:	429a      	cmp	r2, r3
 80260a0:	d106      	bne.n	80260b0 <mpiAddAbs+0x22>
   {
      //Swap A and B
      const Mpi *t = a;
 80260a2:	68bb      	ldr	r3, [r7, #8]
 80260a4:	61bb      	str	r3, [r7, #24]
      a = b;
 80260a6:	687b      	ldr	r3, [r7, #4]
 80260a8:	60bb      	str	r3, [r7, #8]
      b = t;
 80260aa:	69bb      	ldr	r3, [r7, #24]
 80260ac:	607b      	str	r3, [r7, #4]
 80260ae:	e00d      	b.n	80260cc <mpiAddAbs+0x3e>
   }
   //R is neither A nor B?
   else if(r != a)
 80260b0:	68fa      	ldr	r2, [r7, #12]
 80260b2:	68bb      	ldr	r3, [r7, #8]
 80260b4:	429a      	cmp	r2, r3
 80260b6:	d009      	beq.n	80260cc <mpiAddAbs+0x3e>
   {
      //Copy the first operand to R
      MPI_CHECK(mpiCopy(r, a));
 80260b8:	68b9      	ldr	r1, [r7, #8]
 80260ba:	68f8      	ldr	r0, [r7, #12]
 80260bc:	f7ff fded 	bl	8025c9a <mpiCopy>
 80260c0:	4603      	mov	r3, r0
 80260c2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80260c4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80260c6:	2b00      	cmp	r3, #0
 80260c8:	f040 8087 	bne.w	80261da <mpiAddAbs+0x14c>
   }

   //Determine the actual length of B
   n = mpiGetLength(b);
 80260cc:	6878      	ldr	r0, [r7, #4]
 80260ce:	f7ff fc50 	bl	8025972 <mpiGetLength>
 80260d2:	6178      	str	r0, [r7, #20]
   //Extend the size of the destination register as needed
   MPI_CHECK(mpiGrow(r, n));
 80260d4:	6979      	ldr	r1, [r7, #20]
 80260d6:	68f8      	ldr	r0, [r7, #12]
 80260d8:	f7ff fbec 	bl	80258b4 <mpiGrow>
 80260dc:	4603      	mov	r3, r0
 80260de:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80260e0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80260e2:	2b00      	cmp	r3, #0
 80260e4:	d179      	bne.n	80261da <mpiAddAbs+0x14c>

   //The result is always positive
   r->sign = 1;
 80260e6:	68fb      	ldr	r3, [r7, #12]
 80260e8:	2201      	movs	r2, #1
 80260ea:	601a      	str	r2, [r3, #0]
   //Clear carry bit
   c = 0;
 80260ec:	2300      	movs	r3, #0
 80260ee:	61fb      	str	r3, [r7, #28]

   //Add operands
   for(i = 0; i < n; i++)
 80260f0:	2300      	movs	r3, #0
 80260f2:	623b      	str	r3, [r7, #32]
 80260f4:	e02b      	b.n	802614e <mpiAddAbs+0xc0>
   {
      //Add carry bit
      d = r->data[i] + c;
 80260f6:	68fb      	ldr	r3, [r7, #12]
 80260f8:	689a      	ldr	r2, [r3, #8]
 80260fa:	6a3b      	ldr	r3, [r7, #32]
 80260fc:	009b      	lsls	r3, r3, #2
 80260fe:	4413      	add	r3, r2
 8026100:	681b      	ldr	r3, [r3, #0]
 8026102:	69fa      	ldr	r2, [r7, #28]
 8026104:	4413      	add	r3, r2
 8026106:	613b      	str	r3, [r7, #16]
      //Update carry bit
      if(d != 0) c = 0;
 8026108:	693b      	ldr	r3, [r7, #16]
 802610a:	2b00      	cmp	r3, #0
 802610c:	d001      	beq.n	8026112 <mpiAddAbs+0x84>
 802610e:	2300      	movs	r3, #0
 8026110:	61fb      	str	r3, [r7, #28]
      //Perform addition
      d += b->data[i];
 8026112:	687b      	ldr	r3, [r7, #4]
 8026114:	689a      	ldr	r2, [r3, #8]
 8026116:	6a3b      	ldr	r3, [r7, #32]
 8026118:	009b      	lsls	r3, r3, #2
 802611a:	4413      	add	r3, r2
 802611c:	681b      	ldr	r3, [r3, #0]
 802611e:	693a      	ldr	r2, [r7, #16]
 8026120:	4413      	add	r3, r2
 8026122:	613b      	str	r3, [r7, #16]
      //Update carry bit
      if(d < b->data[i]) c = 1;
 8026124:	687b      	ldr	r3, [r7, #4]
 8026126:	689a      	ldr	r2, [r3, #8]
 8026128:	6a3b      	ldr	r3, [r7, #32]
 802612a:	009b      	lsls	r3, r3, #2
 802612c:	4413      	add	r3, r2
 802612e:	681b      	ldr	r3, [r3, #0]
 8026130:	693a      	ldr	r2, [r7, #16]
 8026132:	429a      	cmp	r2, r3
 8026134:	d201      	bcs.n	802613a <mpiAddAbs+0xac>
 8026136:	2301      	movs	r3, #1
 8026138:	61fb      	str	r3, [r7, #28]
      //Save result
      r->data[i] = d;
 802613a:	68fb      	ldr	r3, [r7, #12]
 802613c:	689a      	ldr	r2, [r3, #8]
 802613e:	6a3b      	ldr	r3, [r7, #32]
 8026140:	009b      	lsls	r3, r3, #2
 8026142:	4413      	add	r3, r2
 8026144:	693a      	ldr	r2, [r7, #16]
 8026146:	601a      	str	r2, [r3, #0]
   for(i = 0; i < n; i++)
 8026148:	6a3b      	ldr	r3, [r7, #32]
 802614a:	3301      	adds	r3, #1
 802614c:	623b      	str	r3, [r7, #32]
 802614e:	6a3a      	ldr	r2, [r7, #32]
 8026150:	697b      	ldr	r3, [r7, #20]
 8026152:	429a      	cmp	r2, r3
 8026154:	d3cf      	bcc.n	80260f6 <mpiAddAbs+0x68>
   }

   //Loop as long as the carry bit is set
   for(i = n; c && i < r->size; i++)
 8026156:	697b      	ldr	r3, [r7, #20]
 8026158:	623b      	str	r3, [r7, #32]
 802615a:	e01a      	b.n	8026192 <mpiAddAbs+0x104>
   {
      //Add carry bit
      r->data[i] += c;
 802615c:	68fb      	ldr	r3, [r7, #12]
 802615e:	689a      	ldr	r2, [r3, #8]
 8026160:	6a3b      	ldr	r3, [r7, #32]
 8026162:	009b      	lsls	r3, r3, #2
 8026164:	4413      	add	r3, r2
 8026166:	6819      	ldr	r1, [r3, #0]
 8026168:	68fb      	ldr	r3, [r7, #12]
 802616a:	689a      	ldr	r2, [r3, #8]
 802616c:	6a3b      	ldr	r3, [r7, #32]
 802616e:	009b      	lsls	r3, r3, #2
 8026170:	4413      	add	r3, r2
 8026172:	69fa      	ldr	r2, [r7, #28]
 8026174:	440a      	add	r2, r1
 8026176:	601a      	str	r2, [r3, #0]
      //Update carry bit
      if(r->data[i] != 0) c = 0;
 8026178:	68fb      	ldr	r3, [r7, #12]
 802617a:	689a      	ldr	r2, [r3, #8]
 802617c:	6a3b      	ldr	r3, [r7, #32]
 802617e:	009b      	lsls	r3, r3, #2
 8026180:	4413      	add	r3, r2
 8026182:	681b      	ldr	r3, [r3, #0]
 8026184:	2b00      	cmp	r3, #0
 8026186:	d001      	beq.n	802618c <mpiAddAbs+0xfe>
 8026188:	2300      	movs	r3, #0
 802618a:	61fb      	str	r3, [r7, #28]
   for(i = n; c && i < r->size; i++)
 802618c:	6a3b      	ldr	r3, [r7, #32]
 802618e:	3301      	adds	r3, #1
 8026190:	623b      	str	r3, [r7, #32]
 8026192:	69fb      	ldr	r3, [r7, #28]
 8026194:	2b00      	cmp	r3, #0
 8026196:	d004      	beq.n	80261a2 <mpiAddAbs+0x114>
 8026198:	68fb      	ldr	r3, [r7, #12]
 802619a:	685b      	ldr	r3, [r3, #4]
 802619c:	6a3a      	ldr	r2, [r7, #32]
 802619e:	429a      	cmp	r2, r3
 80261a0:	d3dc      	bcc.n	802615c <mpiAddAbs+0xce>
   }

   //Check the final carry bit
   if(c && n >= r->size)
 80261a2:	69fb      	ldr	r3, [r7, #28]
 80261a4:	2b00      	cmp	r3, #0
 80261a6:	d017      	beq.n	80261d8 <mpiAddAbs+0x14a>
 80261a8:	68fb      	ldr	r3, [r7, #12]
 80261aa:	685b      	ldr	r3, [r3, #4]
 80261ac:	697a      	ldr	r2, [r7, #20]
 80261ae:	429a      	cmp	r2, r3
 80261b0:	d312      	bcc.n	80261d8 <mpiAddAbs+0x14a>
   {
      //Extend the size of the destination register
      MPI_CHECK(mpiGrow(r, n + 1));
 80261b2:	697b      	ldr	r3, [r7, #20]
 80261b4:	3301      	adds	r3, #1
 80261b6:	4619      	mov	r1, r3
 80261b8:	68f8      	ldr	r0, [r7, #12]
 80261ba:	f7ff fb7b 	bl	80258b4 <mpiGrow>
 80261be:	4603      	mov	r3, r0
 80261c0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80261c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80261c4:	2b00      	cmp	r3, #0
 80261c6:	d108      	bne.n	80261da <mpiAddAbs+0x14c>
      //Add carry bit
      r->data[n] = 1;
 80261c8:	68fb      	ldr	r3, [r7, #12]
 80261ca:	689a      	ldr	r2, [r3, #8]
 80261cc:	697b      	ldr	r3, [r7, #20]
 80261ce:	009b      	lsls	r3, r3, #2
 80261d0:	4413      	add	r3, r2
 80261d2:	2201      	movs	r2, #1
 80261d4:	601a      	str	r2, [r3, #0]
 80261d6:	e000      	b.n	80261da <mpiAddAbs+0x14c>
   }

end:
 80261d8:	bf00      	nop
   //Return status code
   return error;
 80261da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 80261dc:	4618      	mov	r0, r3
 80261de:	3728      	adds	r7, #40	@ 0x28
 80261e0:	46bd      	mov	sp, r7
 80261e2:	bd80      	pop	{r7, pc}

080261e4 <mpiSubAbs>:
 * @param[in] b Second operand B
 * @return Error code
 **/

error_t mpiSubAbs(Mpi *r, const Mpi *a, const Mpi *b)
{
 80261e4:	b580      	push	{r7, lr}
 80261e6:	b08c      	sub	sp, #48	@ 0x30
 80261e8:	af00      	add	r7, sp, #0
 80261ea:	60f8      	str	r0, [r7, #12]
 80261ec:	60b9      	str	r1, [r7, #8]
 80261ee:	607a      	str	r2, [r7, #4]
   uint_t i;
   uint_t m;
   uint_t n;

   //Check input parameters
   if(mpiCompAbs(a, b) < 0)
 80261f0:	6879      	ldr	r1, [r7, #4]
 80261f2:	68b8      	ldr	r0, [r7, #8]
 80261f4:	f7ff fd04 	bl	8025c00 <mpiCompAbs>
 80261f8:	4603      	mov	r3, r0
 80261fa:	2b00      	cmp	r3, #0
 80261fc:	da05      	bge.n	802620a <mpiSubAbs+0x26>
   {
      //Swap A and B if necessary
      const Mpi *t = a;
 80261fe:	68bb      	ldr	r3, [r7, #8]
 8026200:	623b      	str	r3, [r7, #32]
      a = b;
 8026202:	687b      	ldr	r3, [r7, #4]
 8026204:	60bb      	str	r3, [r7, #8]
      b = t;
 8026206:	6a3b      	ldr	r3, [r7, #32]
 8026208:	607b      	str	r3, [r7, #4]
   }

   //Determine the actual length of A
   m = mpiGetLength(a);
 802620a:	68b8      	ldr	r0, [r7, #8]
 802620c:	f7ff fbb1 	bl	8025972 <mpiGetLength>
 8026210:	61f8      	str	r0, [r7, #28]
   //Determine the actual length of B
   n = mpiGetLength(b);
 8026212:	6878      	ldr	r0, [r7, #4]
 8026214:	f7ff fbad 	bl	8025972 <mpiGetLength>
 8026218:	61b8      	str	r0, [r7, #24]

   //Extend the size of the destination register as needed
   MPI_CHECK(mpiGrow(r, m));
 802621a:	69f9      	ldr	r1, [r7, #28]
 802621c:	68f8      	ldr	r0, [r7, #12]
 802621e:	f7ff fb49 	bl	80258b4 <mpiGrow>
 8026222:	4603      	mov	r3, r0
 8026224:	82fb      	strh	r3, [r7, #22]
 8026226:	8afb      	ldrh	r3, [r7, #22]
 8026228:	2b00      	cmp	r3, #0
 802622a:	f040 8087 	bne.w	802633c <mpiSubAbs+0x158>

   //The result is always positive
   r->sign = 1;
 802622e:	68fb      	ldr	r3, [r7, #12]
 8026230:	2201      	movs	r2, #1
 8026232:	601a      	str	r2, [r3, #0]
   //Clear carry bit
   c = 0;
 8026234:	2300      	movs	r3, #0
 8026236:	62fb      	str	r3, [r7, #44]	@ 0x2c

   //Subtract operands
   for(i = 0; i < n; i++)
 8026238:	2300      	movs	r3, #0
 802623a:	627b      	str	r3, [r7, #36]	@ 0x24
 802623c:	e02d      	b.n	802629a <mpiSubAbs+0xb6>
   {
      //Read first operand
      d = a->data[i];
 802623e:	68bb      	ldr	r3, [r7, #8]
 8026240:	689a      	ldr	r2, [r3, #8]
 8026242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8026244:	009b      	lsls	r3, r3, #2
 8026246:	4413      	add	r3, r2
 8026248:	681b      	ldr	r3, [r3, #0]
 802624a:	62bb      	str	r3, [r7, #40]	@ 0x28

      //Check the carry bit
      if(c)
 802624c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802624e:	2b00      	cmp	r3, #0
 8026250:	d007      	beq.n	8026262 <mpiSubAbs+0x7e>
      {
         //Update carry bit
         if(d != 0) c = 0;
 8026252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8026254:	2b00      	cmp	r3, #0
 8026256:	d001      	beq.n	802625c <mpiSubAbs+0x78>
 8026258:	2300      	movs	r3, #0
 802625a:	62fb      	str	r3, [r7, #44]	@ 0x2c
         //Propagate carry bit
         d -= 1;
 802625c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802625e:	3b01      	subs	r3, #1
 8026260:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      //Update carry bit
      if(d < b->data[i]) c = 1;
 8026262:	687b      	ldr	r3, [r7, #4]
 8026264:	689a      	ldr	r2, [r3, #8]
 8026266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8026268:	009b      	lsls	r3, r3, #2
 802626a:	4413      	add	r3, r2
 802626c:	681b      	ldr	r3, [r3, #0]
 802626e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8026270:	429a      	cmp	r2, r3
 8026272:	d201      	bcs.n	8026278 <mpiSubAbs+0x94>
 8026274:	2301      	movs	r3, #1
 8026276:	62fb      	str	r3, [r7, #44]	@ 0x2c
      //Perform subtraction
      r->data[i] = d - b->data[i];
 8026278:	687b      	ldr	r3, [r7, #4]
 802627a:	689a      	ldr	r2, [r3, #8]
 802627c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802627e:	009b      	lsls	r3, r3, #2
 8026280:	4413      	add	r3, r2
 8026282:	681a      	ldr	r2, [r3, #0]
 8026284:	68fb      	ldr	r3, [r7, #12]
 8026286:	6899      	ldr	r1, [r3, #8]
 8026288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802628a:	009b      	lsls	r3, r3, #2
 802628c:	440b      	add	r3, r1
 802628e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8026290:	1a8a      	subs	r2, r1, r2
 8026292:	601a      	str	r2, [r3, #0]
   for(i = 0; i < n; i++)
 8026294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8026296:	3301      	adds	r3, #1
 8026298:	627b      	str	r3, [r7, #36]	@ 0x24
 802629a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 802629c:	69bb      	ldr	r3, [r7, #24]
 802629e:	429a      	cmp	r2, r3
 80262a0:	d3cd      	bcc.n	802623e <mpiSubAbs+0x5a>
   }

   //Loop as long as the carry bit is set
   for(i = n; c && i < m; i++)
 80262a2:	69bb      	ldr	r3, [r7, #24]
 80262a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80262a6:	e019      	b.n	80262dc <mpiSubAbs+0xf8>
   {
      //Update carry bit
      if(a->data[i] != 0) c = 0;
 80262a8:	68bb      	ldr	r3, [r7, #8]
 80262aa:	689a      	ldr	r2, [r3, #8]
 80262ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80262ae:	009b      	lsls	r3, r3, #2
 80262b0:	4413      	add	r3, r2
 80262b2:	681b      	ldr	r3, [r3, #0]
 80262b4:	2b00      	cmp	r3, #0
 80262b6:	d001      	beq.n	80262bc <mpiSubAbs+0xd8>
 80262b8:	2300      	movs	r3, #0
 80262ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      //Propagate carry bit
      r->data[i] = a->data[i] - 1;
 80262bc:	68bb      	ldr	r3, [r7, #8]
 80262be:	689a      	ldr	r2, [r3, #8]
 80262c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80262c2:	009b      	lsls	r3, r3, #2
 80262c4:	4413      	add	r3, r2
 80262c6:	681a      	ldr	r2, [r3, #0]
 80262c8:	68fb      	ldr	r3, [r7, #12]
 80262ca:	6899      	ldr	r1, [r3, #8]
 80262cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80262ce:	009b      	lsls	r3, r3, #2
 80262d0:	440b      	add	r3, r1
 80262d2:	3a01      	subs	r2, #1
 80262d4:	601a      	str	r2, [r3, #0]
   for(i = n; c && i < m; i++)
 80262d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80262d8:	3301      	adds	r3, #1
 80262da:	627b      	str	r3, [r7, #36]	@ 0x24
 80262dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80262de:	2b00      	cmp	r3, #0
 80262e0:	d003      	beq.n	80262ea <mpiSubAbs+0x106>
 80262e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80262e4:	69fb      	ldr	r3, [r7, #28]
 80262e6:	429a      	cmp	r2, r3
 80262e8:	d3de      	bcc.n	80262a8 <mpiSubAbs+0xc4>
   }

   //R and A are not the same instance?
   if(r != a)
 80262ea:	68fa      	ldr	r2, [r7, #12]
 80262ec:	68bb      	ldr	r3, [r7, #8]
 80262ee:	429a      	cmp	r2, r3
 80262f0:	d023      	beq.n	802633a <mpiSubAbs+0x156>
   {
      //Copy the remaining words
      for(; i < m; i++)
 80262f2:	e00e      	b.n	8026312 <mpiSubAbs+0x12e>
      {
         r->data[i] = a->data[i];
 80262f4:	68bb      	ldr	r3, [r7, #8]
 80262f6:	689a      	ldr	r2, [r3, #8]
 80262f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80262fa:	009b      	lsls	r3, r3, #2
 80262fc:	441a      	add	r2, r3
 80262fe:	68fb      	ldr	r3, [r7, #12]
 8026300:	6899      	ldr	r1, [r3, #8]
 8026302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8026304:	009b      	lsls	r3, r3, #2
 8026306:	440b      	add	r3, r1
 8026308:	6812      	ldr	r2, [r2, #0]
 802630a:	601a      	str	r2, [r3, #0]
      for(; i < m; i++)
 802630c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802630e:	3301      	adds	r3, #1
 8026310:	627b      	str	r3, [r7, #36]	@ 0x24
 8026312:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8026314:	69fb      	ldr	r3, [r7, #28]
 8026316:	429a      	cmp	r2, r3
 8026318:	d3ec      	bcc.n	80262f4 <mpiSubAbs+0x110>
      }

      //Zero the upper part
      for(; i < r->size; i++)
 802631a:	e009      	b.n	8026330 <mpiSubAbs+0x14c>
      {
         r->data[i] = 0;
 802631c:	68fb      	ldr	r3, [r7, #12]
 802631e:	689a      	ldr	r2, [r3, #8]
 8026320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8026322:	009b      	lsls	r3, r3, #2
 8026324:	4413      	add	r3, r2
 8026326:	2200      	movs	r2, #0
 8026328:	601a      	str	r2, [r3, #0]
      for(; i < r->size; i++)
 802632a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802632c:	3301      	adds	r3, #1
 802632e:	627b      	str	r3, [r7, #36]	@ 0x24
 8026330:	68fb      	ldr	r3, [r7, #12]
 8026332:	685b      	ldr	r3, [r3, #4]
 8026334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8026336:	429a      	cmp	r2, r3
 8026338:	d3f0      	bcc.n	802631c <mpiSubAbs+0x138>
      }
   }

end:
 802633a:	bf00      	nop
   //Return status code
   return error;
 802633c:	8afb      	ldrh	r3, [r7, #22]
}
 802633e:	4618      	mov	r0, r3
 8026340:	3730      	adds	r7, #48	@ 0x30
 8026342:	46bd      	mov	sp, r7
 8026344:	bd80      	pop	{r7, pc}

08026346 <mpiShiftLeft>:
 * @param[in] n The number of bits to shift
 * @return Error code
 **/

error_t mpiShiftLeft(Mpi *r, uint_t n)
{
 8026346:	b580      	push	{r7, lr}
 8026348:	b088      	sub	sp, #32
 802634a:	af00      	add	r7, sp, #0
 802634c:	6078      	str	r0, [r7, #4]
 802634e:	6039      	str	r1, [r7, #0]
   uint_t k;
   uint_t n1;
   uint_t n2;

   //Check parameters
   if(r->size == 0 || n == 0)
 8026350:	687b      	ldr	r3, [r7, #4]
 8026352:	685b      	ldr	r3, [r3, #4]
 8026354:	2b00      	cmp	r3, #0
 8026356:	d002      	beq.n	802635e <mpiShiftLeft+0x18>
 8026358:	683b      	ldr	r3, [r7, #0]
 802635a:	2b00      	cmp	r3, #0
 802635c:	d101      	bne.n	8026362 <mpiShiftLeft+0x1c>
      return NO_ERROR;
 802635e:	2300      	movs	r3, #0
 8026360:	e07d      	b.n	802645e <mpiShiftLeft+0x118>

   //Determine the actual length of r
   k = mpiGetBitLength(r);
 8026362:	6878      	ldr	r0, [r7, #4]
 8026364:	f7ff fb66 	bl	8025a34 <mpiGetBitLength>
 8026368:	61b8      	str	r0, [r7, #24]

   //Number of 32-bit words to shift
   n1 = n / (MPI_INT_SIZE * 8);
 802636a:	683b      	ldr	r3, [r7, #0]
 802636c:	095b      	lsrs	r3, r3, #5
 802636e:	617b      	str	r3, [r7, #20]
   //Number of bits to shift
   n2 = n % (MPI_INT_SIZE * 8);
 8026370:	683b      	ldr	r3, [r7, #0]
 8026372:	f003 031f 	and.w	r3, r3, #31
 8026376:	613b      	str	r3, [r7, #16]

   //Increase the size of the multiple-precision number
   error = mpiGrow(r, (k + n + 31) / 32);
 8026378:	69ba      	ldr	r2, [r7, #24]
 802637a:	683b      	ldr	r3, [r7, #0]
 802637c:	4413      	add	r3, r2
 802637e:	331f      	adds	r3, #31
 8026380:	095b      	lsrs	r3, r3, #5
 8026382:	4619      	mov	r1, r3
 8026384:	6878      	ldr	r0, [r7, #4]
 8026386:	f7ff fa95 	bl	80258b4 <mpiGrow>
 802638a:	4603      	mov	r3, r0
 802638c:	81fb      	strh	r3, [r7, #14]
   //Check return code
   if(error)
 802638e:	89fb      	ldrh	r3, [r7, #14]
 8026390:	2b00      	cmp	r3, #0
 8026392:	d001      	beq.n	8026398 <mpiShiftLeft+0x52>
      return error;
 8026394:	89fb      	ldrh	r3, [r7, #14]
 8026396:	e062      	b.n	802645e <mpiShiftLeft+0x118>

   //First, shift words
   if(n1 > 0)
 8026398:	697b      	ldr	r3, [r7, #20]
 802639a:	2b00      	cmp	r3, #0
 802639c:	d02a      	beq.n	80263f4 <mpiShiftLeft+0xae>
   {
      //Process the most significant words
      for(i = r->size - 1; i >= n1; i--)
 802639e:	687b      	ldr	r3, [r7, #4]
 80263a0:	685b      	ldr	r3, [r3, #4]
 80263a2:	3b01      	subs	r3, #1
 80263a4:	61fb      	str	r3, [r7, #28]
 80263a6:	e010      	b.n	80263ca <mpiShiftLeft+0x84>
      {
         r->data[i] = r->data[i - n1];
 80263a8:	687b      	ldr	r3, [r7, #4]
 80263aa:	689a      	ldr	r2, [r3, #8]
 80263ac:	69f9      	ldr	r1, [r7, #28]
 80263ae:	697b      	ldr	r3, [r7, #20]
 80263b0:	1acb      	subs	r3, r1, r3
 80263b2:	009b      	lsls	r3, r3, #2
 80263b4:	441a      	add	r2, r3
 80263b6:	687b      	ldr	r3, [r7, #4]
 80263b8:	6899      	ldr	r1, [r3, #8]
 80263ba:	69fb      	ldr	r3, [r7, #28]
 80263bc:	009b      	lsls	r3, r3, #2
 80263be:	440b      	add	r3, r1
 80263c0:	6812      	ldr	r2, [r2, #0]
 80263c2:	601a      	str	r2, [r3, #0]
      for(i = r->size - 1; i >= n1; i--)
 80263c4:	69fb      	ldr	r3, [r7, #28]
 80263c6:	3b01      	subs	r3, #1
 80263c8:	61fb      	str	r3, [r7, #28]
 80263ca:	69fa      	ldr	r2, [r7, #28]
 80263cc:	697b      	ldr	r3, [r7, #20]
 80263ce:	429a      	cmp	r2, r3
 80263d0:	d2ea      	bcs.n	80263a8 <mpiShiftLeft+0x62>
      }

      //Fill the rest with zeroes
      for(i = 0; i < n1; i++)
 80263d2:	2300      	movs	r3, #0
 80263d4:	61fb      	str	r3, [r7, #28]
 80263d6:	e009      	b.n	80263ec <mpiShiftLeft+0xa6>
      {
         r->data[i] = 0;
 80263d8:	687b      	ldr	r3, [r7, #4]
 80263da:	689a      	ldr	r2, [r3, #8]
 80263dc:	69fb      	ldr	r3, [r7, #28]
 80263de:	009b      	lsls	r3, r3, #2
 80263e0:	4413      	add	r3, r2
 80263e2:	2200      	movs	r2, #0
 80263e4:	601a      	str	r2, [r3, #0]
      for(i = 0; i < n1; i++)
 80263e6:	69fb      	ldr	r3, [r7, #28]
 80263e8:	3301      	adds	r3, #1
 80263ea:	61fb      	str	r3, [r7, #28]
 80263ec:	69fa      	ldr	r2, [r7, #28]
 80263ee:	697b      	ldr	r3, [r7, #20]
 80263f0:	429a      	cmp	r2, r3
 80263f2:	d3f1      	bcc.n	80263d8 <mpiShiftLeft+0x92>
      }
   }

   //Then shift bits
   if(n2 > 0)
 80263f4:	693b      	ldr	r3, [r7, #16]
 80263f6:	2b00      	cmp	r3, #0
 80263f8:	d030      	beq.n	802645c <mpiShiftLeft+0x116>
   {
      //Process the most significant words
      for(i = r->size - 1; i >= 1; i--)
 80263fa:	687b      	ldr	r3, [r7, #4]
 80263fc:	685b      	ldr	r3, [r3, #4]
 80263fe:	3b01      	subs	r3, #1
 8026400:	61fb      	str	r3, [r7, #28]
 8026402:	e01f      	b.n	8026444 <mpiShiftLeft+0xfe>
      {
         r->data[i] = (r->data[i] << n2) | (r->data[i - 1] >> (32 - n2));
 8026404:	687b      	ldr	r3, [r7, #4]
 8026406:	689a      	ldr	r2, [r3, #8]
 8026408:	69fb      	ldr	r3, [r7, #28]
 802640a:	009b      	lsls	r3, r3, #2
 802640c:	4413      	add	r3, r2
 802640e:	681a      	ldr	r2, [r3, #0]
 8026410:	693b      	ldr	r3, [r7, #16]
 8026412:	fa02 f103 	lsl.w	r1, r2, r3
 8026416:	687b      	ldr	r3, [r7, #4]
 8026418:	689a      	ldr	r2, [r3, #8]
 802641a:	69fb      	ldr	r3, [r7, #28]
 802641c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8026420:	3b01      	subs	r3, #1
 8026422:	009b      	lsls	r3, r3, #2
 8026424:	4413      	add	r3, r2
 8026426:	681a      	ldr	r2, [r3, #0]
 8026428:	693b      	ldr	r3, [r7, #16]
 802642a:	f1c3 0320 	rsb	r3, r3, #32
 802642e:	40da      	lsrs	r2, r3
 8026430:	687b      	ldr	r3, [r7, #4]
 8026432:	6898      	ldr	r0, [r3, #8]
 8026434:	69fb      	ldr	r3, [r7, #28]
 8026436:	009b      	lsls	r3, r3, #2
 8026438:	4403      	add	r3, r0
 802643a:	430a      	orrs	r2, r1
 802643c:	601a      	str	r2, [r3, #0]
      for(i = r->size - 1; i >= 1; i--)
 802643e:	69fb      	ldr	r3, [r7, #28]
 8026440:	3b01      	subs	r3, #1
 8026442:	61fb      	str	r3, [r7, #28]
 8026444:	69fb      	ldr	r3, [r7, #28]
 8026446:	2b00      	cmp	r3, #0
 8026448:	d1dc      	bne.n	8026404 <mpiShiftLeft+0xbe>
      }

      //The least significant word requires a special handling
      r->data[0] <<= n2;
 802644a:	687b      	ldr	r3, [r7, #4]
 802644c:	689b      	ldr	r3, [r3, #8]
 802644e:	6819      	ldr	r1, [r3, #0]
 8026450:	687b      	ldr	r3, [r7, #4]
 8026452:	689b      	ldr	r3, [r3, #8]
 8026454:	693a      	ldr	r2, [r7, #16]
 8026456:	fa01 f202 	lsl.w	r2, r1, r2
 802645a:	601a      	str	r2, [r3, #0]
   }

   //Shift operation is complete
   return NO_ERROR;
 802645c:	2300      	movs	r3, #0
}
 802645e:	4618      	mov	r0, r3
 8026460:	3720      	adds	r7, #32
 8026462:	46bd      	mov	sp, r7
 8026464:	bd80      	pop	{r7, pc}

08026466 <mpiShiftRight>:
 * @param[in] n The number of bits to shift
 * @return Error code
 **/

error_t mpiShiftRight(Mpi *r, uint_t n)
{
 8026466:	b480      	push	{r7}
 8026468:	b087      	sub	sp, #28
 802646a:	af00      	add	r7, sp, #0
 802646c:	6078      	str	r0, [r7, #4]
 802646e:	6039      	str	r1, [r7, #0]
   uint_t i;
   uint_t m;

   //Number of 32-bit words to shift
   uint_t n1 = n / (MPI_INT_SIZE * 8);
 8026470:	683b      	ldr	r3, [r7, #0]
 8026472:	095b      	lsrs	r3, r3, #5
 8026474:	613b      	str	r3, [r7, #16]
   //Number of bits to shift
   uint_t n2 = n % (MPI_INT_SIZE * 8);
 8026476:	683b      	ldr	r3, [r7, #0]
 8026478:	f003 031f 	and.w	r3, r3, #31
 802647c:	60fb      	str	r3, [r7, #12]

   //Check parameters
   if(n1 >= r->size)
 802647e:	687b      	ldr	r3, [r7, #4]
 8026480:	685b      	ldr	r3, [r3, #4]
 8026482:	693a      	ldr	r2, [r7, #16]
 8026484:	429a      	cmp	r2, r3
 8026486:	d313      	bcc.n	80264b0 <mpiShiftRight+0x4a>
   {
      //Clear the contents of the multiple precision integer
      for(i = 0; i < r->size; i++)
 8026488:	2300      	movs	r3, #0
 802648a:	617b      	str	r3, [r7, #20]
 802648c:	e009      	b.n	80264a2 <mpiShiftRight+0x3c>
      {
         r->data[i] = 0;
 802648e:	687b      	ldr	r3, [r7, #4]
 8026490:	689a      	ldr	r2, [r3, #8]
 8026492:	697b      	ldr	r3, [r7, #20]
 8026494:	009b      	lsls	r3, r3, #2
 8026496:	4413      	add	r3, r2
 8026498:	2200      	movs	r2, #0
 802649a:	601a      	str	r2, [r3, #0]
      for(i = 0; i < r->size; i++)
 802649c:	697b      	ldr	r3, [r7, #20]
 802649e:	3301      	adds	r3, #1
 80264a0:	617b      	str	r3, [r7, #20]
 80264a2:	687b      	ldr	r3, [r7, #4]
 80264a4:	685b      	ldr	r3, [r3, #4]
 80264a6:	697a      	ldr	r2, [r7, #20]
 80264a8:	429a      	cmp	r2, r3
 80264aa:	d3f0      	bcc.n	802648e <mpiShiftRight+0x28>
      }

      //We are done
      return NO_ERROR;
 80264ac:	2300      	movs	r3, #0
 80264ae:	e06f      	b.n	8026590 <mpiShiftRight+0x12a>
   }

   //First, shift words
   if(n1 > 0)
 80264b0:	693b      	ldr	r3, [r7, #16]
 80264b2:	2b00      	cmp	r3, #0
 80264b4:	d02e      	beq.n	8026514 <mpiShiftRight+0xae>
   {
      //Process the least significant words
      for(m = r->size - n1, i = 0; i < m; i++)
 80264b6:	687b      	ldr	r3, [r7, #4]
 80264b8:	685a      	ldr	r2, [r3, #4]
 80264ba:	693b      	ldr	r3, [r7, #16]
 80264bc:	1ad3      	subs	r3, r2, r3
 80264be:	60bb      	str	r3, [r7, #8]
 80264c0:	2300      	movs	r3, #0
 80264c2:	617b      	str	r3, [r7, #20]
 80264c4:	e010      	b.n	80264e8 <mpiShiftRight+0x82>
      {
         r->data[i] = r->data[i + n1];
 80264c6:	687b      	ldr	r3, [r7, #4]
 80264c8:	689a      	ldr	r2, [r3, #8]
 80264ca:	6979      	ldr	r1, [r7, #20]
 80264cc:	693b      	ldr	r3, [r7, #16]
 80264ce:	440b      	add	r3, r1
 80264d0:	009b      	lsls	r3, r3, #2
 80264d2:	441a      	add	r2, r3
 80264d4:	687b      	ldr	r3, [r7, #4]
 80264d6:	6899      	ldr	r1, [r3, #8]
 80264d8:	697b      	ldr	r3, [r7, #20]
 80264da:	009b      	lsls	r3, r3, #2
 80264dc:	440b      	add	r3, r1
 80264de:	6812      	ldr	r2, [r2, #0]
 80264e0:	601a      	str	r2, [r3, #0]
      for(m = r->size - n1, i = 0; i < m; i++)
 80264e2:	697b      	ldr	r3, [r7, #20]
 80264e4:	3301      	adds	r3, #1
 80264e6:	617b      	str	r3, [r7, #20]
 80264e8:	697a      	ldr	r2, [r7, #20]
 80264ea:	68bb      	ldr	r3, [r7, #8]
 80264ec:	429a      	cmp	r2, r3
 80264ee:	d3ea      	bcc.n	80264c6 <mpiShiftRight+0x60>
      }

      //Fill the rest with zeroes
      for(i = m; i < r->size; i++)
 80264f0:	68bb      	ldr	r3, [r7, #8]
 80264f2:	617b      	str	r3, [r7, #20]
 80264f4:	e009      	b.n	802650a <mpiShiftRight+0xa4>
      {
         r->data[i] = 0;
 80264f6:	687b      	ldr	r3, [r7, #4]
 80264f8:	689a      	ldr	r2, [r3, #8]
 80264fa:	697b      	ldr	r3, [r7, #20]
 80264fc:	009b      	lsls	r3, r3, #2
 80264fe:	4413      	add	r3, r2
 8026500:	2200      	movs	r2, #0
 8026502:	601a      	str	r2, [r3, #0]
      for(i = m; i < r->size; i++)
 8026504:	697b      	ldr	r3, [r7, #20]
 8026506:	3301      	adds	r3, #1
 8026508:	617b      	str	r3, [r7, #20]
 802650a:	687b      	ldr	r3, [r7, #4]
 802650c:	685b      	ldr	r3, [r3, #4]
 802650e:	697a      	ldr	r2, [r7, #20]
 8026510:	429a      	cmp	r2, r3
 8026512:	d3f0      	bcc.n	80264f6 <mpiShiftRight+0x90>
      }
   }

   //Then shift bits
   if(n2 > 0)
 8026514:	68fb      	ldr	r3, [r7, #12]
 8026516:	2b00      	cmp	r3, #0
 8026518:	d039      	beq.n	802658e <mpiShiftRight+0x128>
   {
      //Process the least significant words
      for(m = r->size - n1 - 1, i = 0; i < m; i++)
 802651a:	687b      	ldr	r3, [r7, #4]
 802651c:	685a      	ldr	r2, [r3, #4]
 802651e:	693b      	ldr	r3, [r7, #16]
 8026520:	1ad3      	subs	r3, r2, r3
 8026522:	3b01      	subs	r3, #1
 8026524:	60bb      	str	r3, [r7, #8]
 8026526:	2300      	movs	r3, #0
 8026528:	617b      	str	r3, [r7, #20]
 802652a:	e01d      	b.n	8026568 <mpiShiftRight+0x102>
      {
         r->data[i] = (r->data[i] >> n2) | (r->data[i + 1] << (32 - n2));
 802652c:	687b      	ldr	r3, [r7, #4]
 802652e:	689a      	ldr	r2, [r3, #8]
 8026530:	697b      	ldr	r3, [r7, #20]
 8026532:	009b      	lsls	r3, r3, #2
 8026534:	4413      	add	r3, r2
 8026536:	681a      	ldr	r2, [r3, #0]
 8026538:	68fb      	ldr	r3, [r7, #12]
 802653a:	fa22 f103 	lsr.w	r1, r2, r3
 802653e:	687b      	ldr	r3, [r7, #4]
 8026540:	689a      	ldr	r2, [r3, #8]
 8026542:	697b      	ldr	r3, [r7, #20]
 8026544:	3301      	adds	r3, #1
 8026546:	009b      	lsls	r3, r3, #2
 8026548:	4413      	add	r3, r2
 802654a:	681a      	ldr	r2, [r3, #0]
 802654c:	68fb      	ldr	r3, [r7, #12]
 802654e:	f1c3 0320 	rsb	r3, r3, #32
 8026552:	409a      	lsls	r2, r3
 8026554:	687b      	ldr	r3, [r7, #4]
 8026556:	6898      	ldr	r0, [r3, #8]
 8026558:	697b      	ldr	r3, [r7, #20]
 802655a:	009b      	lsls	r3, r3, #2
 802655c:	4403      	add	r3, r0
 802655e:	430a      	orrs	r2, r1
 8026560:	601a      	str	r2, [r3, #0]
      for(m = r->size - n1 - 1, i = 0; i < m; i++)
 8026562:	697b      	ldr	r3, [r7, #20]
 8026564:	3301      	adds	r3, #1
 8026566:	617b      	str	r3, [r7, #20]
 8026568:	697a      	ldr	r2, [r7, #20]
 802656a:	68bb      	ldr	r3, [r7, #8]
 802656c:	429a      	cmp	r2, r3
 802656e:	d3dd      	bcc.n	802652c <mpiShiftRight+0xc6>
      }

      //The most significant word requires a special handling
      r->data[m] >>= n2;
 8026570:	687b      	ldr	r3, [r7, #4]
 8026572:	689a      	ldr	r2, [r3, #8]
 8026574:	68bb      	ldr	r3, [r7, #8]
 8026576:	009b      	lsls	r3, r3, #2
 8026578:	4413      	add	r3, r2
 802657a:	6819      	ldr	r1, [r3, #0]
 802657c:	687b      	ldr	r3, [r7, #4]
 802657e:	689a      	ldr	r2, [r3, #8]
 8026580:	68bb      	ldr	r3, [r7, #8]
 8026582:	009b      	lsls	r3, r3, #2
 8026584:	4413      	add	r3, r2
 8026586:	68fa      	ldr	r2, [r7, #12]
 8026588:	fa21 f202 	lsr.w	r2, r1, r2
 802658c:	601a      	str	r2, [r3, #0]
   }

   //Shift operation is complete
   return NO_ERROR;
 802658e:	2300      	movs	r3, #0
}
 8026590:	4618      	mov	r0, r3
 8026592:	371c      	adds	r7, #28
 8026594:	46bd      	mov	sp, r7
 8026596:	f85d 7b04 	ldr.w	r7, [sp], #4
 802659a:	4770      	bx	lr

0802659c <mpiMul>:
 * @param[in] b Second operand B
 * @return Error code
 **/

__weak_func error_t mpiMul(Mpi *r, const Mpi *a, const Mpi *b)
{
 802659c:	b590      	push	{r4, r7, lr}
 802659e:	b08f      	sub	sp, #60	@ 0x3c
 80265a0:	af00      	add	r7, sp, #0
 80265a2:	60f8      	str	r0, [r7, #12]
 80265a4:	60b9      	str	r1, [r7, #8]
 80265a6:	607a      	str	r2, [r7, #4]
   uint_t n;
   Mpi ta;
   Mpi tb;

   //Initialize multiple precision integers
   mpiInit(&ta);
 80265a8:	f107 031c 	add.w	r3, r7, #28
 80265ac:	4618      	mov	r0, r3
 80265ae:	f7ff f945 	bl	802583c <mpiInit>
   mpiInit(&tb);
 80265b2:	f107 0310 	add.w	r3, r7, #16
 80265b6:	4618      	mov	r0, r3
 80265b8:	f7ff f940 	bl	802583c <mpiInit>

   //R and A are the same instance?
   if(r == a)
 80265bc:	68fa      	ldr	r2, [r7, #12]
 80265be:	68bb      	ldr	r3, [r7, #8]
 80265c0:	429a      	cmp	r2, r3
 80265c2:	d10e      	bne.n	80265e2 <mpiMul+0x46>
   {
      //Copy A to TA
      MPI_CHECK(mpiCopy(&ta, a));
 80265c4:	f107 031c 	add.w	r3, r7, #28
 80265c8:	68b9      	ldr	r1, [r7, #8]
 80265ca:	4618      	mov	r0, r3
 80265cc:	f7ff fb65 	bl	8025c9a <mpiCopy>
 80265d0:	4603      	mov	r3, r0
 80265d2:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80265d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80265d6:	2b00      	cmp	r3, #0
 80265d8:	f040 8083 	bne.w	80266e2 <mpiMul+0x146>
      //Use TA instead of A
      a = &ta;
 80265dc:	f107 031c 	add.w	r3, r7, #28
 80265e0:	60bb      	str	r3, [r7, #8]
   }

   //R and B are the same instance?
   if(r == b)
 80265e2:	68fa      	ldr	r2, [r7, #12]
 80265e4:	687b      	ldr	r3, [r7, #4]
 80265e6:	429a      	cmp	r2, r3
 80265e8:	d10d      	bne.n	8026606 <mpiMul+0x6a>
   {
      //Copy B to TB
      MPI_CHECK(mpiCopy(&tb, b));
 80265ea:	f107 0310 	add.w	r3, r7, #16
 80265ee:	6879      	ldr	r1, [r7, #4]
 80265f0:	4618      	mov	r0, r3
 80265f2:	f7ff fb52 	bl	8025c9a <mpiCopy>
 80265f6:	4603      	mov	r3, r0
 80265f8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80265fa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80265fc:	2b00      	cmp	r3, #0
 80265fe:	d170      	bne.n	80266e2 <mpiMul+0x146>
      //Use TB instead of B
      b = &tb;
 8026600:	f107 0310 	add.w	r3, r7, #16
 8026604:	607b      	str	r3, [r7, #4]
   }

   //Determine the actual length of A and B
   m = mpiGetLength(a);
 8026606:	68b8      	ldr	r0, [r7, #8]
 8026608:	f7ff f9b3 	bl	8025972 <mpiGetLength>
 802660c:	62f8      	str	r0, [r7, #44]	@ 0x2c
   n = mpiGetLength(b);
 802660e:	6878      	ldr	r0, [r7, #4]
 8026610:	f7ff f9af 	bl	8025972 <mpiGetLength>
 8026614:	62b8      	str	r0, [r7, #40]	@ 0x28

   //Adjust the size of R
   MPI_CHECK(mpiGrow(r, m + n));
 8026616:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8026618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802661a:	4413      	add	r3, r2
 802661c:	4619      	mov	r1, r3
 802661e:	68f8      	ldr	r0, [r7, #12]
 8026620:	f7ff f948 	bl	80258b4 <mpiGrow>
 8026624:	4603      	mov	r3, r0
 8026626:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8026628:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 802662a:	2b00      	cmp	r3, #0
 802662c:	d159      	bne.n	80266e2 <mpiMul+0x146>
   //Set the sign of R
   r->sign = (a->sign == b->sign) ? 1 : -1;
 802662e:	68bb      	ldr	r3, [r7, #8]
 8026630:	681a      	ldr	r2, [r3, #0]
 8026632:	687b      	ldr	r3, [r7, #4]
 8026634:	681b      	ldr	r3, [r3, #0]
 8026636:	429a      	cmp	r2, r3
 8026638:	d101      	bne.n	802663e <mpiMul+0xa2>
 802663a:	2201      	movs	r2, #1
 802663c:	e001      	b.n	8026642 <mpiMul+0xa6>
 802663e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8026642:	68fb      	ldr	r3, [r7, #12]
 8026644:	601a      	str	r2, [r3, #0]

   //Clear the contents of the destination integer
   for(i = 0; i < r->size; i++)
 8026646:	2300      	movs	r3, #0
 8026648:	633b      	str	r3, [r7, #48]	@ 0x30
 802664a:	e009      	b.n	8026660 <mpiMul+0xc4>
   {
      r->data[i] = 0;
 802664c:	68fb      	ldr	r3, [r7, #12]
 802664e:	689a      	ldr	r2, [r3, #8]
 8026650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8026652:	009b      	lsls	r3, r3, #2
 8026654:	4413      	add	r3, r2
 8026656:	2200      	movs	r2, #0
 8026658:	601a      	str	r2, [r3, #0]
   for(i = 0; i < r->size; i++)
 802665a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802665c:	3301      	adds	r3, #1
 802665e:	633b      	str	r3, [r7, #48]	@ 0x30
 8026660:	68fb      	ldr	r3, [r7, #12]
 8026662:	685b      	ldr	r3, [r3, #4]
 8026664:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8026666:	429a      	cmp	r2, r3
 8026668:	d3f0      	bcc.n	802664c <mpiMul+0xb0>
   }

   //Perform multiplication
   if(m < n)
 802666a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 802666c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802666e:	429a      	cmp	r2, r3
 8026670:	d21b      	bcs.n	80266aa <mpiMul+0x10e>
   {
      for(i = 0; i < m; i++)
 8026672:	2300      	movs	r3, #0
 8026674:	633b      	str	r3, [r7, #48]	@ 0x30
 8026676:	e013      	b.n	80266a0 <mpiMul+0x104>
      {
         mpiMulAccCore(&r->data[i], b->data, n, a->data[i]);
 8026678:	68fb      	ldr	r3, [r7, #12]
 802667a:	689a      	ldr	r2, [r3, #8]
 802667c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802667e:	009b      	lsls	r3, r3, #2
 8026680:	18d0      	adds	r0, r2, r3
 8026682:	687b      	ldr	r3, [r7, #4]
 8026684:	6899      	ldr	r1, [r3, #8]
 8026686:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 8026688:	68bb      	ldr	r3, [r7, #8]
 802668a:	689a      	ldr	r2, [r3, #8]
 802668c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802668e:	009b      	lsls	r3, r3, #2
 8026690:	4413      	add	r3, r2
 8026692:	681b      	ldr	r3, [r3, #0]
 8026694:	4622      	mov	r2, r4
 8026696:	f000 fcce 	bl	8027036 <mpiMulAccCore>
      for(i = 0; i < m; i++)
 802669a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802669c:	3301      	adds	r3, #1
 802669e:	633b      	str	r3, [r7, #48]	@ 0x30
 80266a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80266a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80266a4:	429a      	cmp	r2, r3
 80266a6:	d3e7      	bcc.n	8026678 <mpiMul+0xdc>
 80266a8:	e01b      	b.n	80266e2 <mpiMul+0x146>
      }
   }
   else
   {
      for(i = 0; i < n; i++)
 80266aa:	2300      	movs	r3, #0
 80266ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80266ae:	e013      	b.n	80266d8 <mpiMul+0x13c>
      {
         mpiMulAccCore(&r->data[i], a->data, m, b->data[i]);
 80266b0:	68fb      	ldr	r3, [r7, #12]
 80266b2:	689a      	ldr	r2, [r3, #8]
 80266b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80266b6:	009b      	lsls	r3, r3, #2
 80266b8:	18d0      	adds	r0, r2, r3
 80266ba:	68bb      	ldr	r3, [r7, #8]
 80266bc:	6899      	ldr	r1, [r3, #8]
 80266be:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 80266c0:	687b      	ldr	r3, [r7, #4]
 80266c2:	689a      	ldr	r2, [r3, #8]
 80266c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80266c6:	009b      	lsls	r3, r3, #2
 80266c8:	4413      	add	r3, r2
 80266ca:	681b      	ldr	r3, [r3, #0]
 80266cc:	4622      	mov	r2, r4
 80266ce:	f000 fcb2 	bl	8027036 <mpiMulAccCore>
      for(i = 0; i < n; i++)
 80266d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80266d4:	3301      	adds	r3, #1
 80266d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80266d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80266da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80266dc:	429a      	cmp	r2, r3
 80266de:	d3e7      	bcc.n	80266b0 <mpiMul+0x114>
      }
   }

end:
 80266e0:	bf00      	nop
   //Release multiple precision integers
   mpiFree(&ta);
 80266e2:	f107 031c 	add.w	r3, r7, #28
 80266e6:	4618      	mov	r0, r3
 80266e8:	f7ff f8bb 	bl	8025862 <mpiFree>
   mpiFree(&tb);
 80266ec:	f107 0310 	add.w	r3, r7, #16
 80266f0:	4618      	mov	r0, r3
 80266f2:	f7ff f8b6 	bl	8025862 <mpiFree>

   //Return status code
   return error;
 80266f6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 80266f8:	4618      	mov	r0, r3
 80266fa:	373c      	adds	r7, #60	@ 0x3c
 80266fc:	46bd      	mov	sp, r7
 80266fe:	bd90      	pop	{r4, r7, pc}

08026700 <mpiMod>:
 * @param[in] p The modulus P
 * @return Error code
 **/

error_t mpiMod(Mpi *r, const Mpi *a, const Mpi *p)
{
 8026700:	b580      	push	{r7, lr}
 8026702:	b08c      	sub	sp, #48	@ 0x30
 8026704:	af00      	add	r7, sp, #0
 8026706:	60f8      	str	r0, [r7, #12]
 8026708:	60b9      	str	r1, [r7, #8]
 802670a:	607a      	str	r2, [r7, #4]
   uint_t m;
   uint_t n;
   Mpi c;

   //Make sure the modulus is positive
   if(mpiCompInt(p, 0) <= 0)
 802670c:	2100      	movs	r1, #0
 802670e:	6878      	ldr	r0, [r7, #4]
 8026710:	f7ff fa54 	bl	8025bbc <mpiCompInt>
 8026714:	4603      	mov	r3, r0
 8026716:	2b00      	cmp	r3, #0
 8026718:	dc01      	bgt.n	802671e <mpiMod+0x1e>
      return ERROR_INVALID_PARAMETER;
 802671a:	2302      	movs	r3, #2
 802671c:	e070      	b.n	8026800 <mpiMod+0x100>

   //Initialize multiple precision integer
   mpiInit(&c);
 802671e:	f107 0314 	add.w	r3, r7, #20
 8026722:	4618      	mov	r0, r3
 8026724:	f7ff f88a 	bl	802583c <mpiInit>

   //Save the sign of A
   sign = a->sign;
 8026728:	68bb      	ldr	r3, [r7, #8]
 802672a:	681b      	ldr	r3, [r3, #0]
 802672c:	62bb      	str	r3, [r7, #40]	@ 0x28
   //Determine the actual length of A
   m = mpiGetBitLength(a);
 802672e:	68b8      	ldr	r0, [r7, #8]
 8026730:	f7ff f980 	bl	8025a34 <mpiGetBitLength>
 8026734:	6278      	str	r0, [r7, #36]	@ 0x24
   //Determine the actual length of P
   n = mpiGetBitLength(p);
 8026736:	6878      	ldr	r0, [r7, #4]
 8026738:	f7ff f97c 	bl	8025a34 <mpiGetBitLength>
 802673c:	6238      	str	r0, [r7, #32]

   //Let R = A
   MPI_CHECK(mpiCopy(r, a));
 802673e:	68b9      	ldr	r1, [r7, #8]
 8026740:	68f8      	ldr	r0, [r7, #12]
 8026742:	f7ff faaa 	bl	8025c9a <mpiCopy>
 8026746:	4603      	mov	r3, r0
 8026748:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 802674a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 802674c:	2b00      	cmp	r3, #0
 802674e:	d151      	bne.n	80267f4 <mpiMod+0xf4>

   if(m >= n)
 8026750:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8026752:	6a3b      	ldr	r3, [r7, #32]
 8026754:	429a      	cmp	r2, r3
 8026756:	d340      	bcc.n	80267da <mpiMod+0xda>
   {
      MPI_CHECK(mpiCopy(&c, p));
 8026758:	f107 0314 	add.w	r3, r7, #20
 802675c:	6879      	ldr	r1, [r7, #4]
 802675e:	4618      	mov	r0, r3
 8026760:	f7ff fa9b 	bl	8025c9a <mpiCopy>
 8026764:	4603      	mov	r3, r0
 8026766:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8026768:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 802676a:	2b00      	cmp	r3, #0
 802676c:	d142      	bne.n	80267f4 <mpiMod+0xf4>
      MPI_CHECK(mpiShiftLeft(&c, m - n));
 802676e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8026770:	6a3b      	ldr	r3, [r7, #32]
 8026772:	1ad2      	subs	r2, r2, r3
 8026774:	f107 0314 	add.w	r3, r7, #20
 8026778:	4611      	mov	r1, r2
 802677a:	4618      	mov	r0, r3
 802677c:	f7ff fde3 	bl	8026346 <mpiShiftLeft>
 8026780:	4603      	mov	r3, r0
 8026782:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8026784:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8026786:	2b00      	cmp	r3, #0
 8026788:	d134      	bne.n	80267f4 <mpiMod+0xf4>

      while(mpiCompAbs(r, p) >= 0)
 802678a:	e01f      	b.n	80267cc <mpiMod+0xcc>
      {
         if(mpiCompAbs(r, &c) >= 0)
 802678c:	f107 0314 	add.w	r3, r7, #20
 8026790:	4619      	mov	r1, r3
 8026792:	68f8      	ldr	r0, [r7, #12]
 8026794:	f7ff fa34 	bl	8025c00 <mpiCompAbs>
 8026798:	4603      	mov	r3, r0
 802679a:	2b00      	cmp	r3, #0
 802679c:	db0b      	blt.n	80267b6 <mpiMod+0xb6>
         {
            MPI_CHECK(mpiSubAbs(r, r, &c));
 802679e:	f107 0314 	add.w	r3, r7, #20
 80267a2:	461a      	mov	r2, r3
 80267a4:	68f9      	ldr	r1, [r7, #12]
 80267a6:	68f8      	ldr	r0, [r7, #12]
 80267a8:	f7ff fd1c 	bl	80261e4 <mpiSubAbs>
 80267ac:	4603      	mov	r3, r0
 80267ae:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80267b0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80267b2:	2b00      	cmp	r3, #0
 80267b4:	d11e      	bne.n	80267f4 <mpiMod+0xf4>
         }

         MPI_CHECK(mpiShiftRight(&c, 1));
 80267b6:	f107 0314 	add.w	r3, r7, #20
 80267ba:	2101      	movs	r1, #1
 80267bc:	4618      	mov	r0, r3
 80267be:	f7ff fe52 	bl	8026466 <mpiShiftRight>
 80267c2:	4603      	mov	r3, r0
 80267c4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80267c6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80267c8:	2b00      	cmp	r3, #0
 80267ca:	d113      	bne.n	80267f4 <mpiMod+0xf4>
      while(mpiCompAbs(r, p) >= 0)
 80267cc:	6879      	ldr	r1, [r7, #4]
 80267ce:	68f8      	ldr	r0, [r7, #12]
 80267d0:	f7ff fa16 	bl	8025c00 <mpiCompAbs>
 80267d4:	4603      	mov	r3, r0
 80267d6:	2b00      	cmp	r3, #0
 80267d8:	dad8      	bge.n	802678c <mpiMod+0x8c>
      }
   }

   if(sign < 0)
 80267da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80267dc:	2b00      	cmp	r3, #0
 80267de:	da08      	bge.n	80267f2 <mpiMod+0xf2>
   {
      MPI_CHECK(mpiSubAbs(r, p, r));
 80267e0:	68fa      	ldr	r2, [r7, #12]
 80267e2:	6879      	ldr	r1, [r7, #4]
 80267e4:	68f8      	ldr	r0, [r7, #12]
 80267e6:	f7ff fcfd 	bl	80261e4 <mpiSubAbs>
 80267ea:	4603      	mov	r3, r0
 80267ec:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80267ee:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80267f0:	2b00      	cmp	r3, #0
   }

end:
 80267f2:	bf00      	nop
   //Release previously allocated memory
   mpiFree(&c);
 80267f4:	f107 0314 	add.w	r3, r7, #20
 80267f8:	4618      	mov	r0, r3
 80267fa:	f7ff f832 	bl	8025862 <mpiFree>

   //Return status code
   return error;
 80267fe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8026800:	4618      	mov	r0, r3
 8026802:	3730      	adds	r7, #48	@ 0x30
 8026804:	46bd      	mov	sp, r7
 8026806:	bd80      	pop	{r7, pc}

08026808 <mpiMulMod>:
 * @param[in] p The modulus P
 * @return Error code
 **/

__weak_func error_t mpiMulMod(Mpi *r, const Mpi *a, const Mpi *b, const Mpi *p)
{
 8026808:	b580      	push	{r7, lr}
 802680a:	b086      	sub	sp, #24
 802680c:	af00      	add	r7, sp, #0
 802680e:	60f8      	str	r0, [r7, #12]
 8026810:	60b9      	str	r1, [r7, #8]
 8026812:	607a      	str	r2, [r7, #4]
 8026814:	603b      	str	r3, [r7, #0]
   error_t error;

   //Perform modular multiplication
   MPI_CHECK(mpiMul(r, a, b));
 8026816:	687a      	ldr	r2, [r7, #4]
 8026818:	68b9      	ldr	r1, [r7, #8]
 802681a:	68f8      	ldr	r0, [r7, #12]
 802681c:	f7ff febe 	bl	802659c <mpiMul>
 8026820:	4603      	mov	r3, r0
 8026822:	82fb      	strh	r3, [r7, #22]
 8026824:	8afb      	ldrh	r3, [r7, #22]
 8026826:	2b00      	cmp	r3, #0
 8026828:	d109      	bne.n	802683e <mpiMulMod+0x36>
   MPI_CHECK(mpiMod(r, r, p));
 802682a:	683a      	ldr	r2, [r7, #0]
 802682c:	68f9      	ldr	r1, [r7, #12]
 802682e:	68f8      	ldr	r0, [r7, #12]
 8026830:	f7ff ff66 	bl	8026700 <mpiMod>
 8026834:	4603      	mov	r3, r0
 8026836:	82fb      	strh	r3, [r7, #22]
 8026838:	8afb      	ldrh	r3, [r7, #22]
 802683a:	2b00      	cmp	r3, #0

end:
 802683c:	bf00      	nop
   //Return status code
   return error;
 802683e:	8afb      	ldrh	r3, [r7, #22]
}
 8026840:	4618      	mov	r0, r3
 8026842:	3718      	adds	r7, #24
 8026844:	46bd      	mov	sp, r7
 8026846:	bd80      	pop	{r7, pc}

08026848 <mpiExpMod>:
 * @param[in] p Modulus
 * @return Error code
 **/

__weak_func error_t mpiExpMod(Mpi *r, const Mpi *a, const Mpi *e, const Mpi *p)
{
 8026848:	b590      	push	{r4, r7, lr}
 802684a:	b0af      	sub	sp, #188	@ 0xbc
 802684c:	af02      	add	r7, sp, #8
 802684e:	60f8      	str	r0, [r7, #12]
 8026850:	60b9      	str	r1, [r7, #8]
 8026852:	607a      	str	r2, [r7, #4]
 8026854:	603b      	str	r3, [r7, #0]
   Mpi c2;
   Mpi t;
   Mpi s[8];

   //Initialize multiple precision integers
   mpiInit(&b);
 8026856:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 802685a:	4618      	mov	r0, r3
 802685c:	f7fe ffee 	bl	802583c <mpiInit>
   mpiInit(&c2);
 8026860:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8026864:	4618      	mov	r0, r3
 8026866:	f7fe ffe9 	bl	802583c <mpiInit>
   mpiInit(&t);
 802686a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 802686e:	4618      	mov	r0, r3
 8026870:	f7fe ffe4 	bl	802583c <mpiInit>

   //Initialize precomputed values
   for(i = 0; (uint_t) i < arraysize(s); i++)
 8026874:	2300      	movs	r3, #0
 8026876:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 802687a:	e010      	b.n	802689e <mpiExpMod+0x56>
   {
      mpiInit(&s[i]);
 802687c:	f107 0110 	add.w	r1, r7, #16
 8026880:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8026884:	4613      	mov	r3, r2
 8026886:	005b      	lsls	r3, r3, #1
 8026888:	4413      	add	r3, r2
 802688a:	009b      	lsls	r3, r3, #2
 802688c:	440b      	add	r3, r1
 802688e:	4618      	mov	r0, r3
 8026890:	f7fe ffd4 	bl	802583c <mpiInit>
   for(i = 0; (uint_t) i < arraysize(s); i++)
 8026894:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8026898:	3301      	adds	r3, #1
 802689a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 802689e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80268a2:	2b07      	cmp	r3, #7
 80268a4:	d9ea      	bls.n	802687c <mpiExpMod+0x34>
   }

   //Very small exponents are often selected with low Hamming weight.
   //The sliding window mechanism should be disabled in that case
   d = (mpiGetBitLength(e) <= 32) ? 1 : 4;
 80268a6:	6878      	ldr	r0, [r7, #4]
 80268a8:	f7ff f8c4 	bl	8025a34 <mpiGetBitLength>
 80268ac:	4603      	mov	r3, r0
 80268ae:	2b20      	cmp	r3, #32
 80268b0:	d801      	bhi.n	80268b6 <mpiExpMod+0x6e>
 80268b2:	2301      	movs	r3, #1
 80268b4:	e000      	b.n	80268b8 <mpiExpMod+0x70>
 80268b6:	2304      	movs	r3, #4
 80268b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

   //Even modulus?
   if(mpiIsEven(p))
 80268bc:	2100      	movs	r1, #0
 80268be:	6838      	ldr	r0, [r7, #0]
 80268c0:	f7ff f8f2 	bl	8025aa8 <mpiGetBitValue>
 80268c4:	4603      	mov	r3, r0
 80268c6:	2b00      	cmp	r3, #0
 80268c8:	f040 80f5 	bne.w	8026ab6 <mpiExpMod+0x26e>
   {
      //Let S[0] = A
      MPI_CHECK(mpiMod(&s[0], a, p));
 80268cc:	f107 0310 	add.w	r3, r7, #16
 80268d0:	683a      	ldr	r2, [r7, #0]
 80268d2:	68b9      	ldr	r1, [r7, #8]
 80268d4:	4618      	mov	r0, r3
 80268d6:	f7ff ff13 	bl	8026700 <mpiMod>
 80268da:	4603      	mov	r3, r0
 80268dc:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 80268e0:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 80268e4:	2b00      	cmp	r3, #0
 80268e6:	f040 8291 	bne.w	8026e0c <mpiExpMod+0x5c4>
      //Let B = A^2
      MPI_CHECK(mpiMulMod(&b, &s[0], &s[0], p));
 80268ea:	f107 0210 	add.w	r2, r7, #16
 80268ee:	f107 0110 	add.w	r1, r7, #16
 80268f2:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 80268f6:	683b      	ldr	r3, [r7, #0]
 80268f8:	f7ff ff86 	bl	8026808 <mpiMulMod>
 80268fc:	4603      	mov	r3, r0
 80268fe:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026902:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026906:	2b00      	cmp	r3, #0
 8026908:	f040 8280 	bne.w	8026e0c <mpiExpMod+0x5c4>

      //Precompute S[i] = A^(2 * i + 1)
      for(i = 1; i < (1 << (d - 1)); i++)
 802690c:	2301      	movs	r3, #1
 802690e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8026912:	e024      	b.n	802695e <mpiExpMod+0x116>
      {
         MPI_CHECK(mpiMulMod(&s[i], &s[i - 1], &b, p));
 8026914:	f107 0110 	add.w	r1, r7, #16
 8026918:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 802691c:	4613      	mov	r3, r2
 802691e:	005b      	lsls	r3, r3, #1
 8026920:	4413      	add	r3, r2
 8026922:	009b      	lsls	r3, r3, #2
 8026924:	18c8      	adds	r0, r1, r3
 8026926:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 802692a:	1e5a      	subs	r2, r3, #1
 802692c:	f107 0110 	add.w	r1, r7, #16
 8026930:	4613      	mov	r3, r2
 8026932:	005b      	lsls	r3, r3, #1
 8026934:	4413      	add	r3, r2
 8026936:	009b      	lsls	r3, r3, #2
 8026938:	4419      	add	r1, r3
 802693a:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 802693e:	683b      	ldr	r3, [r7, #0]
 8026940:	f7ff ff62 	bl	8026808 <mpiMulMod>
 8026944:	4603      	mov	r3, r0
 8026946:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 802694a:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 802694e:	2b00      	cmp	r3, #0
 8026950:	f040 825c 	bne.w	8026e0c <mpiExpMod+0x5c4>
      for(i = 1; i < (1 << (d - 1)); i++)
 8026954:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8026958:	3301      	adds	r3, #1
 802695a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 802695e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8026962:	3b01      	subs	r3, #1
 8026964:	2201      	movs	r2, #1
 8026966:	fa02 f303 	lsl.w	r3, r2, r3
 802696a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 802696e:	429a      	cmp	r2, r3
 8026970:	dbd0      	blt.n	8026914 <mpiExpMod+0xcc>
      }

      //Let R = 1
      MPI_CHECK(mpiSetValue(r, 1));
 8026972:	2101      	movs	r1, #1
 8026974:	68f8      	ldr	r0, [r7, #12]
 8026976:	f7ff f9d9 	bl	8025d2c <mpiSetValue>
 802697a:	4603      	mov	r3, r0
 802697c:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026980:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026984:	2b00      	cmp	r3, #0
 8026986:	f040 8241 	bne.w	8026e0c <mpiExpMod+0x5c4>

      //The exponent is processed in a left-to-right fashion
      i = mpiGetBitLength(e) - 1;
 802698a:	6878      	ldr	r0, [r7, #4]
 802698c:	f7ff f852 	bl	8025a34 <mpiGetBitLength>
 8026990:	4603      	mov	r3, r0
 8026992:	3b01      	subs	r3, #1
 8026994:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      //Perform sliding window exponentiation
      while(i >= 0)
 8026998:	e087      	b.n	8026aaa <mpiExpMod+0x262>
      {
         //The sliding window exponentiation algorithm decomposes E
         //into zero and nonzero windows
         if(!mpiGetBitValue(e, i))
 802699a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 802699e:	4619      	mov	r1, r3
 80269a0:	6878      	ldr	r0, [r7, #4]
 80269a2:	f7ff f881 	bl	8025aa8 <mpiGetBitValue>
 80269a6:	4603      	mov	r3, r0
 80269a8:	2b00      	cmp	r3, #0
 80269aa:	d113      	bne.n	80269d4 <mpiExpMod+0x18c>
         {
            //Compute R = R^2
            MPI_CHECK(mpiMulMod(r, r, r, p));
 80269ac:	683b      	ldr	r3, [r7, #0]
 80269ae:	68fa      	ldr	r2, [r7, #12]
 80269b0:	68f9      	ldr	r1, [r7, #12]
 80269b2:	68f8      	ldr	r0, [r7, #12]
 80269b4:	f7ff ff28 	bl	8026808 <mpiMulMod>
 80269b8:	4603      	mov	r3, r0
 80269ba:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 80269be:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 80269c2:	2b00      	cmp	r3, #0
 80269c4:	f040 8222 	bne.w	8026e0c <mpiExpMod+0x5c4>
            //Next bit to be processed
            i--;
 80269c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80269cc:	3b01      	subs	r3, #1
 80269ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80269d2:	e06a      	b.n	8026aaa <mpiExpMod+0x262>
         }
         else
         {
            //Find the longest window
            n = MAX(i - d + 1, 0);
 80269d4:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80269d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80269dc:	1ad3      	subs	r3, r2, r3
 80269de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80269e2:	d006      	beq.n	80269f2 <mpiExpMod+0x1aa>
 80269e4:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80269e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80269ec:	1ad3      	subs	r3, r2, r3
 80269ee:	3301      	adds	r3, #1
 80269f0:	e000      	b.n	80269f4 <mpiExpMod+0x1ac>
 80269f2:	2300      	movs	r3, #0
 80269f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

            //The least significant bit of the window must be equal to 1
            while(!mpiGetBitValue(e, n)) n++;
 80269f8:	e004      	b.n	8026a04 <mpiExpMod+0x1bc>
 80269fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80269fe:	3301      	adds	r3, #1
 8026a00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8026a04:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8026a08:	4619      	mov	r1, r3
 8026a0a:	6878      	ldr	r0, [r7, #4]
 8026a0c:	f7ff f84c 	bl	8025aa8 <mpiGetBitValue>
 8026a10:	4603      	mov	r3, r0
 8026a12:	2b00      	cmp	r3, #0
 8026a14:	d0f1      	beq.n	80269fa <mpiExpMod+0x1b2>

            //The algorithm processes more than one bit per iteration
            for(u = 0, j = i; j >= n; j--)
 8026a16:	2300      	movs	r3, #0
 8026a18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8026a1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8026a20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8026a24:	e01f      	b.n	8026a66 <mpiExpMod+0x21e>
            {
               //Compute R = R^2
               MPI_CHECK(mpiMulMod(r, r, r, p));
 8026a26:	683b      	ldr	r3, [r7, #0]
 8026a28:	68fa      	ldr	r2, [r7, #12]
 8026a2a:	68f9      	ldr	r1, [r7, #12]
 8026a2c:	68f8      	ldr	r0, [r7, #12]
 8026a2e:	f7ff feeb 	bl	8026808 <mpiMulMod>
 8026a32:	4603      	mov	r3, r0
 8026a34:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026a38:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026a3c:	2b00      	cmp	r3, #0
 8026a3e:	f040 81e5 	bne.w	8026e0c <mpiExpMod+0x5c4>
               //Compute the relevant index to be used in the precomputed table
               u = (u << 1) | mpiGetBitValue(e, j);
 8026a42:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8026a46:	005c      	lsls	r4, r3, #1
 8026a48:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8026a4c:	4619      	mov	r1, r3
 8026a4e:	6878      	ldr	r0, [r7, #4]
 8026a50:	f7ff f82a 	bl	8025aa8 <mpiGetBitValue>
 8026a54:	4603      	mov	r3, r0
 8026a56:	4323      	orrs	r3, r4
 8026a58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
            for(u = 0, j = i; j >= n; j--)
 8026a5c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8026a60:	3b01      	subs	r3, #1
 8026a62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8026a66:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8026a6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8026a6e:	429a      	cmp	r2, r3
 8026a70:	dad9      	bge.n	8026a26 <mpiExpMod+0x1de>
            }

            //Perform a single multiplication per iteration
            MPI_CHECK(mpiMulMod(r, r, &s[u >> 1], p));
 8026a72:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8026a76:	085a      	lsrs	r2, r3, #1
 8026a78:	f107 0110 	add.w	r1, r7, #16
 8026a7c:	4613      	mov	r3, r2
 8026a7e:	005b      	lsls	r3, r3, #1
 8026a80:	4413      	add	r3, r2
 8026a82:	009b      	lsls	r3, r3, #2
 8026a84:	18ca      	adds	r2, r1, r3
 8026a86:	683b      	ldr	r3, [r7, #0]
 8026a88:	68f9      	ldr	r1, [r7, #12]
 8026a8a:	68f8      	ldr	r0, [r7, #12]
 8026a8c:	f7ff febc 	bl	8026808 <mpiMulMod>
 8026a90:	4603      	mov	r3, r0
 8026a92:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026a96:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026a9a:	2b00      	cmp	r3, #0
 8026a9c:	f040 81b6 	bne.w	8026e0c <mpiExpMod+0x5c4>
            //Next bit to be processed
            i = n - 1;
 8026aa0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8026aa4:	3b01      	subs	r3, #1
 8026aa6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
      while(i >= 0)
 8026aaa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8026aae:	2b00      	cmp	r3, #0
 8026ab0:	f6bf af73 	bge.w	802699a <mpiExpMod+0x152>
 8026ab4:	e1aa      	b.n	8026e0c <mpiExpMod+0x5c4>
      }
   }
   else
   {
      //Compute the smaller C = (2^32)^k such as C > P
      k = mpiGetLength(p);
 8026ab6:	6838      	ldr	r0, [r7, #0]
 8026ab8:	f7fe ff5b 	bl	8025972 <mpiGetLength>
 8026abc:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94

      //Compute C^2 mod P
      MPI_CHECK(mpiSetValue(&c2, 1));
 8026ac0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8026ac4:	2101      	movs	r1, #1
 8026ac6:	4618      	mov	r0, r3
 8026ac8:	f7ff f930 	bl	8025d2c <mpiSetValue>
 8026acc:	4603      	mov	r3, r0
 8026ace:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026ad2:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026ad6:	2b00      	cmp	r3, #0
 8026ad8:	f040 8198 	bne.w	8026e0c <mpiExpMod+0x5c4>
      MPI_CHECK(mpiShiftLeft(&c2, 2 * k * (MPI_INT_SIZE * 8)));
 8026adc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8026ae0:	019a      	lsls	r2, r3, #6
 8026ae2:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8026ae6:	4611      	mov	r1, r2
 8026ae8:	4618      	mov	r0, r3
 8026aea:	f7ff fc2c 	bl	8026346 <mpiShiftLeft>
 8026aee:	4603      	mov	r3, r0
 8026af0:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026af4:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026af8:	2b00      	cmp	r3, #0
 8026afa:	f040 8187 	bne.w	8026e0c <mpiExpMod+0x5c4>
      MPI_CHECK(mpiMod(&c2, &c2, p));
 8026afe:	f107 017c 	add.w	r1, r7, #124	@ 0x7c
 8026b02:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8026b06:	683a      	ldr	r2, [r7, #0]
 8026b08:	4618      	mov	r0, r3
 8026b0a:	f7ff fdf9 	bl	8026700 <mpiMod>
 8026b0e:	4603      	mov	r3, r0
 8026b10:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026b14:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026b18:	2b00      	cmp	r3, #0
 8026b1a:	f040 8177 	bne.w	8026e0c <mpiExpMod+0x5c4>

      //Let B = A * C mod P
      if(mpiComp(a, p) >= 0)
 8026b1e:	6839      	ldr	r1, [r7, #0]
 8026b20:	68b8      	ldr	r0, [r7, #8]
 8026b22:	f7fe ffe5 	bl	8025af0 <mpiComp>
 8026b26:	4603      	mov	r3, r0
 8026b28:	2b00      	cmp	r3, #0
 8026b2a:	db25      	blt.n	8026b78 <mpiExpMod+0x330>
      {
         MPI_CHECK(mpiMod(&b, a, p));
 8026b2c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8026b30:	683a      	ldr	r2, [r7, #0]
 8026b32:	68b9      	ldr	r1, [r7, #8]
 8026b34:	4618      	mov	r0, r3
 8026b36:	f7ff fde3 	bl	8026700 <mpiMod>
 8026b3a:	4603      	mov	r3, r0
 8026b3c:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026b40:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026b44:	2b00      	cmp	r3, #0
 8026b46:	f040 8161 	bne.w	8026e0c <mpiExpMod+0x5c4>
         MPI_CHECK(mpiMontgomeryMul(&b, &b, &c2, k, p, &t));
 8026b4a:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 8026b4e:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 8026b52:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 8026b56:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8026b5a:	9301      	str	r3, [sp, #4]
 8026b5c:	683b      	ldr	r3, [r7, #0]
 8026b5e:	9300      	str	r3, [sp, #0]
 8026b60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8026b64:	f000 f992 	bl	8026e8c <mpiMontgomeryMul>
 8026b68:	4603      	mov	r3, r0
 8026b6a:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026b6e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026b72:	2b00      	cmp	r3, #0
 8026b74:	d016      	beq.n	8026ba4 <mpiExpMod+0x35c>
 8026b76:	e149      	b.n	8026e0c <mpiExpMod+0x5c4>
      }
      else
      {
         MPI_CHECK(mpiMontgomeryMul(&b, a, &c2, k, p, &t));
 8026b78:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 8026b7c:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 8026b80:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8026b84:	9301      	str	r3, [sp, #4]
 8026b86:	683b      	ldr	r3, [r7, #0]
 8026b88:	9300      	str	r3, [sp, #0]
 8026b8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8026b8e:	68b9      	ldr	r1, [r7, #8]
 8026b90:	f000 f97c 	bl	8026e8c <mpiMontgomeryMul>
 8026b94:	4603      	mov	r3, r0
 8026b96:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026b9a:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026b9e:	2b00      	cmp	r3, #0
 8026ba0:	f040 8134 	bne.w	8026e0c <mpiExpMod+0x5c4>
      }

      //Let R = B^2 * C^-1 mod P
      MPI_CHECK(mpiMontgomeryMul(r, &b, &b, k, p, &t));
 8026ba4:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8026ba8:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 8026bac:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8026bb0:	9301      	str	r3, [sp, #4]
 8026bb2:	683b      	ldr	r3, [r7, #0]
 8026bb4:	9300      	str	r3, [sp, #0]
 8026bb6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8026bba:	68f8      	ldr	r0, [r7, #12]
 8026bbc:	f000 f966 	bl	8026e8c <mpiMontgomeryMul>
 8026bc0:	4603      	mov	r3, r0
 8026bc2:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026bc6:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026bca:	2b00      	cmp	r3, #0
 8026bcc:	f040 811e 	bne.w	8026e0c <mpiExpMod+0x5c4>
      //Let S[0] = B
      MPI_CHECK(mpiCopy(&s[0], &b));
 8026bd0:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8026bd4:	f107 0310 	add.w	r3, r7, #16
 8026bd8:	4611      	mov	r1, r2
 8026bda:	4618      	mov	r0, r3
 8026bdc:	f7ff f85d 	bl	8025c9a <mpiCopy>
 8026be0:	4603      	mov	r3, r0
 8026be2:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026be6:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026bea:	2b00      	cmp	r3, #0
 8026bec:	f040 810e 	bne.w	8026e0c <mpiExpMod+0x5c4>

      //Precompute S[i] = B^(2 * i + 1) * C^-1 mod P
      for(i = 1; i < (1 << (d - 1)); i++)
 8026bf0:	2301      	movs	r3, #1
 8026bf2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8026bf6:	e029      	b.n	8026c4c <mpiExpMod+0x404>
      {
         MPI_CHECK(mpiMontgomeryMul(&s[i], &s[i - 1], r, k, p, &t));
 8026bf8:	f107 0110 	add.w	r1, r7, #16
 8026bfc:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8026c00:	4613      	mov	r3, r2
 8026c02:	005b      	lsls	r3, r3, #1
 8026c04:	4413      	add	r3, r2
 8026c06:	009b      	lsls	r3, r3, #2
 8026c08:	18c8      	adds	r0, r1, r3
 8026c0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8026c0e:	1e5a      	subs	r2, r3, #1
 8026c10:	f107 0110 	add.w	r1, r7, #16
 8026c14:	4613      	mov	r3, r2
 8026c16:	005b      	lsls	r3, r3, #1
 8026c18:	4413      	add	r3, r2
 8026c1a:	009b      	lsls	r3, r3, #2
 8026c1c:	4419      	add	r1, r3
 8026c1e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8026c22:	9301      	str	r3, [sp, #4]
 8026c24:	683b      	ldr	r3, [r7, #0]
 8026c26:	9300      	str	r3, [sp, #0]
 8026c28:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8026c2c:	68fa      	ldr	r2, [r7, #12]
 8026c2e:	f000 f92d 	bl	8026e8c <mpiMontgomeryMul>
 8026c32:	4603      	mov	r3, r0
 8026c34:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026c38:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026c3c:	2b00      	cmp	r3, #0
 8026c3e:	f040 80e5 	bne.w	8026e0c <mpiExpMod+0x5c4>
      for(i = 1; i < (1 << (d - 1)); i++)
 8026c42:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8026c46:	3301      	adds	r3, #1
 8026c48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8026c4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8026c50:	3b01      	subs	r3, #1
 8026c52:	2201      	movs	r2, #1
 8026c54:	fa02 f303 	lsl.w	r3, r2, r3
 8026c58:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8026c5c:	429a      	cmp	r2, r3
 8026c5e:	dbcb      	blt.n	8026bf8 <mpiExpMod+0x3b0>
      }

      //Let R = C mod P
      MPI_CHECK(mpiCopy(r, &c2));
 8026c60:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8026c64:	4619      	mov	r1, r3
 8026c66:	68f8      	ldr	r0, [r7, #12]
 8026c68:	f7ff f817 	bl	8025c9a <mpiCopy>
 8026c6c:	4603      	mov	r3, r0
 8026c6e:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026c72:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026c76:	2b00      	cmp	r3, #0
 8026c78:	f040 80c8 	bne.w	8026e0c <mpiExpMod+0x5c4>
      MPI_CHECK(mpiMontgomeryRed(r, r, k, p, &t));
 8026c7c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8026c80:	9300      	str	r3, [sp, #0]
 8026c82:	683b      	ldr	r3, [r7, #0]
 8026c84:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8026c88:	68f9      	ldr	r1, [r7, #12]
 8026c8a:	68f8      	ldr	r0, [r7, #12]
 8026c8c:	f000 f9b3 	bl	8026ff6 <mpiMontgomeryRed>
 8026c90:	4603      	mov	r3, r0
 8026c92:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026c96:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026c9a:	2b00      	cmp	r3, #0
 8026c9c:	f040 80b6 	bne.w	8026e0c <mpiExpMod+0x5c4>

      //The exponent is processed in a left-to-right fashion
      i = mpiGetBitLength(e) - 1;
 8026ca0:	6878      	ldr	r0, [r7, #4]
 8026ca2:	f7fe fec7 	bl	8025a34 <mpiGetBitLength>
 8026ca6:	4603      	mov	r3, r0
 8026ca8:	3b01      	subs	r3, #1
 8026caa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      //Perform sliding window exponentiation
      while(i >= 0)
 8026cae:	e097      	b.n	8026de0 <mpiExpMod+0x598>
      {
         //The sliding window exponentiation algorithm decomposes E
         //into zero and nonzero windows
         if(!mpiGetBitValue(e, i))
 8026cb0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8026cb4:	4619      	mov	r1, r3
 8026cb6:	6878      	ldr	r0, [r7, #4]
 8026cb8:	f7fe fef6 	bl	8025aa8 <mpiGetBitValue>
 8026cbc:	4603      	mov	r3, r0
 8026cbe:	2b00      	cmp	r3, #0
 8026cc0:	d119      	bne.n	8026cf6 <mpiExpMod+0x4ae>
         {
            //Compute R = R^2 * C^-1 mod P
            MPI_CHECK(mpiMontgomeryMul(r, r, r, k, p, &t));
 8026cc2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8026cc6:	9301      	str	r3, [sp, #4]
 8026cc8:	683b      	ldr	r3, [r7, #0]
 8026cca:	9300      	str	r3, [sp, #0]
 8026ccc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8026cd0:	68fa      	ldr	r2, [r7, #12]
 8026cd2:	68f9      	ldr	r1, [r7, #12]
 8026cd4:	68f8      	ldr	r0, [r7, #12]
 8026cd6:	f000 f8d9 	bl	8026e8c <mpiMontgomeryMul>
 8026cda:	4603      	mov	r3, r0
 8026cdc:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026ce0:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026ce4:	2b00      	cmp	r3, #0
 8026ce6:	f040 8091 	bne.w	8026e0c <mpiExpMod+0x5c4>
            //Next bit to be processed
            i--;
 8026cea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8026cee:	3b01      	subs	r3, #1
 8026cf0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8026cf4:	e074      	b.n	8026de0 <mpiExpMod+0x598>
         }
         else
         {
            //Find the longest window
            n = MAX(i - d + 1, 0);
 8026cf6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8026cfa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8026cfe:	1ad3      	subs	r3, r2, r3
 8026d00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8026d04:	d006      	beq.n	8026d14 <mpiExpMod+0x4cc>
 8026d06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8026d0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8026d0e:	1ad3      	subs	r3, r2, r3
 8026d10:	3301      	adds	r3, #1
 8026d12:	e000      	b.n	8026d16 <mpiExpMod+0x4ce>
 8026d14:	2300      	movs	r3, #0
 8026d16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

            //The least significant bit of the window must be equal to 1
            while(!mpiGetBitValue(e, n)) n++;
 8026d1a:	e004      	b.n	8026d26 <mpiExpMod+0x4de>
 8026d1c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8026d20:	3301      	adds	r3, #1
 8026d22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8026d26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8026d2a:	4619      	mov	r1, r3
 8026d2c:	6878      	ldr	r0, [r7, #4]
 8026d2e:	f7fe febb 	bl	8025aa8 <mpiGetBitValue>
 8026d32:	4603      	mov	r3, r0
 8026d34:	2b00      	cmp	r3, #0
 8026d36:	d0f1      	beq.n	8026d1c <mpiExpMod+0x4d4>

            //The algorithm processes more than one bit per iteration
            for(u = 0, j = i; j >= n; j--)
 8026d38:	2300      	movs	r3, #0
 8026d3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8026d3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8026d42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8026d46:	e024      	b.n	8026d92 <mpiExpMod+0x54a>
            {
               //Compute R = R^2 * C^-1 mod P
               MPI_CHECK(mpiMontgomeryMul(r, r, r, k, p, &t));
 8026d48:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8026d4c:	9301      	str	r3, [sp, #4]
 8026d4e:	683b      	ldr	r3, [r7, #0]
 8026d50:	9300      	str	r3, [sp, #0]
 8026d52:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8026d56:	68fa      	ldr	r2, [r7, #12]
 8026d58:	68f9      	ldr	r1, [r7, #12]
 8026d5a:	68f8      	ldr	r0, [r7, #12]
 8026d5c:	f000 f896 	bl	8026e8c <mpiMontgomeryMul>
 8026d60:	4603      	mov	r3, r0
 8026d62:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026d66:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026d6a:	2b00      	cmp	r3, #0
 8026d6c:	d14e      	bne.n	8026e0c <mpiExpMod+0x5c4>
               //Compute the relevant index to be used in the precomputed table
               u = (u << 1) | mpiGetBitValue(e, j);
 8026d6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8026d72:	005c      	lsls	r4, r3, #1
 8026d74:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8026d78:	4619      	mov	r1, r3
 8026d7a:	6878      	ldr	r0, [r7, #4]
 8026d7c:	f7fe fe94 	bl	8025aa8 <mpiGetBitValue>
 8026d80:	4603      	mov	r3, r0
 8026d82:	4323      	orrs	r3, r4
 8026d84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
            for(u = 0, j = i; j >= n; j--)
 8026d88:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8026d8c:	3b01      	subs	r3, #1
 8026d8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8026d92:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8026d96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8026d9a:	429a      	cmp	r2, r3
 8026d9c:	dad4      	bge.n	8026d48 <mpiExpMod+0x500>
            }

            //Compute R = R * T[u/2] * C^-1 mod P
            MPI_CHECK(mpiMontgomeryMul(r, r, &s[u >> 1], k, p, &t));
 8026d9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8026da2:	085a      	lsrs	r2, r3, #1
 8026da4:	f107 0110 	add.w	r1, r7, #16
 8026da8:	4613      	mov	r3, r2
 8026daa:	005b      	lsls	r3, r3, #1
 8026dac:	4413      	add	r3, r2
 8026dae:	009b      	lsls	r3, r3, #2
 8026db0:	18ca      	adds	r2, r1, r3
 8026db2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8026db6:	9301      	str	r3, [sp, #4]
 8026db8:	683b      	ldr	r3, [r7, #0]
 8026dba:	9300      	str	r3, [sp, #0]
 8026dbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8026dc0:	68f9      	ldr	r1, [r7, #12]
 8026dc2:	68f8      	ldr	r0, [r7, #12]
 8026dc4:	f000 f862 	bl	8026e8c <mpiMontgomeryMul>
 8026dc8:	4603      	mov	r3, r0
 8026dca:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026dce:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026dd2:	2b00      	cmp	r3, #0
 8026dd4:	d11a      	bne.n	8026e0c <mpiExpMod+0x5c4>
            //Next bit to be processed
            i = n - 1;
 8026dd6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8026dda:	3b01      	subs	r3, #1
 8026ddc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
      while(i >= 0)
 8026de0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8026de4:	2b00      	cmp	r3, #0
 8026de6:	f6bf af63 	bge.w	8026cb0 <mpiExpMod+0x468>
         }
      }

      //Compute R = R * C^-1 mod P
      MPI_CHECK(mpiMontgomeryRed(r, r, k, p, &t));
 8026dea:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8026dee:	9300      	str	r3, [sp, #0]
 8026df0:	683b      	ldr	r3, [r7, #0]
 8026df2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8026df6:	68f9      	ldr	r1, [r7, #12]
 8026df8:	68f8      	ldr	r0, [r7, #12]
 8026dfa:	f000 f8fc 	bl	8026ff6 <mpiMontgomeryRed>
 8026dfe:	4603      	mov	r3, r0
 8026e00:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8026e04:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8026e08:	2b00      	cmp	r3, #0
   }

end:
 8026e0a:	bf00      	nop
   //Release multiple precision integers
   mpiFree(&b);
 8026e0c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8026e10:	4618      	mov	r0, r3
 8026e12:	f7fe fd26 	bl	8025862 <mpiFree>
   mpiFree(&c2);
 8026e16:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8026e1a:	4618      	mov	r0, r3
 8026e1c:	f7fe fd21 	bl	8025862 <mpiFree>
   mpiFree(&t);
 8026e20:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8026e24:	4618      	mov	r0, r3
 8026e26:	f7fe fd1c 	bl	8025862 <mpiFree>

   //Release precomputed values
   for(i = 0; (uint_t) i < arraysize(s); i++)
 8026e2a:	2300      	movs	r3, #0
 8026e2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8026e30:	e010      	b.n	8026e54 <mpiExpMod+0x60c>
   {
      mpiFree(&s[i]);
 8026e32:	f107 0110 	add.w	r1, r7, #16
 8026e36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8026e3a:	4613      	mov	r3, r2
 8026e3c:	005b      	lsls	r3, r3, #1
 8026e3e:	4413      	add	r3, r2
 8026e40:	009b      	lsls	r3, r3, #2
 8026e42:	440b      	add	r3, r1
 8026e44:	4618      	mov	r0, r3
 8026e46:	f7fe fd0c 	bl	8025862 <mpiFree>
   for(i = 0; (uint_t) i < arraysize(s); i++)
 8026e4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8026e4e:	3301      	adds	r3, #1
 8026e50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8026e54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8026e58:	2b07      	cmp	r3, #7
 8026e5a:	d9ea      	bls.n	8026e32 <mpiExpMod+0x5ea>
   }

   //Return status code
   return error;
 8026e5c:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
}
 8026e60:	4618      	mov	r0, r3
 8026e62:	37b4      	adds	r7, #180	@ 0xb4
 8026e64:	46bd      	mov	sp, r7
 8026e66:	bd90      	pop	{r4, r7, pc}

08026e68 <mpiExpModFast>:
 * @param[in] p Modulus
 * @return Error code
 **/

__weak_func error_t mpiExpModFast(Mpi *r, const Mpi *a, const Mpi *e, const Mpi *p)
{
 8026e68:	b580      	push	{r7, lr}
 8026e6a:	b084      	sub	sp, #16
 8026e6c:	af00      	add	r7, sp, #0
 8026e6e:	60f8      	str	r0, [r7, #12]
 8026e70:	60b9      	str	r1, [r7, #8]
 8026e72:	607a      	str	r2, [r7, #4]
 8026e74:	603b      	str	r3, [r7, #0]
   //Perform modular exponentiation
   return mpiExpMod(r, a, e, p);
 8026e76:	683b      	ldr	r3, [r7, #0]
 8026e78:	687a      	ldr	r2, [r7, #4]
 8026e7a:	68b9      	ldr	r1, [r7, #8]
 8026e7c:	68f8      	ldr	r0, [r7, #12]
 8026e7e:	f7ff fce3 	bl	8026848 <mpiExpMod>
 8026e82:	4603      	mov	r3, r0
}
 8026e84:	4618      	mov	r0, r3
 8026e86:	3710      	adds	r7, #16
 8026e88:	46bd      	mov	sp, r7
 8026e8a:	bd80      	pop	{r7, pc}

08026e8c <mpiMontgomeryMul>:
 * @return Error code
 **/

error_t mpiMontgomeryMul(Mpi *r, const Mpi *a, const Mpi *b, uint_t k,
   const Mpi *p, Mpi *t)
{
 8026e8c:	b590      	push	{r4, r7, lr}
 8026e8e:	b08b      	sub	sp, #44	@ 0x2c
 8026e90:	af00      	add	r7, sp, #0
 8026e92:	60f8      	str	r0, [r7, #12]
 8026e94:	60b9      	str	r1, [r7, #8]
 8026e96:	607a      	str	r2, [r7, #4]
 8026e98:	603b      	str	r3, [r7, #0]
   uint_t m;
   uint_t n;
   uint_t q;

   //Use Newton's method to compute the inverse of P[0] mod 2^32
   for(m = p->data[0], i = 0; i < 4; i++)
 8026e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8026e9c:	689b      	ldr	r3, [r3, #8]
 8026e9e:	681b      	ldr	r3, [r3, #0]
 8026ea0:	61fb      	str	r3, [r7, #28]
 8026ea2:	2300      	movs	r3, #0
 8026ea4:	623b      	str	r3, [r7, #32]
 8026ea6:	e00e      	b.n	8026ec6 <mpiMontgomeryMul+0x3a>
   {
      m = m * (2U - m * p->data[0]);
 8026ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8026eaa:	689b      	ldr	r3, [r3, #8]
 8026eac:	681b      	ldr	r3, [r3, #0]
 8026eae:	69fa      	ldr	r2, [r7, #28]
 8026eb0:	fb02 f303 	mul.w	r3, r2, r3
 8026eb4:	f1c3 0202 	rsb	r2, r3, #2
 8026eb8:	69fb      	ldr	r3, [r7, #28]
 8026eba:	fb02 f303 	mul.w	r3, r2, r3
 8026ebe:	61fb      	str	r3, [r7, #28]
   for(m = p->data[0], i = 0; i < 4; i++)
 8026ec0:	6a3b      	ldr	r3, [r7, #32]
 8026ec2:	3301      	adds	r3, #1
 8026ec4:	623b      	str	r3, [r7, #32]
 8026ec6:	6a3b      	ldr	r3, [r7, #32]
 8026ec8:	2b03      	cmp	r3, #3
 8026eca:	d9ed      	bls.n	8026ea8 <mpiMontgomeryMul+0x1c>
   }

   //Precompute -1/P[0] mod 2^32;
   m = ~m + 1U;
 8026ecc:	69fb      	ldr	r3, [r7, #28]
 8026ece:	425b      	negs	r3, r3
 8026ed0:	61fb      	str	r3, [r7, #28]

   //We assume that B is always less than 2^k
   n = MIN(b->size, k);
 8026ed2:	687b      	ldr	r3, [r7, #4]
 8026ed4:	685b      	ldr	r3, [r3, #4]
 8026ed6:	683a      	ldr	r2, [r7, #0]
 8026ed8:	4293      	cmp	r3, r2
 8026eda:	bf28      	it	cs
 8026edc:	4613      	movcs	r3, r2
 8026ede:	617b      	str	r3, [r7, #20]

   //Make sure T is large enough
   MPI_CHECK(mpiGrow(t, 2 * k + 1));
 8026ee0:	683b      	ldr	r3, [r7, #0]
 8026ee2:	005b      	lsls	r3, r3, #1
 8026ee4:	3301      	adds	r3, #1
 8026ee6:	4619      	mov	r1, r3
 8026ee8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8026eea:	f7fe fce3 	bl	80258b4 <mpiGrow>
 8026eee:	4603      	mov	r3, r0
 8026ef0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8026ef2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8026ef4:	2b00      	cmp	r3, #0
 8026ef6:	d179      	bne.n	8026fec <mpiMontgomeryMul+0x160>
   //Let T = 0
   MPI_CHECK(mpiSetValue(t, 0));
 8026ef8:	2100      	movs	r1, #0
 8026efa:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8026efc:	f7fe ff16 	bl	8025d2c <mpiSetValue>
 8026f00:	4603      	mov	r3, r0
 8026f02:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8026f04:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8026f06:	2b00      	cmp	r3, #0
 8026f08:	d170      	bne.n	8026fec <mpiMontgomeryMul+0x160>

   //Perform Montgomery multiplication
   for(i = 0; i < k; i++)
 8026f0a:	2300      	movs	r3, #0
 8026f0c:	623b      	str	r3, [r7, #32]
 8026f0e:	e044      	b.n	8026f9a <mpiMontgomeryMul+0x10e>
   {
      //Check current index
      if(i < a->size)
 8026f10:	68bb      	ldr	r3, [r7, #8]
 8026f12:	685b      	ldr	r3, [r3, #4]
 8026f14:	6a3a      	ldr	r2, [r7, #32]
 8026f16:	429a      	cmp	r2, r3
 8026f18:	d227      	bcs.n	8026f6a <mpiMontgomeryMul+0xde>
      {
         //Compute q = ((T[i] + A[i] * B[0]) * m) mod 2^32
         q = (t->data[i] + a->data[i] * b->data[0]) * m;
 8026f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8026f1c:	689a      	ldr	r2, [r3, #8]
 8026f1e:	6a3b      	ldr	r3, [r7, #32]
 8026f20:	009b      	lsls	r3, r3, #2
 8026f22:	4413      	add	r3, r2
 8026f24:	681a      	ldr	r2, [r3, #0]
 8026f26:	68bb      	ldr	r3, [r7, #8]
 8026f28:	6899      	ldr	r1, [r3, #8]
 8026f2a:	6a3b      	ldr	r3, [r7, #32]
 8026f2c:	009b      	lsls	r3, r3, #2
 8026f2e:	440b      	add	r3, r1
 8026f30:	681b      	ldr	r3, [r3, #0]
 8026f32:	6879      	ldr	r1, [r7, #4]
 8026f34:	6889      	ldr	r1, [r1, #8]
 8026f36:	6809      	ldr	r1, [r1, #0]
 8026f38:	fb01 f303 	mul.w	r3, r1, r3
 8026f3c:	441a      	add	r2, r3
 8026f3e:	69fb      	ldr	r3, [r7, #28]
 8026f40:	fb02 f303 	mul.w	r3, r2, r3
 8026f44:	61bb      	str	r3, [r7, #24]
         //Compute T = T + A[i] * B
         mpiMulAccCore(t->data + i, b->data, n, a->data[i]);
 8026f46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8026f48:	689a      	ldr	r2, [r3, #8]
 8026f4a:	6a3b      	ldr	r3, [r7, #32]
 8026f4c:	009b      	lsls	r3, r3, #2
 8026f4e:	18d0      	adds	r0, r2, r3
 8026f50:	687b      	ldr	r3, [r7, #4]
 8026f52:	6899      	ldr	r1, [r3, #8]
 8026f54:	697c      	ldr	r4, [r7, #20]
 8026f56:	68bb      	ldr	r3, [r7, #8]
 8026f58:	689a      	ldr	r2, [r3, #8]
 8026f5a:	6a3b      	ldr	r3, [r7, #32]
 8026f5c:	009b      	lsls	r3, r3, #2
 8026f5e:	4413      	add	r3, r2
 8026f60:	681b      	ldr	r3, [r3, #0]
 8026f62:	4622      	mov	r2, r4
 8026f64:	f000 f867 	bl	8027036 <mpiMulAccCore>
 8026f68:	e009      	b.n	8026f7e <mpiMontgomeryMul+0xf2>
      }
      else
      {
         //Compute q = (T[i] * m) mod 2^32
         q = t->data[i] * m;
 8026f6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8026f6c:	689a      	ldr	r2, [r3, #8]
 8026f6e:	6a3b      	ldr	r3, [r7, #32]
 8026f70:	009b      	lsls	r3, r3, #2
 8026f72:	4413      	add	r3, r2
 8026f74:	681a      	ldr	r2, [r3, #0]
 8026f76:	69fb      	ldr	r3, [r7, #28]
 8026f78:	fb02 f303 	mul.w	r3, r2, r3
 8026f7c:	61bb      	str	r3, [r7, #24]
      }

      //Compute T = T + q * P
      mpiMulAccCore(t->data + i, p->data, k, q);
 8026f7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8026f80:	689a      	ldr	r2, [r3, #8]
 8026f82:	6a3b      	ldr	r3, [r7, #32]
 8026f84:	009b      	lsls	r3, r3, #2
 8026f86:	18d0      	adds	r0, r2, r3
 8026f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8026f8a:	6899      	ldr	r1, [r3, #8]
 8026f8c:	683a      	ldr	r2, [r7, #0]
 8026f8e:	69bb      	ldr	r3, [r7, #24]
 8026f90:	f000 f851 	bl	8027036 <mpiMulAccCore>
   for(i = 0; i < k; i++)
 8026f94:	6a3b      	ldr	r3, [r7, #32]
 8026f96:	3301      	adds	r3, #1
 8026f98:	623b      	str	r3, [r7, #32]
 8026f9a:	6a3a      	ldr	r2, [r7, #32]
 8026f9c:	683b      	ldr	r3, [r7, #0]
 8026f9e:	429a      	cmp	r2, r3
 8026fa0:	d3b6      	bcc.n	8026f10 <mpiMontgomeryMul+0x84>
   }

   //Compute R = T / 2^(32 * k)
   MPI_CHECK(mpiShiftRight(t, k * (MPI_INT_SIZE * 8)));
 8026fa2:	683b      	ldr	r3, [r7, #0]
 8026fa4:	015b      	lsls	r3, r3, #5
 8026fa6:	4619      	mov	r1, r3
 8026fa8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8026faa:	f7ff fa5c 	bl	8026466 <mpiShiftRight>
 8026fae:	4603      	mov	r3, r0
 8026fb0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8026fb2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8026fb4:	2b00      	cmp	r3, #0
 8026fb6:	d119      	bne.n	8026fec <mpiMontgomeryMul+0x160>
   MPI_CHECK(mpiCopy(r, t));
 8026fb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8026fba:	68f8      	ldr	r0, [r7, #12]
 8026fbc:	f7fe fe6d 	bl	8025c9a <mpiCopy>
 8026fc0:	4603      	mov	r3, r0
 8026fc2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8026fc4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8026fc6:	2b00      	cmp	r3, #0
 8026fc8:	d110      	bne.n	8026fec <mpiMontgomeryMul+0x160>

   //A final subtraction is required
   if(mpiComp(r, p) >= 0)
 8026fca:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8026fcc:	68f8      	ldr	r0, [r7, #12]
 8026fce:	f7fe fd8f 	bl	8025af0 <mpiComp>
 8026fd2:	4603      	mov	r3, r0
 8026fd4:	2b00      	cmp	r3, #0
 8026fd6:	db08      	blt.n	8026fea <mpiMontgomeryMul+0x15e>
   {
      MPI_CHECK(mpiSub(r, r, p));
 8026fd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8026fda:	68f9      	ldr	r1, [r7, #12]
 8026fdc:	68f8      	ldr	r0, [r7, #12]
 8026fde:	f7ff f81a 	bl	8026016 <mpiSub>
 8026fe2:	4603      	mov	r3, r0
 8026fe4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8026fe6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8026fe8:	2b00      	cmp	r3, #0
   }

end:
 8026fea:	bf00      	nop
   //Return status code
   return error;
 8026fec:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 8026fee:	4618      	mov	r0, r3
 8026ff0:	372c      	adds	r7, #44	@ 0x2c
 8026ff2:	46bd      	mov	sp, r7
 8026ff4:	bd90      	pop	{r4, r7, pc}

08026ff6 <mpiMontgomeryRed>:
 * @param[in] t An preallocated integer T (for internal operation)
 * @return Error code
 **/

error_t mpiMontgomeryRed(Mpi *r, const Mpi *a, uint_t k, const Mpi *p, Mpi *t)
{
 8026ff6:	b580      	push	{r7, lr}
 8026ff8:	b08a      	sub	sp, #40	@ 0x28
 8026ffa:	af02      	add	r7, sp, #8
 8026ffc:	60f8      	str	r0, [r7, #12]
 8026ffe:	60b9      	str	r1, [r7, #8]
 8027000:	607a      	str	r2, [r7, #4]
 8027002:	603b      	str	r3, [r7, #0]
   uint_t value;
   Mpi b;

   //Let B = 1
   value = 1;
 8027004:	2301      	movs	r3, #1
 8027006:	61fb      	str	r3, [r7, #28]
   b.sign = 1;
 8027008:	2301      	movs	r3, #1
 802700a:	613b      	str	r3, [r7, #16]
   b.size = 1;
 802700c:	2301      	movs	r3, #1
 802700e:	617b      	str	r3, [r7, #20]
#if (CRYPTO_STATIC_MEM_SUPPORT == DISABLED)
   b.data = &value;
 8027010:	f107 031c 	add.w	r3, r7, #28
 8027014:	61bb      	str	r3, [r7, #24]
#else
   b.data[0] = value;
#endif

   //Compute R = A / 2^k mod P
   return mpiMontgomeryMul(r, a, &b, k, p, t);
 8027016:	f107 0210 	add.w	r2, r7, #16
 802701a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802701c:	9301      	str	r3, [sp, #4]
 802701e:	683b      	ldr	r3, [r7, #0]
 8027020:	9300      	str	r3, [sp, #0]
 8027022:	687b      	ldr	r3, [r7, #4]
 8027024:	68b9      	ldr	r1, [r7, #8]
 8027026:	68f8      	ldr	r0, [r7, #12]
 8027028:	f7ff ff30 	bl	8026e8c <mpiMontgomeryMul>
 802702c:	4603      	mov	r3, r0
}
 802702e:	4618      	mov	r0, r3
 8027030:	3720      	adds	r7, #32
 8027032:	46bd      	mov	sp, r7
 8027034:	bd80      	pop	{r7, pc}

08027036 <mpiMulAccCore>:
 * @param[in] m Size of A in words
 * @param[in] b Second operand B
 **/

void mpiMulAccCore(uint_t *r, const uint_t *a, int_t m, const uint_t b)
{
 8027036:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 802703a:	b08b      	sub	sp, #44	@ 0x2c
 802703c:	af00      	add	r7, sp, #0
 802703e:	60f8      	str	r0, [r7, #12]
 8027040:	60b9      	str	r1, [r7, #8]
 8027042:	607a      	str	r2, [r7, #4]
 8027044:	603b      	str	r3, [r7, #0]
   uint32_t u;
   uint32_t v;
   uint64_t p;

   //Clear variables
   c = 0;
 8027046:	2300      	movs	r3, #0
 8027048:	623b      	str	r3, [r7, #32]
   u = 0;
 802704a:	2300      	movs	r3, #0
 802704c:	61bb      	str	r3, [r7, #24]
   v = 0;
 802704e:	2300      	movs	r3, #0
 8027050:	61fb      	str	r3, [r7, #28]

   //Perform multiplication
   for(i = 0; i < m; i++)
 8027052:	2300      	movs	r3, #0
 8027054:	627b      	str	r3, [r7, #36]	@ 0x24
 8027056:	e04d      	b.n	80270f4 <mpiMulAccCore+0xbe>
   {
      p = (uint64_t) a[i] * b;
 8027058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802705a:	009b      	lsls	r3, r3, #2
 802705c:	68ba      	ldr	r2, [r7, #8]
 802705e:	4413      	add	r3, r2
 8027060:	681b      	ldr	r3, [r3, #0]
 8027062:	2200      	movs	r2, #0
 8027064:	4698      	mov	r8, r3
 8027066:	4691      	mov	r9, r2
 8027068:	683b      	ldr	r3, [r7, #0]
 802706a:	2200      	movs	r2, #0
 802706c:	469a      	mov	sl, r3
 802706e:	4693      	mov	fp, r2
 8027070:	fb0a f209 	mul.w	r2, sl, r9
 8027074:	fb08 f30b 	mul.w	r3, r8, fp
 8027078:	4413      	add	r3, r2
 802707a:	fba8 450a 	umull	r4, r5, r8, sl
 802707e:	442b      	add	r3, r5
 8027080:	461d      	mov	r5, r3
 8027082:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8027086:	e9c7 4504 	strd	r4, r5, [r7, #16]
      u = (uint32_t) p;
 802708a:	693b      	ldr	r3, [r7, #16]
 802708c:	61bb      	str	r3, [r7, #24]
      v = (uint32_t) (p >> 32);
 802708e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8027092:	f04f 0200 	mov.w	r2, #0
 8027096:	f04f 0300 	mov.w	r3, #0
 802709a:	000a      	movs	r2, r1
 802709c:	2300      	movs	r3, #0
 802709e:	4613      	mov	r3, r2
 80270a0:	61fb      	str	r3, [r7, #28]

      u += c;
 80270a2:	69ba      	ldr	r2, [r7, #24]
 80270a4:	6a3b      	ldr	r3, [r7, #32]
 80270a6:	4413      	add	r3, r2
 80270a8:	61bb      	str	r3, [r7, #24]
      if(u < c) v++;
 80270aa:	69ba      	ldr	r2, [r7, #24]
 80270ac:	6a3b      	ldr	r3, [r7, #32]
 80270ae:	429a      	cmp	r2, r3
 80270b0:	d202      	bcs.n	80270b8 <mpiMulAccCore+0x82>
 80270b2:	69fb      	ldr	r3, [r7, #28]
 80270b4:	3301      	adds	r3, #1
 80270b6:	61fb      	str	r3, [r7, #28]

      u += r[i];
 80270b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80270ba:	009b      	lsls	r3, r3, #2
 80270bc:	68fa      	ldr	r2, [r7, #12]
 80270be:	4413      	add	r3, r2
 80270c0:	681b      	ldr	r3, [r3, #0]
 80270c2:	69ba      	ldr	r2, [r7, #24]
 80270c4:	4413      	add	r3, r2
 80270c6:	61bb      	str	r3, [r7, #24]
      if(u < r[i]) v++;
 80270c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80270ca:	009b      	lsls	r3, r3, #2
 80270cc:	68fa      	ldr	r2, [r7, #12]
 80270ce:	4413      	add	r3, r2
 80270d0:	681b      	ldr	r3, [r3, #0]
 80270d2:	69ba      	ldr	r2, [r7, #24]
 80270d4:	429a      	cmp	r2, r3
 80270d6:	d202      	bcs.n	80270de <mpiMulAccCore+0xa8>
 80270d8:	69fb      	ldr	r3, [r7, #28]
 80270da:	3301      	adds	r3, #1
 80270dc:	61fb      	str	r3, [r7, #28]

      r[i] = u;
 80270de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80270e0:	009b      	lsls	r3, r3, #2
 80270e2:	68fa      	ldr	r2, [r7, #12]
 80270e4:	4413      	add	r3, r2
 80270e6:	69ba      	ldr	r2, [r7, #24]
 80270e8:	601a      	str	r2, [r3, #0]
      c = v;
 80270ea:	69fb      	ldr	r3, [r7, #28]
 80270ec:	623b      	str	r3, [r7, #32]
   for(i = 0; i < m; i++)
 80270ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80270f0:	3301      	adds	r3, #1
 80270f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80270f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80270f6:	687b      	ldr	r3, [r7, #4]
 80270f8:	429a      	cmp	r2, r3
 80270fa:	dbad      	blt.n	8027058 <mpiMulAccCore+0x22>
   }

   //Propagate carry
   for(; c != 0; i++)
 80270fc:	e01a      	b.n	8027134 <mpiMulAccCore+0xfe>
   {
      r[i] += c;
 80270fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8027100:	009b      	lsls	r3, r3, #2
 8027102:	68fa      	ldr	r2, [r7, #12]
 8027104:	4413      	add	r3, r2
 8027106:	6819      	ldr	r1, [r3, #0]
 8027108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802710a:	009b      	lsls	r3, r3, #2
 802710c:	68fa      	ldr	r2, [r7, #12]
 802710e:	4413      	add	r3, r2
 8027110:	6a3a      	ldr	r2, [r7, #32]
 8027112:	440a      	add	r2, r1
 8027114:	601a      	str	r2, [r3, #0]
      c = (r[i] < c);
 8027116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8027118:	009b      	lsls	r3, r3, #2
 802711a:	68fa      	ldr	r2, [r7, #12]
 802711c:	4413      	add	r3, r2
 802711e:	681b      	ldr	r3, [r3, #0]
 8027120:	6a3a      	ldr	r2, [r7, #32]
 8027122:	429a      	cmp	r2, r3
 8027124:	bf8c      	ite	hi
 8027126:	2301      	movhi	r3, #1
 8027128:	2300      	movls	r3, #0
 802712a:	b2db      	uxtb	r3, r3
 802712c:	623b      	str	r3, [r7, #32]
   for(; c != 0; i++)
 802712e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8027130:	3301      	adds	r3, #1
 8027132:	627b      	str	r3, [r7, #36]	@ 0x24
 8027134:	6a3b      	ldr	r3, [r7, #32]
 8027136:	2b00      	cmp	r3, #0
 8027138:	d1e1      	bne.n	80270fe <mpiMulAccCore+0xc8>
   }
}
 802713a:	bf00      	nop
 802713c:	bf00      	nop
 802713e:	372c      	adds	r7, #44	@ 0x2c
 8027140:	46bd      	mov	sp, r7
 8027142:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8027146:	4770      	bx	lr

08027148 <rsaInitPublicKey>:
 * @brief Initialize an RSA public key
 * @param[in] key Pointer to the RSA public key to initialize
 **/

void rsaInitPublicKey(RsaPublicKey *key)
{
 8027148:	b580      	push	{r7, lr}
 802714a:	b082      	sub	sp, #8
 802714c:	af00      	add	r7, sp, #0
 802714e:	6078      	str	r0, [r7, #4]
   //Initialize multiple precision integers
   mpiInit(&key->n);
 8027150:	687b      	ldr	r3, [r7, #4]
 8027152:	4618      	mov	r0, r3
 8027154:	f7fe fb72 	bl	802583c <mpiInit>
   mpiInit(&key->e);
 8027158:	687b      	ldr	r3, [r7, #4]
 802715a:	330c      	adds	r3, #12
 802715c:	4618      	mov	r0, r3
 802715e:	f7fe fb6d 	bl	802583c <mpiInit>
}
 8027162:	bf00      	nop
 8027164:	3708      	adds	r7, #8
 8027166:	46bd      	mov	sp, r7
 8027168:	bd80      	pop	{r7, pc}

0802716a <rsaFreePublicKey>:
 * @brief Release an RSA public key
 * @param[in] key Pointer to the RSA public key to free
 **/

void rsaFreePublicKey(RsaPublicKey *key)
{
 802716a:	b580      	push	{r7, lr}
 802716c:	b082      	sub	sp, #8
 802716e:	af00      	add	r7, sp, #0
 8027170:	6078      	str	r0, [r7, #4]
   //Free multiple precision integers
   mpiFree(&key->n);
 8027172:	687b      	ldr	r3, [r7, #4]
 8027174:	4618      	mov	r0, r3
 8027176:	f7fe fb74 	bl	8025862 <mpiFree>
   mpiFree(&key->e);
 802717a:	687b      	ldr	r3, [r7, #4]
 802717c:	330c      	adds	r3, #12
 802717e:	4618      	mov	r0, r3
 8027180:	f7fe fb6f 	bl	8025862 <mpiFree>
}
 8027184:	bf00      	nop
 8027186:	3708      	adds	r7, #8
 8027188:	46bd      	mov	sp, r7
 802718a:	bd80      	pop	{r7, pc}

0802718c <rsassaPkcs1v15Verify>:
 * @return Error code
 **/

error_t rsassaPkcs1v15Verify(const RsaPublicKey *key, const HashAlgo *hash,
   const uint8_t *digest, const uint8_t *signature, size_t signatureLen)
{
 802718c:	b580      	push	{r7, lr}
 802718e:	b08e      	sub	sp, #56	@ 0x38
 8027190:	af00      	add	r7, sp, #0
 8027192:	60f8      	str	r0, [r7, #12]
 8027194:	60b9      	str	r1, [r7, #8]
 8027196:	607a      	str	r2, [r7, #4]
 8027198:	603b      	str	r3, [r7, #0]
#else
   uint8_t em[RSA_MAX_MODULUS_SIZE / 8];
#endif

   //Check parameters
   if(key == NULL || hash == NULL || digest == NULL || signature == NULL)
 802719a:	68fb      	ldr	r3, [r7, #12]
 802719c:	2b00      	cmp	r3, #0
 802719e:	d008      	beq.n	80271b2 <rsassaPkcs1v15Verify+0x26>
 80271a0:	68bb      	ldr	r3, [r7, #8]
 80271a2:	2b00      	cmp	r3, #0
 80271a4:	d005      	beq.n	80271b2 <rsassaPkcs1v15Verify+0x26>
 80271a6:	687b      	ldr	r3, [r7, #4]
 80271a8:	2b00      	cmp	r3, #0
 80271aa:	d002      	beq.n	80271b2 <rsassaPkcs1v15Verify+0x26>
 80271ac:	683b      	ldr	r3, [r7, #0]
 80271ae:	2b00      	cmp	r3, #0
 80271b0:	d101      	bne.n	80271b6 <rsassaPkcs1v15Verify+0x2a>
      return ERROR_INVALID_PARAMETER;
 80271b2:	2302      	movs	r3, #2
 80271b4:	e06a      	b.n	802728c <rsassaPkcs1v15Verify+0x100>
   TRACE_DEBUG_ARRAY("    ", digest, hash->digestSize);
   TRACE_DEBUG("  Signature:\r\n");
   TRACE_DEBUG_ARRAY("    ", signature, signatureLen);

   //Initialize multiple-precision integers
   mpiInit(&s);
 80271b6:	f107 0320 	add.w	r3, r7, #32
 80271ba:	4618      	mov	r0, r3
 80271bc:	f7fe fb3e 	bl	802583c <mpiInit>
   mpiInit(&m);
 80271c0:	f107 0314 	add.w	r3, r7, #20
 80271c4:	4618      	mov	r0, r3
 80271c6:	f7fe fb39 	bl	802583c <mpiInit>

   //Get the length in octets of the modulus n
   k = mpiGetByteLength(&key->n);
 80271ca:	68fb      	ldr	r3, [r7, #12]
 80271cc:	4618      	mov	r0, r3
 80271ce:	f7fe fbf7 	bl	80259c0 <mpiGetByteLength>
 80271d2:	6338      	str	r0, [r7, #48]	@ 0x30

   //Make sure the modulus is valid
   if(k == 0)
 80271d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80271d6:	2b00      	cmp	r3, #0
 80271d8:	d101      	bne.n	80271de <rsassaPkcs1v15Verify+0x52>
      return ERROR_INVALID_PARAMETER;
 80271da:	2302      	movs	r3, #2
 80271dc:	e056      	b.n	802728c <rsassaPkcs1v15Verify+0x100>

   //Check the length of the signature
   if(signatureLen != k)
 80271de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80271e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80271e2:	429a      	cmp	r2, r3
 80271e4:	d002      	beq.n	80271ec <rsassaPkcs1v15Verify+0x60>
      return ERROR_INVALID_SIGNATURE;
 80271e6:	f240 230e 	movw	r3, #526	@ 0x20e
 80271ea:	e04f      	b.n	802728c <rsassaPkcs1v15Verify+0x100>

#if (CRYPTO_STATIC_MEM_SUPPORT == DISABLED)
   //Allocate a buffer to store the encoded message EM
   em = cryptoAllocMem(k);
 80271ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80271ee:	f7fa f8e4 	bl	80213ba <osAllocMem>
 80271f2:	62f8      	str	r0, [r7, #44]	@ 0x2c
   //Failed to allocate memory?
   if(em == NULL)
 80271f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80271f6:	2b00      	cmp	r3, #0
 80271f8:	d101      	bne.n	80271fe <rsassaPkcs1v15Verify+0x72>
      return ERROR_OUT_OF_MEMORY;
 80271fa:	2364      	movs	r3, #100	@ 0x64
 80271fc:	e046      	b.n	802728c <rsassaPkcs1v15Verify+0x100>

   //Start of exception handling block
   do
   {
      //Convert the signature to an integer signature representative s
      error = mpiImport(&s, signature, signatureLen, MPI_FORMAT_BIG_ENDIAN);
 80271fe:	f107 0020 	add.w	r0, r7, #32
 8027202:	2301      	movs	r3, #1
 8027204:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8027206:	6839      	ldr	r1, [r7, #0]
 8027208:	f7fe fdc8 	bl	8025d9c <mpiImport>
 802720c:	4603      	mov	r3, r0
 802720e:	86fb      	strh	r3, [r7, #54]	@ 0x36
      //Conversion failed?
      if(error)
 8027210:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8027212:	2b00      	cmp	r3, #0
 8027214:	d127      	bne.n	8027266 <rsassaPkcs1v15Verify+0xda>
         break;

      //Apply the RSAVP1 verification primitive
      error = rsavp1(key, &s, &m);
 8027216:	f107 0214 	add.w	r2, r7, #20
 802721a:	f107 0320 	add.w	r3, r7, #32
 802721e:	4619      	mov	r1, r3
 8027220:	68f8      	ldr	r0, [r7, #12]
 8027222:	f000 f866 	bl	80272f2 <rsavp1>
 8027226:	4603      	mov	r3, r0
 8027228:	86fb      	strh	r3, [r7, #54]	@ 0x36
      //Any error to report?
      if(error)
 802722a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 802722c:	2b00      	cmp	r3, #0
 802722e:	d11c      	bne.n	802726a <rsassaPkcs1v15Verify+0xde>
         break;

      //Convert the message representative m to an encoded message EM of
      //length k octets
      error = mpiExport(&m, em, k, MPI_FORMAT_BIG_ENDIAN);
 8027230:	f107 0014 	add.w	r0, r7, #20
 8027234:	2301      	movs	r3, #1
 8027236:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8027238:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 802723a:	f7fe fe75 	bl	8025f28 <mpiExport>
 802723e:	4603      	mov	r3, r0
 8027240:	86fb      	strh	r3, [r7, #54]	@ 0x36
      //Conversion failed?
      if(error)
 8027242:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8027244:	2b00      	cmp	r3, #0
 8027246:	d112      	bne.n	802726e <rsassaPkcs1v15Verify+0xe2>
      //Debug message
      TRACE_DEBUG("  Encoded message:\r\n");
      TRACE_DEBUG_ARRAY("    ", em, k);

      //Verify the encoded message EM
      error = emsaPkcs1v15Verify(hash, digest, em, k);
 8027248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802724a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 802724c:	6879      	ldr	r1, [r7, #4]
 802724e:	68b8      	ldr	r0, [r7, #8]
 8027250:	f000 f85f 	bl	8027312 <emsaPkcs1v15Verify>
 8027254:	4603      	mov	r3, r0
 8027256:	86fb      	strh	r3, [r7, #54]	@ 0x36
      //Any error to report?
      if(error)
 8027258:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 802725a:	2b00      	cmp	r3, #0
 802725c:	d008      	beq.n	8027270 <rsassaPkcs1v15Verify+0xe4>
      {
         //The signature is not valid
         error = ERROR_INVALID_SIGNATURE;
 802725e:	f240 230e 	movw	r3, #526	@ 0x20e
 8027262:	86fb      	strh	r3, [r7, #54]	@ 0x36
         break;
 8027264:	e004      	b.n	8027270 <rsassaPkcs1v15Verify+0xe4>
         break;
 8027266:	bf00      	nop
 8027268:	e002      	b.n	8027270 <rsassaPkcs1v15Verify+0xe4>
         break;
 802726a:	bf00      	nop
 802726c:	e000      	b.n	8027270 <rsassaPkcs1v15Verify+0xe4>
         break;
 802726e:	bf00      	nop
      //End of exception handling block
   } while(0);

#if (CRYPTO_STATIC_MEM_SUPPORT == DISABLED)
   //Release the encoded message
   cryptoFreeMem(em);
 8027270:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8027272:	f7fa f8b0 	bl	80213d6 <osFreeMem>
#endif

   //Release multiple precision integers
   mpiFree(&s);
 8027276:	f107 0320 	add.w	r3, r7, #32
 802727a:	4618      	mov	r0, r3
 802727c:	f7fe faf1 	bl	8025862 <mpiFree>
   mpiFree(&m);
 8027280:	f107 0314 	add.w	r3, r7, #20
 8027284:	4618      	mov	r0, r3
 8027286:	f7fe faec 	bl	8025862 <mpiFree>

   //Return status code
   return error;
 802728a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 802728c:	4618      	mov	r0, r3
 802728e:	3738      	adds	r7, #56	@ 0x38
 8027290:	46bd      	mov	sp, r7
 8027292:	bd80      	pop	{r7, pc}

08027294 <rsaep>:
 * @param[out] c Ciphertext representative
 * @return Error code
 **/

__weak_func error_t rsaep(const RsaPublicKey *key, const Mpi *m, Mpi *c)
{
 8027294:	b580      	push	{r7, lr}
 8027296:	b084      	sub	sp, #16
 8027298:	af00      	add	r7, sp, #0
 802729a:	60f8      	str	r0, [r7, #12]
 802729c:	60b9      	str	r1, [r7, #8]
 802729e:	607a      	str	r2, [r7, #4]
   //Ensure the RSA public key is valid
   if(!key->n.size || !key->e.size)
 80272a0:	68fb      	ldr	r3, [r7, #12]
 80272a2:	685b      	ldr	r3, [r3, #4]
 80272a4:	2b00      	cmp	r3, #0
 80272a6:	d003      	beq.n	80272b0 <rsaep+0x1c>
 80272a8:	68fb      	ldr	r3, [r7, #12]
 80272aa:	691b      	ldr	r3, [r3, #16]
 80272ac:	2b00      	cmp	r3, #0
 80272ae:	d101      	bne.n	80272b4 <rsaep+0x20>
      return ERROR_INVALID_PARAMETER;
 80272b0:	2302      	movs	r3, #2
 80272b2:	e01a      	b.n	80272ea <rsaep+0x56>

   //The message representative m shall be between 0 and n - 1
   if(mpiCompInt(m, 0) < 0 || mpiComp(m, &key->n) >= 0)
 80272b4:	2100      	movs	r1, #0
 80272b6:	68b8      	ldr	r0, [r7, #8]
 80272b8:	f7fe fc80 	bl	8025bbc <mpiCompInt>
 80272bc:	4603      	mov	r3, r0
 80272be:	2b00      	cmp	r3, #0
 80272c0:	db07      	blt.n	80272d2 <rsaep+0x3e>
 80272c2:	68fb      	ldr	r3, [r7, #12]
 80272c4:	4619      	mov	r1, r3
 80272c6:	68b8      	ldr	r0, [r7, #8]
 80272c8:	f7fe fc12 	bl	8025af0 <mpiComp>
 80272cc:	4603      	mov	r3, r0
 80272ce:	2b00      	cmp	r3, #0
 80272d0:	db02      	blt.n	80272d8 <rsaep+0x44>
      return ERROR_OUT_OF_RANGE;
 80272d2:	f240 1307 	movw	r3, #263	@ 0x107
 80272d6:	e008      	b.n	80272ea <rsaep+0x56>

   //Perform modular exponentiation (c = m ^ e mod n)
   return mpiExpModFast(c, m, &key->e, &key->n);
 80272d8:	68fb      	ldr	r3, [r7, #12]
 80272da:	f103 020c 	add.w	r2, r3, #12
 80272de:	68fb      	ldr	r3, [r7, #12]
 80272e0:	68b9      	ldr	r1, [r7, #8]
 80272e2:	6878      	ldr	r0, [r7, #4]
 80272e4:	f7ff fdc0 	bl	8026e68 <mpiExpModFast>
 80272e8:	4603      	mov	r3, r0
}
 80272ea:	4618      	mov	r0, r3
 80272ec:	3710      	adds	r7, #16
 80272ee:	46bd      	mov	sp, r7
 80272f0:	bd80      	pop	{r7, pc}

080272f2 <rsavp1>:
 * @param[out] m Message representative
 * @return Error code
 **/

error_t rsavp1(const RsaPublicKey *key, const Mpi *s, Mpi *m)
{
 80272f2:	b580      	push	{r7, lr}
 80272f4:	b084      	sub	sp, #16
 80272f6:	af00      	add	r7, sp, #0
 80272f8:	60f8      	str	r0, [r7, #12]
 80272fa:	60b9      	str	r1, [r7, #8]
 80272fc:	607a      	str	r2, [r7, #4]
   //RSAVP1 primitive is the same as RSAEP except for the names of its input
   //and output arguments. They are distinguished as they are intended for
   //different purposes
   return rsaep(key, s, m);
 80272fe:	687a      	ldr	r2, [r7, #4]
 8027300:	68b9      	ldr	r1, [r7, #8]
 8027302:	68f8      	ldr	r0, [r7, #12]
 8027304:	f7ff ffc6 	bl	8027294 <rsaep>
 8027308:	4603      	mov	r3, r0
}
 802730a:	4618      	mov	r0, r3
 802730c:	3710      	adds	r7, #16
 802730e:	46bd      	mov	sp, r7
 8027310:	bd80      	pop	{r7, pc}

08027312 <emsaPkcs1v15Verify>:
 * @return Error code
 **/

error_t emsaPkcs1v15Verify(const HashAlgo *hash, const uint8_t *digest,
   const uint8_t *em, size_t emLen)
{
 8027312:	b480      	push	{r7}
 8027314:	b089      	sub	sp, #36	@ 0x24
 8027316:	af00      	add	r7, sp, #0
 8027318:	60f8      	str	r0, [r7, #12]
 802731a:	60b9      	str	r1, [r7, #8]
 802731c:	607a      	str	r2, [r7, #4]
 802731e:	603b      	str	r3, [r7, #0]
   size_t j;
   size_t n;
   uint8_t bad;

   //Check the length of the encoded message
   if(emLen < (hash->oidSize + hash->digestSize + 21))
 8027320:	68fb      	ldr	r3, [r7, #12]
 8027322:	689a      	ldr	r2, [r3, #8]
 8027324:	68fb      	ldr	r3, [r7, #12]
 8027326:	695b      	ldr	r3, [r3, #20]
 8027328:	4413      	add	r3, r2
 802732a:	3315      	adds	r3, #21
 802732c:	683a      	ldr	r2, [r7, #0]
 802732e:	429a      	cmp	r2, r3
 8027330:	d201      	bcs.n	8027336 <emsaPkcs1v15Verify+0x24>
      return ERROR_INVALID_LENGTH;
 8027332:	23ec      	movs	r3, #236	@ 0xec
 8027334:	e123      	b.n	802757e <emsaPkcs1v15Verify+0x26c>

   //Point to the first byte of the encoded message
   i = 0;
 8027336:	2300      	movs	r3, #0
 8027338:	61fb      	str	r3, [r7, #28]

   //The first octet of EM must have hexadecimal value 0x00
   bad = em[i++];
 802733a:	69fb      	ldr	r3, [r7, #28]
 802733c:	1c5a      	adds	r2, r3, #1
 802733e:	61fa      	str	r2, [r7, #28]
 8027340:	687a      	ldr	r2, [r7, #4]
 8027342:	4413      	add	r3, r2
 8027344:	781b      	ldrb	r3, [r3, #0]
 8027346:	75fb      	strb	r3, [r7, #23]
   //The second octet of EM must have hexadecimal value 0x01
   bad |= em[i++] ^ 0x01;
 8027348:	69fb      	ldr	r3, [r7, #28]
 802734a:	1c5a      	adds	r2, r3, #1
 802734c:	61fa      	str	r2, [r7, #28]
 802734e:	687a      	ldr	r2, [r7, #4]
 8027350:	4413      	add	r3, r2
 8027352:	781b      	ldrb	r3, [r3, #0]
 8027354:	f083 0301 	eor.w	r3, r3, #1
 8027358:	b2db      	uxtb	r3, r3
 802735a:	b25a      	sxtb	r2, r3
 802735c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8027360:	4313      	orrs	r3, r2
 8027362:	b25b      	sxtb	r3, r3
 8027364:	75fb      	strb	r3, [r7, #23]

   //Determine the length of the padding string PS
   n = emLen - hash->oidSize - hash->digestSize - 13;
 8027366:	68fb      	ldr	r3, [r7, #12]
 8027368:	689b      	ldr	r3, [r3, #8]
 802736a:	683a      	ldr	r2, [r7, #0]
 802736c:	1ad2      	subs	r2, r2, r3
 802736e:	68fb      	ldr	r3, [r7, #12]
 8027370:	695b      	ldr	r3, [r3, #20]
 8027372:	1ad3      	subs	r3, r2, r3
 8027374:	3b0d      	subs	r3, #13
 8027376:	613b      	str	r3, [r7, #16]

   //Each byte of PS must be set to 0xFF when the block type is 0x01
   for(j = 0; j < n; j++)
 8027378:	2300      	movs	r3, #0
 802737a:	61bb      	str	r3, [r7, #24]
 802737c:	e010      	b.n	80273a0 <emsaPkcs1v15Verify+0x8e>
   {
      bad |= em[i++] ^ 0xFF;
 802737e:	69fb      	ldr	r3, [r7, #28]
 8027380:	1c5a      	adds	r2, r3, #1
 8027382:	61fa      	str	r2, [r7, #28]
 8027384:	687a      	ldr	r2, [r7, #4]
 8027386:	4413      	add	r3, r2
 8027388:	781b      	ldrb	r3, [r3, #0]
 802738a:	43db      	mvns	r3, r3
 802738c:	b2db      	uxtb	r3, r3
 802738e:	b25a      	sxtb	r2, r3
 8027390:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8027394:	4313      	orrs	r3, r2
 8027396:	b25b      	sxtb	r3, r3
 8027398:	75fb      	strb	r3, [r7, #23]
   for(j = 0; j < n; j++)
 802739a:	69bb      	ldr	r3, [r7, #24]
 802739c:	3301      	adds	r3, #1
 802739e:	61bb      	str	r3, [r7, #24]
 80273a0:	69ba      	ldr	r2, [r7, #24]
 80273a2:	693b      	ldr	r3, [r7, #16]
 80273a4:	429a      	cmp	r2, r3
 80273a6:	d3ea      	bcc.n	802737e <emsaPkcs1v15Verify+0x6c>
   }

   //The padding string must be followed by a 0x00 octet
   bad |= em[i++];
 80273a8:	69fb      	ldr	r3, [r7, #28]
 80273aa:	1c5a      	adds	r2, r3, #1
 80273ac:	61fa      	str	r2, [r7, #28]
 80273ae:	687a      	ldr	r2, [r7, #4]
 80273b0:	4413      	add	r3, r2
 80273b2:	781a      	ldrb	r2, [r3, #0]
 80273b4:	7dfb      	ldrb	r3, [r7, #23]
 80273b6:	4313      	orrs	r3, r2
 80273b8:	75fb      	strb	r3, [r7, #23]

   //Check the ASN.1 syntax of the DigestInfo structure
   bad |= em[i++] ^ (uint8_t) (ASN1_ENCODING_CONSTRUCTED | ASN1_TYPE_SEQUENCE);
 80273ba:	69fb      	ldr	r3, [r7, #28]
 80273bc:	1c5a      	adds	r2, r3, #1
 80273be:	61fa      	str	r2, [r7, #28]
 80273c0:	687a      	ldr	r2, [r7, #4]
 80273c2:	4413      	add	r3, r2
 80273c4:	781b      	ldrb	r3, [r3, #0]
 80273c6:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 80273ca:	b2db      	uxtb	r3, r3
 80273cc:	b25a      	sxtb	r2, r3
 80273ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80273d2:	4313      	orrs	r3, r2
 80273d4:	b25b      	sxtb	r3, r3
 80273d6:	75fb      	strb	r3, [r7, #23]
   bad |= em[i++] ^ (uint8_t) (hash->oidSize + hash->digestSize + 8);
 80273d8:	69fb      	ldr	r3, [r7, #28]
 80273da:	1c5a      	adds	r2, r3, #1
 80273dc:	61fa      	str	r2, [r7, #28]
 80273de:	687a      	ldr	r2, [r7, #4]
 80273e0:	4413      	add	r3, r2
 80273e2:	781a      	ldrb	r2, [r3, #0]
 80273e4:	68fb      	ldr	r3, [r7, #12]
 80273e6:	689b      	ldr	r3, [r3, #8]
 80273e8:	b2d9      	uxtb	r1, r3
 80273ea:	68fb      	ldr	r3, [r7, #12]
 80273ec:	695b      	ldr	r3, [r3, #20]
 80273ee:	b2db      	uxtb	r3, r3
 80273f0:	440b      	add	r3, r1
 80273f2:	b2db      	uxtb	r3, r3
 80273f4:	3308      	adds	r3, #8
 80273f6:	b2db      	uxtb	r3, r3
 80273f8:	4053      	eors	r3, r2
 80273fa:	b2db      	uxtb	r3, r3
 80273fc:	b25a      	sxtb	r2, r3
 80273fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8027402:	4313      	orrs	r3, r2
 8027404:	b25b      	sxtb	r3, r3
 8027406:	75fb      	strb	r3, [r7, #23]
   bad |= em[i++] ^ (uint8_t) (ASN1_ENCODING_CONSTRUCTED | ASN1_TYPE_SEQUENCE);
 8027408:	69fb      	ldr	r3, [r7, #28]
 802740a:	1c5a      	adds	r2, r3, #1
 802740c:	61fa      	str	r2, [r7, #28]
 802740e:	687a      	ldr	r2, [r7, #4]
 8027410:	4413      	add	r3, r2
 8027412:	781b      	ldrb	r3, [r3, #0]
 8027414:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 8027418:	b2db      	uxtb	r3, r3
 802741a:	b25a      	sxtb	r2, r3
 802741c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8027420:	4313      	orrs	r3, r2
 8027422:	b25b      	sxtb	r3, r3
 8027424:	75fb      	strb	r3, [r7, #23]
   bad |= em[i++] ^ (uint8_t) (hash->oidSize + 4);
 8027426:	69fb      	ldr	r3, [r7, #28]
 8027428:	1c5a      	adds	r2, r3, #1
 802742a:	61fa      	str	r2, [r7, #28]
 802742c:	687a      	ldr	r2, [r7, #4]
 802742e:	4413      	add	r3, r2
 8027430:	781a      	ldrb	r2, [r3, #0]
 8027432:	68fb      	ldr	r3, [r7, #12]
 8027434:	689b      	ldr	r3, [r3, #8]
 8027436:	b2db      	uxtb	r3, r3
 8027438:	3304      	adds	r3, #4
 802743a:	b2db      	uxtb	r3, r3
 802743c:	4053      	eors	r3, r2
 802743e:	b2db      	uxtb	r3, r3
 8027440:	b25a      	sxtb	r2, r3
 8027442:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8027446:	4313      	orrs	r3, r2
 8027448:	b25b      	sxtb	r3, r3
 802744a:	75fb      	strb	r3, [r7, #23]
   bad |= em[i++] ^ (uint8_t) ASN1_TYPE_OBJECT_IDENTIFIER;
 802744c:	69fb      	ldr	r3, [r7, #28]
 802744e:	1c5a      	adds	r2, r3, #1
 8027450:	61fa      	str	r2, [r7, #28]
 8027452:	687a      	ldr	r2, [r7, #4]
 8027454:	4413      	add	r3, r2
 8027456:	781b      	ldrb	r3, [r3, #0]
 8027458:	f083 0306 	eor.w	r3, r3, #6
 802745c:	b2db      	uxtb	r3, r3
 802745e:	b25a      	sxtb	r2, r3
 8027460:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8027464:	4313      	orrs	r3, r2
 8027466:	b25b      	sxtb	r3, r3
 8027468:	75fb      	strb	r3, [r7, #23]
   bad |= em[i++] ^ (uint8_t) hash->oidSize;
 802746a:	69fb      	ldr	r3, [r7, #28]
 802746c:	1c5a      	adds	r2, r3, #1
 802746e:	61fa      	str	r2, [r7, #28]
 8027470:	687a      	ldr	r2, [r7, #4]
 8027472:	4413      	add	r3, r2
 8027474:	781a      	ldrb	r2, [r3, #0]
 8027476:	68fb      	ldr	r3, [r7, #12]
 8027478:	689b      	ldr	r3, [r3, #8]
 802747a:	b2db      	uxtb	r3, r3
 802747c:	4053      	eors	r3, r2
 802747e:	b2db      	uxtb	r3, r3
 8027480:	b25a      	sxtb	r2, r3
 8027482:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8027486:	4313      	orrs	r3, r2
 8027488:	b25b      	sxtb	r3, r3
 802748a:	75fb      	strb	r3, [r7, #23]

   //Verify the hash algorithm OID
   for(j = 0; j < hash->oidSize; j++)
 802748c:	2300      	movs	r3, #0
 802748e:	61bb      	str	r3, [r7, #24]
 8027490:	e015      	b.n	80274be <emsaPkcs1v15Verify+0x1ac>
   {
      bad |= em[i++] ^ hash->oid[j];
 8027492:	69fb      	ldr	r3, [r7, #28]
 8027494:	1c5a      	adds	r2, r3, #1
 8027496:	61fa      	str	r2, [r7, #28]
 8027498:	687a      	ldr	r2, [r7, #4]
 802749a:	4413      	add	r3, r2
 802749c:	781a      	ldrb	r2, [r3, #0]
 802749e:	68fb      	ldr	r3, [r7, #12]
 80274a0:	6859      	ldr	r1, [r3, #4]
 80274a2:	69bb      	ldr	r3, [r7, #24]
 80274a4:	440b      	add	r3, r1
 80274a6:	781b      	ldrb	r3, [r3, #0]
 80274a8:	4053      	eors	r3, r2
 80274aa:	b2db      	uxtb	r3, r3
 80274ac:	b25a      	sxtb	r2, r3
 80274ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80274b2:	4313      	orrs	r3, r2
 80274b4:	b25b      	sxtb	r3, r3
 80274b6:	75fb      	strb	r3, [r7, #23]
   for(j = 0; j < hash->oidSize; j++)
 80274b8:	69bb      	ldr	r3, [r7, #24]
 80274ba:	3301      	adds	r3, #1
 80274bc:	61bb      	str	r3, [r7, #24]
 80274be:	68fb      	ldr	r3, [r7, #12]
 80274c0:	689b      	ldr	r3, [r3, #8]
 80274c2:	69ba      	ldr	r2, [r7, #24]
 80274c4:	429a      	cmp	r2, r3
 80274c6:	d3e4      	bcc.n	8027492 <emsaPkcs1v15Verify+0x180>
   }

   //Check the rest of the ASN.1 structure
   bad |= em[i++] ^ (uint8_t) ASN1_TYPE_NULL;
 80274c8:	69fb      	ldr	r3, [r7, #28]
 80274ca:	1c5a      	adds	r2, r3, #1
 80274cc:	61fa      	str	r2, [r7, #28]
 80274ce:	687a      	ldr	r2, [r7, #4]
 80274d0:	4413      	add	r3, r2
 80274d2:	781b      	ldrb	r3, [r3, #0]
 80274d4:	f083 0305 	eor.w	r3, r3, #5
 80274d8:	b2db      	uxtb	r3, r3
 80274da:	b25a      	sxtb	r2, r3
 80274dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80274e0:	4313      	orrs	r3, r2
 80274e2:	b25b      	sxtb	r3, r3
 80274e4:	75fb      	strb	r3, [r7, #23]
   bad |= em[i++];
 80274e6:	69fb      	ldr	r3, [r7, #28]
 80274e8:	1c5a      	adds	r2, r3, #1
 80274ea:	61fa      	str	r2, [r7, #28]
 80274ec:	687a      	ldr	r2, [r7, #4]
 80274ee:	4413      	add	r3, r2
 80274f0:	781a      	ldrb	r2, [r3, #0]
 80274f2:	7dfb      	ldrb	r3, [r7, #23]
 80274f4:	4313      	orrs	r3, r2
 80274f6:	75fb      	strb	r3, [r7, #23]
   bad |= em[i++] ^ (uint8_t) ASN1_TYPE_OCTET_STRING;
 80274f8:	69fb      	ldr	r3, [r7, #28]
 80274fa:	1c5a      	adds	r2, r3, #1
 80274fc:	61fa      	str	r2, [r7, #28]
 80274fe:	687a      	ldr	r2, [r7, #4]
 8027500:	4413      	add	r3, r2
 8027502:	781b      	ldrb	r3, [r3, #0]
 8027504:	f083 0304 	eor.w	r3, r3, #4
 8027508:	b2db      	uxtb	r3, r3
 802750a:	b25a      	sxtb	r2, r3
 802750c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8027510:	4313      	orrs	r3, r2
 8027512:	b25b      	sxtb	r3, r3
 8027514:	75fb      	strb	r3, [r7, #23]
   bad |= em[i++] ^ (uint8_t) hash->digestSize;
 8027516:	69fb      	ldr	r3, [r7, #28]
 8027518:	1c5a      	adds	r2, r3, #1
 802751a:	61fa      	str	r2, [r7, #28]
 802751c:	687a      	ldr	r2, [r7, #4]
 802751e:	4413      	add	r3, r2
 8027520:	781a      	ldrb	r2, [r3, #0]
 8027522:	68fb      	ldr	r3, [r7, #12]
 8027524:	695b      	ldr	r3, [r3, #20]
 8027526:	b2db      	uxtb	r3, r3
 8027528:	4053      	eors	r3, r2
 802752a:	b2db      	uxtb	r3, r3
 802752c:	b25a      	sxtb	r2, r3
 802752e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8027532:	4313      	orrs	r3, r2
 8027534:	b25b      	sxtb	r3, r3
 8027536:	75fb      	strb	r3, [r7, #23]

   //Recover the underlying hash value, and then compare it to the newly
   //computed hash value
   for(j = 0; j < hash->digestSize; j++)
 8027538:	2300      	movs	r3, #0
 802753a:	61bb      	str	r3, [r7, #24]
 802753c:	e014      	b.n	8027568 <emsaPkcs1v15Verify+0x256>
   {
      bad |= em[i++] ^ digest[j];
 802753e:	69fb      	ldr	r3, [r7, #28]
 8027540:	1c5a      	adds	r2, r3, #1
 8027542:	61fa      	str	r2, [r7, #28]
 8027544:	687a      	ldr	r2, [r7, #4]
 8027546:	4413      	add	r3, r2
 8027548:	781a      	ldrb	r2, [r3, #0]
 802754a:	68b9      	ldr	r1, [r7, #8]
 802754c:	69bb      	ldr	r3, [r7, #24]
 802754e:	440b      	add	r3, r1
 8027550:	781b      	ldrb	r3, [r3, #0]
 8027552:	4053      	eors	r3, r2
 8027554:	b2db      	uxtb	r3, r3
 8027556:	b25a      	sxtb	r2, r3
 8027558:	f997 3017 	ldrsb.w	r3, [r7, #23]
 802755c:	4313      	orrs	r3, r2
 802755e:	b25b      	sxtb	r3, r3
 8027560:	75fb      	strb	r3, [r7, #23]
   for(j = 0; j < hash->digestSize; j++)
 8027562:	69bb      	ldr	r3, [r7, #24]
 8027564:	3301      	adds	r3, #1
 8027566:	61bb      	str	r3, [r7, #24]
 8027568:	68fb      	ldr	r3, [r7, #12]
 802756a:	695b      	ldr	r3, [r3, #20]
 802756c:	69ba      	ldr	r2, [r7, #24]
 802756e:	429a      	cmp	r2, r3
 8027570:	d3e5      	bcc.n	802753e <emsaPkcs1v15Verify+0x22c>
   }

   //Verification result
   return (bad != 0) ? ERROR_INCONSISTENT_VALUE : NO_ERROR;
 8027572:	7dfb      	ldrb	r3, [r7, #23]
 8027574:	2b00      	cmp	r3, #0
 8027576:	d001      	beq.n	802757c <emsaPkcs1v15Verify+0x26a>
 8027578:	23f9      	movs	r3, #249	@ 0xf9
 802757a:	e000      	b.n	802757e <emsaPkcs1v15Verify+0x26c>
 802757c:	2300      	movs	r3, #0
}
 802757e:	4618      	mov	r0, r3
 8027580:	3724      	adds	r7, #36	@ 0x24
 8027582:	46bd      	mov	sp, r7
 8027584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027588:	4770      	bx	lr
	...

0802758c <pemDecodeFile>:
 *   (optional parameter)
 **/

error_t pemDecodeFile(const char_t *input, size_t inputLen, const char_t *label,
   uint8_t *output, size_t *outputLen, PemHeader *header, size_t *consumed)
{
 802758c:	b590      	push	{r4, r7, lr}
 802758e:	b08b      	sub	sp, #44	@ 0x2c
 8027590:	af02      	add	r7, sp, #8
 8027592:	60f8      	str	r0, [r7, #12]
 8027594:	60b9      	str	r1, [r7, #8]
 8027596:	607a      	str	r2, [r7, #4]
 8027598:	603b      	str	r3, [r7, #0]
   int_t i;
   int_t j;
   size_t n;

   //Check parameters
   if(input == NULL || label == NULL || outputLen == NULL)
 802759a:	68fb      	ldr	r3, [r7, #12]
 802759c:	2b00      	cmp	r3, #0
 802759e:	d005      	beq.n	80275ac <pemDecodeFile+0x20>
 80275a0:	687b      	ldr	r3, [r7, #4]
 80275a2:	2b00      	cmp	r3, #0
 80275a4:	d002      	beq.n	80275ac <pemDecodeFile+0x20>
 80275a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80275a8:	2b00      	cmp	r3, #0
 80275aa:	d101      	bne.n	80275b0 <pemDecodeFile+0x24>
      return ERROR_INVALID_PARAMETER;
 80275ac:	2302      	movs	r3, #2
 80275ae:	e062      	b.n	8027676 <pemDecodeFile+0xea>

   //The PEM container begins with a "-----BEGIN " line
   i = pemFindTag(input, inputLen, "-----BEGIN ", label, "-----");
 80275b0:	4b33      	ldr	r3, [pc, #204]	@ (8027680 <pemDecodeFile+0xf4>)
 80275b2:	9300      	str	r3, [sp, #0]
 80275b4:	687b      	ldr	r3, [r7, #4]
 80275b6:	4a33      	ldr	r2, [pc, #204]	@ (8027684 <pemDecodeFile+0xf8>)
 80275b8:	68b9      	ldr	r1, [r7, #8]
 80275ba:	68f8      	ldr	r0, [r7, #12]
 80275bc:	f000 f94e 	bl	802785c <pemFindTag>
 80275c0:	61f8      	str	r0, [r7, #28]
   //Pre-encapsulation boundary not found?
   if(i < 0)
 80275c2:	69fb      	ldr	r3, [r7, #28]
 80275c4:	2b00      	cmp	r3, #0
 80275c6:	da02      	bge.n	80275ce <pemDecodeFile+0x42>
      return ERROR_END_OF_FILE;
 80275c8:	f44f 7398 	mov.w	r3, #304	@ 0x130
 80275cc:	e053      	b.n	8027676 <pemDecodeFile+0xea>

   //Skip the pre-encapsulation boundary
   i += osStrlen("-----BEGIN -----") + osStrlen(label);
 80275ce:	6878      	ldr	r0, [r7, #4]
 80275d0:	f7f9 f84e 	bl	8020670 <strlen>
 80275d4:	4602      	mov	r2, r0
 80275d6:	69fb      	ldr	r3, [r7, #28]
 80275d8:	4413      	add	r3, r2
 80275da:	3310      	adds	r3, #16
 80275dc:	61fb      	str	r3, [r7, #28]

   //The PEM container ends with a "-----END " line
   j = pemFindTag(input + i, inputLen - i, "-----END ", label, "-----");
 80275de:	69fb      	ldr	r3, [r7, #28]
 80275e0:	68fa      	ldr	r2, [r7, #12]
 80275e2:	18d0      	adds	r0, r2, r3
 80275e4:	69fb      	ldr	r3, [r7, #28]
 80275e6:	68ba      	ldr	r2, [r7, #8]
 80275e8:	1ad1      	subs	r1, r2, r3
 80275ea:	4b25      	ldr	r3, [pc, #148]	@ (8027680 <pemDecodeFile+0xf4>)
 80275ec:	9300      	str	r3, [sp, #0]
 80275ee:	687b      	ldr	r3, [r7, #4]
 80275f0:	4a25      	ldr	r2, [pc, #148]	@ (8027688 <pemDecodeFile+0xfc>)
 80275f2:	f000 f933 	bl	802785c <pemFindTag>
 80275f6:	61b8      	str	r0, [r7, #24]
   //Post-encapsulation boundary not found?
   if(j < 0)
 80275f8:	69bb      	ldr	r3, [r7, #24]
 80275fa:	2b00      	cmp	r3, #0
 80275fc:	da01      	bge.n	8027602 <pemDecodeFile+0x76>
      return ERROR_INVALID_SYNTAX;
 80275fe:	2369      	movs	r3, #105	@ 0x69
 8027600:	e039      	b.n	8027676 <pemDecodeFile+0xea>

   //Parse PEM encapsulated header
   error = pemParseHeader(input + i, j, header, &n);
 8027602:	69fb      	ldr	r3, [r7, #28]
 8027604:	68fa      	ldr	r2, [r7, #12]
 8027606:	18d0      	adds	r0, r2, r3
 8027608:	69b9      	ldr	r1, [r7, #24]
 802760a:	f107 0310 	add.w	r3, r7, #16
 802760e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8027610:	f000 f83c 	bl	802768c <pemParseHeader>
 8027614:	4603      	mov	r3, r0
 8027616:	82fb      	strh	r3, [r7, #22]
   //Any error to report?
   if(error)
 8027618:	8afb      	ldrh	r3, [r7, #22]
 802761a:	2b00      	cmp	r3, #0
 802761c:	d001      	beq.n	8027622 <pemDecodeFile+0x96>
      return error;
 802761e:	8afb      	ldrh	r3, [r7, #22]
 8027620:	e029      	b.n	8027676 <pemDecodeFile+0xea>

   //The contents of the PEM file is Base64-encoded
   error = base64Decode(input + i + n, j - n, output, outputLen);
 8027622:	69fa      	ldr	r2, [r7, #28]
 8027624:	693b      	ldr	r3, [r7, #16]
 8027626:	4413      	add	r3, r2
 8027628:	68fa      	ldr	r2, [r7, #12]
 802762a:	18d0      	adds	r0, r2, r3
 802762c:	69ba      	ldr	r2, [r7, #24]
 802762e:	693b      	ldr	r3, [r7, #16]
 8027630:	1ad1      	subs	r1, r2, r3
 8027632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8027634:	683a      	ldr	r2, [r7, #0]
 8027636:	f7fd fc5b 	bl	8024ef0 <base64Decode>
 802763a:	4603      	mov	r3, r0
 802763c:	82fb      	strh	r3, [r7, #22]
   //Failed to decode the file?
   if(error)
 802763e:	8afb      	ldrh	r3, [r7, #22]
 8027640:	2b00      	cmp	r3, #0
 8027642:	d001      	beq.n	8027648 <pemDecodeFile+0xbc>
      return error;
 8027644:	8afb      	ldrh	r3, [r7, #22]
 8027646:	e016      	b.n	8027676 <pemDecodeFile+0xea>

   //Sanity check
   if(*outputLen == 0)
 8027648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802764a:	681b      	ldr	r3, [r3, #0]
 802764c:	2b00      	cmp	r3, #0
 802764e:	d101      	bne.n	8027654 <pemDecodeFile+0xc8>
      return ERROR_INVALID_SYNTAX;
 8027650:	2369      	movs	r3, #105	@ 0x69
 8027652:	e010      	b.n	8027676 <pemDecodeFile+0xea>

   //The last parameter is optional
   if(consumed != NULL)
 8027654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8027656:	2b00      	cmp	r3, #0
 8027658:	d00c      	beq.n	8027674 <pemDecodeFile+0xe8>
   {
      //Total number of characters that have been consumed
      *consumed = i + j + osStrlen("-----END -----") + osStrlen(label);
 802765a:	69fa      	ldr	r2, [r7, #28]
 802765c:	69bb      	ldr	r3, [r7, #24]
 802765e:	4413      	add	r3, r2
 8027660:	461c      	mov	r4, r3
 8027662:	6878      	ldr	r0, [r7, #4]
 8027664:	f7f9 f804 	bl	8020670 <strlen>
 8027668:	4603      	mov	r3, r0
 802766a:	4423      	add	r3, r4
 802766c:	f103 020e 	add.w	r2, r3, #14
 8027670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8027672:	601a      	str	r2, [r3, #0]
   }

   //Successful processing
   return NO_ERROR;
 8027674:	2300      	movs	r3, #0
}
 8027676:	4618      	mov	r0, r3
 8027678:	3724      	adds	r7, #36	@ 0x24
 802767a:	46bd      	mov	sp, r7
 802767c:	bd90      	pop	{r4, r7, pc}
 802767e:	bf00      	nop
 8027680:	0803016c 	.word	0x0803016c
 8027684:	08030160 	.word	0x08030160
 8027688:	08030174 	.word	0x08030174

0802768c <pemParseHeader>:
 * @return Error code
 **/

error_t pemParseHeader(const char_t *input, size_t inputLen,
   PemHeader *header, size_t *consumed)
{
 802768c:	b580      	push	{r7, lr}
 802768e:	b088      	sub	sp, #32
 8027690:	af00      	add	r7, sp, #0
 8027692:	60f8      	str	r0, [r7, #12]
 8027694:	60b9      	str	r1, [r7, #8]
 8027696:	607a      	str	r2, [r7, #4]
 8027698:	603b      	str	r3, [r7, #0]
   size_t n;
   const char_t *end;
   PemString line;

   //The header parameter is optional
   if(header != NULL)
 802769a:	687b      	ldr	r3, [r7, #4]
 802769c:	2b00      	cmp	r3, #0
 802769e:	d004      	beq.n	80276aa <pemParseHeader+0x1e>
   {
      //Clear header fields
      osMemset(header, 0, sizeof(PemHeader));
 80276a0:	2220      	movs	r2, #32
 80276a2:	2100      	movs	r1, #0
 80276a4:	6878      	ldr	r0, [r7, #4]
 80276a6:	f008 f951 	bl	802f94c <memset>
   }

   //Total number of bytes that have been consumed
   *consumed = 0;
 80276aa:	683b      	ldr	r3, [r7, #0]
 80276ac:	2200      	movs	r2, #0
 80276ae:	601a      	str	r2, [r3, #0]

   //Parse PEM encapsulated header
   while(1)
   {
      //Extract a line from the PEM message body
      end = osMemchr(input, '\n', inputLen);
 80276b0:	68ba      	ldr	r2, [r7, #8]
 80276b2:	210a      	movs	r1, #10
 80276b4:	68f8      	ldr	r0, [r7, #12]
 80276b6:	f7f8 ff8b 	bl	80205d0 <memchr>
 80276ba:	61f8      	str	r0, [r7, #28]
      //No end of line character detected?
      if(end == NULL)
 80276bc:	69fb      	ldr	r3, [r7, #28]
 80276be:	2b00      	cmp	r3, #0
 80276c0:	d034      	beq.n	802772c <pemParseHeader+0xa0>
         break;

      //Calculate the length of the line
      n = end - input + 1;
 80276c2:	69fa      	ldr	r2, [r7, #28]
 80276c4:	68fb      	ldr	r3, [r7, #12]
 80276c6:	1ad3      	subs	r3, r2, r3
 80276c8:	3301      	adds	r3, #1
 80276ca:	61bb      	str	r3, [r7, #24]

      //Point to the current line
      line.value = input;
 80276cc:	68fb      	ldr	r3, [r7, #12]
 80276ce:	613b      	str	r3, [r7, #16]
      line.length = n;
 80276d0:	69bb      	ldr	r3, [r7, #24]
 80276d2:	617b      	str	r3, [r7, #20]

      //Removes all leading and trailing whitespace from a string
      pemTrimWhitespace(&line);
 80276d4:	f107 0310 	add.w	r3, r7, #16
 80276d8:	4618      	mov	r0, r3
 80276da:	f000 f9c9 	bl	8027a70 <pemTrimWhitespace>

      //Discard empty lines
      if(!pemCompareString(&line, ""))
 80276de:	f107 0310 	add.w	r3, r7, #16
 80276e2:	4916      	ldr	r1, [pc, #88]	@ (802773c <pemParseHeader+0xb0>)
 80276e4:	4618      	mov	r0, r3
 80276e6:	f000 f955 	bl	8027994 <pemCompareString>
 80276ea:	4603      	mov	r3, r0
 80276ec:	2b00      	cmp	r3, #0
 80276ee:	d10e      	bne.n	802770e <pemParseHeader+0x82>
      {
         //Each header field consists of a field name followed by a colon,
         //optional leading whitespace, and the field value
         if(pemFindChar(&line, ':') >= 0)
 80276f0:	f107 0310 	add.w	r3, r7, #16
 80276f4:	213a      	movs	r1, #58	@ 0x3a
 80276f6:	4618      	mov	r0, r3
 80276f8:	f000 f92c 	bl	8027954 <pemFindChar>
 80276fc:	4603      	mov	r3, r0
 80276fe:	2b00      	cmp	r3, #0
 8027700:	db16      	blt.n	8027730 <pemParseHeader+0xa4>
         {
            //Parse header field
            pemParseHeaderField(&line, header);
 8027702:	f107 0310 	add.w	r3, r7, #16
 8027706:	6879      	ldr	r1, [r7, #4]
 8027708:	4618      	mov	r0, r3
 802770a:	f000 f819 	bl	8027740 <pemParseHeaderField>
            break;
         }
      }

      //Point to the next line
      input += n;
 802770e:	68fa      	ldr	r2, [r7, #12]
 8027710:	69bb      	ldr	r3, [r7, #24]
 8027712:	4413      	add	r3, r2
 8027714:	60fb      	str	r3, [r7, #12]
      inputLen -= n;
 8027716:	68ba      	ldr	r2, [r7, #8]
 8027718:	69bb      	ldr	r3, [r7, #24]
 802771a:	1ad3      	subs	r3, r2, r3
 802771c:	60bb      	str	r3, [r7, #8]
      *consumed += n;
 802771e:	683b      	ldr	r3, [r7, #0]
 8027720:	681a      	ldr	r2, [r3, #0]
 8027722:	69bb      	ldr	r3, [r7, #24]
 8027724:	441a      	add	r2, r3
 8027726:	683b      	ldr	r3, [r7, #0]
 8027728:	601a      	str	r2, [r3, #0]
      end = osMemchr(input, '\n', inputLen);
 802772a:	e7c1      	b.n	80276b0 <pemParseHeader+0x24>
         break;
 802772c:	bf00      	nop
 802772e:	e000      	b.n	8027732 <pemParseHeader+0xa6>
            break;
 8027730:	bf00      	nop
   }

   //Sucessful processing
   return NO_ERROR;
 8027732:	2300      	movs	r3, #0
}
 8027734:	4618      	mov	r0, r3
 8027736:	3720      	adds	r7, #32
 8027738:	46bd      	mov	sp, r7
 802773a:	bd80      	pop	{r7, pc}
 802773c:	08030194 	.word	0x08030194

08027740 <pemParseHeaderField>:
 * @param[in] line Header field
 * @param[in] header PEM encapsulated header (optional parameter)
 **/

void pemParseHeaderField(PemString *line, PemHeader *header)
{
 8027740:	b580      	push	{r7, lr}
 8027742:	b088      	sub	sp, #32
 8027744:	af00      	add	r7, sp, #0
 8027746:	6078      	str	r0, [r7, #4]
 8027748:	6039      	str	r1, [r7, #0]
   PemString arg1;
   PemString arg2;

   //Each header field consists of a field name followed by a colon,
   //optional leading whitespace, and the field value
   pemTokenizeString(line, ':', &name);
 802774a:	f107 0318 	add.w	r3, r7, #24
 802774e:	461a      	mov	r2, r3
 8027750:	213a      	movs	r1, #58	@ 0x3a
 8027752:	6878      	ldr	r0, [r7, #4]
 8027754:	f000 f946 	bl	80279e4 <pemTokenizeString>

   //Removes all leading and trailing whitespace from the name
   pemTrimWhitespace(&name);
 8027758:	f107 0318 	add.w	r3, r7, #24
 802775c:	4618      	mov	r0, r3
 802775e:	f000 f987 	bl	8027a70 <pemTrimWhitespace>

   //Check header field name
   if(pemCompareString(&name, "Proc-Type"))
 8027762:	f107 0318 	add.w	r3, r7, #24
 8027766:	493b      	ldr	r1, [pc, #236]	@ (8027854 <pemParseHeaderField+0x114>)
 8027768:	4618      	mov	r0, r3
 802776a:	f000 f913 	bl	8027994 <pemCompareString>
 802776e:	4603      	mov	r3, r0
 8027770:	2b00      	cmp	r3, #0
 8027772:	d031      	beq.n	80277d8 <pemParseHeaderField+0x98>
   {
      //The "Proc-Type" encapsulated header field, required for all PEM
      //messages, identifies the type of processing performed on the
      //transmitted message (refer to RFC 1421, section 4.6.1.1)
      if(pemTokenizeString(line, ',', &arg1) &&
 8027774:	f107 0310 	add.w	r3, r7, #16
 8027778:	461a      	mov	r2, r3
 802777a:	212c      	movs	r1, #44	@ 0x2c
 802777c:	6878      	ldr	r0, [r7, #4]
 802777e:	f000 f931 	bl	80279e4 <pemTokenizeString>
 8027782:	4603      	mov	r3, r0
 8027784:	2b00      	cmp	r3, #0
 8027786:	d061      	beq.n	802784c <pemParseHeaderField+0x10c>
         pemTokenizeString(line, ',', &arg2))
 8027788:	f107 0308 	add.w	r3, r7, #8
 802778c:	461a      	mov	r2, r3
 802778e:	212c      	movs	r1, #44	@ 0x2c
 8027790:	6878      	ldr	r0, [r7, #4]
 8027792:	f000 f927 	bl	80279e4 <pemTokenizeString>
 8027796:	4603      	mov	r3, r0
      if(pemTokenizeString(line, ',', &arg1) &&
 8027798:	2b00      	cmp	r3, #0
 802779a:	d057      	beq.n	802784c <pemParseHeaderField+0x10c>
      {
         //Removes all leading and trailing whitespace characters
         pemTrimWhitespace(&arg1);
 802779c:	f107 0310 	add.w	r3, r7, #16
 80277a0:	4618      	mov	r0, r3
 80277a2:	f000 f965 	bl	8027a70 <pemTrimWhitespace>
         pemTrimWhitespace(&arg2);
 80277a6:	f107 0308 	add.w	r3, r7, #8
 80277aa:	4618      	mov	r0, r3
 80277ac:	f000 f960 	bl	8027a70 <pemTrimWhitespace>

         //Save arguments
         if(header != NULL)
 80277b0:	683b      	ldr	r3, [r7, #0]
 80277b2:	2b00      	cmp	r3, #0
 80277b4:	d04a      	beq.n	802784c <pemParseHeaderField+0x10c>
         {
            header->procType.version = arg1;
 80277b6:	683b      	ldr	r3, [r7, #0]
 80277b8:	461a      	mov	r2, r3
 80277ba:	f107 0310 	add.w	r3, r7, #16
 80277be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80277c2:	e882 0003 	stmia.w	r2, {r0, r1}
            header->procType.type = arg2;
 80277c6:	683b      	ldr	r3, [r7, #0]
 80277c8:	3308      	adds	r3, #8
 80277ca:	f107 0208 	add.w	r2, r7, #8
 80277ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80277d2:	e883 0003 	stmia.w	r3, {r0, r1}
   }
   else
   {
      //Unknown header field name
   }
}
 80277d6:	e039      	b.n	802784c <pemParseHeaderField+0x10c>
   else if(pemCompareString(&name, "DEK-Info"))
 80277d8:	f107 0318 	add.w	r3, r7, #24
 80277dc:	491e      	ldr	r1, [pc, #120]	@ (8027858 <pemParseHeaderField+0x118>)
 80277de:	4618      	mov	r0, r3
 80277e0:	f000 f8d8 	bl	8027994 <pemCompareString>
 80277e4:	4603      	mov	r3, r0
 80277e6:	2b00      	cmp	r3, #0
 80277e8:	d030      	beq.n	802784c <pemParseHeaderField+0x10c>
      if(pemTokenizeString(line, ',', &arg1) &&
 80277ea:	f107 0310 	add.w	r3, r7, #16
 80277ee:	461a      	mov	r2, r3
 80277f0:	212c      	movs	r1, #44	@ 0x2c
 80277f2:	6878      	ldr	r0, [r7, #4]
 80277f4:	f000 f8f6 	bl	80279e4 <pemTokenizeString>
 80277f8:	4603      	mov	r3, r0
 80277fa:	2b00      	cmp	r3, #0
 80277fc:	d026      	beq.n	802784c <pemParseHeaderField+0x10c>
         pemTokenizeString(line, ',', &arg2))
 80277fe:	f107 0308 	add.w	r3, r7, #8
 8027802:	461a      	mov	r2, r3
 8027804:	212c      	movs	r1, #44	@ 0x2c
 8027806:	6878      	ldr	r0, [r7, #4]
 8027808:	f000 f8ec 	bl	80279e4 <pemTokenizeString>
 802780c:	4603      	mov	r3, r0
      if(pemTokenizeString(line, ',', &arg1) &&
 802780e:	2b00      	cmp	r3, #0
 8027810:	d01c      	beq.n	802784c <pemParseHeaderField+0x10c>
         pemTrimWhitespace(&arg1);
 8027812:	f107 0310 	add.w	r3, r7, #16
 8027816:	4618      	mov	r0, r3
 8027818:	f000 f92a 	bl	8027a70 <pemTrimWhitespace>
         pemTrimWhitespace(&arg2);
 802781c:	f107 0308 	add.w	r3, r7, #8
 8027820:	4618      	mov	r0, r3
 8027822:	f000 f925 	bl	8027a70 <pemTrimWhitespace>
         if(header != NULL)
 8027826:	683b      	ldr	r3, [r7, #0]
 8027828:	2b00      	cmp	r3, #0
 802782a:	d00f      	beq.n	802784c <pemParseHeaderField+0x10c>
            header->dekInfo.algo = arg1;
 802782c:	683b      	ldr	r3, [r7, #0]
 802782e:	3310      	adds	r3, #16
 8027830:	f107 0210 	add.w	r2, r7, #16
 8027834:	e892 0003 	ldmia.w	r2, {r0, r1}
 8027838:	e883 0003 	stmia.w	r3, {r0, r1}
            header->dekInfo.iv = arg2;
 802783c:	683b      	ldr	r3, [r7, #0]
 802783e:	3318      	adds	r3, #24
 8027840:	f107 0208 	add.w	r2, r7, #8
 8027844:	e892 0003 	ldmia.w	r2, {r0, r1}
 8027848:	e883 0003 	stmia.w	r3, {r0, r1}
}
 802784c:	bf00      	nop
 802784e:	3720      	adds	r7, #32
 8027850:	46bd      	mov	sp, r7
 8027852:	bd80      	pop	{r7, pc}
 8027854:	08030198 	.word	0x08030198
 8027858:	080301a4 	.word	0x080301a4

0802785c <pemFindTag>:
 *   or -1 if the tag does not appear in the string
 **/

int_t pemFindTag(const char_t *input, size_t inputLen, const char_t *tag1,
   const char_t *tag2, const char_t *tag3)
{
 802785c:	b580      	push	{r7, lr}
 802785e:	b08a      	sub	sp, #40	@ 0x28
 8027860:	af00      	add	r7, sp, #0
 8027862:	60f8      	str	r0, [r7, #12]
 8027864:	60b9      	str	r1, [r7, #8]
 8027866:	607a      	str	r2, [r7, #4]
 8027868:	603b      	str	r3, [r7, #0]
   size_t n2;
   size_t n3;
   int_t index;

   //Initialize index
   index = -1;
 802786a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 802786e:	61fb      	str	r3, [r7, #28]

   //Calculate the length of the tag
   n1 = osStrlen(tag1);
 8027870:	6878      	ldr	r0, [r7, #4]
 8027872:	f7f8 fefd 	bl	8020670 <strlen>
 8027876:	61b8      	str	r0, [r7, #24]
   n2 = osStrlen(tag2);
 8027878:	6838      	ldr	r0, [r7, #0]
 802787a:	f7f8 fef9 	bl	8020670 <strlen>
 802787e:	6178      	str	r0, [r7, #20]
   n3 = osStrlen(tag3);
 8027880:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8027882:	f7f8 fef5 	bl	8020670 <strlen>
 8027886:	6138      	str	r0, [r7, #16]

   //Parse input string
   for(i = 0; (i + n1 + n2 + n3) <= inputLen; i++)
 8027888:	2300      	movs	r3, #0
 802788a:	627b      	str	r3, [r7, #36]	@ 0x24
 802788c:	e053      	b.n	8027936 <pemFindTag+0xda>
   {
      //Compare current substring with the given tag
      for(j = 0; j < (n1 + n2 + n3); j++)
 802788e:	2300      	movs	r3, #0
 8027890:	623b      	str	r3, [r7, #32]
 8027892:	e038      	b.n	8027906 <pemFindTag+0xaa>
      {
         if(j < n1)
 8027894:	6a3a      	ldr	r2, [r7, #32]
 8027896:	69bb      	ldr	r3, [r7, #24]
 8027898:	429a      	cmp	r2, r3
 802789a:	d20c      	bcs.n	80278b6 <pemFindTag+0x5a>
         {
            if(input[i + j] != tag1[j])
 802789c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 802789e:	6a3b      	ldr	r3, [r7, #32]
 80278a0:	4413      	add	r3, r2
 80278a2:	68fa      	ldr	r2, [r7, #12]
 80278a4:	4413      	add	r3, r2
 80278a6:	781a      	ldrb	r2, [r3, #0]
 80278a8:	6879      	ldr	r1, [r7, #4]
 80278aa:	6a3b      	ldr	r3, [r7, #32]
 80278ac:	440b      	add	r3, r1
 80278ae:	781b      	ldrb	r3, [r3, #0]
 80278b0:	429a      	cmp	r2, r3
 80278b2:	d025      	beq.n	8027900 <pemFindTag+0xa4>
               break;
 80278b4:	e031      	b.n	802791a <pemFindTag+0xbe>
         }
         else if(j < (n1 + n2))
 80278b6:	69ba      	ldr	r2, [r7, #24]
 80278b8:	697b      	ldr	r3, [r7, #20]
 80278ba:	4413      	add	r3, r2
 80278bc:	6a3a      	ldr	r2, [r7, #32]
 80278be:	429a      	cmp	r2, r3
 80278c0:	d20e      	bcs.n	80278e0 <pemFindTag+0x84>
         {
            if(input[i + j] != tag2[j - n1])
 80278c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80278c4:	6a3b      	ldr	r3, [r7, #32]
 80278c6:	4413      	add	r3, r2
 80278c8:	68fa      	ldr	r2, [r7, #12]
 80278ca:	4413      	add	r3, r2
 80278cc:	781a      	ldrb	r2, [r3, #0]
 80278ce:	6a39      	ldr	r1, [r7, #32]
 80278d0:	69bb      	ldr	r3, [r7, #24]
 80278d2:	1acb      	subs	r3, r1, r3
 80278d4:	6839      	ldr	r1, [r7, #0]
 80278d6:	440b      	add	r3, r1
 80278d8:	781b      	ldrb	r3, [r3, #0]
 80278da:	429a      	cmp	r2, r3
 80278dc:	d010      	beq.n	8027900 <pemFindTag+0xa4>
               break;
 80278de:	e01c      	b.n	802791a <pemFindTag+0xbe>
         }
         else
         {
            if(input[i + j] != tag3[j - n1 - n2])
 80278e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80278e2:	6a3b      	ldr	r3, [r7, #32]
 80278e4:	4413      	add	r3, r2
 80278e6:	68fa      	ldr	r2, [r7, #12]
 80278e8:	4413      	add	r3, r2
 80278ea:	781a      	ldrb	r2, [r3, #0]
 80278ec:	6a39      	ldr	r1, [r7, #32]
 80278ee:	69bb      	ldr	r3, [r7, #24]
 80278f0:	1ac9      	subs	r1, r1, r3
 80278f2:	697b      	ldr	r3, [r7, #20]
 80278f4:	1acb      	subs	r3, r1, r3
 80278f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80278f8:	440b      	add	r3, r1
 80278fa:	781b      	ldrb	r3, [r3, #0]
 80278fc:	429a      	cmp	r2, r3
 80278fe:	d10b      	bne.n	8027918 <pemFindTag+0xbc>
      for(j = 0; j < (n1 + n2 + n3); j++)
 8027900:	6a3b      	ldr	r3, [r7, #32]
 8027902:	3301      	adds	r3, #1
 8027904:	623b      	str	r3, [r7, #32]
 8027906:	69ba      	ldr	r2, [r7, #24]
 8027908:	697b      	ldr	r3, [r7, #20]
 802790a:	441a      	add	r2, r3
 802790c:	693b      	ldr	r3, [r7, #16]
 802790e:	4413      	add	r3, r2
 8027910:	6a3a      	ldr	r2, [r7, #32]
 8027912:	429a      	cmp	r2, r3
 8027914:	d3be      	bcc.n	8027894 <pemFindTag+0x38>
 8027916:	e000      	b.n	802791a <pemFindTag+0xbe>
               break;
 8027918:	bf00      	nop
         }
      }

      //Check whether the tag has been found
      if(j == (n1 + n2 + n3))
 802791a:	69ba      	ldr	r2, [r7, #24]
 802791c:	697b      	ldr	r3, [r7, #20]
 802791e:	441a      	add	r2, r3
 8027920:	693b      	ldr	r3, [r7, #16]
 8027922:	4413      	add	r3, r2
 8027924:	6a3a      	ldr	r2, [r7, #32]
 8027926:	429a      	cmp	r2, r3
 8027928:	d102      	bne.n	8027930 <pemFindTag+0xd4>
      {
         index = i;
 802792a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802792c:	61fb      	str	r3, [r7, #28]
         break;
 802792e:	e00c      	b.n	802794a <pemFindTag+0xee>
   for(i = 0; (i + n1 + n2 + n3) <= inputLen; i++)
 8027930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8027932:	3301      	adds	r3, #1
 8027934:	627b      	str	r3, [r7, #36]	@ 0x24
 8027936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8027938:	69bb      	ldr	r3, [r7, #24]
 802793a:	441a      	add	r2, r3
 802793c:	697b      	ldr	r3, [r7, #20]
 802793e:	441a      	add	r2, r3
 8027940:	693b      	ldr	r3, [r7, #16]
 8027942:	4413      	add	r3, r2
 8027944:	68ba      	ldr	r2, [r7, #8]
 8027946:	429a      	cmp	r2, r3
 8027948:	d2a1      	bcs.n	802788e <pemFindTag+0x32>
      }
   }

   //Return the index of the first occurrence of the tag in the string
   return index;
 802794a:	69fb      	ldr	r3, [r7, #28]
}
 802794c:	4618      	mov	r0, r3
 802794e:	3728      	adds	r7, #40	@ 0x28
 8027950:	46bd      	mov	sp, r7
 8027952:	bd80      	pop	{r7, pc}

08027954 <pemFindChar>:
 * @param[in] c Character to be searched
 * @return Index of the first occurrence of the character
 **/

int_t pemFindChar(const PemString *s, char_t c)
{
 8027954:	b580      	push	{r7, lr}
 8027956:	b084      	sub	sp, #16
 8027958:	af00      	add	r7, sp, #0
 802795a:	6078      	str	r0, [r7, #4]
 802795c:	460b      	mov	r3, r1
 802795e:	70fb      	strb	r3, [r7, #3]
   int_t index;
   char_t *p;

   //Search the string for the specified character
   p = osMemchr(s->value, c, s->length);
 8027960:	687b      	ldr	r3, [r7, #4]
 8027962:	6818      	ldr	r0, [r3, #0]
 8027964:	78f9      	ldrb	r1, [r7, #3]
 8027966:	687b      	ldr	r3, [r7, #4]
 8027968:	685b      	ldr	r3, [r3, #4]
 802796a:	461a      	mov	r2, r3
 802796c:	f7f8 fe30 	bl	80205d0 <memchr>
 8027970:	60b8      	str	r0, [r7, #8]

   //Character found?
   if(p != NULL)
 8027972:	68bb      	ldr	r3, [r7, #8]
 8027974:	2b00      	cmp	r3, #0
 8027976:	d005      	beq.n	8027984 <pemFindChar+0x30>
   {
      index = p - s->value;
 8027978:	687b      	ldr	r3, [r7, #4]
 802797a:	681b      	ldr	r3, [r3, #0]
 802797c:	68ba      	ldr	r2, [r7, #8]
 802797e:	1ad3      	subs	r3, r2, r3
 8027980:	60fb      	str	r3, [r7, #12]
 8027982:	e002      	b.n	802798a <pemFindChar+0x36>
   }
   else
   {
      index = -1;
 8027984:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8027988:	60fb      	str	r3, [r7, #12]
   }

   //Return the index of the first occurrence of the character
   return index;
 802798a:	68fb      	ldr	r3, [r7, #12]
}
 802798c:	4618      	mov	r0, r3
 802798e:	3710      	adds	r7, #16
 8027990:	46bd      	mov	sp, r7
 8027992:	bd80      	pop	{r7, pc}

08027994 <pemCompareString>:
 * @param[in] value NULL-terminated string
 * @return Comparison result
 **/

bool_t pemCompareString(const PemString *string, const char_t *value)
{
 8027994:	b580      	push	{r7, lr}
 8027996:	b084      	sub	sp, #16
 8027998:	af00      	add	r7, sp, #0
 802799a:	6078      	str	r0, [r7, #4]
 802799c:	6039      	str	r1, [r7, #0]
   bool_t res;
   size_t n;

   //Initialize flag
   res = FALSE;
 802799e:	2300      	movs	r3, #0
 80279a0:	60fb      	str	r3, [r7, #12]

   //Valid NULL-terminated string?
   if(value != NULL)
 80279a2:	683b      	ldr	r3, [r7, #0]
 80279a4:	2b00      	cmp	r3, #0
 80279a6:	d018      	beq.n	80279da <pemCompareString+0x46>
   {
      //Determine the length of the string
      n = osStrlen(value);
 80279a8:	6838      	ldr	r0, [r7, #0]
 80279aa:	f7f8 fe61 	bl	8020670 <strlen>
 80279ae:	60b8      	str	r0, [r7, #8]

      //Check the length of the string
      if(string->value != NULL && string->length == n)
 80279b0:	687b      	ldr	r3, [r7, #4]
 80279b2:	681b      	ldr	r3, [r3, #0]
 80279b4:	2b00      	cmp	r3, #0
 80279b6:	d010      	beq.n	80279da <pemCompareString+0x46>
 80279b8:	687b      	ldr	r3, [r7, #4]
 80279ba:	685b      	ldr	r3, [r3, #4]
 80279bc:	68ba      	ldr	r2, [r7, #8]
 80279be:	429a      	cmp	r2, r3
 80279c0:	d10b      	bne.n	80279da <pemCompareString+0x46>
      {
         //Perform string comparison
         if(osStrncmp(string->value, value, n) == 0)
 80279c2:	687b      	ldr	r3, [r7, #4]
 80279c4:	681b      	ldr	r3, [r3, #0]
 80279c6:	68ba      	ldr	r2, [r7, #8]
 80279c8:	6839      	ldr	r1, [r7, #0]
 80279ca:	4618      	mov	r0, r3
 80279cc:	f007 ffe6 	bl	802f99c <strncmp>
 80279d0:	4603      	mov	r3, r0
 80279d2:	2b00      	cmp	r3, #0
 80279d4:	d101      	bne.n	80279da <pemCompareString+0x46>
         {
            res = TRUE;
 80279d6:	2301      	movs	r3, #1
 80279d8:	60fb      	str	r3, [r7, #12]
         }
      }
   }

   //Return comparison result
   return res;
 80279da:	68fb      	ldr	r3, [r7, #12]
}
 80279dc:	4618      	mov	r0, r3
 80279de:	3710      	adds	r7, #16
 80279e0:	46bd      	mov	sp, r7
 80279e2:	bd80      	pop	{r7, pc}

080279e4 <pemTokenizeString>:
 * @param[out] token Resulting token
 * @return TRUE if a token has been found, else FALSE
 **/

bool_t pemTokenizeString(PemString *s, char_t c, PemString *token)
{
 80279e4:	b580      	push	{r7, lr}
 80279e6:	b088      	sub	sp, #32
 80279e8:	af00      	add	r7, sp, #0
 80279ea:	60f8      	str	r0, [r7, #12]
 80279ec:	460b      	mov	r3, r1
 80279ee:	607a      	str	r2, [r7, #4]
 80279f0:	72fb      	strb	r3, [r7, #11]
   char_t *p;
   size_t n;
   bool_t found;

   //Search the string for the specified delimiter character
   p = osMemchr(s->value, c, s->length);
 80279f2:	68fb      	ldr	r3, [r7, #12]
 80279f4:	6818      	ldr	r0, [r3, #0]
 80279f6:	7af9      	ldrb	r1, [r7, #11]
 80279f8:	68fb      	ldr	r3, [r7, #12]
 80279fa:	685b      	ldr	r3, [r3, #4]
 80279fc:	461a      	mov	r2, r3
 80279fe:	f7f8 fde7 	bl	80205d0 <memchr>
 8027a02:	61b8      	str	r0, [r7, #24]

   //Delimiter character found?
   if(p != NULL)
 8027a04:	69bb      	ldr	r3, [r7, #24]
 8027a06:	2b00      	cmp	r3, #0
 8027a08:	d01c      	beq.n	8027a44 <pemTokenizeString+0x60>
   {
      //Retrieve the length of the token
      n = p - s->value;
 8027a0a:	68fb      	ldr	r3, [r7, #12]
 8027a0c:	681b      	ldr	r3, [r3, #0]
 8027a0e:	69ba      	ldr	r2, [r7, #24]
 8027a10:	1ad3      	subs	r3, r2, r3
 8027a12:	617b      	str	r3, [r7, #20]

      //Extract the token from the string
      token->value = s->value;
 8027a14:	68fb      	ldr	r3, [r7, #12]
 8027a16:	681a      	ldr	r2, [r3, #0]
 8027a18:	687b      	ldr	r3, [r7, #4]
 8027a1a:	601a      	str	r2, [r3, #0]
      token->length = n;
 8027a1c:	687b      	ldr	r3, [r7, #4]
 8027a1e:	697a      	ldr	r2, [r7, #20]
 8027a20:	605a      	str	r2, [r3, #4]

      //Point to the next token
      s->value += n + 1;
 8027a22:	68fb      	ldr	r3, [r7, #12]
 8027a24:	681a      	ldr	r2, [r3, #0]
 8027a26:	697b      	ldr	r3, [r7, #20]
 8027a28:	3301      	adds	r3, #1
 8027a2a:	441a      	add	r2, r3
 8027a2c:	68fb      	ldr	r3, [r7, #12]
 8027a2e:	601a      	str	r2, [r3, #0]
      s->length -= n + 1;
 8027a30:	68fb      	ldr	r3, [r7, #12]
 8027a32:	685a      	ldr	r2, [r3, #4]
 8027a34:	697b      	ldr	r3, [r7, #20]
 8027a36:	1ad3      	subs	r3, r2, r3
 8027a38:	1e5a      	subs	r2, r3, #1
 8027a3a:	68fb      	ldr	r3, [r7, #12]
 8027a3c:	605a      	str	r2, [r3, #4]

      //A token has been found
      found = TRUE;
 8027a3e:	2301      	movs	r3, #1
 8027a40:	61fb      	str	r3, [r7, #28]
 8027a42:	e010      	b.n	8027a66 <pemTokenizeString+0x82>
   }
   else if(s->length > 0)
 8027a44:	68fb      	ldr	r3, [r7, #12]
 8027a46:	685b      	ldr	r3, [r3, #4]
 8027a48:	2b00      	cmp	r3, #0
 8027a4a:	d00a      	beq.n	8027a62 <pemTokenizeString+0x7e>
   {
      //This is the last token
      token->value = s->value;
 8027a4c:	68fb      	ldr	r3, [r7, #12]
 8027a4e:	681a      	ldr	r2, [r3, #0]
 8027a50:	687b      	ldr	r3, [r7, #4]
 8027a52:	601a      	str	r2, [r3, #0]
      token->length = s->length;
 8027a54:	68fb      	ldr	r3, [r7, #12]
 8027a56:	685a      	ldr	r2, [r3, #4]
 8027a58:	687b      	ldr	r3, [r7, #4]
 8027a5a:	605a      	str	r2, [r3, #4]

      //A token has been found
      found = TRUE;
 8027a5c:	2301      	movs	r3, #1
 8027a5e:	61fb      	str	r3, [r7, #28]
 8027a60:	e001      	b.n	8027a66 <pemTokenizeString+0x82>
   }
   else
   {
      //The end of the string has been reached
      found = FALSE;
 8027a62:	2300      	movs	r3, #0
 8027a64:	61fb      	str	r3, [r7, #28]
   }

   //Return TRUE if a token has been found, else FALSE
   return found;
 8027a66:	69fb      	ldr	r3, [r7, #28]
}
 8027a68:	4618      	mov	r0, r3
 8027a6a:	3720      	adds	r7, #32
 8027a6c:	46bd      	mov	sp, r7
 8027a6e:	bd80      	pop	{r7, pc}

08027a70 <pemTrimWhitespace>:
 * @brief Removes all leading and trailing whitespace from a string
 * @param[in] s String to be trimmed
 **/

void pemTrimWhitespace(PemString *s)
{
 8027a70:	b480      	push	{r7}
 8027a72:	b083      	sub	sp, #12
 8027a74:	af00      	add	r7, sp, #0
 8027a76:	6078      	str	r0, [r7, #4]
   //Trim whitespace from the beginning
   while(s->length > 0 && osIsspace(s->value[0]))
 8027a78:	e009      	b.n	8027a8e <pemTrimWhitespace+0x1e>
   {
      s->value++;
 8027a7a:	687b      	ldr	r3, [r7, #4]
 8027a7c:	681b      	ldr	r3, [r3, #0]
 8027a7e:	1c5a      	adds	r2, r3, #1
 8027a80:	687b      	ldr	r3, [r7, #4]
 8027a82:	601a      	str	r2, [r3, #0]
      s->length--;
 8027a84:	687b      	ldr	r3, [r7, #4]
 8027a86:	685b      	ldr	r3, [r3, #4]
 8027a88:	1e5a      	subs	r2, r3, #1
 8027a8a:	687b      	ldr	r3, [r7, #4]
 8027a8c:	605a      	str	r2, [r3, #4]
   while(s->length > 0 && osIsspace(s->value[0]))
 8027a8e:	687b      	ldr	r3, [r7, #4]
 8027a90:	685b      	ldr	r3, [r3, #4]
 8027a92:	2b00      	cmp	r3, #0
 8027a94:	d010      	beq.n	8027ab8 <pemTrimWhitespace+0x48>
 8027a96:	687b      	ldr	r3, [r7, #4]
 8027a98:	681b      	ldr	r3, [r3, #0]
 8027a9a:	781b      	ldrb	r3, [r3, #0]
 8027a9c:	3301      	adds	r3, #1
 8027a9e:	4a13      	ldr	r2, [pc, #76]	@ (8027aec <pemTrimWhitespace+0x7c>)
 8027aa0:	4413      	add	r3, r2
 8027aa2:	781b      	ldrb	r3, [r3, #0]
 8027aa4:	f003 0308 	and.w	r3, r3, #8
 8027aa8:	2b00      	cmp	r3, #0
 8027aaa:	d1e6      	bne.n	8027a7a <pemTrimWhitespace+0xa>
   }

   //Trim whitespace from the end
   while(s->length > 0 && osIsspace(s->value[s->length - 1]))
 8027aac:	e004      	b.n	8027ab8 <pemTrimWhitespace+0x48>
   {
      s->length--;
 8027aae:	687b      	ldr	r3, [r7, #4]
 8027ab0:	685b      	ldr	r3, [r3, #4]
 8027ab2:	1e5a      	subs	r2, r3, #1
 8027ab4:	687b      	ldr	r3, [r7, #4]
 8027ab6:	605a      	str	r2, [r3, #4]
   while(s->length > 0 && osIsspace(s->value[s->length - 1]))
 8027ab8:	687b      	ldr	r3, [r7, #4]
 8027aba:	685b      	ldr	r3, [r3, #4]
 8027abc:	2b00      	cmp	r3, #0
 8027abe:	d00e      	beq.n	8027ade <pemTrimWhitespace+0x6e>
 8027ac0:	687b      	ldr	r3, [r7, #4]
 8027ac2:	681a      	ldr	r2, [r3, #0]
 8027ac4:	687b      	ldr	r3, [r7, #4]
 8027ac6:	685b      	ldr	r3, [r3, #4]
 8027ac8:	3b01      	subs	r3, #1
 8027aca:	4413      	add	r3, r2
 8027acc:	781b      	ldrb	r3, [r3, #0]
 8027ace:	3301      	adds	r3, #1
 8027ad0:	4a06      	ldr	r2, [pc, #24]	@ (8027aec <pemTrimWhitespace+0x7c>)
 8027ad2:	4413      	add	r3, r2
 8027ad4:	781b      	ldrb	r3, [r3, #0]
 8027ad6:	f003 0308 	and.w	r3, r3, #8
 8027ada:	2b00      	cmp	r3, #0
 8027adc:	d1e7      	bne.n	8027aae <pemTrimWhitespace+0x3e>
   }
}
 8027ade:	bf00      	nop
 8027ae0:	370c      	adds	r7, #12
 8027ae2:	46bd      	mov	sp, r7
 8027ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027ae8:	4770      	bx	lr
 8027aea:	bf00      	nop
 8027aec:	08031d20 	.word	0x08031d20

08027af0 <pemImportRsaPublicKey>:
 * @return Error code
 **/

error_t pemImportRsaPublicKey(RsaPublicKey *publicKey, const char_t *input,
   size_t length)
{
 8027af0:	b580      	push	{r7, lr}
 8027af2:	b09a      	sub	sp, #104	@ 0x68
 8027af4:	af04      	add	r7, sp, #16
 8027af6:	60f8      	str	r0, [r7, #12]
 8027af8:	60b9      	str	r1, [r7, #8]
 8027afa:	607a      	str	r2, [r7, #4]
   size_t n;
   uint8_t *buffer;
   X509SubjectPublicKeyInfo publicKeyInfo;

   //Check parameters
   if(publicKey == NULL || input == NULL)
 8027afc:	68fb      	ldr	r3, [r7, #12]
 8027afe:	2b00      	cmp	r3, #0
 8027b00:	d002      	beq.n	8027b08 <pemImportRsaPublicKey+0x18>
 8027b02:	68bb      	ldr	r3, [r7, #8]
 8027b04:	2b00      	cmp	r3, #0
 8027b06:	d101      	bne.n	8027b0c <pemImportRsaPublicKey+0x1c>
      return ERROR_INVALID_PARAMETER;
 8027b08:	2302      	movs	r3, #2
 8027b0a:	e0af      	b.n	8027c6c <pemImportRsaPublicKey+0x17c>

   //Clear the SubjectPublicKeyInfo structure
   osMemset(&publicKeyInfo, 0, sizeof(X509SubjectPublicKeyInfo));
 8027b0c:	f107 0314 	add.w	r3, r7, #20
 8027b10:	2238      	movs	r2, #56	@ 0x38
 8027b12:	2100      	movs	r1, #0
 8027b14:	4618      	mov	r0, r3
 8027b16:	f007 ff19 	bl	802f94c <memset>

   //The type of data encoded is labeled depending on the type label in
   //the "-----BEGIN " line (refer to RFC 7468, section 2)
   if(pemDecodeFile(input, length, "RSA PUBLIC KEY", NULL, &n, NULL,
 8027b1a:	2300      	movs	r3, #0
 8027b1c:	9302      	str	r3, [sp, #8]
 8027b1e:	2300      	movs	r3, #0
 8027b20:	9301      	str	r3, [sp, #4]
 8027b22:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8027b26:	9300      	str	r3, [sp, #0]
 8027b28:	2300      	movs	r3, #0
 8027b2a:	4a52      	ldr	r2, [pc, #328]	@ (8027c74 <pemImportRsaPublicKey+0x184>)
 8027b2c:	6879      	ldr	r1, [r7, #4]
 8027b2e:	68b8      	ldr	r0, [r7, #8]
 8027b30:	f7ff fd2c 	bl	802758c <pemDecodeFile>
 8027b34:	4603      	mov	r3, r0
 8027b36:	2b00      	cmp	r3, #0
 8027b38:	d13f      	bne.n	8027bba <pemImportRsaPublicKey+0xca>
      NULL) == NO_ERROR)
   {
      //Allocate a memory buffer to hold the ASN.1 data
      buffer = cryptoAllocMem(n);
 8027b3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8027b3c:	4618      	mov	r0, r3
 8027b3e:	f7f9 fc3c 	bl	80213ba <osAllocMem>
 8027b42:	6538      	str	r0, [r7, #80]	@ 0x50

      //Successful memory allocation?
      if(buffer != NULL)
 8027b44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8027b46:	2b00      	cmp	r3, #0
 8027b48:	d033      	beq.n	8027bb2 <pemImportRsaPublicKey+0xc2>
      {
         //Decode the content of the PEM container
         error = pemDecodeFile(input, length, "RSA PUBLIC KEY", buffer, &n,
 8027b4a:	2300      	movs	r3, #0
 8027b4c:	9302      	str	r3, [sp, #8]
 8027b4e:	2300      	movs	r3, #0
 8027b50:	9301      	str	r3, [sp, #4]
 8027b52:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8027b56:	9300      	str	r3, [sp, #0]
 8027b58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8027b5a:	4a46      	ldr	r2, [pc, #280]	@ (8027c74 <pemImportRsaPublicKey+0x184>)
 8027b5c:	6879      	ldr	r1, [r7, #4]
 8027b5e:	68b8      	ldr	r0, [r7, #8]
 8027b60:	f7ff fd14 	bl	802758c <pemDecodeFile>
 8027b64:	4603      	mov	r3, r0
 8027b66:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
            NULL, NULL);

         //Check status code
         if(!error)
 8027b6a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8027b6e:	2b00      	cmp	r3, #0
 8027b70:	d10a      	bne.n	8027b88 <pemImportRsaPublicKey+0x98>
         {
            //Read RSAPublicKey structure
            error = x509ParseRsaPublicKey(buffer, n, &publicKeyInfo.rsaPublicKey);
 8027b72:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8027b74:	f107 0314 	add.w	r3, r7, #20
 8027b78:	3318      	adds	r3, #24
 8027b7a:	461a      	mov	r2, r3
 8027b7c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8027b7e:	f000 f9a3 	bl	8027ec8 <x509ParseRsaPublicKey>
 8027b82:	4603      	mov	r3, r0
 8027b84:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
         }

         //Check status code
         if(!error)
 8027b88:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8027b8c:	2b00      	cmp	r3, #0
 8027b8e:	d10c      	bne.n	8027baa <pemImportRsaPublicKey+0xba>
         {
            //Set public key algorithm identifier
            publicKeyInfo.oid.value = RSA_ENCRYPTION_OID;
 8027b90:	4b39      	ldr	r3, [pc, #228]	@ (8027c78 <pemImportRsaPublicKey+0x188>)
 8027b92:	61fb      	str	r3, [r7, #28]
            publicKeyInfo.oid.length = sizeof(RSA_ENCRYPTION_OID);
 8027b94:	2309      	movs	r3, #9
 8027b96:	623b      	str	r3, [r7, #32]

            //Import the RSA public key
            error = x509ImportRsaPublicKey(publicKey, &publicKeyInfo);
 8027b98:	f107 0314 	add.w	r3, r7, #20
 8027b9c:	4619      	mov	r1, r3
 8027b9e:	68f8      	ldr	r0, [r7, #12]
 8027ba0:	f000 fa34 	bl	802800c <x509ImportRsaPublicKey>
 8027ba4:	4603      	mov	r3, r0
 8027ba6:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
         }

         //Release previously allocated memory
         cryptoFreeMem(buffer);
 8027baa:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8027bac:	f7f9 fc13 	bl	80213d6 <osFreeMem>
 8027bb0:	e053      	b.n	8027c5a <pemImportRsaPublicKey+0x16a>
      }
      else
      {
         //Failed to allocate memory
         error = ERROR_OUT_OF_MEMORY;
 8027bb2:	2364      	movs	r3, #100	@ 0x64
 8027bb4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8027bb8:	e04f      	b.n	8027c5a <pemImportRsaPublicKey+0x16a>
      }
   }
   else if(pemDecodeFile(input, length, "PUBLIC KEY", NULL, &n, NULL,
 8027bba:	2300      	movs	r3, #0
 8027bbc:	9302      	str	r3, [sp, #8]
 8027bbe:	2300      	movs	r3, #0
 8027bc0:	9301      	str	r3, [sp, #4]
 8027bc2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8027bc6:	9300      	str	r3, [sp, #0]
 8027bc8:	2300      	movs	r3, #0
 8027bca:	4a2c      	ldr	r2, [pc, #176]	@ (8027c7c <pemImportRsaPublicKey+0x18c>)
 8027bcc:	6879      	ldr	r1, [r7, #4]
 8027bce:	68b8      	ldr	r0, [r7, #8]
 8027bd0:	f7ff fcdc 	bl	802758c <pemDecodeFile>
 8027bd4:	4603      	mov	r3, r0
 8027bd6:	2b00      	cmp	r3, #0
 8027bd8:	d13b      	bne.n	8027c52 <pemImportRsaPublicKey+0x162>
      NULL) == NO_ERROR)
   {
      //Allocate a memory buffer to hold the ASN.1 data
      buffer = cryptoAllocMem(n);
 8027bda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8027bdc:	4618      	mov	r0, r3
 8027bde:	f7f9 fbec 	bl	80213ba <osAllocMem>
 8027be2:	6538      	str	r0, [r7, #80]	@ 0x50

      //Successful memory allocation?
      if(buffer != NULL)
 8027be4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8027be6:	2b00      	cmp	r3, #0
 8027be8:	d02f      	beq.n	8027c4a <pemImportRsaPublicKey+0x15a>
      {
         //Decode the content of the PEM container
         error = pemDecodeFile(input, length, "PUBLIC KEY", buffer, &n,
 8027bea:	2300      	movs	r3, #0
 8027bec:	9302      	str	r3, [sp, #8]
 8027bee:	2300      	movs	r3, #0
 8027bf0:	9301      	str	r3, [sp, #4]
 8027bf2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8027bf6:	9300      	str	r3, [sp, #0]
 8027bf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8027bfa:	4a20      	ldr	r2, [pc, #128]	@ (8027c7c <pemImportRsaPublicKey+0x18c>)
 8027bfc:	6879      	ldr	r1, [r7, #4]
 8027bfe:	68b8      	ldr	r0, [r7, #8]
 8027c00:	f7ff fcc4 	bl	802758c <pemDecodeFile>
 8027c04:	4603      	mov	r3, r0
 8027c06:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
            NULL, NULL);

         //Check status code
         if(!error)
 8027c0a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8027c0e:	2b00      	cmp	r3, #0
 8027c10:	d10a      	bne.n	8027c28 <pemImportRsaPublicKey+0x138>
         {
            //The ASN.1 encoded data of the public key is the SubjectPublicKeyInfo
            //structure (refer to RFC 7468, section 13)
            error = x509ParseSubjectPublicKeyInfo(buffer, n, &n, &publicKeyInfo);
 8027c12:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8027c14:	f107 0314 	add.w	r3, r7, #20
 8027c18:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8027c1c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8027c1e:	f000 f82f 	bl	8027c80 <x509ParseSubjectPublicKeyInfo>
 8027c22:	4603      	mov	r3, r0
 8027c24:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
         }

         //Check status code
         if(!error)
 8027c28:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8027c2c:	2b00      	cmp	r3, #0
 8027c2e:	d108      	bne.n	8027c42 <pemImportRsaPublicKey+0x152>
         {
            //Import the RSA public key
            error = x509ImportRsaPublicKey(publicKey, &publicKeyInfo);
 8027c30:	f107 0314 	add.w	r3, r7, #20
 8027c34:	4619      	mov	r1, r3
 8027c36:	68f8      	ldr	r0, [r7, #12]
 8027c38:	f000 f9e8 	bl	802800c <x509ImportRsaPublicKey>
 8027c3c:	4603      	mov	r3, r0
 8027c3e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
         }

         //Release previously allocated memory
         cryptoFreeMem(buffer);
 8027c42:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8027c44:	f7f9 fbc7 	bl	80213d6 <osFreeMem>
 8027c48:	e007      	b.n	8027c5a <pemImportRsaPublicKey+0x16a>
      }
      else
      {
         //Failed to allocate memory
         error = ERROR_OUT_OF_MEMORY;
 8027c4a:	2364      	movs	r3, #100	@ 0x64
 8027c4c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8027c50:	e003      	b.n	8027c5a <pemImportRsaPublicKey+0x16a>
      }
   }
   else
   {
      //The PEM file does not contain a valid public key
      error = ERROR_END_OF_FILE;
 8027c52:	f44f 7398 	mov.w	r3, #304	@ 0x130
 8027c56:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
   }

   //Any error to report?
   if(error)
 8027c5a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8027c5e:	2b00      	cmp	r3, #0
 8027c60:	d002      	beq.n	8027c68 <pemImportRsaPublicKey+0x178>
   {
      //Clean up side effects
      rsaFreePublicKey(publicKey);
 8027c62:	68f8      	ldr	r0, [r7, #12]
 8027c64:	f7ff fa81 	bl	802716a <rsaFreePublicKey>
   }

   //Return status code
   return error;
 8027c68:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
#else
   //Not implemented
   return ERROR_NOT_IMPLEMENTED;
#endif
}
 8027c6c:	4618      	mov	r0, r3
 8027c6e:	3758      	adds	r7, #88	@ 0x58
 8027c70:	46bd      	mov	sp, r7
 8027c72:	bd80      	pop	{r7, pc}
 8027c74:	08030200 	.word	0x08030200
 8027c78:	08031c4c 	.word	0x08031c4c
 8027c7c:	08030210 	.word	0x08030210

08027c80 <x509ParseSubjectPublicKeyInfo>:
 * @return Error code
 **/

error_t x509ParseSubjectPublicKeyInfo(const uint8_t *data, size_t length,
   size_t *totalLength, X509SubjectPublicKeyInfo *publicKeyInfo)
{
 8027c80:	b580      	push	{r7, lr}
 8027c82:	b08e      	sub	sp, #56	@ 0x38
 8027c84:	af00      	add	r7, sp, #0
 8027c86:	60f8      	str	r0, [r7, #12]
 8027c88:	60b9      	str	r1, [r7, #8]
 8027c8a:	607a      	str	r2, [r7, #4]
 8027c8c:	603b      	str	r3, [r7, #0]

   //Debug message
   TRACE_DEBUG("    Parsing SubjectPublicKeyInfo...\r\n");

   //Clear the SubjectPublicKeyInfo structure
   osMemset(publicKeyInfo, 0, sizeof(X509SubjectPublicKeyInfo));
 8027c8e:	2238      	movs	r2, #56	@ 0x38
 8027c90:	2100      	movs	r1, #0
 8027c92:	6838      	ldr	r0, [r7, #0]
 8027c94:	f007 fe5a 	bl	802f94c <memset>

   //The public key information is encapsulated within a sequence
   error = asn1ReadSequence(data, length, &tag);
 8027c98:	f107 0310 	add.w	r3, r7, #16
 8027c9c:	461a      	mov	r2, r3
 8027c9e:	68b9      	ldr	r1, [r7, #8]
 8027ca0:	68f8      	ldr	r0, [r7, #12]
 8027ca2:	f7fd f8a3 	bl	8024dec <asn1ReadSequence>
 8027ca6:	4603      	mov	r3, r0
 8027ca8:	86fb      	strh	r3, [r7, #54]	@ 0x36
   //Failed to decode ASN.1 tag?
   if(error)
 8027caa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8027cac:	2b00      	cmp	r3, #0
 8027cae:	d001      	beq.n	8027cb4 <x509ParseSubjectPublicKeyInfo+0x34>
      return error;
 8027cb0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8027cb2:	e08b      	b.n	8027dcc <x509ParseSubjectPublicKeyInfo+0x14c>

   //Save the total length of the field
   *totalLength = tag.totalLength;
 8027cb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8027cb6:	687b      	ldr	r3, [r7, #4]
 8027cb8:	601a      	str	r2, [r3, #0]

   //Raw contents of the ASN.1 sequence
   publicKeyInfo->raw.value = data;
 8027cba:	683b      	ldr	r3, [r7, #0]
 8027cbc:	68fa      	ldr	r2, [r7, #12]
 8027cbe:	601a      	str	r2, [r3, #0]
   publicKeyInfo->raw.length = tag.totalLength;
 8027cc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8027cc2:	683b      	ldr	r3, [r7, #0]
 8027cc4:	605a      	str	r2, [r3, #4]

   //Point to the first field of the sequence
   data = tag.value;
 8027cc6:	6a3b      	ldr	r3, [r7, #32]
 8027cc8:	60fb      	str	r3, [r7, #12]
   length = tag.length;
 8027cca:	69fb      	ldr	r3, [r7, #28]
 8027ccc:	60bb      	str	r3, [r7, #8]

   //Read AlgorithmIdentifier field
   error = x509ParseAlgoId(data, length, &n, publicKeyInfo);
 8027cce:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8027cd2:	683b      	ldr	r3, [r7, #0]
 8027cd4:	68b9      	ldr	r1, [r7, #8]
 8027cd6:	68f8      	ldr	r0, [r7, #12]
 8027cd8:	f000 f882 	bl	8027de0 <x509ParseAlgoId>
 8027cdc:	4603      	mov	r3, r0
 8027cde:	86fb      	strh	r3, [r7, #54]	@ 0x36
   //Any error to report?
   if(error)
 8027ce0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8027ce2:	2b00      	cmp	r3, #0
 8027ce4:	d001      	beq.n	8027cea <x509ParseSubjectPublicKeyInfo+0x6a>
      return error;
 8027ce6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8027ce8:	e070      	b.n	8027dcc <x509ParseSubjectPublicKeyInfo+0x14c>

   //Point to the next field
   data += n;
 8027cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8027cec:	68fa      	ldr	r2, [r7, #12]
 8027cee:	4413      	add	r3, r2
 8027cf0:	60fb      	str	r3, [r7, #12]
   length -= n;
 8027cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8027cf4:	68ba      	ldr	r2, [r7, #8]
 8027cf6:	1ad3      	subs	r3, r2, r3
 8027cf8:	60bb      	str	r3, [r7, #8]

   //The SubjectPublicKey is encapsulated within a bit string
   error = asn1ReadTag(data, length, &tag);
 8027cfa:	f107 0310 	add.w	r3, r7, #16
 8027cfe:	461a      	mov	r2, r3
 8027d00:	68b9      	ldr	r1, [r7, #8]
 8027d02:	68f8      	ldr	r0, [r7, #12]
 8027d04:	f7fc ffb1 	bl	8024c6a <asn1ReadTag>
 8027d08:	4603      	mov	r3, r0
 8027d0a:	86fb      	strh	r3, [r7, #54]	@ 0x36
   //Failed to decode ASN.1 tag?
   if(error)
 8027d0c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8027d0e:	2b00      	cmp	r3, #0
 8027d10:	d001      	beq.n	8027d16 <x509ParseSubjectPublicKeyInfo+0x96>
      return error;
 8027d12:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8027d14:	e05a      	b.n	8027dcc <x509ParseSubjectPublicKeyInfo+0x14c>

   //Enforce encoding, class and type
   error = asn1CheckTag(&tag, FALSE, ASN1_CLASS_UNIVERSAL,
 8027d16:	f107 0010 	add.w	r0, r7, #16
 8027d1a:	2303      	movs	r3, #3
 8027d1c:	2200      	movs	r2, #0
 8027d1e:	2100      	movs	r1, #0
 8027d20:	f7fd f89e 	bl	8024e60 <asn1CheckTag>
 8027d24:	4603      	mov	r3, r0
 8027d26:	86fb      	strh	r3, [r7, #54]	@ 0x36
      ASN1_TYPE_BIT_STRING);
   //Invalid tag?
   if(error)
 8027d28:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8027d2a:	2b00      	cmp	r3, #0
 8027d2c:	d001      	beq.n	8027d32 <x509ParseSubjectPublicKeyInfo+0xb2>
      return error;
 8027d2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8027d30:	e04c      	b.n	8027dcc <x509ParseSubjectPublicKeyInfo+0x14c>

   //The bit string shall contain an initial octet which encodes the number
   //of unused bits in the final subsequent octet
   if(tag.length < 1 || tag.value[0] != 0x00)
 8027d32:	69fb      	ldr	r3, [r7, #28]
 8027d34:	2b00      	cmp	r3, #0
 8027d36:	d003      	beq.n	8027d40 <x509ParseSubjectPublicKeyInfo+0xc0>
 8027d38:	6a3b      	ldr	r3, [r7, #32]
 8027d3a:	781b      	ldrb	r3, [r3, #0]
 8027d3c:	2b00      	cmp	r3, #0
 8027d3e:	d001      	beq.n	8027d44 <x509ParseSubjectPublicKeyInfo+0xc4>
      return ERROR_FAILURE;
 8027d40:	2301      	movs	r3, #1
 8027d42:	e043      	b.n	8027dcc <x509ParseSubjectPublicKeyInfo+0x14c>

   //Point to the public key
   data = tag.value + 1;
 8027d44:	6a3b      	ldr	r3, [r7, #32]
 8027d46:	3301      	adds	r3, #1
 8027d48:	60fb      	str	r3, [r7, #12]
   length = tag.length - 1;
 8027d4a:	69fb      	ldr	r3, [r7, #28]
 8027d4c:	3b01      	subs	r3, #1
 8027d4e:	60bb      	str	r3, [r7, #8]

   //Raw contents of the SubjectPublicKey (excluding the tag, length, and
   //number of unused bits)
   publicKeyInfo->rawSubjectPublicKey.value = data;
 8027d50:	683b      	ldr	r3, [r7, #0]
 8027d52:	68fa      	ldr	r2, [r7, #12]
 8027d54:	611a      	str	r2, [r3, #16]
   publicKeyInfo->rawSubjectPublicKey.length = length;
 8027d56:	683b      	ldr	r3, [r7, #0]
 8027d58:	68ba      	ldr	r2, [r7, #8]
 8027d5a:	615a      	str	r2, [r3, #20]

   //Get the public key algorithm identifier
   oid = publicKeyInfo->oid.value;
 8027d5c:	683b      	ldr	r3, [r7, #0]
 8027d5e:	689b      	ldr	r3, [r3, #8]
 8027d60:	633b      	str	r3, [r7, #48]	@ 0x30
   oidLen = publicKeyInfo->oid.length;
 8027d62:	683b      	ldr	r3, [r7, #0]
 8027d64:	68db      	ldr	r3, [r3, #12]
 8027d66:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if (RSA_SUPPORT == ENABLED)
   //RSA or RSA-PSS algorithm identifier?
   if(OID_COMP(oid, oidLen, RSA_ENCRYPTION_OID) == 0 ||
 8027d68:	2309      	movs	r3, #9
 8027d6a:	4a1a      	ldr	r2, [pc, #104]	@ (8027dd4 <x509ParseSubjectPublicKeyInfo+0x154>)
 8027d6c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8027d6e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8027d70:	f7fd f984 	bl	802507c <oidComp>
 8027d74:	4603      	mov	r3, r0
 8027d76:	2b00      	cmp	r3, #0
 8027d78:	d008      	beq.n	8027d8c <x509ParseSubjectPublicKeyInfo+0x10c>
      OID_COMP(oid, oidLen, RSASSA_PSS_OID) == 0)
 8027d7a:	2309      	movs	r3, #9
 8027d7c:	4a16      	ldr	r2, [pc, #88]	@ (8027dd8 <x509ParseSubjectPublicKeyInfo+0x158>)
 8027d7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8027d80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8027d82:	f7fd f97b 	bl	802507c <oidComp>
 8027d86:	4603      	mov	r3, r0
   if(OID_COMP(oid, oidLen, RSA_ENCRYPTION_OID) == 0 ||
 8027d88:	2b00      	cmp	r3, #0
 8027d8a:	d109      	bne.n	8027da0 <x509ParseSubjectPublicKeyInfo+0x120>
   {
      //Read RSAPublicKey structure
      error = x509ParseRsaPublicKey(data, length, &publicKeyInfo->rsaPublicKey);
 8027d8c:	683b      	ldr	r3, [r7, #0]
 8027d8e:	3318      	adds	r3, #24
 8027d90:	461a      	mov	r2, r3
 8027d92:	68b9      	ldr	r1, [r7, #8]
 8027d94:	68f8      	ldr	r0, [r7, #12]
 8027d96:	f000 f897 	bl	8027ec8 <x509ParseRsaPublicKey>
 8027d9a:	4603      	mov	r3, r0
 8027d9c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8027d9e:	e014      	b.n	8027dca <x509ParseSubjectPublicKeyInfo+0x14a>
   }
   else
#endif
#if (EC_SUPPORT == ENABLED)
   //EC public key identifier?
   if(OID_COMP(oid, oidLen, EC_PUBLIC_KEY_OID) == 0)
 8027da0:	2307      	movs	r3, #7
 8027da2:	4a0e      	ldr	r2, [pc, #56]	@ (8027ddc <x509ParseSubjectPublicKeyInfo+0x15c>)
 8027da4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8027da6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8027da8:	f7fd f968 	bl	802507c <oidComp>
 8027dac:	4603      	mov	r3, r0
 8027dae:	2b00      	cmp	r3, #0
 8027db0:	d109      	bne.n	8027dc6 <x509ParseSubjectPublicKeyInfo+0x146>
   {
      //Read ECPublicKey structure
      error = x509ParseEcPublicKey(data, length, &publicKeyInfo->ecPublicKey);
 8027db2:	683b      	ldr	r3, [r7, #0]
 8027db4:	3330      	adds	r3, #48	@ 0x30
 8027db6:	461a      	mov	r2, r3
 8027db8:	68b9      	ldr	r1, [r7, #8]
 8027dba:	68f8      	ldr	r0, [r7, #12]
 8027dbc:	f000 f8ed 	bl	8027f9a <x509ParseEcPublicKey>
 8027dc0:	4603      	mov	r3, r0
 8027dc2:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8027dc4:	e001      	b.n	8027dca <x509ParseSubjectPublicKeyInfo+0x14a>
   else
#endif
   //Unknown algorithm identifier?
   {
      //Report an error
      error = ERROR_WRONG_IDENTIFIER;
 8027dc6:	23d6      	movs	r3, #214	@ 0xd6
 8027dc8:	86fb      	strh	r3, [r7, #54]	@ 0x36
   }

   //Return status code
   return error;
 8027dca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 8027dcc:	4618      	mov	r0, r3
 8027dce:	3738      	adds	r7, #56	@ 0x38
 8027dd0:	46bd      	mov	sp, r7
 8027dd2:	bd80      	pop	{r7, pc}
 8027dd4:	08031c4c 	.word	0x08031c4c
 8027dd8:	08031c58 	.word	0x08031c58
 8027ddc:	08031a44 	.word	0x08031a44

08027de0 <x509ParseAlgoId>:
 * @return Error code
 **/

error_t x509ParseAlgoId(const uint8_t *data, size_t length,
   size_t *totalLength, X509SubjectPublicKeyInfo *publicKeyInfo)
{
 8027de0:	b580      	push	{r7, lr}
 8027de2:	b08c      	sub	sp, #48	@ 0x30
 8027de4:	af00      	add	r7, sp, #0
 8027de6:	60f8      	str	r0, [r7, #12]
 8027de8:	60b9      	str	r1, [r7, #8]
 8027dea:	607a      	str	r2, [r7, #4]
 8027dec:	603b      	str	r3, [r7, #0]

   //Debug message
   TRACE_DEBUG("      Parsing AlgorithmIdentifier...\r\n");

   //Read AlgorithmIdentifier field
   error = asn1ReadSequence(data, length, &tag);
 8027dee:	f107 0314 	add.w	r3, r7, #20
 8027df2:	461a      	mov	r2, r3
 8027df4:	68b9      	ldr	r1, [r7, #8]
 8027df6:	68f8      	ldr	r0, [r7, #12]
 8027df8:	f7fc fff8 	bl	8024dec <asn1ReadSequence>
 8027dfc:	4603      	mov	r3, r0
 8027dfe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   //Failed to decode ASN.1 tag?
   if(error)
 8027e00:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027e02:	2b00      	cmp	r3, #0
 8027e04:	d001      	beq.n	8027e0a <x509ParseAlgoId+0x2a>
      return error;
 8027e06:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027e08:	e053      	b.n	8027eb2 <x509ParseAlgoId+0xd2>

   //Save the total length of the field
   *totalLength = tag.totalLength;
 8027e0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8027e0c:	687b      	ldr	r3, [r7, #4]
 8027e0e:	601a      	str	r2, [r3, #0]

   //Point to the first field
   data = tag.value;
 8027e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8027e12:	60fb      	str	r3, [r7, #12]
   length = tag.length;
 8027e14:	6a3b      	ldr	r3, [r7, #32]
 8027e16:	60bb      	str	r3, [r7, #8]

   //Read algorithm identifier (OID)
   error = asn1ReadOid(data, length, &tag);
 8027e18:	f107 0314 	add.w	r3, r7, #20
 8027e1c:	461a      	mov	r2, r3
 8027e1e:	68b9      	ldr	r1, [r7, #8]
 8027e20:	68f8      	ldr	r0, [r7, #12]
 8027e22:	f7fd f800 	bl	8024e26 <asn1ReadOid>
 8027e26:	4603      	mov	r3, r0
 8027e28:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   //Failed to decode ASN.1 tag?
   if(error)
 8027e2a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027e2c:	2b00      	cmp	r3, #0
 8027e2e:	d001      	beq.n	8027e34 <x509ParseAlgoId+0x54>
      return error;
 8027e30:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027e32:	e03e      	b.n	8027eb2 <x509ParseAlgoId+0xd2>

   //Save the algorithm identifier
   publicKeyInfo->oid.value = tag.value;
 8027e34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8027e36:	683b      	ldr	r3, [r7, #0]
 8027e38:	609a      	str	r2, [r3, #8]
   publicKeyInfo->oid.length = tag.length;
 8027e3a:	6a3a      	ldr	r2, [r7, #32]
 8027e3c:	683b      	ldr	r3, [r7, #0]
 8027e3e:	60da      	str	r2, [r3, #12]

   //Point to the next field (if any)
   data += tag.totalLength;
 8027e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8027e42:	68fa      	ldr	r2, [r7, #12]
 8027e44:	4413      	add	r3, r2
 8027e46:	60fb      	str	r3, [r7, #12]
   length -= tag.totalLength;
 8027e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8027e4a:	68ba      	ldr	r2, [r7, #8]
 8027e4c:	1ad3      	subs	r3, r2, r3
 8027e4e:	60bb      	str	r3, [r7, #8]

#if (RSA_SUPPORT == ENABLED)
   //RSA algorithm identifier?
   if(!asn1CheckOid(&tag, RSA_ENCRYPTION_OID, sizeof(RSA_ENCRYPTION_OID)))
 8027e50:	f107 0314 	add.w	r3, r7, #20
 8027e54:	2209      	movs	r2, #9
 8027e56:	4919      	ldr	r1, [pc, #100]	@ (8027ebc <x509ParseAlgoId+0xdc>)
 8027e58:	4618      	mov	r0, r3
 8027e5a:	f7fd f824 	bl	8024ea6 <asn1CheckOid>
 8027e5e:	4603      	mov	r3, r0
 8027e60:	2b00      	cmp	r3, #0
 8027e62:	d102      	bne.n	8027e6a <x509ParseAlgoId+0x8a>
   {
      //The parameters field must have ASN.1 type NULL for this algorithm
      //identifier (refer to RFC 3279, section 2.3.1)
      error = NO_ERROR;
 8027e64:	2300      	movs	r3, #0
 8027e66:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8027e68:	e022      	b.n	8027eb0 <x509ParseAlgoId+0xd0>
   }
   //RSA-PSS algorithm identifier?
   else if(!asn1CheckOid(&tag, RSASSA_PSS_OID, sizeof(RSASSA_PSS_OID)))
 8027e6a:	f107 0314 	add.w	r3, r7, #20
 8027e6e:	2209      	movs	r2, #9
 8027e70:	4913      	ldr	r1, [pc, #76]	@ (8027ec0 <x509ParseAlgoId+0xe0>)
 8027e72:	4618      	mov	r0, r3
 8027e74:	f7fd f817 	bl	8024ea6 <asn1CheckOid>
 8027e78:	4603      	mov	r3, r0
 8027e7a:	2b00      	cmp	r3, #0
 8027e7c:	d102      	bne.n	8027e84 <x509ParseAlgoId+0xa4>
   {
      //The parameters may be either absent or present when used as subject
      //public key information (refer to RFC 4055, section 3.1)
      error = NO_ERROR;
 8027e7e:	2300      	movs	r3, #0
 8027e80:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8027e82:	e015      	b.n	8027eb0 <x509ParseAlgoId+0xd0>
   }
   else
#endif
#if (EC_SUPPORT == ENABLED)
   //EC public key identifier?
   if(!asn1CheckOid(&tag, EC_PUBLIC_KEY_OID, sizeof(EC_PUBLIC_KEY_OID)))
 8027e84:	f107 0314 	add.w	r3, r7, #20
 8027e88:	2207      	movs	r2, #7
 8027e8a:	490e      	ldr	r1, [pc, #56]	@ (8027ec4 <x509ParseAlgoId+0xe4>)
 8027e8c:	4618      	mov	r0, r3
 8027e8e:	f7fd f80a 	bl	8024ea6 <asn1CheckOid>
 8027e92:	4603      	mov	r3, r0
 8027e94:	2b00      	cmp	r3, #0
 8027e96:	d109      	bne.n	8027eac <x509ParseAlgoId+0xcc>
   {
      //Read ECParameters structure
      error = x509ParseEcParameters(data, length, &publicKeyInfo->ecParams);
 8027e98:	683b      	ldr	r3, [r7, #0]
 8027e9a:	3328      	adds	r3, #40	@ 0x28
 8027e9c:	461a      	mov	r2, r3
 8027e9e:	68b9      	ldr	r1, [r7, #8]
 8027ea0:	68f8      	ldr	r0, [r7, #12]
 8027ea2:	f000 f893 	bl	8027fcc <x509ParseEcParameters>
 8027ea6:	4603      	mov	r3, r0
 8027ea8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8027eaa:	e001      	b.n	8027eb0 <x509ParseAlgoId+0xd0>
   else
#endif
   //Unknown algorithm identifier?
   {
      //Report an error
      error = ERROR_WRONG_IDENTIFIER;
 8027eac:	23d6      	movs	r3, #214	@ 0xd6
 8027eae:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   }

   //Return status code
   return error;
 8027eb0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8027eb2:	4618      	mov	r0, r3
 8027eb4:	3730      	adds	r7, #48	@ 0x30
 8027eb6:	46bd      	mov	sp, r7
 8027eb8:	bd80      	pop	{r7, pc}
 8027eba:	bf00      	nop
 8027ebc:	08031c4c 	.word	0x08031c4c
 8027ec0:	08031c58 	.word	0x08031c58
 8027ec4:	08031a44 	.word	0x08031a44

08027ec8 <x509ParseRsaPublicKey>:
 * @return Error code
 **/

error_t x509ParseRsaPublicKey(const uint8_t *data, size_t length,
   X509RsaPublicKey *rsaPublicKey)
{
 8027ec8:	b580      	push	{r7, lr}
 8027eca:	b08c      	sub	sp, #48	@ 0x30
 8027ecc:	af00      	add	r7, sp, #0
 8027ece:	60f8      	str	r0, [r7, #12]
 8027ed0:	60b9      	str	r1, [r7, #8]
 8027ed2:	607a      	str	r2, [r7, #4]

   //Debug message
   TRACE_DEBUG("      Parsing RSAPublicKey...\r\n");

   //Read RSAPublicKey structure
   error = asn1ReadSequence(data, length, &tag);
 8027ed4:	f107 0314 	add.w	r3, r7, #20
 8027ed8:	461a      	mov	r2, r3
 8027eda:	68b9      	ldr	r1, [r7, #8]
 8027edc:	68f8      	ldr	r0, [r7, #12]
 8027ede:	f7fc ff85 	bl	8024dec <asn1ReadSequence>
 8027ee2:	4603      	mov	r3, r0
 8027ee4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   //Failed to decode ASN.1 tag?
   if(error)
 8027ee6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027ee8:	2b00      	cmp	r3, #0
 8027eea:	d001      	beq.n	8027ef0 <x509ParseRsaPublicKey+0x28>
      return error;
 8027eec:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027eee:	e050      	b.n	8027f92 <x509ParseRsaPublicKey+0xca>

   //Point to the first field
   data = tag.value;
 8027ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8027ef2:	60fb      	str	r3, [r7, #12]
   length = tag.length;
 8027ef4:	6a3b      	ldr	r3, [r7, #32]
 8027ef6:	60bb      	str	r3, [r7, #8]

   //Read Modulus field
   error = asn1ReadTag(data, length, &tag);
 8027ef8:	f107 0314 	add.w	r3, r7, #20
 8027efc:	461a      	mov	r2, r3
 8027efe:	68b9      	ldr	r1, [r7, #8]
 8027f00:	68f8      	ldr	r0, [r7, #12]
 8027f02:	f7fc feb2 	bl	8024c6a <asn1ReadTag>
 8027f06:	4603      	mov	r3, r0
 8027f08:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   //Failed to decode ASN.1 tag?
   if(error)
 8027f0a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027f0c:	2b00      	cmp	r3, #0
 8027f0e:	d001      	beq.n	8027f14 <x509ParseRsaPublicKey+0x4c>
      return error;
 8027f10:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027f12:	e03e      	b.n	8027f92 <x509ParseRsaPublicKey+0xca>

   //Enforce encoding, class and type
   error = asn1CheckTag(&tag, FALSE, ASN1_CLASS_UNIVERSAL, ASN1_TYPE_INTEGER);
 8027f14:	f107 0014 	add.w	r0, r7, #20
 8027f18:	2302      	movs	r3, #2
 8027f1a:	2200      	movs	r2, #0
 8027f1c:	2100      	movs	r1, #0
 8027f1e:	f7fc ff9f 	bl	8024e60 <asn1CheckTag>
 8027f22:	4603      	mov	r3, r0
 8027f24:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   //Invalid tag?
   if(error)
 8027f26:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027f28:	2b00      	cmp	r3, #0
 8027f2a:	d001      	beq.n	8027f30 <x509ParseRsaPublicKey+0x68>
      return error;
 8027f2c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027f2e:	e030      	b.n	8027f92 <x509ParseRsaPublicKey+0xca>

   //Save the modulus
   rsaPublicKey->n.value = tag.value;
 8027f30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8027f32:	687b      	ldr	r3, [r7, #4]
 8027f34:	601a      	str	r2, [r3, #0]
   rsaPublicKey->n.length = tag.length;
 8027f36:	6a3a      	ldr	r2, [r7, #32]
 8027f38:	687b      	ldr	r3, [r7, #4]
 8027f3a:	605a      	str	r2, [r3, #4]

   //Point to the next field
   data += tag.totalLength;
 8027f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8027f3e:	68fa      	ldr	r2, [r7, #12]
 8027f40:	4413      	add	r3, r2
 8027f42:	60fb      	str	r3, [r7, #12]
   length -= tag.totalLength;
 8027f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8027f46:	68ba      	ldr	r2, [r7, #8]
 8027f48:	1ad3      	subs	r3, r2, r3
 8027f4a:	60bb      	str	r3, [r7, #8]

   //Read PublicExponent field
   error = asn1ReadTag(data, length, &tag);
 8027f4c:	f107 0314 	add.w	r3, r7, #20
 8027f50:	461a      	mov	r2, r3
 8027f52:	68b9      	ldr	r1, [r7, #8]
 8027f54:	68f8      	ldr	r0, [r7, #12]
 8027f56:	f7fc fe88 	bl	8024c6a <asn1ReadTag>
 8027f5a:	4603      	mov	r3, r0
 8027f5c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   //Failed to decode ASN.1 tag?
   if(error)
 8027f5e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027f60:	2b00      	cmp	r3, #0
 8027f62:	d001      	beq.n	8027f68 <x509ParseRsaPublicKey+0xa0>
      return error;
 8027f64:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027f66:	e014      	b.n	8027f92 <x509ParseRsaPublicKey+0xca>

   //Enforce encoding, class and type
   error = asn1CheckTag(&tag, FALSE, ASN1_CLASS_UNIVERSAL, ASN1_TYPE_INTEGER);
 8027f68:	f107 0014 	add.w	r0, r7, #20
 8027f6c:	2302      	movs	r3, #2
 8027f6e:	2200      	movs	r2, #0
 8027f70:	2100      	movs	r1, #0
 8027f72:	f7fc ff75 	bl	8024e60 <asn1CheckTag>
 8027f76:	4603      	mov	r3, r0
 8027f78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   //Invalid tag?
   if(error)
 8027f7a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027f7c:	2b00      	cmp	r3, #0
 8027f7e:	d001      	beq.n	8027f84 <x509ParseRsaPublicKey+0xbc>
      return error;
 8027f80:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027f82:	e006      	b.n	8027f92 <x509ParseRsaPublicKey+0xca>

   //Save the public exponent
   rsaPublicKey->e.value = tag.value;
 8027f84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8027f86:	687b      	ldr	r3, [r7, #4]
 8027f88:	609a      	str	r2, [r3, #8]
   rsaPublicKey->e.length = tag.length;
 8027f8a:	6a3a      	ldr	r2, [r7, #32]
 8027f8c:	687b      	ldr	r3, [r7, #4]
 8027f8e:	60da      	str	r2, [r3, #12]

   //Successful processing
   return NO_ERROR;
 8027f90:	2300      	movs	r3, #0
}
 8027f92:	4618      	mov	r0, r3
 8027f94:	3730      	adds	r7, #48	@ 0x30
 8027f96:	46bd      	mov	sp, r7
 8027f98:	bd80      	pop	{r7, pc}

08027f9a <x509ParseEcPublicKey>:
 * @return Error code
 **/

error_t x509ParseEcPublicKey(const uint8_t *data, size_t length,
   X509EcPublicKey *ecPublicKey)
{
 8027f9a:	b480      	push	{r7}
 8027f9c:	b085      	sub	sp, #20
 8027f9e:	af00      	add	r7, sp, #0
 8027fa0:	60f8      	str	r0, [r7, #12]
 8027fa2:	60b9      	str	r1, [r7, #8]
 8027fa4:	607a      	str	r2, [r7, #4]
   //Debug message
   TRACE_DEBUG("      Parsing ECPublicKey...\r\n");

   //Make sure the EC public key is valid
   if(length == 0)
 8027fa6:	68bb      	ldr	r3, [r7, #8]
 8027fa8:	2b00      	cmp	r3, #0
 8027faa:	d102      	bne.n	8027fb2 <x509ParseEcPublicKey+0x18>
      return ERROR_BAD_CERTIFICATE;
 8027fac:	f240 2315 	movw	r3, #533	@ 0x215
 8027fb0:	e006      	b.n	8027fc0 <x509ParseEcPublicKey+0x26>

   //Save the EC public key
   ecPublicKey->q.value = data;
 8027fb2:	687b      	ldr	r3, [r7, #4]
 8027fb4:	68fa      	ldr	r2, [r7, #12]
 8027fb6:	601a      	str	r2, [r3, #0]
   ecPublicKey->q.length = length;
 8027fb8:	687b      	ldr	r3, [r7, #4]
 8027fba:	68ba      	ldr	r2, [r7, #8]
 8027fbc:	605a      	str	r2, [r3, #4]

   //Successful processing
   return NO_ERROR;
 8027fbe:	2300      	movs	r3, #0
}
 8027fc0:	4618      	mov	r0, r3
 8027fc2:	3714      	adds	r7, #20
 8027fc4:	46bd      	mov	sp, r7
 8027fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027fca:	4770      	bx	lr

08027fcc <x509ParseEcParameters>:
 * @return Error code
 **/

error_t x509ParseEcParameters(const uint8_t *data, size_t length,
   X509EcParameters *ecParams)
{
 8027fcc:	b580      	push	{r7, lr}
 8027fce:	b08c      	sub	sp, #48	@ 0x30
 8027fd0:	af00      	add	r7, sp, #0
 8027fd2:	60f8      	str	r0, [r7, #12]
 8027fd4:	60b9      	str	r1, [r7, #8]
 8027fd6:	607a      	str	r2, [r7, #4]

   //Debug message
   TRACE_DEBUG("        Parsing ECParameters...\r\n");

   //Read namedCurve field
   error = asn1ReadOid(data, length, &tag);
 8027fd8:	f107 0314 	add.w	r3, r7, #20
 8027fdc:	461a      	mov	r2, r3
 8027fde:	68b9      	ldr	r1, [r7, #8]
 8027fe0:	68f8      	ldr	r0, [r7, #12]
 8027fe2:	f7fc ff20 	bl	8024e26 <asn1ReadOid>
 8027fe6:	4603      	mov	r3, r0
 8027fe8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   //Failed to decode ASN.1 tag?
   if(error)
 8027fea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027fec:	2b00      	cmp	r3, #0
 8027fee:	d001      	beq.n	8027ff4 <x509ParseEcParameters+0x28>
      return error;
 8027ff0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027ff2:	e006      	b.n	8028002 <x509ParseEcParameters+0x36>

   //The namedCurve field identifies all the required values for a particular
   //set of elliptic curve domain parameters to be represented by an object
   //identifier
   ecParams->namedCurve.value = tag.value;
 8027ff4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8027ff6:	687b      	ldr	r3, [r7, #4]
 8027ff8:	601a      	str	r2, [r3, #0]
   ecParams->namedCurve.length = tag.length;
 8027ffa:	6a3a      	ldr	r2, [r7, #32]
 8027ffc:	687b      	ldr	r3, [r7, #4]
 8027ffe:	605a      	str	r2, [r3, #4]

   //Successful processing
   return NO_ERROR;
 8028000:	2300      	movs	r3, #0
}
 8028002:	4618      	mov	r0, r3
 8028004:	3730      	adds	r7, #48	@ 0x30
 8028006:	46bd      	mov	sp, r7
 8028008:	bd80      	pop	{r7, pc}
	...

0802800c <x509ImportRsaPublicKey>:
 * @return Error code
 **/

error_t x509ImportRsaPublicKey(RsaPublicKey *publicKey,
   const X509SubjectPublicKeyInfo *publicKeyInfo)
{
 802800c:	b580      	push	{r7, lr}
 802800e:	b086      	sub	sp, #24
 8028010:	af00      	add	r7, sp, #0
 8028012:	6078      	str	r0, [r7, #4]
 8028014:	6039      	str	r1, [r7, #0]
#if (RSA_SUPPORT == ENABLED)
   const uint8_t *oid;
   size_t oidLen;

   //Get the public key algorithm identifier
   oid = publicKeyInfo->oid.value;
 8028016:	683b      	ldr	r3, [r7, #0]
 8028018:	689b      	ldr	r3, [r3, #8]
 802801a:	613b      	str	r3, [r7, #16]
   oidLen = publicKeyInfo->oid.length;
 802801c:	683b      	ldr	r3, [r7, #0]
 802801e:	68db      	ldr	r3, [r3, #12]
 8028020:	60fb      	str	r3, [r7, #12]

   //RSA algorithm identifier?
   if(OID_COMP(oid, oidLen, RSA_ENCRYPTION_OID) == 0 ||
 8028022:	2309      	movs	r3, #9
 8028024:	4a1f      	ldr	r2, [pc, #124]	@ (80280a4 <x509ImportRsaPublicKey+0x98>)
 8028026:	68f9      	ldr	r1, [r7, #12]
 8028028:	6938      	ldr	r0, [r7, #16]
 802802a:	f7fd f827 	bl	802507c <oidComp>
 802802e:	4603      	mov	r3, r0
 8028030:	2b00      	cmp	r3, #0
 8028032:	d008      	beq.n	8028046 <x509ImportRsaPublicKey+0x3a>
      OID_COMP(oid, oidLen, RSASSA_PSS_OID) == 0)
 8028034:	2309      	movs	r3, #9
 8028036:	4a1c      	ldr	r2, [pc, #112]	@ (80280a8 <x509ImportRsaPublicKey+0x9c>)
 8028038:	68f9      	ldr	r1, [r7, #12]
 802803a:	6938      	ldr	r0, [r7, #16]
 802803c:	f7fd f81e 	bl	802507c <oidComp>
 8028040:	4603      	mov	r3, r0
   if(OID_COMP(oid, oidLen, RSA_ENCRYPTION_OID) == 0 ||
 8028042:	2b00      	cmp	r3, #0
 8028044:	d126      	bne.n	8028094 <x509ImportRsaPublicKey+0x88>
   {
      //Sanity check
      if(publicKeyInfo->rsaPublicKey.n.value != NULL &&
 8028046:	683b      	ldr	r3, [r7, #0]
 8028048:	699b      	ldr	r3, [r3, #24]
 802804a:	2b00      	cmp	r3, #0
 802804c:	d01d      	beq.n	802808a <x509ImportRsaPublicKey+0x7e>
         publicKeyInfo->rsaPublicKey.e.value != NULL)
 802804e:	683b      	ldr	r3, [r7, #0]
 8028050:	6a1b      	ldr	r3, [r3, #32]
      if(publicKeyInfo->rsaPublicKey.n.value != NULL &&
 8028052:	2b00      	cmp	r3, #0
 8028054:	d019      	beq.n	802808a <x509ImportRsaPublicKey+0x7e>
      {
         //Read modulus
         error = mpiImport(&publicKey->n, publicKeyInfo->rsaPublicKey.n.value,
 8028056:	6878      	ldr	r0, [r7, #4]
 8028058:	683b      	ldr	r3, [r7, #0]
 802805a:	6999      	ldr	r1, [r3, #24]
            publicKeyInfo->rsaPublicKey.n.length, MPI_FORMAT_BIG_ENDIAN);
 802805c:	683b      	ldr	r3, [r7, #0]
 802805e:	69da      	ldr	r2, [r3, #28]
         error = mpiImport(&publicKey->n, publicKeyInfo->rsaPublicKey.n.value,
 8028060:	2301      	movs	r3, #1
 8028062:	f7fd fe9b 	bl	8025d9c <mpiImport>
 8028066:	4603      	mov	r3, r0
 8028068:	82fb      	strh	r3, [r7, #22]

         //Check status code
         if(!error)
 802806a:	8afb      	ldrh	r3, [r7, #22]
 802806c:	2b00      	cmp	r3, #0
 802806e:	d10f      	bne.n	8028090 <x509ImportRsaPublicKey+0x84>
         {
            //Read public exponent
            error = mpiImport(&publicKey->e, publicKeyInfo->rsaPublicKey.e.value,
 8028070:	687b      	ldr	r3, [r7, #4]
 8028072:	f103 000c 	add.w	r0, r3, #12
 8028076:	683b      	ldr	r3, [r7, #0]
 8028078:	6a19      	ldr	r1, [r3, #32]
               publicKeyInfo->rsaPublicKey.e.length, MPI_FORMAT_BIG_ENDIAN);
 802807a:	683b      	ldr	r3, [r7, #0]
 802807c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            error = mpiImport(&publicKey->e, publicKeyInfo->rsaPublicKey.e.value,
 802807e:	2301      	movs	r3, #1
 8028080:	f7fd fe8c 	bl	8025d9c <mpiImport>
 8028084:	4603      	mov	r3, r0
 8028086:	82fb      	strh	r3, [r7, #22]
         }

         //Check status code
         if(!error)
 8028088:	e002      	b.n	8028090 <x509ImportRsaPublicKey+0x84>
         }
      }
      else
      {
         //The public key is not valid
         error = ERROR_INVALID_KEY;
 802808a:	23e7      	movs	r3, #231	@ 0xe7
 802808c:	82fb      	strh	r3, [r7, #22]
      if(publicKeyInfo->rsaPublicKey.n.value != NULL &&
 802808e:	e003      	b.n	8028098 <x509ImportRsaPublicKey+0x8c>
         if(!error)
 8028090:	bf00      	nop
      if(publicKeyInfo->rsaPublicKey.n.value != NULL &&
 8028092:	e001      	b.n	8028098 <x509ImportRsaPublicKey+0x8c>
   else
#endif
   //Invalid algorithm identifier?
   {
      //Report an error
      error = ERROR_WRONG_IDENTIFIER;
 8028094:	23d6      	movs	r3, #214	@ 0xd6
 8028096:	82fb      	strh	r3, [r7, #22]
   }

   //Return status code
   return error;
 8028098:	8afb      	ldrh	r3, [r7, #22]
}
 802809a:	4618      	mov	r0, r3
 802809c:	3718      	adds	r7, #24
 802809e:	46bd      	mov	sp, r7
 80280a0:	bd80      	pop	{r7, pc}
 80280a2:	bf00      	nop
 80280a4:	08031c4c 	.word	0x08031c4c
 80280a8:	08031c58 	.word	0x08031c58

080280ac <prv_out_fn_print>:
 * \param[in]       ptr: LwPRINTF internal instance
 * \param[in]       chr: Character to print
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_fn_print(lwprintf_int_t* lwi, const char chr) {
 80280ac:	b580      	push	{r7, lr}
 80280ae:	b082      	sub	sp, #8
 80280b0:	af00      	add	r7, sp, #0
 80280b2:	6078      	str	r0, [r7, #4]
 80280b4:	460b      	mov	r3, r1
 80280b6:	70fb      	strb	r3, [r7, #3]
    if (lwi->is_print_cancelled) {
 80280b8:	687b      	ldr	r3, [r7, #4]
 80280ba:	7e1b      	ldrb	r3, [r3, #24]
 80280bc:	2b00      	cmp	r3, #0
 80280be:	d001      	beq.n	80280c4 <prv_out_fn_print+0x18>
        return 0;
 80280c0:	2300      	movs	r3, #0
 80280c2:	e01a      	b.n	80280fa <prv_out_fn_print+0x4e>
    }

    /* Send character to output */
    if (!lwi->lwobj->out_fn(chr, lwi->lwobj)) {
 80280c4:	687b      	ldr	r3, [r7, #4]
 80280c6:	681b      	ldr	r3, [r3, #0]
 80280c8:	681b      	ldr	r3, [r3, #0]
 80280ca:	78f8      	ldrb	r0, [r7, #3]
 80280cc:	687a      	ldr	r2, [r7, #4]
 80280ce:	6812      	ldr	r2, [r2, #0]
 80280d0:	4611      	mov	r1, r2
 80280d2:	4798      	blx	r3
 80280d4:	4603      	mov	r3, r0
 80280d6:	2b00      	cmp	r3, #0
 80280d8:	d102      	bne.n	80280e0 <prv_out_fn_print+0x34>
        lwi->is_print_cancelled = 1;
 80280da:	687b      	ldr	r3, [r7, #4]
 80280dc:	2201      	movs	r2, #1
 80280de:	761a      	strb	r2, [r3, #24]
    }
    if (chr != '\0' && !lwi->is_print_cancelled) {
 80280e0:	78fb      	ldrb	r3, [r7, #3]
 80280e2:	2b00      	cmp	r3, #0
 80280e4:	d008      	beq.n	80280f8 <prv_out_fn_print+0x4c>
 80280e6:	687b      	ldr	r3, [r7, #4]
 80280e8:	7e1b      	ldrb	r3, [r3, #24]
 80280ea:	2b00      	cmp	r3, #0
 80280ec:	d104      	bne.n	80280f8 <prv_out_fn_print+0x4c>
        ++lwi->n_len;
 80280ee:	687b      	ldr	r3, [r7, #4]
 80280f0:	691b      	ldr	r3, [r3, #16]
 80280f2:	1c5a      	adds	r2, r3, #1
 80280f4:	687b      	ldr	r3, [r7, #4]
 80280f6:	611a      	str	r2, [r3, #16]
    }
    return 1;
 80280f8:	2301      	movs	r3, #1
}
 80280fa:	4618      	mov	r0, r3
 80280fc:	3708      	adds	r7, #8
 80280fe:	46bd      	mov	sp, r7
 8028100:	bd80      	pop	{r7, pc}

08028102 <prv_parse_num>:
 * \brief           Parse number from input string
 * \param[in,out]   format: Input text to process
 * \return          Parsed number
 */
static int
prv_parse_num(const char** format) {
 8028102:	b480      	push	{r7}
 8028104:	b085      	sub	sp, #20
 8028106:	af00      	add	r7, sp, #0
 8028108:	6078      	str	r0, [r7, #4]
    int num = 0;
 802810a:	2300      	movs	r3, #0
 802810c:	60fb      	str	r3, [r7, #12]

    for (; CHARISNUM(**format); ++(*format)) {
 802810e:	e010      	b.n	8028132 <prv_parse_num+0x30>
        num = (int)10 * num + CHARTONUM(**format);
 8028110:	68fa      	ldr	r2, [r7, #12]
 8028112:	4613      	mov	r3, r2
 8028114:	009b      	lsls	r3, r3, #2
 8028116:	4413      	add	r3, r2
 8028118:	005b      	lsls	r3, r3, #1
 802811a:	461a      	mov	r2, r3
 802811c:	687b      	ldr	r3, [r7, #4]
 802811e:	681b      	ldr	r3, [r3, #0]
 8028120:	781b      	ldrb	r3, [r3, #0]
 8028122:	3b30      	subs	r3, #48	@ 0x30
 8028124:	4413      	add	r3, r2
 8028126:	60fb      	str	r3, [r7, #12]
    for (; CHARISNUM(**format); ++(*format)) {
 8028128:	687b      	ldr	r3, [r7, #4]
 802812a:	681b      	ldr	r3, [r3, #0]
 802812c:	1c5a      	adds	r2, r3, #1
 802812e:	687b      	ldr	r3, [r7, #4]
 8028130:	601a      	str	r2, [r3, #0]
 8028132:	687b      	ldr	r3, [r7, #4]
 8028134:	681b      	ldr	r3, [r3, #0]
 8028136:	781b      	ldrb	r3, [r3, #0]
 8028138:	2b2f      	cmp	r3, #47	@ 0x2f
 802813a:	d904      	bls.n	8028146 <prv_parse_num+0x44>
 802813c:	687b      	ldr	r3, [r7, #4]
 802813e:	681b      	ldr	r3, [r3, #0]
 8028140:	781b      	ldrb	r3, [r3, #0]
 8028142:	2b39      	cmp	r3, #57	@ 0x39
 8028144:	d9e4      	bls.n	8028110 <prv_parse_num+0xe>
    }
    return num;
 8028146:	68fb      	ldr	r3, [r7, #12]
}
 8028148:	4618      	mov	r0, r3
 802814a:	3714      	adds	r7, #20
 802814c:	46bd      	mov	sp, r7
 802814e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028152:	4770      	bx	lr

08028154 <prv_out_str_before>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       buff_size: Expected buffer size of output string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_before(lwprintf_int_t* lwi, size_t buff_size) {
 8028154:	b580      	push	{r7, lr}
 8028156:	b084      	sub	sp, #16
 8028158:	af00      	add	r7, sp, #0
 802815a:	6078      	str	r0, [r7, #4]
 802815c:	6039      	str	r1, [r7, #0]
    /* Check for width */
    if (lwi->m.width > 0
 802815e:	687b      	ldr	r3, [r7, #4]
 8028160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8028162:	2b00      	cmp	r3, #0
 8028164:	dd12      	ble.n	802818c <prv_out_str_before+0x38>
        /* If number is negative, add negative sign or if positive and has plus sign forced */
        && (lwi->m.flags.is_negative || lwi->m.flags.plus)) {
 8028166:	687b      	ldr	r3, [r7, #4]
 8028168:	7f5b      	ldrb	r3, [r3, #29]
 802816a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 802816e:	b2db      	uxtb	r3, r3
 8028170:	2b00      	cmp	r3, #0
 8028172:	d106      	bne.n	8028182 <prv_out_str_before+0x2e>
 8028174:	687b      	ldr	r3, [r7, #4]
 8028176:	7f1b      	ldrb	r3, [r3, #28]
 8028178:	f003 0302 	and.w	r3, r3, #2
 802817c:	b2db      	uxtb	r3, r3
 802817e:	2b00      	cmp	r3, #0
 8028180:	d004      	beq.n	802818c <prv_out_str_before+0x38>
        --lwi->m.width;
 8028182:	687b      	ldr	r3, [r7, #4]
 8028184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8028186:	1e5a      	subs	r2, r3, #1
 8028188:	687b      	ldr	r3, [r7, #4]
 802818a:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Check for alternate mode */
    if (lwi->m.flags.alt && !lwi->m.flags.is_num_zero) {
 802818c:	687b      	ldr	r3, [r7, #4]
 802818e:	7f1b      	ldrb	r3, [r3, #28]
 8028190:	f003 0320 	and.w	r3, r3, #32
 8028194:	b2db      	uxtb	r3, r3
 8028196:	2b00      	cmp	r3, #0
 8028198:	d02c      	beq.n	80281f4 <prv_out_str_before+0xa0>
 802819a:	687b      	ldr	r3, [r7, #4]
 802819c:	7f9b      	ldrb	r3, [r3, #30]
 802819e:	f003 0301 	and.w	r3, r3, #1
 80281a2:	b2db      	uxtb	r3, r3
 80281a4:	2b00      	cmp	r3, #0
 80281a6:	d125      	bne.n	80281f4 <prv_out_str_before+0xa0>
        if (lwi->m.base == 8) {
 80281a8:	687b      	ldr	r3, [r7, #4]
 80281aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80281ae:	2b08      	cmp	r3, #8
 80281b0:	d109      	bne.n	80281c6 <prv_out_str_before+0x72>
            if (lwi->m.width > 0) {
 80281b2:	687b      	ldr	r3, [r7, #4]
 80281b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80281b6:	2b00      	cmp	r3, #0
 80281b8:	dd1c      	ble.n	80281f4 <prv_out_str_before+0xa0>
                --lwi->m.width;
 80281ba:	687b      	ldr	r3, [r7, #4]
 80281bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80281be:	1e5a      	subs	r2, r3, #1
 80281c0:	687b      	ldr	r3, [r7, #4]
 80281c2:	625a      	str	r2, [r3, #36]	@ 0x24
 80281c4:	e016      	b.n	80281f4 <prv_out_str_before+0xa0>
            }
        } else if (lwi->m.base == 16 || lwi->m.base == 2) {
 80281c6:	687b      	ldr	r3, [r7, #4]
 80281c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80281cc:	2b10      	cmp	r3, #16
 80281ce:	d004      	beq.n	80281da <prv_out_str_before+0x86>
 80281d0:	687b      	ldr	r3, [r7, #4]
 80281d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80281d6:	2b02      	cmp	r3, #2
 80281d8:	d10c      	bne.n	80281f4 <prv_out_str_before+0xa0>
            if (lwi->m.width >= 2) {
 80281da:	687b      	ldr	r3, [r7, #4]
 80281dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80281de:	2b01      	cmp	r3, #1
 80281e0:	dd05      	ble.n	80281ee <prv_out_str_before+0x9a>
                lwi->m.width -= 2;
 80281e2:	687b      	ldr	r3, [r7, #4]
 80281e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80281e6:	1e9a      	subs	r2, r3, #2
 80281e8:	687b      	ldr	r3, [r7, #4]
 80281ea:	625a      	str	r2, [r3, #36]	@ 0x24
 80281ec:	e002      	b.n	80281f4 <prv_out_str_before+0xa0>
            } else {
                lwi->m.width = 0;
 80281ee:	687b      	ldr	r3, [r7, #4]
 80281f0:	2200      	movs	r2, #0
 80281f2:	625a      	str	r2, [r3, #36]	@ 0x24
            }
        }
    }

    /* Add negative sign (or positive in case of + flag or space in case of space flag) before when zeros are used to fill width */
    if (lwi->m.flags.zero) {
 80281f4:	687b      	ldr	r3, [r7, #4]
 80281f6:	7f1b      	ldrb	r3, [r3, #28]
 80281f8:	f003 0308 	and.w	r3, r3, #8
 80281fc:	b2db      	uxtb	r3, r3
 80281fe:	2b00      	cmp	r3, #0
 8028200:	d025      	beq.n	802824e <prv_out_str_before+0xfa>
        if (lwi->m.flags.is_negative) {
 8028202:	687b      	ldr	r3, [r7, #4]
 8028204:	7f5b      	ldrb	r3, [r3, #29]
 8028206:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 802820a:	b2db      	uxtb	r3, r3
 802820c:	2b00      	cmp	r3, #0
 802820e:	d005      	beq.n	802821c <prv_out_str_before+0xc8>
            lwi->out_fn(lwi, '-');
 8028210:	687b      	ldr	r3, [r7, #4]
 8028212:	695b      	ldr	r3, [r3, #20]
 8028214:	212d      	movs	r1, #45	@ 0x2d
 8028216:	6878      	ldr	r0, [r7, #4]
 8028218:	4798      	blx	r3
 802821a:	e018      	b.n	802824e <prv_out_str_before+0xfa>
        } else if (lwi->m.flags.plus) {
 802821c:	687b      	ldr	r3, [r7, #4]
 802821e:	7f1b      	ldrb	r3, [r3, #28]
 8028220:	f003 0302 	and.w	r3, r3, #2
 8028224:	b2db      	uxtb	r3, r3
 8028226:	2b00      	cmp	r3, #0
 8028228:	d005      	beq.n	8028236 <prv_out_str_before+0xe2>
            lwi->out_fn(lwi, '+');
 802822a:	687b      	ldr	r3, [r7, #4]
 802822c:	695b      	ldr	r3, [r3, #20]
 802822e:	212b      	movs	r1, #43	@ 0x2b
 8028230:	6878      	ldr	r0, [r7, #4]
 8028232:	4798      	blx	r3
 8028234:	e00b      	b.n	802824e <prv_out_str_before+0xfa>
        } else if (lwi->m.flags.space) {
 8028236:	687b      	ldr	r3, [r7, #4]
 8028238:	7f1b      	ldrb	r3, [r3, #28]
 802823a:	f003 0304 	and.w	r3, r3, #4
 802823e:	b2db      	uxtb	r3, r3
 8028240:	2b00      	cmp	r3, #0
 8028242:	d004      	beq.n	802824e <prv_out_str_before+0xfa>
            lwi->out_fn(lwi, ' ');
 8028244:	687b      	ldr	r3, [r7, #4]
 8028246:	695b      	ldr	r3, [r3, #20]
 8028248:	2120      	movs	r1, #32
 802824a:	6878      	ldr	r0, [r7, #4]
 802824c:	4798      	blx	r3
        }
    }

    /* Check for flags output */
    if (lwi->m.flags.alt && !lwi->m.flags.is_num_zero) {
 802824e:	687b      	ldr	r3, [r7, #4]
 8028250:	7f1b      	ldrb	r3, [r3, #28]
 8028252:	f003 0320 	and.w	r3, r3, #32
 8028256:	b2db      	uxtb	r3, r3
 8028258:	2b00      	cmp	r3, #0
 802825a:	d044      	beq.n	80282e6 <prv_out_str_before+0x192>
 802825c:	687b      	ldr	r3, [r7, #4]
 802825e:	7f9b      	ldrb	r3, [r3, #30]
 8028260:	f003 0301 	and.w	r3, r3, #1
 8028264:	b2db      	uxtb	r3, r3
 8028266:	2b00      	cmp	r3, #0
 8028268:	d13d      	bne.n	80282e6 <prv_out_str_before+0x192>
        if (lwi->m.base == 8) {
 802826a:	687b      	ldr	r3, [r7, #4]
 802826c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8028270:	2b08      	cmp	r3, #8
 8028272:	d105      	bne.n	8028280 <prv_out_str_before+0x12c>
            lwi->out_fn(lwi, '0');
 8028274:	687b      	ldr	r3, [r7, #4]
 8028276:	695b      	ldr	r3, [r3, #20]
 8028278:	2130      	movs	r1, #48	@ 0x30
 802827a:	6878      	ldr	r0, [r7, #4]
 802827c:	4798      	blx	r3
 802827e:	e032      	b.n	80282e6 <prv_out_str_before+0x192>
        } else if (lwi->m.base == 16) {
 8028280:	687b      	ldr	r3, [r7, #4]
 8028282:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8028286:	2b10      	cmp	r3, #16
 8028288:	d114      	bne.n	80282b4 <prv_out_str_before+0x160>
            lwi->out_fn(lwi, '0');
 802828a:	687b      	ldr	r3, [r7, #4]
 802828c:	695b      	ldr	r3, [r3, #20]
 802828e:	2130      	movs	r1, #48	@ 0x30
 8028290:	6878      	ldr	r0, [r7, #4]
 8028292:	4798      	blx	r3
            lwi->out_fn(lwi, lwi->m.flags.uc ? 'X' : 'x');
 8028294:	687b      	ldr	r3, [r7, #4]
 8028296:	695b      	ldr	r3, [r3, #20]
 8028298:	687a      	ldr	r2, [r7, #4]
 802829a:	7f52      	ldrb	r2, [r2, #29]
 802829c:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80282a0:	b2d2      	uxtb	r2, r2
 80282a2:	2a00      	cmp	r2, #0
 80282a4:	d001      	beq.n	80282aa <prv_out_str_before+0x156>
 80282a6:	2258      	movs	r2, #88	@ 0x58
 80282a8:	e000      	b.n	80282ac <prv_out_str_before+0x158>
 80282aa:	2278      	movs	r2, #120	@ 0x78
 80282ac:	4611      	mov	r1, r2
 80282ae:	6878      	ldr	r0, [r7, #4]
 80282b0:	4798      	blx	r3
 80282b2:	e018      	b.n	80282e6 <prv_out_str_before+0x192>
        } else if (lwi->m.base == 2) {
 80282b4:	687b      	ldr	r3, [r7, #4]
 80282b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80282ba:	2b02      	cmp	r3, #2
 80282bc:	d113      	bne.n	80282e6 <prv_out_str_before+0x192>
            lwi->out_fn(lwi, '0');
 80282be:	687b      	ldr	r3, [r7, #4]
 80282c0:	695b      	ldr	r3, [r3, #20]
 80282c2:	2130      	movs	r1, #48	@ 0x30
 80282c4:	6878      	ldr	r0, [r7, #4]
 80282c6:	4798      	blx	r3
            lwi->out_fn(lwi, lwi->m.flags.uc ? 'B' : 'b');
 80282c8:	687b      	ldr	r3, [r7, #4]
 80282ca:	695b      	ldr	r3, [r3, #20]
 80282cc:	687a      	ldr	r2, [r7, #4]
 80282ce:	7f52      	ldrb	r2, [r2, #29]
 80282d0:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80282d4:	b2d2      	uxtb	r2, r2
 80282d6:	2a00      	cmp	r2, #0
 80282d8:	d001      	beq.n	80282de <prv_out_str_before+0x18a>
 80282da:	2242      	movs	r2, #66	@ 0x42
 80282dc:	e000      	b.n	80282e0 <prv_out_str_before+0x18c>
 80282de:	2262      	movs	r2, #98	@ 0x62
 80282e0:	4611      	mov	r1, r2
 80282e2:	6878      	ldr	r0, [r7, #4]
 80282e4:	4798      	blx	r3
        }
    }

    /* Right alignment, spaces or zeros */
    if (!lwi->m.flags.left_align && lwi->m.width > 0) {
 80282e6:	687b      	ldr	r3, [r7, #4]
 80282e8:	7f1b      	ldrb	r3, [r3, #28]
 80282ea:	f003 0301 	and.w	r3, r3, #1
 80282ee:	b2db      	uxtb	r3, r3
 80282f0:	2b00      	cmp	r3, #0
 80282f2:	d125      	bne.n	8028340 <prv_out_str_before+0x1ec>
 80282f4:	687b      	ldr	r3, [r7, #4]
 80282f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80282f8:	2b00      	cmp	r3, #0
 80282fa:	dd21      	ble.n	8028340 <prv_out_str_before+0x1ec>
        for (size_t idx = buff_size; !lwi->m.flags.left_align && idx < (size_t)lwi->m.width; ++idx) {
 80282fc:	683b      	ldr	r3, [r7, #0]
 80282fe:	60fb      	str	r3, [r7, #12]
 8028300:	e011      	b.n	8028326 <prv_out_str_before+0x1d2>
            lwi->out_fn(lwi, lwi->m.flags.zero ? '0' : ' ');
 8028302:	687b      	ldr	r3, [r7, #4]
 8028304:	695b      	ldr	r3, [r3, #20]
 8028306:	687a      	ldr	r2, [r7, #4]
 8028308:	7f12      	ldrb	r2, [r2, #28]
 802830a:	f002 0208 	and.w	r2, r2, #8
 802830e:	b2d2      	uxtb	r2, r2
 8028310:	2a00      	cmp	r2, #0
 8028312:	d001      	beq.n	8028318 <prv_out_str_before+0x1c4>
 8028314:	2230      	movs	r2, #48	@ 0x30
 8028316:	e000      	b.n	802831a <prv_out_str_before+0x1c6>
 8028318:	2220      	movs	r2, #32
 802831a:	4611      	mov	r1, r2
 802831c:	6878      	ldr	r0, [r7, #4]
 802831e:	4798      	blx	r3
        for (size_t idx = buff_size; !lwi->m.flags.left_align && idx < (size_t)lwi->m.width; ++idx) {
 8028320:	68fb      	ldr	r3, [r7, #12]
 8028322:	3301      	adds	r3, #1
 8028324:	60fb      	str	r3, [r7, #12]
 8028326:	687b      	ldr	r3, [r7, #4]
 8028328:	7f1b      	ldrb	r3, [r3, #28]
 802832a:	f003 0301 	and.w	r3, r3, #1
 802832e:	b2db      	uxtb	r3, r3
 8028330:	2b00      	cmp	r3, #0
 8028332:	d105      	bne.n	8028340 <prv_out_str_before+0x1ec>
 8028334:	687b      	ldr	r3, [r7, #4]
 8028336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8028338:	461a      	mov	r2, r3
 802833a:	68fb      	ldr	r3, [r7, #12]
 802833c:	4293      	cmp	r3, r2
 802833e:	d3e0      	bcc.n	8028302 <prv_out_str_before+0x1ae>
        }
    }

    /* Add negative sign here when spaces are used for width */
    if (!lwi->m.flags.zero) {
 8028340:	687b      	ldr	r3, [r7, #4]
 8028342:	7f1b      	ldrb	r3, [r3, #28]
 8028344:	f003 0308 	and.w	r3, r3, #8
 8028348:	b2db      	uxtb	r3, r3
 802834a:	2b00      	cmp	r3, #0
 802834c:	d12b      	bne.n	80283a6 <prv_out_str_before+0x252>
        if (lwi->m.flags.is_negative) {
 802834e:	687b      	ldr	r3, [r7, #4]
 8028350:	7f5b      	ldrb	r3, [r3, #29]
 8028352:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8028356:	b2db      	uxtb	r3, r3
 8028358:	2b00      	cmp	r3, #0
 802835a:	d005      	beq.n	8028368 <prv_out_str_before+0x214>
            lwi->out_fn(lwi, '-');
 802835c:	687b      	ldr	r3, [r7, #4]
 802835e:	695b      	ldr	r3, [r3, #20]
 8028360:	212d      	movs	r1, #45	@ 0x2d
 8028362:	6878      	ldr	r0, [r7, #4]
 8028364:	4798      	blx	r3
 8028366:	e01e      	b.n	80283a6 <prv_out_str_before+0x252>
        } else if (lwi->m.flags.plus) {
 8028368:	687b      	ldr	r3, [r7, #4]
 802836a:	7f1b      	ldrb	r3, [r3, #28]
 802836c:	f003 0302 	and.w	r3, r3, #2
 8028370:	b2db      	uxtb	r3, r3
 8028372:	2b00      	cmp	r3, #0
 8028374:	d005      	beq.n	8028382 <prv_out_str_before+0x22e>
            lwi->out_fn(lwi, '+');
 8028376:	687b      	ldr	r3, [r7, #4]
 8028378:	695b      	ldr	r3, [r3, #20]
 802837a:	212b      	movs	r1, #43	@ 0x2b
 802837c:	6878      	ldr	r0, [r7, #4]
 802837e:	4798      	blx	r3
 8028380:	e011      	b.n	80283a6 <prv_out_str_before+0x252>
        } else if (lwi->m.flags.space && buff_size >= (size_t)lwi->m.width) {
 8028382:	687b      	ldr	r3, [r7, #4]
 8028384:	7f1b      	ldrb	r3, [r3, #28]
 8028386:	f003 0304 	and.w	r3, r3, #4
 802838a:	b2db      	uxtb	r3, r3
 802838c:	2b00      	cmp	r3, #0
 802838e:	d00a      	beq.n	80283a6 <prv_out_str_before+0x252>
 8028390:	687b      	ldr	r3, [r7, #4]
 8028392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8028394:	461a      	mov	r2, r3
 8028396:	683b      	ldr	r3, [r7, #0]
 8028398:	4293      	cmp	r3, r2
 802839a:	d304      	bcc.n	80283a6 <prv_out_str_before+0x252>
            lwi->out_fn(lwi, ' ');
 802839c:	687b      	ldr	r3, [r7, #4]
 802839e:	695b      	ldr	r3, [r3, #20]
 80283a0:	2120      	movs	r1, #32
 80283a2:	6878      	ldr	r0, [r7, #4]
 80283a4:	4798      	blx	r3
        }
    }

    return 1;
 80283a6:	2301      	movs	r3, #1
}
 80283a8:	4618      	mov	r0, r3
 80283aa:	3710      	adds	r7, #16
 80283ac:	46bd      	mov	sp, r7
 80283ae:	bd80      	pop	{r7, pc}

080283b0 <prv_out_str_after>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       buff_size: Expected buffer size of output string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_after(lwprintf_int_t* lwi, size_t buff_size) {
 80283b0:	b580      	push	{r7, lr}
 80283b2:	b084      	sub	sp, #16
 80283b4:	af00      	add	r7, sp, #0
 80283b6:	6078      	str	r0, [r7, #4]
 80283b8:	6039      	str	r1, [r7, #0]
    /* Left alignment, but only with spaces */
    if (lwi->m.flags.left_align) {
 80283ba:	687b      	ldr	r3, [r7, #4]
 80283bc:	7f1b      	ldrb	r3, [r3, #28]
 80283be:	f003 0301 	and.w	r3, r3, #1
 80283c2:	b2db      	uxtb	r3, r3
 80283c4:	2b00      	cmp	r3, #0
 80283c6:	d010      	beq.n	80283ea <prv_out_str_after+0x3a>
        for (size_t idx = buff_size; idx < (size_t)lwi->m.width; ++idx) {
 80283c8:	683b      	ldr	r3, [r7, #0]
 80283ca:	60fb      	str	r3, [r7, #12]
 80283cc:	e007      	b.n	80283de <prv_out_str_after+0x2e>
            lwi->out_fn(lwi, ' ');
 80283ce:	687b      	ldr	r3, [r7, #4]
 80283d0:	695b      	ldr	r3, [r3, #20]
 80283d2:	2120      	movs	r1, #32
 80283d4:	6878      	ldr	r0, [r7, #4]
 80283d6:	4798      	blx	r3
        for (size_t idx = buff_size; idx < (size_t)lwi->m.width; ++idx) {
 80283d8:	68fb      	ldr	r3, [r7, #12]
 80283da:	3301      	adds	r3, #1
 80283dc:	60fb      	str	r3, [r7, #12]
 80283de:	687b      	ldr	r3, [r7, #4]
 80283e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80283e2:	461a      	mov	r2, r3
 80283e4:	68fb      	ldr	r3, [r7, #12]
 80283e6:	4293      	cmp	r3, r2
 80283e8:	d3f1      	bcc.n	80283ce <prv_out_str_after+0x1e>
        }
    }
    return 1;
 80283ea:	2301      	movs	r3, #1
}
 80283ec:	4618      	mov	r0, r3
 80283ee:	3710      	adds	r7, #16
 80283f0:	46bd      	mov	sp, r7
 80283f2:	bd80      	pop	{r7, pc}

080283f4 <prv_out_str_raw>:
 * \param[in]       buff: Buffer string
 * \param[in]       buff_size: Length of buffer to output
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_raw(lwprintf_int_t* lwi, const char* buff, size_t buff_size) {
 80283f4:	b580      	push	{r7, lr}
 80283f6:	b086      	sub	sp, #24
 80283f8:	af00      	add	r7, sp, #0
 80283fa:	60f8      	str	r0, [r7, #12]
 80283fc:	60b9      	str	r1, [r7, #8]
 80283fe:	607a      	str	r2, [r7, #4]
    for (size_t idx = 0; idx < buff_size; ++idx) {
 8028400:	2300      	movs	r3, #0
 8028402:	617b      	str	r3, [r7, #20]
 8028404:	e00b      	b.n	802841e <prv_out_str_raw+0x2a>
        lwi->out_fn(lwi, buff[idx]);
 8028406:	68fb      	ldr	r3, [r7, #12]
 8028408:	695b      	ldr	r3, [r3, #20]
 802840a:	68b9      	ldr	r1, [r7, #8]
 802840c:	697a      	ldr	r2, [r7, #20]
 802840e:	440a      	add	r2, r1
 8028410:	7812      	ldrb	r2, [r2, #0]
 8028412:	4611      	mov	r1, r2
 8028414:	68f8      	ldr	r0, [r7, #12]
 8028416:	4798      	blx	r3
    for (size_t idx = 0; idx < buff_size; ++idx) {
 8028418:	697b      	ldr	r3, [r7, #20]
 802841a:	3301      	adds	r3, #1
 802841c:	617b      	str	r3, [r7, #20]
 802841e:	697a      	ldr	r2, [r7, #20]
 8028420:	687b      	ldr	r3, [r7, #4]
 8028422:	429a      	cmp	r2, r3
 8028424:	d3ef      	bcc.n	8028406 <prv_out_str_raw+0x12>
    }
    return 1;
 8028426:	2301      	movs	r3, #1
}
 8028428:	4618      	mov	r0, r3
 802842a:	3718      	adds	r7, #24
 802842c:	46bd      	mov	sp, r7
 802842e:	bd80      	pop	{r7, pc}

08028430 <prv_out_str>:
 * \param[in]       buff: Buffer string
 * \param[in]       buff_size: Length of buffer to output
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str(lwprintf_int_t* lwi, const char* buff, size_t buff_size) {
 8028430:	b580      	push	{r7, lr}
 8028432:	b084      	sub	sp, #16
 8028434:	af00      	add	r7, sp, #0
 8028436:	60f8      	str	r0, [r7, #12]
 8028438:	60b9      	str	r1, [r7, #8]
 802843a:	607a      	str	r2, [r7, #4]
    prv_out_str_before(lwi, buff_size);    /* Implement pre-format */
 802843c:	6879      	ldr	r1, [r7, #4]
 802843e:	68f8      	ldr	r0, [r7, #12]
 8028440:	f7ff fe88 	bl	8028154 <prv_out_str_before>
    prv_out_str_raw(lwi, buff, buff_size); /* Print actual string */
 8028444:	687a      	ldr	r2, [r7, #4]
 8028446:	68b9      	ldr	r1, [r7, #8]
 8028448:	68f8      	ldr	r0, [r7, #12]
 802844a:	f7ff ffd3 	bl	80283f4 <prv_out_str_raw>
    prv_out_str_after(lwi, buff_size);     /* Implement post-format */
 802844e:	6879      	ldr	r1, [r7, #4]
 8028450:	68f8      	ldr	r0, [r7, #12]
 8028452:	f7ff ffad 	bl	80283b0 <prv_out_str_after>

    return 1;
 8028456:	2301      	movs	r3, #1
}
 8028458:	4618      	mov	r0, r3
 802845a:	3710      	adds	r7, #16
 802845c:	46bd      	mov	sp, r7
 802845e:	bd80      	pop	{r7, pc}

08028460 <prv_longest_unsigned_int_to_str>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_longest_unsigned_int_to_str(lwprintf_int_t* lwi, uint_maxtype_t num) {
 8028460:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8028464:	b092      	sub	sp, #72	@ 0x48
 8028466:	af00      	add	r7, sp, #0
 8028468:	60f8      	str	r0, [r7, #12]
 802846a:	e9c7 2300 	strd	r2, r3, [r7]
    /* Start with digits length, support binary with int, that is 32-bits maximum width */
    char num_buf[33], *num_buf_ptr = &num_buf[sizeof(num_buf)];
 802846e:	f107 0314 	add.w	r3, r7, #20
 8028472:	3321      	adds	r3, #33	@ 0x21
 8028474:	647b      	str	r3, [r7, #68]	@ 0x44
    char adder_ch = (lwi->m.flags.uc ? 'A' : 'a') - 10;
 8028476:	68fb      	ldr	r3, [r7, #12]
 8028478:	7f5b      	ldrb	r3, [r3, #29]
 802847a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802847e:	b2db      	uxtb	r3, r3
 8028480:	2b00      	cmp	r3, #0
 8028482:	d001      	beq.n	8028488 <prv_longest_unsigned_int_to_str+0x28>
 8028484:	2337      	movs	r3, #55	@ 0x37
 8028486:	e000      	b.n	802848a <prv_longest_unsigned_int_to_str+0x2a>
 8028488:	2357      	movs	r3, #87	@ 0x57
 802848a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    size_t len = 0;
 802848e:	2300      	movs	r3, #0
 8028490:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if number is zero */
    lwi->m.flags.is_num_zero = num == 0;
 8028492:	e9d7 2300 	ldrd	r2, r3, [r7]
 8028496:	4313      	orrs	r3, r2
 8028498:	bf0c      	ite	eq
 802849a:	2301      	moveq	r3, #1
 802849c:	2300      	movne	r3, #0
 802849e:	b2d9      	uxtb	r1, r3
 80284a0:	68fa      	ldr	r2, [r7, #12]
 80284a2:	7f93      	ldrb	r3, [r2, #30]
 80284a4:	f361 0300 	bfi	r3, r1, #0, #1
 80284a8:	7793      	strb	r3, [r2, #30]

    /* Fill the buffer backward */
    *--num_buf_ptr = '\0';
 80284aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80284ac:	3b01      	subs	r3, #1
 80284ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80284b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80284b2:	2200      	movs	r2, #0
 80284b4:	701a      	strb	r2, [r3, #0]
    do {
        int digit = num % lwi->m.base;
 80284b6:	68fb      	ldr	r3, [r7, #12]
 80284b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80284bc:	b2db      	uxtb	r3, r3
 80284be:	2200      	movs	r2, #0
 80284c0:	461c      	mov	r4, r3
 80284c2:	4615      	mov	r5, r2
 80284c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80284c8:	4622      	mov	r2, r4
 80284ca:	462b      	mov	r3, r5
 80284cc:	f7f8 fd7e 	bl	8020fcc <__aeabi_uldivmod>
 80284d0:	4613      	mov	r3, r2
 80284d2:	63bb      	str	r3, [r7, #56]	@ 0x38
        num /= lwi->m.base;
 80284d4:	68fb      	ldr	r3, [r7, #12]
 80284d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80284da:	b2db      	uxtb	r3, r3
 80284dc:	2200      	movs	r2, #0
 80284de:	4698      	mov	r8, r3
 80284e0:	4691      	mov	r9, r2
 80284e2:	4642      	mov	r2, r8
 80284e4:	464b      	mov	r3, r9
 80284e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80284ea:	f7f8 fd6f 	bl	8020fcc <__aeabi_uldivmod>
 80284ee:	4602      	mov	r2, r0
 80284f0:	460b      	mov	r3, r1
 80284f2:	e9c7 2300 	strd	r2, r3, [r7]
        *--num_buf_ptr = (char)digit + (char)(digit >= 10 ? adder_ch : '0');
 80284f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80284f8:	b2da      	uxtb	r2, r3
 80284fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80284fc:	2b09      	cmp	r3, #9
 80284fe:	dd02      	ble.n	8028506 <prv_longest_unsigned_int_to_str+0xa6>
 8028500:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8028504:	e000      	b.n	8028508 <prv_longest_unsigned_int_to_str+0xa8>
 8028506:	2330      	movs	r3, #48	@ 0x30
 8028508:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 802850a:	3901      	subs	r1, #1
 802850c:	6479      	str	r1, [r7, #68]	@ 0x44
 802850e:	4413      	add	r3, r2
 8028510:	b2da      	uxtb	r2, r3
 8028512:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8028514:	701a      	strb	r2, [r3, #0]
    } while (num > 0);
 8028516:	e9d7 2300 	ldrd	r2, r3, [r7]
 802851a:	4313      	orrs	r3, r2
 802851c:	d1cb      	bne.n	80284b6 <prv_longest_unsigned_int_to_str+0x56>

    /* Calculate and generate the output */
    len = sizeof(num_buf) - (size_t)((uintptr_t)num_buf_ptr - (uintptr_t)num_buf) - 1;
 802851e:	f107 0214 	add.w	r2, r7, #20
 8028522:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8028524:	1ad3      	subs	r3, r2, r3
 8028526:	3320      	adds	r3, #32
 8028528:	63fb      	str	r3, [r7, #60]	@ 0x3c
    prv_out_str_before(lwi, len);
 802852a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 802852c:	68f8      	ldr	r0, [r7, #12]
 802852e:	f7ff fe11 	bl	8028154 <prv_out_str_before>
    for (; *num_buf_ptr;) {
 8028532:	e008      	b.n	8028546 <prv_longest_unsigned_int_to_str+0xe6>
        lwi->out_fn(lwi, *num_buf_ptr++);
 8028534:	68fb      	ldr	r3, [r7, #12]
 8028536:	695a      	ldr	r2, [r3, #20]
 8028538:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 802853a:	1c59      	adds	r1, r3, #1
 802853c:	6479      	str	r1, [r7, #68]	@ 0x44
 802853e:	781b      	ldrb	r3, [r3, #0]
 8028540:	4619      	mov	r1, r3
 8028542:	68f8      	ldr	r0, [r7, #12]
 8028544:	4790      	blx	r2
    for (; *num_buf_ptr;) {
 8028546:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8028548:	781b      	ldrb	r3, [r3, #0]
 802854a:	2b00      	cmp	r3, #0
 802854c:	d1f2      	bne.n	8028534 <prv_longest_unsigned_int_to_str+0xd4>
    }
    prv_out_str_after(lwi, len);
 802854e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8028550:	68f8      	ldr	r0, [r7, #12]
 8028552:	f7ff ff2d 	bl	80283b0 <prv_out_str_after>
    return 1;
 8028556:	2301      	movs	r3, #1
}
 8028558:	4618      	mov	r0, r3
 802855a:	3748      	adds	r7, #72	@ 0x48
 802855c:	46bd      	mov	sp, r7
 802855e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08028562 <prv_longest_signed_int_to_str>:
 * \param[in,out]   lwi: LwPRINTF instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_longest_signed_int_to_str(lwprintf_int_t* lwi, int_maxtype_t num) {
 8028562:	b5b0      	push	{r4, r5, r7, lr}
 8028564:	b084      	sub	sp, #16
 8028566:	af00      	add	r7, sp, #0
 8028568:	60f8      	str	r0, [r7, #12]
 802856a:	e9c7 2300 	strd	r2, r3, [r7]
    SIGNED_CHECK_NEGATIVE(lwi, num);
 802856e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8028572:	2b00      	cmp	r3, #0
 8028574:	da0c      	bge.n	8028590 <prv_longest_signed_int_to_str+0x2e>
 8028576:	68fa      	ldr	r2, [r7, #12]
 8028578:	7f53      	ldrb	r3, [r2, #29]
 802857a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802857e:	7753      	strb	r3, [r2, #29]
 8028580:	e9d7 2300 	ldrd	r2, r3, [r7]
 8028584:	2100      	movs	r1, #0
 8028586:	4254      	negs	r4, r2
 8028588:	eb61 0503 	sbc.w	r5, r1, r3
 802858c:	e9c7 4500 	strd	r4, r5, [r7]
    return prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)num);
 8028590:	e9d7 2300 	ldrd	r2, r3, [r7]
 8028594:	68f8      	ldr	r0, [r7, #12]
 8028596:	f7ff ff63 	bl	8028460 <prv_longest_unsigned_int_to_str>
 802859a:	4603      	mov	r3, r0
}
 802859c:	4618      	mov	r0, r3
 802859e:	3710      	adds	r7, #16
 80285a0:	46bd      	mov	sp, r7
 80285a2:	bdb0      	pop	{r4, r5, r7, pc}

080285a4 <prv_strnlen>:
 * \param           str: String to calculate
 * \param           max_n: Max number of bytes at which length is cut
 * \return          String length in bytes
 */
size_t
prv_strnlen(const char* str, size_t max_n) {
 80285a4:	b480      	push	{r7}
 80285a6:	b085      	sub	sp, #20
 80285a8:	af00      	add	r7, sp, #0
 80285aa:	6078      	str	r0, [r7, #4]
 80285ac:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 80285ae:	2300      	movs	r3, #0
 80285b0:	60fb      	str	r3, [r7, #12]

    for (; *str != '\0' && length < max_n; ++length, ++str) {}
 80285b2:	e005      	b.n	80285c0 <prv_strnlen+0x1c>
 80285b4:	68fb      	ldr	r3, [r7, #12]
 80285b6:	3301      	adds	r3, #1
 80285b8:	60fb      	str	r3, [r7, #12]
 80285ba:	687b      	ldr	r3, [r7, #4]
 80285bc:	3301      	adds	r3, #1
 80285be:	607b      	str	r3, [r7, #4]
 80285c0:	687b      	ldr	r3, [r7, #4]
 80285c2:	781b      	ldrb	r3, [r3, #0]
 80285c4:	2b00      	cmp	r3, #0
 80285c6:	d003      	beq.n	80285d0 <prv_strnlen+0x2c>
 80285c8:	68fa      	ldr	r2, [r7, #12]
 80285ca:	683b      	ldr	r3, [r7, #0]
 80285cc:	429a      	cmp	r2, r3
 80285ce:	d3f1      	bcc.n	80285b4 <prv_strnlen+0x10>
    return length;
 80285d0:	68fb      	ldr	r3, [r7, #12]
}
 80285d2:	4618      	mov	r0, r3
 80285d4:	3714      	adds	r7, #20
 80285d6:	46bd      	mov	sp, r7
 80285d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80285dc:	4770      	bx	lr
	...

080285e0 <prv_calculate_dbl_num_data>:
 * \param[in]       n: Float number instance
 * \param[in]       num: Input number
 * \param[in]       type: Format type
 */
static void
prv_calculate_dbl_num_data(lwprintf_int_t* lwi, float_num_t* n, double num, const char type) {
 80285e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80285e4:	b090      	sub	sp, #64	@ 0x40
 80285e6:	af00      	add	r7, sp, #0
 80285e8:	6278      	str	r0, [r7, #36]	@ 0x24
 80285ea:	6239      	str	r1, [r7, #32]
 80285ec:	ed87 0b06 	vstr	d0, [r7, #24]
 80285f0:	4613      	mov	r3, r2
 80285f2:	75fb      	strb	r3, [r7, #23]
    memset(n, 0x00, sizeof(*n));
 80285f4:	2228      	movs	r2, #40	@ 0x28
 80285f6:	2100      	movs	r1, #0
 80285f8:	6a38      	ldr	r0, [r7, #32]
 80285fa:	f007 f9a7 	bl	802f94c <memset>

    if (lwi->m.precision >= (int)LWPRINTF_ARRAYSIZE(powers_of_10)) {
 80285fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8028600:	6a1b      	ldr	r3, [r3, #32]
 8028602:	2b12      	cmp	r3, #18
 8028604:	dd02      	ble.n	802860c <prv_calculate_dbl_num_data+0x2c>
        lwi->m.precision = (int)LWPRINTF_ARRAYSIZE(powers_of_10) - 1;
 8028606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8028608:	2212      	movs	r2, #18
 802860a:	621a      	str	r2, [r3, #32]
     * decimal_part_dbl = 3456.78   -> Decimal part multiplied by 10^precision, keeping it in double format
     * decimal_part = 3456          -> Integer part of decimal number
     * diff = 0.78                  -> Difference between actual decimal and integer part of decimal
     *                                  This is used for rounding of last digit (if necessary)
     */
    num += 0.000000000000005;
 802860c:	a3a2      	add	r3, pc, #648	@ (adr r3, 8028898 <prv_calculate_dbl_num_data+0x2b8>)
 802860e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028612:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8028616:	f7f8 f839 	bl	802068c <__adddf3>
 802861a:	4602      	mov	r2, r0
 802861c:	460b      	mov	r3, r1
 802861e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    n->integer_part = (float_long_t)num;
 8028622:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8028626:	f7f8 fce9 	bl	8020ffc <__aeabi_d2lz>
 802862a:	4602      	mov	r2, r0
 802862c:	460b      	mov	r3, r1
 802862e:	6a39      	ldr	r1, [r7, #32]
 8028630:	e9c1 2300 	strd	r2, r3, [r1]
    n->decimal_part_dbl = (num - (double)n->integer_part) * (double)powers_of_10[lwi->m.precision];
 8028634:	6a3b      	ldr	r3, [r7, #32]
 8028636:	e9d3 2300 	ldrd	r2, r3, [r3]
 802863a:	4610      	mov	r0, r2
 802863c:	4619      	mov	r1, r3
 802863e:	f7f8 f9ad 	bl	802099c <__aeabi_l2d>
 8028642:	4602      	mov	r2, r0
 8028644:	460b      	mov	r3, r1
 8028646:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 802864a:	f7f8 f81d 	bl	8020688 <__aeabi_dsub>
 802864e:	4602      	mov	r2, r0
 8028650:	460b      	mov	r3, r1
 8028652:	4614      	mov	r4, r2
 8028654:	461d      	mov	r5, r3
 8028656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8028658:	6a1b      	ldr	r3, [r3, #32]
 802865a:	4a8d      	ldr	r2, [pc, #564]	@ (8028890 <prv_calculate_dbl_num_data+0x2b0>)
 802865c:	00db      	lsls	r3, r3, #3
 802865e:	4413      	add	r3, r2
 8028660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028664:	4610      	mov	r0, r2
 8028666:	4619      	mov	r1, r3
 8028668:	f7f8 f998 	bl	802099c <__aeabi_l2d>
 802866c:	4602      	mov	r2, r0
 802866e:	460b      	mov	r3, r1
 8028670:	4620      	mov	r0, r4
 8028672:	4629      	mov	r1, r5
 8028674:	f7f8 f9c0 	bl	80209f8 <__aeabi_dmul>
 8028678:	4602      	mov	r2, r0
 802867a:	460b      	mov	r3, r1
 802867c:	6a39      	ldr	r1, [r7, #32]
 802867e:	e9c1 2302 	strd	r2, r3, [r1, #8]
    n->decimal_part = (float_long_t)n->decimal_part_dbl;
 8028682:	6a3b      	ldr	r3, [r7, #32]
 8028684:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8028688:	4610      	mov	r0, r2
 802868a:	4619      	mov	r1, r3
 802868c:	f7f8 fcb6 	bl	8020ffc <__aeabi_d2lz>
 8028690:	4602      	mov	r2, r0
 8028692:	460b      	mov	r3, r1
 8028694:	6a39      	ldr	r1, [r7, #32]
 8028696:	e9c1 2304 	strd	r2, r3, [r1, #16]
    n->diff = n->decimal_part_dbl - (double)((float_long_t)n->decimal_part);
 802869a:	6a3b      	ldr	r3, [r7, #32]
 802869c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80286a0:	6a3b      	ldr	r3, [r7, #32]
 80286a2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80286a6:	4610      	mov	r0, r2
 80286a8:	4619      	mov	r1, r3
 80286aa:	f7f8 f977 	bl	802099c <__aeabi_l2d>
 80286ae:	4602      	mov	r2, r0
 80286b0:	460b      	mov	r3, r1
 80286b2:	4620      	mov	r0, r4
 80286b4:	4629      	mov	r1, r5
 80286b6:	f7f7 ffe7 	bl	8020688 <__aeabi_dsub>
 80286ba:	4602      	mov	r2, r0
 80286bc:	460b      	mov	r3, r1
 80286be:	6a39      	ldr	r1, [r7, #32]
 80286c0:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* Rounding check of last digit */
    if (n->diff > 0.5) {
 80286c4:	6a3b      	ldr	r3, [r7, #32]
 80286c6:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80286ca:	f04f 0200 	mov.w	r2, #0
 80286ce:	4b71      	ldr	r3, [pc, #452]	@ (8028894 <prv_calculate_dbl_num_data+0x2b4>)
 80286d0:	f7f8 fc22 	bl	8020f18 <__aeabi_dcmpgt>
 80286d4:	4603      	mov	r3, r0
 80286d6:	2b00      	cmp	r3, #0
 80286d8:	d02f      	beq.n	802873a <prv_calculate_dbl_num_data+0x15a>
        ++n->decimal_part;
 80286da:	6a3b      	ldr	r3, [r7, #32]
 80286dc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80286e0:	1c51      	adds	r1, r2, #1
 80286e2:	60b9      	str	r1, [r7, #8]
 80286e4:	f143 0300 	adc.w	r3, r3, #0
 80286e8:	60fb      	str	r3, [r7, #12]
 80286ea:	6a3b      	ldr	r3, [r7, #32]
 80286ec:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80286f0:	e9c3 1204 	strd	r1, r2, [r3, #16]
        if (n->decimal_part >= powers_of_10[lwi->m.precision]) {
 80286f4:	6a3b      	ldr	r3, [r7, #32]
 80286f6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80286fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80286fc:	6a1b      	ldr	r3, [r3, #32]
 80286fe:	4a64      	ldr	r2, [pc, #400]	@ (8028890 <prv_calculate_dbl_num_data+0x2b0>)
 8028700:	00db      	lsls	r3, r3, #3
 8028702:	4413      	add	r3, r2
 8028704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028708:	4290      	cmp	r0, r2
 802870a:	eb71 0303 	sbcs.w	r3, r1, r3
 802870e:	db39      	blt.n	8028784 <prv_calculate_dbl_num_data+0x1a4>
            n->decimal_part = 0;
 8028710:	6a39      	ldr	r1, [r7, #32]
 8028712:	f04f 0200 	mov.w	r2, #0
 8028716:	f04f 0300 	mov.w	r3, #0
 802871a:	e9c1 2304 	strd	r2, r3, [r1, #16]
            ++n->integer_part;
 802871e:	6a3b      	ldr	r3, [r7, #32]
 8028720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028724:	1c51      	adds	r1, r2, #1
 8028726:	6039      	str	r1, [r7, #0]
 8028728:	f143 0300 	adc.w	r3, r3, #0
 802872c:	607b      	str	r3, [r7, #4]
 802872e:	6a3b      	ldr	r3, [r7, #32]
 8028730:	e9d7 1200 	ldrd	r1, r2, [r7]
 8028734:	e9c3 1200 	strd	r1, r2, [r3]
 8028738:	e024      	b.n	8028784 <prv_calculate_dbl_num_data+0x1a4>
        }
    } else if (n->diff < 0.5) {
 802873a:	6a3b      	ldr	r3, [r7, #32]
 802873c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8028740:	f04f 0200 	mov.w	r2, #0
 8028744:	4b53      	ldr	r3, [pc, #332]	@ (8028894 <prv_calculate_dbl_num_data+0x2b4>)
 8028746:	f7f8 fbc9 	bl	8020edc <__aeabi_dcmplt>
 802874a:	4603      	mov	r3, r0
 802874c:	2b00      	cmp	r3, #0
 802874e:	d119      	bne.n	8028784 <prv_calculate_dbl_num_data+0x1a4>
        /* Used in separate if, since comparing float to == will certainly result to false */
    } else {
        /* Difference is exactly 0.5 */
        if (n->decimal_part == 0) {
 8028750:	6a3b      	ldr	r3, [r7, #32]
 8028752:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8028756:	4313      	orrs	r3, r2
 8028758:	d10a      	bne.n	8028770 <prv_calculate_dbl_num_data+0x190>
            ++n->integer_part;
 802875a:	6a3b      	ldr	r3, [r7, #32]
 802875c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028760:	f112 0a01 	adds.w	sl, r2, #1
 8028764:	f143 0b00 	adc.w	fp, r3, #0
 8028768:	6a3b      	ldr	r3, [r7, #32]
 802876a:	e9c3 ab00 	strd	sl, fp, [r3]
 802876e:	e009      	b.n	8028784 <prv_calculate_dbl_num_data+0x1a4>
        } else {
            ++n->decimal_part;
 8028770:	6a3b      	ldr	r3, [r7, #32]
 8028772:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8028776:	f112 0801 	adds.w	r8, r2, #1
 802877a:	f143 0900 	adc.w	r9, r3, #0
 802877e:	6a3b      	ldr	r3, [r7, #32]
 8028780:	e9c3 8904 	strd	r8, r9, [r3, #16]
        }
    }

    /* Calculate number of digits for integer and decimal parts */
    if (n->integer_part == 0) {
 8028784:	6a3b      	ldr	r3, [r7, #32]
 8028786:	e9d3 2300 	ldrd	r2, r3, [r3]
 802878a:	4313      	orrs	r3, r2
 802878c:	d103      	bne.n	8028796 <prv_calculate_dbl_num_data+0x1b6>
        n->digits_cnt_integer_part = 1;
 802878e:	6a3b      	ldr	r3, [r7, #32]
 8028790:	2201      	movs	r2, #1
 8028792:	841a      	strh	r2, [r3, #32]
 8028794:	e023      	b.n	80287de <prv_calculate_dbl_num_data+0x1fe>
    } else {
        float_long_t tmp;
        for (n->digits_cnt_integer_part = 0, tmp = n->integer_part; tmp > 0; ++n->digits_cnt_integer_part, tmp /= 10) {}
 8028796:	6a3b      	ldr	r3, [r7, #32]
 8028798:	2200      	movs	r2, #0
 802879a:	841a      	strh	r2, [r3, #32]
 802879c:	6a3b      	ldr	r3, [r7, #32]
 802879e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80287a2:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 80287a6:	e014      	b.n	80287d2 <prv_calculate_dbl_num_data+0x1f2>
 80287a8:	6a3b      	ldr	r3, [r7, #32]
 80287aa:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80287ae:	b29b      	uxth	r3, r3
 80287b0:	3301      	adds	r3, #1
 80287b2:	b29b      	uxth	r3, r3
 80287b4:	b21a      	sxth	r2, r3
 80287b6:	6a3b      	ldr	r3, [r7, #32]
 80287b8:	841a      	strh	r2, [r3, #32]
 80287ba:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80287be:	f04f 020a 	mov.w	r2, #10
 80287c2:	f04f 0300 	mov.w	r3, #0
 80287c6:	f7f8 fbb1 	bl	8020f2c <__aeabi_ldivmod>
 80287ca:	4602      	mov	r2, r0
 80287cc:	460b      	mov	r3, r1
 80287ce:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 80287d2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80287d6:	2a01      	cmp	r2, #1
 80287d8:	f173 0300 	sbcs.w	r3, r3, #0
 80287dc:	dae4      	bge.n	80287a8 <prv_calculate_dbl_num_data+0x1c8>
    }
    n->digits_cnt_decimal_part = (short)lwi->m.precision;
 80287de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80287e0:	6a1b      	ldr	r3, [r3, #32]
 80287e2:	b21a      	sxth	r2, r3
 80287e4:	6a3b      	ldr	r3, [r7, #32]
 80287e6:	845a      	strh	r2, [r3, #34]	@ 0x22

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Calculate minimum useful digits for decimal (excl last useless zeros) */
    if (type == 'g') {
 80287e8:	7dfb      	ldrb	r3, [r7, #23]
 80287ea:	2b67      	cmp	r3, #103	@ 0x67
 80287ec:	d143      	bne.n	8028876 <prv_calculate_dbl_num_data+0x296>
        float_long_t tmp = n->decimal_part;
 80287ee:	6a3b      	ldr	r3, [r7, #32]
 80287f0:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80287f4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        short adder, i;

        for (adder = 0, i = 0; tmp > 0 || i < (short)lwi->m.precision;
 80287f8:	2300      	movs	r3, #0
 80287fa:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80287fc:	2300      	movs	r3, #0
 80287fe:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8028800:	e02b      	b.n	802885a <prv_calculate_dbl_num_data+0x27a>
             tmp /= 10, n->digits_cnt_decimal_part_useful += adder, ++i) {
            if (adder == 0 && (tmp % 10) > 0) {
 8028802:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8028806:	2b00      	cmp	r3, #0
 8028808:	d10d      	bne.n	8028826 <prv_calculate_dbl_num_data+0x246>
 802880a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 802880e:	f04f 020a 	mov.w	r2, #10
 8028812:	f04f 0300 	mov.w	r3, #0
 8028816:	f7f8 fb89 	bl	8020f2c <__aeabi_ldivmod>
 802881a:	2a01      	cmp	r2, #1
 802881c:	f173 0300 	sbcs.w	r3, r3, #0
 8028820:	db01      	blt.n	8028826 <prv_calculate_dbl_num_data+0x246>
                adder = 1;
 8028822:	2301      	movs	r3, #1
 8028824:	85fb      	strh	r3, [r7, #46]	@ 0x2e
             tmp /= 10, n->digits_cnt_decimal_part_useful += adder, ++i) {
 8028826:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 802882a:	f04f 020a 	mov.w	r2, #10
 802882e:	f04f 0300 	mov.w	r3, #0
 8028832:	f7f8 fb7b 	bl	8020f2c <__aeabi_ldivmod>
 8028836:	4602      	mov	r2, r0
 8028838:	460b      	mov	r3, r1
 802883a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 802883e:	6a3b      	ldr	r3, [r7, #32]
 8028840:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8028844:	b29a      	uxth	r2, r3
 8028846:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8028848:	4413      	add	r3, r2
 802884a:	b29b      	uxth	r3, r3
 802884c:	b21a      	sxth	r2, r3
 802884e:	6a3b      	ldr	r3, [r7, #32]
 8028850:	849a      	strh	r2, [r3, #36]	@ 0x24
 8028852:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8028854:	3301      	adds	r3, #1
 8028856:	b29b      	uxth	r3, r3
 8028858:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        for (adder = 0, i = 0; tmp > 0 || i < (short)lwi->m.precision;
 802885a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 802885e:	2a01      	cmp	r2, #1
 8028860:	f173 0300 	sbcs.w	r3, r3, #0
 8028864:	dacd      	bge.n	8028802 <prv_calculate_dbl_num_data+0x222>
 8028866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8028868:	6a1b      	ldr	r3, [r3, #32]
 802886a:	b21b      	sxth	r3, r3
 802886c:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	@ 0x2c
 8028870:	429a      	cmp	r2, r3
 8028872:	dbc6      	blt.n	8028802 <prv_calculate_dbl_num_data+0x222>
    } else
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    {
        n->digits_cnt_decimal_part_useful = (short)lwi->m.precision;
    }
}
 8028874:	e004      	b.n	8028880 <prv_calculate_dbl_num_data+0x2a0>
        n->digits_cnt_decimal_part_useful = (short)lwi->m.precision;
 8028876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8028878:	6a1b      	ldr	r3, [r3, #32]
 802887a:	b21a      	sxth	r2, r3
 802887c:	6a3b      	ldr	r3, [r7, #32]
 802887e:	849a      	strh	r2, [r3, #36]	@ 0x24
}
 8028880:	bf00      	nop
 8028882:	3740      	adds	r7, #64	@ 0x40
 8028884:	46bd      	mov	sp, r7
 8028886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 802888a:	bf00      	nop
 802888c:	f3af 8000 	nop.w
 8028890:	08031c68 	.word	0x08031c68
 8028894:	3fe00000 	.word	0x3fe00000
 8028898:	86a12b9b 	.word	0x86a12b9b
 802889c:	3cf6849b 	.word	0x3cf6849b

080288a0 <prv_double_to_str>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_double_to_str(lwprintf_int_t* lwi, double in_num) {
 80288a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80288a4:	b0a0      	sub	sp, #128	@ 0x80
 80288a6:	af00      	add	r7, sp, #0
 80288a8:	60f8      	str	r0, [r7, #12]
 80288aa:	ed87 0b00 	vstr	d0, [r7]
    float_num_t dblnum;
    double orig_num = in_num;
 80288ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80288b2:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    int digits_cnt, chosen_precision, i;
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    int exp_cnt = 0;
 80288b6:	2300      	movs	r3, #0
 80288b8:	673b      	str	r3, [r7, #112]	@ 0x70
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    char def_type = lwi->m.type;
 80288ba:	68fb      	ldr	r3, [r7, #12]
 80288bc:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80288c0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
     * - Print negative infinity if number is less than -FLOAT_MAX_B_ENG and engineering mode is disabled
     * - Print positive infinity if number is greater than absolute minimum
     * - Print positive infinity if number is greater than FLOAT_MAX_B_ENG and engineering mode is disabled
     * - Go to engineering mode if it is enabled and `in_num < -FLOAT_MAX_B_ENG` or `in_num > FLOAT_MAX_B_ENG`
     */
    if (in_num != in_num) {
 80288c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80288c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80288cc:	f7f8 fafc 	bl	8020ec8 <__aeabi_dcmpeq>
 80288d0:	4603      	mov	r3, r0
 80288d2:	2b00      	cmp	r3, #0
 80288d4:	d110      	bne.n	80288f8 <prv_double_to_str+0x58>
        return prv_out_str(lwi, lwi->m.flags.uc ? "NAN" : "nan", 3);
 80288d6:	68fb      	ldr	r3, [r7, #12]
 80288d8:	7f5b      	ldrb	r3, [r3, #29]
 80288da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80288de:	b2db      	uxtb	r3, r3
 80288e0:	2b00      	cmp	r3, #0
 80288e2:	d001      	beq.n	80288e8 <prv_double_to_str+0x48>
 80288e4:	4ba6      	ldr	r3, [pc, #664]	@ (8028b80 <prv_double_to_str+0x2e0>)
 80288e6:	e000      	b.n	80288ea <prv_double_to_str+0x4a>
 80288e8:	4ba6      	ldr	r3, [pc, #664]	@ (8028b84 <prv_double_to_str+0x2e4>)
 80288ea:	2203      	movs	r2, #3
 80288ec:	4619      	mov	r1, r3
 80288ee:	68f8      	ldr	r0, [r7, #12]
 80288f0:	f7ff fd9e 	bl	8028430 <prv_out_str>
 80288f4:	4603      	mov	r3, r0
 80288f6:	e32b      	b.n	8028f50 <prv_double_to_str+0x6b0>
    } else if (in_num < -DBL_MAX
 80288f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80288fc:	f46f 1380 	mvn.w	r3, #1048576	@ 0x100000
 8028900:	e9d7 0100 	ldrd	r0, r1, [r7]
 8028904:	f7f8 faea 	bl	8020edc <__aeabi_dcmplt>
 8028908:	4603      	mov	r3, r0
 802890a:	2b00      	cmp	r3, #0
 802890c:	d010      	beq.n	8028930 <prv_double_to_str+0x90>
#if !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
               || in_num < -FLOAT_MAX_B_ENG
#endif /* !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    ) {
        return prv_out_str(lwi, lwi->m.flags.uc ? "-INF" : "-inf", 4);
 802890e:	68fb      	ldr	r3, [r7, #12]
 8028910:	7f5b      	ldrb	r3, [r3, #29]
 8028912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8028916:	b2db      	uxtb	r3, r3
 8028918:	2b00      	cmp	r3, #0
 802891a:	d001      	beq.n	8028920 <prv_double_to_str+0x80>
 802891c:	4b9a      	ldr	r3, [pc, #616]	@ (8028b88 <prv_double_to_str+0x2e8>)
 802891e:	e000      	b.n	8028922 <prv_double_to_str+0x82>
 8028920:	4b9a      	ldr	r3, [pc, #616]	@ (8028b8c <prv_double_to_str+0x2ec>)
 8028922:	2204      	movs	r2, #4
 8028924:	4619      	mov	r1, r3
 8028926:	68f8      	ldr	r0, [r7, #12]
 8028928:	f7ff fd82 	bl	8028430 <prv_out_str>
 802892c:	4603      	mov	r3, r0
 802892e:	e30f      	b.n	8028f50 <prv_double_to_str+0x6b0>
    } else if (in_num > DBL_MAX
 8028930:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8028934:	4b96      	ldr	r3, [pc, #600]	@ (8028b90 <prv_double_to_str+0x2f0>)
 8028936:	e9d7 0100 	ldrd	r0, r1, [r7]
 802893a:	f7f8 faed 	bl	8020f18 <__aeabi_dcmpgt>
 802893e:	4603      	mov	r3, r0
 8028940:	2b00      	cmp	r3, #0
 8028942:	d02e      	beq.n	80289a2 <prv_double_to_str+0x102>
#if !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
               || in_num > FLOAT_MAX_B_ENG
#endif /* !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    ) {
        char str[5], *s_ptr = str;
 8028944:	f107 0310 	add.w	r3, r7, #16
 8028948:	66bb      	str	r3, [r7, #104]	@ 0x68
        if (lwi->m.flags.plus) {
 802894a:	68fb      	ldr	r3, [r7, #12]
 802894c:	7f1b      	ldrb	r3, [r3, #28]
 802894e:	f003 0302 	and.w	r3, r3, #2
 8028952:	b2db      	uxtb	r3, r3
 8028954:	2b00      	cmp	r3, #0
 8028956:	d004      	beq.n	8028962 <prv_double_to_str+0xc2>
            *s_ptr++ = '+';
 8028958:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 802895a:	1c5a      	adds	r2, r3, #1
 802895c:	66ba      	str	r2, [r7, #104]	@ 0x68
 802895e:	222b      	movs	r2, #43	@ 0x2b
 8028960:	701a      	strb	r2, [r3, #0]
        }
        strcpy(s_ptr, lwi->m.flags.uc ? "INF" : "inf");
 8028962:	68fb      	ldr	r3, [r7, #12]
 8028964:	7f5b      	ldrb	r3, [r3, #29]
 8028966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802896a:	b2db      	uxtb	r3, r3
 802896c:	2b00      	cmp	r3, #0
 802896e:	d001      	beq.n	8028974 <prv_double_to_str+0xd4>
 8028970:	4b88      	ldr	r3, [pc, #544]	@ (8028b94 <prv_double_to_str+0x2f4>)
 8028972:	e000      	b.n	8028976 <prv_double_to_str+0xd6>
 8028974:	4b88      	ldr	r3, [pc, #544]	@ (8028b98 <prv_double_to_str+0x2f8>)
 8028976:	4619      	mov	r1, r3
 8028978:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 802897a:	f007 f85d 	bl	802fa38 <strcpy>
        return prv_out_str(lwi, str, lwi->m.flags.plus ? 4 : 3);
 802897e:	68fb      	ldr	r3, [r7, #12]
 8028980:	7f1b      	ldrb	r3, [r3, #28]
 8028982:	f003 0302 	and.w	r3, r3, #2
 8028986:	b2db      	uxtb	r3, r3
 8028988:	2b00      	cmp	r3, #0
 802898a:	d001      	beq.n	8028990 <prv_double_to_str+0xf0>
 802898c:	2204      	movs	r2, #4
 802898e:	e000      	b.n	8028992 <prv_double_to_str+0xf2>
 8028990:	2203      	movs	r2, #3
 8028992:	f107 0310 	add.w	r3, r7, #16
 8028996:	4619      	mov	r1, r3
 8028998:	68f8      	ldr	r0, [r7, #12]
 802899a:	f7ff fd49 	bl	8028430 <prv_out_str>
 802899e:	4603      	mov	r3, r0
 80289a0:	e2d6      	b.n	8028f50 <prv_double_to_str+0x6b0>
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    } else if ((in_num < -FLOAT_MAX_B_ENG || in_num > FLOAT_MAX_B_ENG) && def_type != 'g') {
 80289a2:	a375      	add	r3, pc, #468	@ (adr r3, 8028b78 <prv_double_to_str+0x2d8>)
 80289a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80289a8:	2100      	movs	r1, #0
 80289aa:	f1d2 0800 	rsbs	r8, r2, #0
 80289ae:	eb61 0903 	sbc.w	r9, r1, r3
 80289b2:	4640      	mov	r0, r8
 80289b4:	4649      	mov	r1, r9
 80289b6:	f7f7 fff1 	bl	802099c <__aeabi_l2d>
 80289ba:	4602      	mov	r2, r0
 80289bc:	460b      	mov	r3, r1
 80289be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80289c2:	f7f8 fa8b 	bl	8020edc <__aeabi_dcmplt>
 80289c6:	4603      	mov	r3, r0
 80289c8:	2b00      	cmp	r3, #0
 80289ca:	d10f      	bne.n	80289ec <prv_double_to_str+0x14c>
 80289cc:	a36a      	add	r3, pc, #424	@ (adr r3, 8028b78 <prv_double_to_str+0x2d8>)
 80289ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80289d2:	4610      	mov	r0, r2
 80289d4:	4619      	mov	r1, r3
 80289d6:	f7f7 ffe1 	bl	802099c <__aeabi_l2d>
 80289da:	4602      	mov	r2, r0
 80289dc:	460b      	mov	r3, r1
 80289de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80289e2:	f7f8 fa99 	bl	8020f18 <__aeabi_dcmpgt>
 80289e6:	4603      	mov	r3, r0
 80289e8:	2b00      	cmp	r3, #0
 80289ea:	d00b      	beq.n	8028a04 <prv_double_to_str+0x164>
 80289ec:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80289f0:	2b67      	cmp	r3, #103	@ 0x67
 80289f2:	d007      	beq.n	8028a04 <prv_double_to_str+0x164>
        lwi->m.type = def_type = 'e'; /* Go to engineering mode */
 80289f4:	2365      	movs	r3, #101	@ 0x65
 80289f6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80289fa:	68fb      	ldr	r3, [r7, #12]
 80289fc:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8028a00:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
#endif                                /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    }

    /* Check sign of the number */
    SIGNED_CHECK_NEGATIVE(lwi, in_num);
 8028a04:	f04f 0200 	mov.w	r2, #0
 8028a08:	f04f 0300 	mov.w	r3, #0
 8028a0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8028a10:	f7f8 fa64 	bl	8020edc <__aeabi_dcmplt>
 8028a14:	4603      	mov	r3, r0
 8028a16:	2b00      	cmp	r3, #0
 8028a18:	d00a      	beq.n	8028a30 <prv_double_to_str+0x190>
 8028a1a:	68fa      	ldr	r2, [r7, #12]
 8028a1c:	7f53      	ldrb	r3, [r2, #29]
 8028a1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8028a22:	7753      	strb	r3, [r2, #29]
 8028a24:	683c      	ldr	r4, [r7, #0]
 8028a26:	687b      	ldr	r3, [r7, #4]
 8028a28:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8028a2c:	e9c7 4500 	strd	r4, r5, [r7]
    orig_num = in_num;
 8028a30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8028a34:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Engineering mode check for number of exponents */
    if (def_type == 'e' || def_type == 'g'
 8028a38:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8028a3c:	2b65      	cmp	r3, #101	@ 0x65
 8028a3e:	d013      	beq.n	8028a68 <prv_double_to_str+0x1c8>
 8028a40:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8028a44:	2b67      	cmp	r3, #103	@ 0x67
 8028a46:	d00f      	beq.n	8028a68 <prv_double_to_str+0x1c8>
        || in_num > (double)(powers_of_10[LWPRINTF_ARRAYSIZE(powers_of_10) - 1])) { /* More vs what float can hold */
 8028a48:	a34b      	add	r3, pc, #300	@ (adr r3, 8028b78 <prv_double_to_str+0x2d8>)
 8028a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028a4e:	4610      	mov	r0, r2
 8028a50:	4619      	mov	r1, r3
 8028a52:	f7f7 ffa3 	bl	802099c <__aeabi_l2d>
 8028a56:	4602      	mov	r2, r0
 8028a58:	460b      	mov	r3, r1
 8028a5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8028a5e:	f7f8 fa5b 	bl	8020f18 <__aeabi_dcmpgt>
 8028a62:	4603      	mov	r3, r0
 8028a64:	2b00      	cmp	r3, #0
 8028a66:	d054      	beq.n	8028b12 <prv_double_to_str+0x272>
        if (lwi->m.type != 'g') {
 8028a68:	68fb      	ldr	r3, [r7, #12]
 8028a6a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8028a6e:	2b67      	cmp	r3, #103	@ 0x67
 8028a70:	d003      	beq.n	8028a7a <prv_double_to_str+0x1da>
            lwi->m.type = 'e';
 8028a72:	68fb      	ldr	r3, [r7, #12]
 8028a74:	2265      	movs	r2, #101	@ 0x65
 8028a76:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        }

        /* Normalize number to be between 0 and 1 and count decimals for exponent */
        if (in_num < 1) {
 8028a7a:	f04f 0200 	mov.w	r2, #0
 8028a7e:	4b47      	ldr	r3, [pc, #284]	@ (8028b9c <prv_double_to_str+0x2fc>)
 8028a80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8028a84:	f7f8 fa2a 	bl	8020edc <__aeabi_dcmplt>
 8028a88:	4603      	mov	r3, r0
 8028a8a:	2b00      	cmp	r3, #0
 8028a8c:	d026      	beq.n	8028adc <prv_double_to_str+0x23c>
            for (exp_cnt = 0; in_num < 1 && in_num > 0; in_num *= 10, --exp_cnt) {}
 8028a8e:	2300      	movs	r3, #0
 8028a90:	673b      	str	r3, [r7, #112]	@ 0x70
 8028a92:	e00d      	b.n	8028ab0 <prv_double_to_str+0x210>
 8028a94:	f04f 0200 	mov.w	r2, #0
 8028a98:	4b41      	ldr	r3, [pc, #260]	@ (8028ba0 <prv_double_to_str+0x300>)
 8028a9a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8028a9e:	f7f7 ffab 	bl	80209f8 <__aeabi_dmul>
 8028aa2:	4602      	mov	r2, r0
 8028aa4:	460b      	mov	r3, r1
 8028aa6:	e9c7 2300 	strd	r2, r3, [r7]
 8028aaa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028aac:	3b01      	subs	r3, #1
 8028aae:	673b      	str	r3, [r7, #112]	@ 0x70
 8028ab0:	f04f 0200 	mov.w	r2, #0
 8028ab4:	4b39      	ldr	r3, [pc, #228]	@ (8028b9c <prv_double_to_str+0x2fc>)
 8028ab6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8028aba:	f7f8 fa0f 	bl	8020edc <__aeabi_dcmplt>
 8028abe:	4603      	mov	r3, r0
 8028ac0:	2b00      	cmp	r3, #0
 8028ac2:	d026      	beq.n	8028b12 <prv_double_to_str+0x272>
 8028ac4:	f04f 0200 	mov.w	r2, #0
 8028ac8:	f04f 0300 	mov.w	r3, #0
 8028acc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8028ad0:	f7f8 fa22 	bl	8020f18 <__aeabi_dcmpgt>
 8028ad4:	4603      	mov	r3, r0
 8028ad6:	2b00      	cmp	r3, #0
 8028ad8:	d1dc      	bne.n	8028a94 <prv_double_to_str+0x1f4>
 8028ada:	e01a      	b.n	8028b12 <prv_double_to_str+0x272>
        } else {
            for (exp_cnt = 0; in_num >= 10; in_num /= 10, ++exp_cnt) {}
 8028adc:	2300      	movs	r3, #0
 8028ade:	673b      	str	r3, [r7, #112]	@ 0x70
 8028ae0:	e00d      	b.n	8028afe <prv_double_to_str+0x25e>
 8028ae2:	f04f 0200 	mov.w	r2, #0
 8028ae6:	4b2e      	ldr	r3, [pc, #184]	@ (8028ba0 <prv_double_to_str+0x300>)
 8028ae8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8028aec:	f7f8 f8ae 	bl	8020c4c <__aeabi_ddiv>
 8028af0:	4602      	mov	r2, r0
 8028af2:	460b      	mov	r3, r1
 8028af4:	e9c7 2300 	strd	r2, r3, [r7]
 8028af8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028afa:	3301      	adds	r3, #1
 8028afc:	673b      	str	r3, [r7, #112]	@ 0x70
 8028afe:	f04f 0200 	mov.w	r2, #0
 8028b02:	4b27      	ldr	r3, [pc, #156]	@ (8028ba0 <prv_double_to_str+0x300>)
 8028b04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8028b08:	f7f8 f9fc 	bl	8020f04 <__aeabi_dcmpge>
 8028b0c:	4603      	mov	r3, r0
 8028b0e:	2b00      	cmp	r3, #0
 8028b10:	d1e7      	bne.n	8028ae2 <prv_double_to_str+0x242>
        }
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */

    /* Check precision data */
    chosen_precision = lwi->m.precision; /* This is default value coming from app */
 8028b12:	68fb      	ldr	r3, [r7, #12]
 8028b14:	6a1b      	ldr	r3, [r3, #32]
 8028b16:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (lwi->m.precision >= (int)LWPRINTF_ARRAYSIZE(powers_of_10)) {
 8028b18:	68fb      	ldr	r3, [r7, #12]
 8028b1a:	6a1b      	ldr	r3, [r3, #32]
 8028b1c:	2b12      	cmp	r3, #18
 8028b1e:	dd03      	ble.n	8028b28 <prv_double_to_str+0x288>
        lwi->m.precision = (int)LWPRINTF_ARRAYSIZE(powers_of_10) - 1; /* Limit to maximum precision */
 8028b20:	68fb      	ldr	r3, [r7, #12]
 8028b22:	2212      	movs	r2, #18
 8028b24:	621a      	str	r2, [r3, #32]
 8028b26:	e01f      	b.n	8028b68 <prv_double_to_str+0x2c8>
        /*
         * Precision is lower than the one selected by app (or user).
         * It means that we have to append ending zeros for precision when printing data
         */
    } else if (!lwi->m.flags.precision) {
 8028b28:	68fb      	ldr	r3, [r7, #12]
 8028b2a:	7f1b      	ldrb	r3, [r3, #28]
 8028b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8028b30:	b2db      	uxtb	r3, r3
 8028b32:	2b00      	cmp	r3, #0
 8028b34:	d106      	bne.n	8028b44 <prv_double_to_str+0x2a4>
        lwi->m.precision = LWPRINTF_CFG_FLOAT_DEFAULT_PRECISION; /* Default precision when not used */
 8028b36:	68fb      	ldr	r3, [r7, #12]
 8028b38:	2206      	movs	r2, #6
 8028b3a:	621a      	str	r2, [r3, #32]
        chosen_precision = lwi->m.precision;                     /* There was no precision, update chosen precision */
 8028b3c:	68fb      	ldr	r3, [r7, #12]
 8028b3e:	6a1b      	ldr	r3, [r3, #32]
 8028b40:	67bb      	str	r3, [r7, #120]	@ 0x78
 8028b42:	e011      	b.n	8028b68 <prv_double_to_str+0x2c8>
    } else if (lwi->m.flags.precision && lwi->m.precision == 0) {
 8028b44:	68fb      	ldr	r3, [r7, #12]
 8028b46:	7f1b      	ldrb	r3, [r3, #28]
 8028b48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8028b4c:	b2db      	uxtb	r3, r3
 8028b4e:	2b00      	cmp	r3, #0
 8028b50:	d00a      	beq.n	8028b68 <prv_double_to_str+0x2c8>
 8028b52:	68fb      	ldr	r3, [r7, #12]
 8028b54:	6a1b      	ldr	r3, [r3, #32]
 8028b56:	2b00      	cmp	r3, #0
 8028b58:	d106      	bne.n	8028b68 <prv_double_to_str+0x2c8>
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
        /* Precision must be set to 1 if set to 0 by default */
        if (def_type == 'g') {
 8028b5a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8028b5e:	2b67      	cmp	r3, #103	@ 0x67
 8028b60:	d102      	bne.n	8028b68 <prv_double_to_str+0x2c8>
            lwi->m.precision = 1;
 8028b62:	68fb      	ldr	r3, [r7, #12]
 8028b64:	2201      	movs	r2, #1
 8028b66:	621a      	str	r2, [r3, #32]
     *
     * A double argument representing an infinity or 'NaN' is converted in the style of an 'f' or 'F' conversion specifier.
     */

    /* Calculate data for number */
    prv_calculate_dbl_num_data(lwi, &dblnum, def_type == 'e' ? in_num : orig_num, def_type);
 8028b68:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8028b6c:	2b65      	cmp	r3, #101	@ 0x65
 8028b6e:	d119      	bne.n	8028ba4 <prv_double_to_str+0x304>
 8028b70:	ed97 7b00 	vldr	d7, [r7]
 8028b74:	e018      	b.n	8028ba8 <prv_double_to_str+0x308>
 8028b76:	bf00      	nop
 8028b78:	a7640000 	.word	0xa7640000
 8028b7c:	0de0b6b3 	.word	0x0de0b6b3
 8028b80:	0803027c 	.word	0x0803027c
 8028b84:	08030280 	.word	0x08030280
 8028b88:	08030284 	.word	0x08030284
 8028b8c:	0803028c 	.word	0x0803028c
 8028b90:	7fefffff 	.word	0x7fefffff
 8028b94:	08030294 	.word	0x08030294
 8028b98:	08030298 	.word	0x08030298
 8028b9c:	3ff00000 	.word	0x3ff00000
 8028ba0:	40240000 	.word	0x40240000
 8028ba4:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8028ba8:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8028bac:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8028bb0:	eeb0 0a47 	vmov.f32	s0, s14
 8028bb4:	eef0 0a67 	vmov.f32	s1, s15
 8028bb8:	4619      	mov	r1, r3
 8028bba:	68f8      	ldr	r0, [r7, #12]
 8028bbc:	f7ff fd10 	bl	80285e0 <prv_calculate_dbl_num_data>

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Set type G */
    if (def_type == 'g') {
 8028bc0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8028bc4:	2b67      	cmp	r3, #103	@ 0x67
 8028bc6:	d137      	bne.n	8028c38 <prv_double_to_str+0x398>
        /* As per standard to decide level of precision */
        if (exp_cnt >= -4 && exp_cnt < lwi->m.precision) {
 8028bc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028bca:	f113 0f04 	cmn.w	r3, #4
 8028bce:	db19      	blt.n	8028c04 <prv_double_to_str+0x364>
 8028bd0:	68fb      	ldr	r3, [r7, #12]
 8028bd2:	6a1b      	ldr	r3, [r3, #32]
 8028bd4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8028bd6:	429a      	cmp	r2, r3
 8028bd8:	da14      	bge.n	8028c04 <prv_double_to_str+0x364>
            lwi->m.precision -= exp_cnt + 1;
 8028bda:	68fb      	ldr	r3, [r7, #12]
 8028bdc:	6a1a      	ldr	r2, [r3, #32]
 8028bde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028be0:	3301      	adds	r3, #1
 8028be2:	1ad2      	subs	r2, r2, r3
 8028be4:	68fb      	ldr	r3, [r7, #12]
 8028be6:	621a      	str	r2, [r3, #32]
            chosen_precision -= exp_cnt + 1;
 8028be8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028bea:	3301      	adds	r3, #1
 8028bec:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8028bee:	1ad3      	subs	r3, r2, r3
 8028bf0:	67bb      	str	r3, [r7, #120]	@ 0x78
            lwi->m.type = 'f';
 8028bf2:	68fb      	ldr	r3, [r7, #12]
 8028bf4:	2266      	movs	r2, #102	@ 0x66
 8028bf6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
            in_num = orig_num;
 8028bfa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8028bfe:	e9c7 2300 	strd	r2, r3, [r7]
 8028c02:	e00f      	b.n	8028c24 <prv_double_to_str+0x384>
        } else {
            lwi->m.type = 'e';
 8028c04:	68fb      	ldr	r3, [r7, #12]
 8028c06:	2265      	movs	r2, #101	@ 0x65
 8028c08:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
            if (lwi->m.precision > 0) {
 8028c0c:	68fb      	ldr	r3, [r7, #12]
 8028c0e:	6a1b      	ldr	r3, [r3, #32]
 8028c10:	2b00      	cmp	r3, #0
 8028c12:	dd07      	ble.n	8028c24 <prv_double_to_str+0x384>
                --lwi->m.precision;
 8028c14:	68fb      	ldr	r3, [r7, #12]
 8028c16:	6a1b      	ldr	r3, [r3, #32]
 8028c18:	1e5a      	subs	r2, r3, #1
 8028c1a:	68fb      	ldr	r3, [r7, #12]
 8028c1c:	621a      	str	r2, [r3, #32]
                --chosen_precision;
 8028c1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8028c20:	3b01      	subs	r3, #1
 8028c22:	67bb      	str	r3, [r7, #120]	@ 0x78
            }
        }
        prv_calculate_dbl_num_data(lwi, &dblnum, in_num, def_type);
 8028c24:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8028c28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8028c2c:	ed97 0b00 	vldr	d0, [r7]
 8028c30:	4619      	mov	r1, r3
 8028c32:	68f8      	ldr	r0, [r7, #12]
 8028c34:	f7ff fcd4 	bl	80285e0 <prv_calculate_dbl_num_data>
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */

    /* Set number of digits to display */
    digits_cnt = dblnum.digits_cnt_integer_part;
 8028c38:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	@ 0x50
 8028c3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (0) {
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    } else if (def_type == 'g' && lwi->m.precision > 0) {
 8028c3e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8028c42:	2b67      	cmp	r3, #103	@ 0x67
 8028c44:	d111      	bne.n	8028c6a <prv_double_to_str+0x3ca>
 8028c46:	68fb      	ldr	r3, [r7, #12]
 8028c48:	6a1b      	ldr	r3, [r3, #32]
 8028c4a:	2b00      	cmp	r3, #0
 8028c4c:	dd0d      	ble.n	8028c6a <prv_double_to_str+0x3ca>
        digits_cnt += dblnum.digits_cnt_decimal_part_useful;
 8028c4e:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8028c52:	461a      	mov	r2, r3
 8028c54:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8028c56:	4413      	add	r3, r2
 8028c58:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 8028c5a:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8028c5e:	2b00      	cmp	r3, #0
 8028c60:	dd12      	ble.n	8028c88 <prv_double_to_str+0x3e8>
            ++digits_cnt;
 8028c62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8028c64:	3301      	adds	r3, #1
 8028c66:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 8028c68:	e00e      	b.n	8028c88 <prv_double_to_str+0x3e8>
        }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    } else {
        if (chosen_precision > 0 && lwi->m.flags.precision) {
 8028c6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8028c6c:	2b00      	cmp	r3, #0
 8028c6e:	dd0b      	ble.n	8028c88 <prv_double_to_str+0x3e8>
 8028c70:	68fb      	ldr	r3, [r7, #12]
 8028c72:	7f1b      	ldrb	r3, [r3, #28]
 8028c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8028c78:	b2db      	uxtb	r3, r3
 8028c7a:	2b00      	cmp	r3, #0
 8028c7c:	d004      	beq.n	8028c88 <prv_double_to_str+0x3e8>
            /* Add precision digits + dot separator */
            digits_cnt += chosen_precision + 1;
 8028c7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8028c80:	3301      	adds	r3, #1
 8028c82:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8028c84:	4413      	add	r3, r2
 8028c86:	67fb      	str	r3, [r7, #124]	@ 0x7c
        }
    }

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Increase number of digits to display */
    if (lwi->m.type == 'e') {
 8028c88:	68fb      	ldr	r3, [r7, #12]
 8028c8a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8028c8e:	2b65      	cmp	r3, #101	@ 0x65
 8028c90:	d10d      	bne.n	8028cae <prv_double_to_str+0x40e>
        /* Format is +Exxx, so add 4 or 5 characters (max is 307, min is 00 for exponent) */
        digits_cnt += 4 + (exp_cnt >= 100 || exp_cnt <= -100);
 8028c92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028c94:	2b63      	cmp	r3, #99	@ 0x63
 8028c96:	dc03      	bgt.n	8028ca0 <prv_double_to_str+0x400>
 8028c98:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028c9a:	f113 0f63 	cmn.w	r3, #99	@ 0x63
 8028c9e:	da01      	bge.n	8028ca4 <prv_double_to_str+0x404>
 8028ca0:	2301      	movs	r3, #1
 8028ca2:	e000      	b.n	8028ca6 <prv_double_to_str+0x406>
 8028ca4:	2300      	movs	r3, #0
 8028ca6:	3304      	adds	r3, #4
 8028ca8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8028caa:	4413      	add	r3, r2
 8028cac:	67fb      	str	r3, [r7, #124]	@ 0x7c
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */

    /* Output strings */
    prv_out_str_before(lwi, digits_cnt);
 8028cae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8028cb0:	4619      	mov	r1, r3
 8028cb2:	68f8      	ldr	r0, [r7, #12]
 8028cb4:	f7ff fa4e 	bl	8028154 <prv_out_str_before>

    /* Output integer part of number */
    if (dblnum.integer_part == 0) {
 8028cb8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8028cbc:	4313      	orrs	r3, r2
 8028cbe:	d105      	bne.n	8028ccc <prv_double_to_str+0x42c>
        lwi->out_fn(lwi, '0');
 8028cc0:	68fb      	ldr	r3, [r7, #12]
 8028cc2:	695b      	ldr	r3, [r3, #20]
 8028cc4:	2130      	movs	r1, #48	@ 0x30
 8028cc6:	68f8      	ldr	r0, [r7, #12]
 8028cc8:	4798      	blx	r3
 8028cca:	e03a      	b.n	8028d42 <prv_double_to_str+0x4a2>
    } else {
        for (i = 0; dblnum.integer_part > 0; dblnum.integer_part /= 10, ++i) {
 8028ccc:	2300      	movs	r3, #0
 8028cce:	677b      	str	r3, [r7, #116]	@ 0x74
 8028cd0:	e01f      	b.n	8028d12 <prv_double_to_str+0x472>
            str[i] = (char)'0' + (char)(dblnum.integer_part % 10);
 8028cd2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8028cd6:	f04f 020a 	mov.w	r2, #10
 8028cda:	f04f 0300 	mov.w	r3, #0
 8028cde:	f7f8 f925 	bl	8020f2c <__aeabi_ldivmod>
 8028ce2:	b2d3      	uxtb	r3, r2
 8028ce4:	3330      	adds	r3, #48	@ 0x30
 8028ce6:	b2d9      	uxtb	r1, r3
 8028ce8:	f107 0218 	add.w	r2, r7, #24
 8028cec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8028cee:	4413      	add	r3, r2
 8028cf0:	460a      	mov	r2, r1
 8028cf2:	701a      	strb	r2, [r3, #0]
        for (i = 0; dblnum.integer_part > 0; dblnum.integer_part /= 10, ++i) {
 8028cf4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8028cf8:	f04f 020a 	mov.w	r2, #10
 8028cfc:	f04f 0300 	mov.w	r3, #0
 8028d00:	f7f8 f914 	bl	8020f2c <__aeabi_ldivmod>
 8028d04:	4602      	mov	r2, r0
 8028d06:	460b      	mov	r3, r1
 8028d08:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8028d0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8028d0e:	3301      	adds	r3, #1
 8028d10:	677b      	str	r3, [r7, #116]	@ 0x74
 8028d12:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8028d16:	2a01      	cmp	r2, #1
 8028d18:	f173 0300 	sbcs.w	r3, r3, #0
 8028d1c:	dad9      	bge.n	8028cd2 <prv_double_to_str+0x432>
        }
        for (; i > 0; --i) {
 8028d1e:	e00d      	b.n	8028d3c <prv_double_to_str+0x49c>
            lwi->out_fn(lwi, str[i - 1]);
 8028d20:	68fb      	ldr	r3, [r7, #12]
 8028d22:	695b      	ldr	r3, [r3, #20]
 8028d24:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8028d26:	3a01      	subs	r2, #1
 8028d28:	3280      	adds	r2, #128	@ 0x80
 8028d2a:	443a      	add	r2, r7
 8028d2c:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8028d30:	4611      	mov	r1, r2
 8028d32:	68f8      	ldr	r0, [r7, #12]
 8028d34:	4798      	blx	r3
        for (; i > 0; --i) {
 8028d36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8028d38:	3b01      	subs	r3, #1
 8028d3a:	677b      	str	r3, [r7, #116]	@ 0x74
 8028d3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8028d3e:	2b00      	cmp	r3, #0
 8028d40:	dcee      	bgt.n	8028d20 <prv_double_to_str+0x480>
        }
    }

    /* Output decimal part */
    if (lwi->m.precision > 0) {
 8028d42:	68fb      	ldr	r3, [r7, #12]
 8028d44:	6a1b      	ldr	r3, [r3, #32]
 8028d46:	2b00      	cmp	r3, #0
 8028d48:	f340 809a 	ble.w	8028e80 <prv_double_to_str+0x5e0>
        int x;
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 8028d4c:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8028d50:	2b00      	cmp	r3, #0
 8028d52:	dd04      	ble.n	8028d5e <prv_double_to_str+0x4be>
            lwi->out_fn(lwi, '.');
 8028d54:	68fb      	ldr	r3, [r7, #12]
 8028d56:	695b      	ldr	r3, [r3, #20]
 8028d58:	212e      	movs	r1, #46	@ 0x2e
 8028d5a:	68f8      	ldr	r0, [r7, #12]
 8028d5c:	4798      	blx	r3
        }
        for (i = 0; dblnum.decimal_part > 0; dblnum.decimal_part /= 10, ++i) {
 8028d5e:	2300      	movs	r3, #0
 8028d60:	677b      	str	r3, [r7, #116]	@ 0x74
 8028d62:	e01f      	b.n	8028da4 <prv_double_to_str+0x504>
            str[i] = (char)'0' + (char)(dblnum.decimal_part % 10);
 8028d64:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8028d68:	f04f 020a 	mov.w	r2, #10
 8028d6c:	f04f 0300 	mov.w	r3, #0
 8028d70:	f7f8 f8dc 	bl	8020f2c <__aeabi_ldivmod>
 8028d74:	b2d3      	uxtb	r3, r2
 8028d76:	3330      	adds	r3, #48	@ 0x30
 8028d78:	b2d9      	uxtb	r1, r3
 8028d7a:	f107 0218 	add.w	r2, r7, #24
 8028d7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8028d80:	4413      	add	r3, r2
 8028d82:	460a      	mov	r2, r1
 8028d84:	701a      	strb	r2, [r3, #0]
        for (i = 0; dblnum.decimal_part > 0; dblnum.decimal_part /= 10, ++i) {
 8028d86:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8028d8a:	f04f 020a 	mov.w	r2, #10
 8028d8e:	f04f 0300 	mov.w	r3, #0
 8028d92:	f7f8 f8cb 	bl	8020f2c <__aeabi_ldivmod>
 8028d96:	4602      	mov	r2, r0
 8028d98:	460b      	mov	r3, r1
 8028d9a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8028d9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8028da0:	3301      	adds	r3, #1
 8028da2:	677b      	str	r3, [r7, #116]	@ 0x74
 8028da4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8028da8:	2a01      	cmp	r2, #1
 8028daa:	f173 0300 	sbcs.w	r3, r3, #0
 8028dae:	dad9      	bge.n	8028d64 <prv_double_to_str+0x4c4>
        }

        /* Output relevant zeros first, string to print is opposite way */
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
        if (def_type == 'g') {
 8028db0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8028db4:	2b67      	cmp	r3, #103	@ 0x67
 8028db6:	d11e      	bne.n	8028df6 <prv_double_to_str+0x556>
            /* TODO: This is to be checked */
            for (x = 0; x < (lwi->m.precision - i) && dblnum.digits_cnt_decimal_part_useful > 0;
 8028db8:	2300      	movs	r3, #0
 8028dba:	667b      	str	r3, [r7, #100]	@ 0x64
 8028dbc:	e00f      	b.n	8028dde <prv_double_to_str+0x53e>
                 ++x, --dblnum.digits_cnt_decimal_part_useful) {
                lwi->out_fn(lwi, '0');
 8028dbe:	68fb      	ldr	r3, [r7, #12]
 8028dc0:	695b      	ldr	r3, [r3, #20]
 8028dc2:	2130      	movs	r1, #48	@ 0x30
 8028dc4:	68f8      	ldr	r0, [r7, #12]
 8028dc6:	4798      	blx	r3
                 ++x, --dblnum.digits_cnt_decimal_part_useful) {
 8028dc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8028dca:	3301      	adds	r3, #1
 8028dcc:	667b      	str	r3, [r7, #100]	@ 0x64
 8028dce:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8028dd2:	b29b      	uxth	r3, r3
 8028dd4:	3b01      	subs	r3, #1
 8028dd6:	b29b      	uxth	r3, r3
 8028dd8:	b21b      	sxth	r3, r3
 8028dda:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
            for (x = 0; x < (lwi->m.precision - i) && dblnum.digits_cnt_decimal_part_useful > 0;
 8028dde:	68fb      	ldr	r3, [r7, #12]
 8028de0:	6a1a      	ldr	r2, [r3, #32]
 8028de2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8028de4:	1ad3      	subs	r3, r2, r3
 8028de6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8028de8:	429a      	cmp	r2, r3
 8028dea:	da33      	bge.n	8028e54 <prv_double_to_str+0x5b4>
 8028dec:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8028df0:	2b00      	cmp	r3, #0
 8028df2:	dce4      	bgt.n	8028dbe <prv_double_to_str+0x51e>
 8028df4:	e02e      	b.n	8028e54 <prv_double_to_str+0x5b4>
            }
        } else
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
        {
            for (x = i; x < lwi->m.precision; ++x) {
 8028df6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8028df8:	667b      	str	r3, [r7, #100]	@ 0x64
 8028dfa:	e007      	b.n	8028e0c <prv_double_to_str+0x56c>
                lwi->out_fn(lwi, '0');
 8028dfc:	68fb      	ldr	r3, [r7, #12]
 8028dfe:	695b      	ldr	r3, [r3, #20]
 8028e00:	2130      	movs	r1, #48	@ 0x30
 8028e02:	68f8      	ldr	r0, [r7, #12]
 8028e04:	4798      	blx	r3
            for (x = i; x < lwi->m.precision; ++x) {
 8028e06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8028e08:	3301      	adds	r3, #1
 8028e0a:	667b      	str	r3, [r7, #100]	@ 0x64
 8028e0c:	68fb      	ldr	r3, [r7, #12]
 8028e0e:	6a1b      	ldr	r3, [r3, #32]
 8028e10:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8028e12:	429a      	cmp	r2, r3
 8028e14:	dbf2      	blt.n	8028dfc <prv_double_to_str+0x55c>
            }
        }

        /* Now print string itself */
        for (; i > 0; --i) {
 8028e16:	e01d      	b.n	8028e54 <prv_double_to_str+0x5b4>
            lwi->out_fn(lwi, str[i - 1]);
 8028e18:	68fb      	ldr	r3, [r7, #12]
 8028e1a:	695b      	ldr	r3, [r3, #20]
 8028e1c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8028e1e:	3a01      	subs	r2, #1
 8028e20:	3280      	adds	r2, #128	@ 0x80
 8028e22:	443a      	add	r2, r7
 8028e24:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8028e28:	4611      	mov	r1, r2
 8028e2a:	68f8      	ldr	r0, [r7, #12]
 8028e2c:	4798      	blx	r3
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
            if (def_type == 'g' && --dblnum.digits_cnt_decimal_part_useful == 0) {
 8028e2e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8028e32:	2b67      	cmp	r3, #103	@ 0x67
 8028e34:	d10b      	bne.n	8028e4e <prv_double_to_str+0x5ae>
 8028e36:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8028e3a:	b29b      	uxth	r3, r3
 8028e3c:	3b01      	subs	r3, #1
 8028e3e:	b29b      	uxth	r3, r3
 8028e40:	b21b      	sxth	r3, r3
 8028e42:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
 8028e46:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8028e4a:	2b00      	cmp	r3, #0
 8028e4c:	d006      	beq.n	8028e5c <prv_double_to_str+0x5bc>
        for (; i > 0; --i) {
 8028e4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8028e50:	3b01      	subs	r3, #1
 8028e52:	677b      	str	r3, [r7, #116]	@ 0x74
 8028e54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8028e56:	2b00      	cmp	r3, #0
 8028e58:	dcde      	bgt.n	8028e18 <prv_double_to_str+0x578>
 8028e5a:	e000      	b.n	8028e5e <prv_double_to_str+0x5be>
                break;
 8028e5c:	bf00      	nop
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
        }

        /* Print ending zeros if selected precision is bigger than maximum supported */
        if (def_type != 'g') {
 8028e5e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8028e62:	2b67      	cmp	r3, #103	@ 0x67
 8028e64:	d00c      	beq.n	8028e80 <prv_double_to_str+0x5e0>
            for (; x < chosen_precision; ++x) {
 8028e66:	e007      	b.n	8028e78 <prv_double_to_str+0x5d8>
                lwi->out_fn(lwi, '0');
 8028e68:	68fb      	ldr	r3, [r7, #12]
 8028e6a:	695b      	ldr	r3, [r3, #20]
 8028e6c:	2130      	movs	r1, #48	@ 0x30
 8028e6e:	68f8      	ldr	r0, [r7, #12]
 8028e70:	4798      	blx	r3
            for (; x < chosen_precision; ++x) {
 8028e72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8028e74:	3301      	adds	r3, #1
 8028e76:	667b      	str	r3, [r7, #100]	@ 0x64
 8028e78:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8028e7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8028e7c:	429a      	cmp	r2, r3
 8028e7e:	dbf3      	blt.n	8028e68 <prv_double_to_str+0x5c8>
        }
    }

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Engineering mode output, add exponent part */
    if (lwi->m.type == 'e') {
 8028e80:	68fb      	ldr	r3, [r7, #12]
 8028e82:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8028e86:	2b65      	cmp	r3, #101	@ 0x65
 8028e88:	d15c      	bne.n	8028f44 <prv_double_to_str+0x6a4>
        lwi->out_fn(lwi, lwi->m.flags.uc ? 'E' : 'e');
 8028e8a:	68fb      	ldr	r3, [r7, #12]
 8028e8c:	695b      	ldr	r3, [r3, #20]
 8028e8e:	68fa      	ldr	r2, [r7, #12]
 8028e90:	7f52      	ldrb	r2, [r2, #29]
 8028e92:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8028e96:	b2d2      	uxtb	r2, r2
 8028e98:	2a00      	cmp	r2, #0
 8028e9a:	d001      	beq.n	8028ea0 <prv_double_to_str+0x600>
 8028e9c:	2245      	movs	r2, #69	@ 0x45
 8028e9e:	e000      	b.n	8028ea2 <prv_double_to_str+0x602>
 8028ea0:	2265      	movs	r2, #101	@ 0x65
 8028ea2:	4611      	mov	r1, r2
 8028ea4:	68f8      	ldr	r0, [r7, #12]
 8028ea6:	4798      	blx	r3
        lwi->out_fn(lwi, exp_cnt >= 0 ? '+' : '-');
 8028ea8:	68fb      	ldr	r3, [r7, #12]
 8028eaa:	695b      	ldr	r3, [r3, #20]
 8028eac:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8028eae:	2a00      	cmp	r2, #0
 8028eb0:	db01      	blt.n	8028eb6 <prv_double_to_str+0x616>
 8028eb2:	222b      	movs	r2, #43	@ 0x2b
 8028eb4:	e000      	b.n	8028eb8 <prv_double_to_str+0x618>
 8028eb6:	222d      	movs	r2, #45	@ 0x2d
 8028eb8:	4611      	mov	r1, r2
 8028eba:	68f8      	ldr	r0, [r7, #12]
 8028ebc:	4798      	blx	r3
        if (exp_cnt < 0) {
 8028ebe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028ec0:	2b00      	cmp	r3, #0
 8028ec2:	da02      	bge.n	8028eca <prv_double_to_str+0x62a>
            exp_cnt = -exp_cnt;
 8028ec4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028ec6:	425b      	negs	r3, r3
 8028ec8:	673b      	str	r3, [r7, #112]	@ 0x70
        }
        if (exp_cnt >= 100) {
 8028eca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028ecc:	2b63      	cmp	r3, #99	@ 0x63
 8028ece:	dd16      	ble.n	8028efe <prv_double_to_str+0x65e>
            lwi->out_fn(lwi, (char)'0' + (char)(exp_cnt / 100));
 8028ed0:	68fb      	ldr	r3, [r7, #12]
 8028ed2:	695a      	ldr	r2, [r3, #20]
 8028ed4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028ed6:	4921      	ldr	r1, [pc, #132]	@ (8028f5c <prv_double_to_str+0x6bc>)
 8028ed8:	fb81 0103 	smull	r0, r1, r1, r3
 8028edc:	1149      	asrs	r1, r1, #5
 8028ede:	17db      	asrs	r3, r3, #31
 8028ee0:	1acb      	subs	r3, r1, r3
 8028ee2:	b2db      	uxtb	r3, r3
 8028ee4:	3330      	adds	r3, #48	@ 0x30
 8028ee6:	b2db      	uxtb	r3, r3
 8028ee8:	4619      	mov	r1, r3
 8028eea:	68f8      	ldr	r0, [r7, #12]
 8028eec:	4790      	blx	r2
            exp_cnt /= 100;
 8028eee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028ef0:	4a1a      	ldr	r2, [pc, #104]	@ (8028f5c <prv_double_to_str+0x6bc>)
 8028ef2:	fb82 1203 	smull	r1, r2, r2, r3
 8028ef6:	1152      	asrs	r2, r2, #5
 8028ef8:	17db      	asrs	r3, r3, #31
 8028efa:	1ad3      	subs	r3, r2, r3
 8028efc:	673b      	str	r3, [r7, #112]	@ 0x70
        }
        lwi->out_fn(lwi, (char)'0' + (char)(exp_cnt / 10));
 8028efe:	68fb      	ldr	r3, [r7, #12]
 8028f00:	695a      	ldr	r2, [r3, #20]
 8028f02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8028f04:	4916      	ldr	r1, [pc, #88]	@ (8028f60 <prv_double_to_str+0x6c0>)
 8028f06:	fb81 0103 	smull	r0, r1, r1, r3
 8028f0a:	1089      	asrs	r1, r1, #2
 8028f0c:	17db      	asrs	r3, r3, #31
 8028f0e:	1acb      	subs	r3, r1, r3
 8028f10:	b2db      	uxtb	r3, r3
 8028f12:	3330      	adds	r3, #48	@ 0x30
 8028f14:	b2db      	uxtb	r3, r3
 8028f16:	4619      	mov	r1, r3
 8028f18:	68f8      	ldr	r0, [r7, #12]
 8028f1a:	4790      	blx	r2
        lwi->out_fn(lwi, (char)'0' + (char)(exp_cnt % 10));
 8028f1c:	68fb      	ldr	r3, [r7, #12]
 8028f1e:	695c      	ldr	r4, [r3, #20]
 8028f20:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8028f22:	4b0f      	ldr	r3, [pc, #60]	@ (8028f60 <prv_double_to_str+0x6c0>)
 8028f24:	fb83 1302 	smull	r1, r3, r3, r2
 8028f28:	1099      	asrs	r1, r3, #2
 8028f2a:	17d3      	asrs	r3, r2, #31
 8028f2c:	1ac9      	subs	r1, r1, r3
 8028f2e:	460b      	mov	r3, r1
 8028f30:	009b      	lsls	r3, r3, #2
 8028f32:	440b      	add	r3, r1
 8028f34:	005b      	lsls	r3, r3, #1
 8028f36:	1ad1      	subs	r1, r2, r3
 8028f38:	b2cb      	uxtb	r3, r1
 8028f3a:	3330      	adds	r3, #48	@ 0x30
 8028f3c:	b2db      	uxtb	r3, r3
 8028f3e:	4619      	mov	r1, r3
 8028f40:	68f8      	ldr	r0, [r7, #12]
 8028f42:	47a0      	blx	r4
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    prv_out_str_after(lwi, digits_cnt);
 8028f44:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8028f46:	4619      	mov	r1, r3
 8028f48:	68f8      	ldr	r0, [r7, #12]
 8028f4a:	f7ff fa31 	bl	80283b0 <prv_out_str_after>

    return 1;
 8028f4e:	2301      	movs	r3, #1
}
 8028f50:	4618      	mov	r0, r3
 8028f52:	3780      	adds	r7, #128	@ 0x80
 8028f54:	46bd      	mov	sp, r7
 8028f56:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8028f5a:	bf00      	nop
 8028f5c:	51eb851f 	.word	0x51eb851f
 8028f60:	66666667 	.word	0x66666667

08028f64 <prv_format>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       arg: Variable parameters list
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_format(lwprintf_int_t* lwi, va_list arg) {
 8028f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8028f68:	b09d      	sub	sp, #116	@ 0x74
 8028f6a:	af00      	add	r7, sp, #0
 8028f6c:	6378      	str	r0, [r7, #52]	@ 0x34
 8028f6e:	6339      	str	r1, [r7, #48]	@ 0x30
    uint8_t detected = 0;
 8028f70:	2300      	movs	r3, #0
 8028f72:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    const char* fmt = lwi->fmt;
 8028f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8028f78:	685b      	ldr	r3, [r3, #4]
 8028f7a:	63bb      	str	r3, [r7, #56]	@ 0x38
         || !lwprintf_sys_mutex_wait(&lwi->lwobj->mutex))) { /* Cannot acquire mutex */
        return 0;
    }
#endif /* LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT */

    while (fmt != NULL && *fmt != '\0') {
 8028f7c:	f000 bc91 	b.w	80298a2 <prv_format+0x93e>
        /* Check if we should stop processing */
        if (lwi->is_print_cancelled) {
 8028f80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8028f82:	7e1b      	ldrb	r3, [r3, #24]
 8028f84:	2b00      	cmp	r3, #0
 8028f86:	f040 8495 	bne.w	80298b4 <prv_format+0x950>
            break;
        }

        /* Detect beginning */
        if (*fmt != '%') {
 8028f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8028f8c:	781b      	ldrb	r3, [r3, #0]
 8028f8e:	2b25      	cmp	r3, #37	@ 0x25
 8028f90:	d00b      	beq.n	8028faa <prv_format+0x46>
            lwi->out_fn(lwi, *fmt); /* Output character */
 8028f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8028f94:	695a      	ldr	r2, [r3, #20]
 8028f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8028f98:	781b      	ldrb	r3, [r3, #0]
 8028f9a:	4619      	mov	r1, r3
 8028f9c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8028f9e:	4790      	blx	r2
            ++fmt;
 8028fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8028fa2:	3301      	adds	r3, #1
 8028fa4:	63bb      	str	r3, [r7, #56]	@ 0x38
            continue;
 8028fa6:	f000 bc7c 	b.w	80298a2 <prv_format+0x93e>
        }
        ++fmt;
 8028faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8028fac:	3301      	adds	r3, #1
 8028fae:	63bb      	str	r3, [r7, #56]	@ 0x38
        memset(&lwi->m, 0x00, sizeof(lwi->m)); /* Reset structure */
 8028fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8028fb2:	331c      	adds	r3, #28
 8028fb4:	2210      	movs	r2, #16
 8028fb6:	2100      	movs	r1, #0
 8028fb8:	4618      	mov	r0, r3
 8028fba:	f006 fcc7 	bl	802f94c <memset>
        /* %[flags][width][.precision][length]type */
        /* Go to https://docs.majerle.eu for more info about supported features */

        /* Check [flags] */
        /* It can have multiple flags in any order */
        detected = 1;
 8028fbe:	2301      	movs	r3, #1
 8028fc0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        do {
            switch (*fmt) {
 8028fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8028fc6:	781b      	ldrb	r3, [r3, #0]
 8028fc8:	3b20      	subs	r3, #32
 8028fca:	2b10      	cmp	r3, #16
 8028fcc:	d848      	bhi.n	8029060 <prv_format+0xfc>
 8028fce:	a201      	add	r2, pc, #4	@ (adr r2, 8028fd4 <prv_format+0x70>)
 8028fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8028fd4:	08029031 	.word	0x08029031
 8028fd8:	08029061 	.word	0x08029061
 8028fdc:	08029061 	.word	0x08029061
 8028fe0:	08029055 	.word	0x08029055
 8028fe4:	08029061 	.word	0x08029061
 8028fe8:	08029061 	.word	0x08029061
 8028fec:	08029061 	.word	0x08029061
 8028ff0:	08029049 	.word	0x08029049
 8028ff4:	08029061 	.word	0x08029061
 8028ff8:	08029061 	.word	0x08029061
 8028ffc:	08029061 	.word	0x08029061
 8029000:	08029025 	.word	0x08029025
 8029004:	08029061 	.word	0x08029061
 8029008:	08029019 	.word	0x08029019
 802900c:	08029061 	.word	0x08029061
 8029010:	08029061 	.word	0x08029061
 8029014:	0802903d 	.word	0x0802903d
                case '-': lwi->m.flags.left_align = 1; break;
 8029018:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802901a:	7f13      	ldrb	r3, [r2, #28]
 802901c:	f043 0301 	orr.w	r3, r3, #1
 8029020:	7713      	strb	r3, [r2, #28]
 8029022:	e021      	b.n	8029068 <prv_format+0x104>
                case '+': lwi->m.flags.plus = 1; break;
 8029024:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8029026:	7f13      	ldrb	r3, [r2, #28]
 8029028:	f043 0302 	orr.w	r3, r3, #2
 802902c:	7713      	strb	r3, [r2, #28]
 802902e:	e01b      	b.n	8029068 <prv_format+0x104>
                case ' ': lwi->m.flags.space = 1; break;
 8029030:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8029032:	7f13      	ldrb	r3, [r2, #28]
 8029034:	f043 0304 	orr.w	r3, r3, #4
 8029038:	7713      	strb	r3, [r2, #28]
 802903a:	e015      	b.n	8029068 <prv_format+0x104>
                case '0': lwi->m.flags.zero = 1; break;
 802903c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802903e:	7f13      	ldrb	r3, [r2, #28]
 8029040:	f043 0308 	orr.w	r3, r3, #8
 8029044:	7713      	strb	r3, [r2, #28]
 8029046:	e00f      	b.n	8029068 <prv_format+0x104>
                case '\'': lwi->m.flags.thousands = 1; break;
 8029048:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802904a:	7f13      	ldrb	r3, [r2, #28]
 802904c:	f043 0310 	orr.w	r3, r3, #16
 8029050:	7713      	strb	r3, [r2, #28]
 8029052:	e009      	b.n	8029068 <prv_format+0x104>
                case '#': lwi->m.flags.alt = 1; break;
 8029054:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8029056:	7f13      	ldrb	r3, [r2, #28]
 8029058:	f043 0320 	orr.w	r3, r3, #32
 802905c:	7713      	strb	r3, [r2, #28]
 802905e:	e003      	b.n	8029068 <prv_format+0x104>
                default: detected = 0; break;
 8029060:	2300      	movs	r3, #0
 8029062:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8029066:	bf00      	nop
            }
            if (detected) {
 8029068:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 802906c:	2b00      	cmp	r3, #0
 802906e:	d002      	beq.n	8029076 <prv_format+0x112>
                ++fmt;
 8029070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029072:	3301      	adds	r3, #1
 8029074:	63bb      	str	r3, [r7, #56]	@ 0x38
            }
        } while (detected);
 8029076:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 802907a:	2b00      	cmp	r3, #0
 802907c:	d1a2      	bne.n	8028fc4 <prv_format+0x60>

        /* Check [width] */
        lwi->m.width = 0;
 802907e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8029080:	2300      	movs	r3, #0
 8029082:	6253      	str	r3, [r2, #36]	@ 0x24
        if (CHARISNUM(*fmt)) { /* Fixed width check */
 8029084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029086:	781b      	ldrb	r3, [r3, #0]
 8029088:	2b2f      	cmp	r3, #47	@ 0x2f
 802908a:	d90c      	bls.n	80290a6 <prv_format+0x142>
 802908c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802908e:	781b      	ldrb	r3, [r3, #0]
 8029090:	2b39      	cmp	r3, #57	@ 0x39
 8029092:	d808      	bhi.n	80290a6 <prv_format+0x142>
            /* If number is negative, it has been captured from previous step (left align) */
            lwi->m.width = prv_parse_num(&fmt); /* Number from string directly */
 8029094:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8029098:	4618      	mov	r0, r3
 802909a:	f7ff f832 	bl	8028102 <prv_parse_num>
 802909e:	4602      	mov	r2, r0
 80290a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80290a2:	625a      	str	r2, [r3, #36]	@ 0x24
 80290a4:	e01b      	b.n	80290de <prv_format+0x17a>
        } else if (*fmt == '*') {               /* Or variable check */
 80290a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80290a8:	781b      	ldrb	r3, [r3, #0]
 80290aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80290ac:	d117      	bne.n	80290de <prv_format+0x17a>
            const int w = (int)va_arg(arg, int);
 80290ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80290b0:	1d13      	adds	r3, r2, #4
 80290b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80290b4:	6813      	ldr	r3, [r2, #0]
 80290b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
            if (w < 0) {
 80290b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80290ba:	2b00      	cmp	r3, #0
 80290bc:	da09      	bge.n	80290d2 <prv_format+0x16e>
                lwi->m.flags.left_align = 1; /* Negative width means left aligned */
 80290be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80290c0:	7f13      	ldrb	r3, [r2, #28]
 80290c2:	f043 0301 	orr.w	r3, r3, #1
 80290c6:	7713      	strb	r3, [r2, #28]
                lwi->m.width = -w;
 80290c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80290ca:	425a      	negs	r2, r3
 80290cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80290ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80290d0:	e002      	b.n	80290d8 <prv_format+0x174>
            } else {
                lwi->m.width = w;
 80290d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80290d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80290d6:	6253      	str	r3, [r2, #36]	@ 0x24
            }
            ++fmt;
 80290d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80290da:	3301      	adds	r3, #1
 80290dc:	63bb      	str	r3, [r7, #56]	@ 0x38
        }

        /* Check [.precision] */
        lwi->m.precision = 0;
 80290de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80290e0:	2300      	movs	r3, #0
 80290e2:	6213      	str	r3, [r2, #32]
        if (*fmt == '.') { /* Precision flag is detected */
 80290e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80290e6:	781b      	ldrb	r3, [r3, #0]
 80290e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80290ea:	d129      	bne.n	8029140 <prv_format+0x1dc>
            lwi->m.flags.precision = 1;
 80290ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80290ee:	7f13      	ldrb	r3, [r2, #28]
 80290f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80290f4:	7713      	strb	r3, [r2, #28]
            if (*++fmt == '*') { /* Variable check */
 80290f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80290f8:	3301      	adds	r3, #1
 80290fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80290fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80290fe:	781b      	ldrb	r3, [r3, #0]
 8029100:	2b2a      	cmp	r3, #42	@ 0x2a
 8029102:	d10d      	bne.n	8029120 <prv_format+0x1bc>
                const int pr = (int)va_arg(arg, int);
 8029104:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8029106:	1d13      	adds	r3, r2, #4
 8029108:	633b      	str	r3, [r7, #48]	@ 0x30
 802910a:	6813      	ldr	r3, [r2, #0]
 802910c:	64bb      	str	r3, [r7, #72]	@ 0x48
                lwi->m.precision = pr > 0 ? pr : 0;
 802910e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8029110:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8029114:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8029116:	621a      	str	r2, [r3, #32]
                ++fmt;
 8029118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802911a:	3301      	adds	r3, #1
 802911c:	63bb      	str	r3, [r7, #56]	@ 0x38
 802911e:	e00f      	b.n	8029140 <prv_format+0x1dc>
            } else if (CHARISNUM(*fmt)) { /* Directly in the string */
 8029120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029122:	781b      	ldrb	r3, [r3, #0]
 8029124:	2b2f      	cmp	r3, #47	@ 0x2f
 8029126:	d90b      	bls.n	8029140 <prv_format+0x1dc>
 8029128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802912a:	781b      	ldrb	r3, [r3, #0]
 802912c:	2b39      	cmp	r3, #57	@ 0x39
 802912e:	d807      	bhi.n	8029140 <prv_format+0x1dc>
                lwi->m.precision = prv_parse_num(&fmt);
 8029130:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8029134:	4618      	mov	r0, r3
 8029136:	f7fe ffe4 	bl	8028102 <prv_parse_num>
 802913a:	4602      	mov	r2, r0
 802913c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802913e:	621a      	str	r2, [r3, #32]
            }
        }

        /* Check [length] */
        detected = 1;
 8029140:	2301      	movs	r3, #1
 8029142:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        switch (*fmt) {
 8029146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029148:	781b      	ldrb	r3, [r3, #0]
 802914a:	3b4c      	subs	r3, #76	@ 0x4c
 802914c:	2b2e      	cmp	r3, #46	@ 0x2e
 802914e:	f200 80a1 	bhi.w	8029294 <prv_format+0x330>
 8029152:	a201      	add	r2, pc, #4	@ (adr r2, 8029158 <prv_format+0x1f4>)
 8029154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8029158:	0802929d 	.word	0x0802929d
 802915c:	08029295 	.word	0x08029295
 8029160:	08029295 	.word	0x08029295
 8029164:	08029295 	.word	0x08029295
 8029168:	08029295 	.word	0x08029295
 802916c:	08029295 	.word	0x08029295
 8029170:	08029295 	.word	0x08029295
 8029174:	08029295 	.word	0x08029295
 8029178:	08029295 	.word	0x08029295
 802917c:	08029295 	.word	0x08029295
 8029180:	08029295 	.word	0x08029295
 8029184:	08029295 	.word	0x08029295
 8029188:	08029295 	.word	0x08029295
 802918c:	08029295 	.word	0x08029295
 8029190:	08029295 	.word	0x08029295
 8029194:	08029295 	.word	0x08029295
 8029198:	08029295 	.word	0x08029295
 802919c:	08029295 	.word	0x08029295
 80291a0:	08029295 	.word	0x08029295
 80291a4:	08029295 	.word	0x08029295
 80291a8:	08029295 	.word	0x08029295
 80291ac:	08029295 	.word	0x08029295
 80291b0:	08029295 	.word	0x08029295
 80291b4:	08029295 	.word	0x08029295
 80291b8:	08029295 	.word	0x08029295
 80291bc:	08029295 	.word	0x08029295
 80291c0:	08029295 	.word	0x08029295
 80291c4:	08029295 	.word	0x08029295
 80291c8:	08029215 	.word	0x08029215
 80291cc:	08029295 	.word	0x08029295
 80291d0:	08029283 	.word	0x08029283
 80291d4:	08029295 	.word	0x08029295
 80291d8:	08029243 	.word	0x08029243
 80291dc:	08029295 	.word	0x08029295
 80291e0:	08029295 	.word	0x08029295
 80291e4:	08029295 	.word	0x08029295
 80291e8:	08029295 	.word	0x08029295
 80291ec:	08029295 	.word	0x08029295
 80291f0:	08029295 	.word	0x08029295
 80291f4:	08029295 	.word	0x08029295
 80291f8:	0802929d 	.word	0x0802929d
 80291fc:	08029295 	.word	0x08029295
 8029200:	08029295 	.word	0x08029295
 8029204:	08029295 	.word	0x08029295
 8029208:	08029295 	.word	0x08029295
 802920c:	08029295 	.word	0x08029295
 8029210:	08029271 	.word	0x08029271
            case 'h':
                lwi->m.flags.char_short = 1;     /* Single h detected */
 8029214:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8029216:	7f4b      	ldrb	r3, [r1, #29]
 8029218:	2201      	movs	r2, #1
 802921a:	f362 0383 	bfi	r3, r2, #2, #2
 802921e:	774b      	strb	r3, [r1, #29]
                if (*++fmt == 'h') {             /* Does it follow by another h? */
 8029220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029222:	3301      	adds	r3, #1
 8029224:	63bb      	str	r3, [r7, #56]	@ 0x38
 8029226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029228:	781b      	ldrb	r3, [r3, #0]
 802922a:	2b68      	cmp	r3, #104	@ 0x68
 802922c:	d138      	bne.n	80292a0 <prv_format+0x33c>
                    lwi->m.flags.char_short = 2; /* Second h detected */
 802922e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8029230:	7f4b      	ldrb	r3, [r1, #29]
 8029232:	2202      	movs	r2, #2
 8029234:	f362 0383 	bfi	r3, r2, #2, #2
 8029238:	774b      	strb	r3, [r1, #29]
                    ++fmt;
 802923a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802923c:	3301      	adds	r3, #1
 802923e:	63bb      	str	r3, [r7, #56]	@ 0x38
                }
                break;
 8029240:	e02e      	b.n	80292a0 <prv_format+0x33c>
            case 'l':
                lwi->m.flags.longlong = 1;     /* Single l detected */
 8029242:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8029244:	7f4b      	ldrb	r3, [r1, #29]
 8029246:	2201      	movs	r2, #1
 8029248:	f362 0301 	bfi	r3, r2, #0, #2
 802924c:	774b      	strb	r3, [r1, #29]
                if (*++fmt == 'l') {           /* Does it follow by another l? */
 802924e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029250:	3301      	adds	r3, #1
 8029252:	63bb      	str	r3, [r7, #56]	@ 0x38
 8029254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029256:	781b      	ldrb	r3, [r3, #0]
 8029258:	2b6c      	cmp	r3, #108	@ 0x6c
 802925a:	d123      	bne.n	80292a4 <prv_format+0x340>
                    lwi->m.flags.longlong = 2; /* Second l detected */
 802925c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 802925e:	7f4b      	ldrb	r3, [r1, #29]
 8029260:	2202      	movs	r2, #2
 8029262:	f362 0301 	bfi	r3, r2, #0, #2
 8029266:	774b      	strb	r3, [r1, #29]
                    ++fmt;
 8029268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802926a:	3301      	adds	r3, #1
 802926c:	63bb      	str	r3, [r7, #56]	@ 0x38
                }
                break;
 802926e:	e019      	b.n	80292a4 <prv_format+0x340>
            case 'L': break;
            case 'z':
                lwi->m.flags.sz_t = 1; /* Size T flag */
 8029270:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8029272:	7f53      	ldrb	r3, [r2, #29]
 8029274:	f043 0310 	orr.w	r3, r3, #16
 8029278:	7753      	strb	r3, [r2, #29]
                ++fmt;
 802927a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802927c:	3301      	adds	r3, #1
 802927e:	63bb      	str	r3, [r7, #56]	@ 0x38
                break;
 8029280:	e011      	b.n	80292a6 <prv_format+0x342>
            case 'j':
                lwi->m.flags.umax_t = 1; /* uintmax_t flag */
 8029282:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8029284:	7f53      	ldrb	r3, [r2, #29]
 8029286:	f043 0320 	orr.w	r3, r3, #32
 802928a:	7753      	strb	r3, [r2, #29]
                ++fmt;
 802928c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802928e:	3301      	adds	r3, #1
 8029290:	63bb      	str	r3, [r7, #56]	@ 0x38
                break;
 8029292:	e008      	b.n	80292a6 <prv_format+0x342>
            case 't': break;
            default: detected = 0;
 8029294:	2300      	movs	r3, #0
 8029296:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 802929a:	e004      	b.n	80292a6 <prv_format+0x342>
            case 'L': break;
 802929c:	bf00      	nop
 802929e:	e002      	b.n	80292a6 <prv_format+0x342>
                break;
 80292a0:	bf00      	nop
 80292a2:	e000      	b.n	80292a6 <prv_format+0x342>
                break;
 80292a4:	bf00      	nop
        }

        /* Check type */
        lwi->m.type = *fmt + (char)((*fmt >= 'A' && *fmt <= 'Z') ? 0x20 : 0x00);
 80292a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80292a8:	781a      	ldrb	r2, [r3, #0]
 80292aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80292ac:	781b      	ldrb	r3, [r3, #0]
 80292ae:	2b40      	cmp	r3, #64	@ 0x40
 80292b0:	d905      	bls.n	80292be <prv_format+0x35a>
 80292b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80292b4:	781b      	ldrb	r3, [r3, #0]
 80292b6:	2b5a      	cmp	r3, #90	@ 0x5a
 80292b8:	d801      	bhi.n	80292be <prv_format+0x35a>
 80292ba:	2320      	movs	r3, #32
 80292bc:	e000      	b.n	80292c0 <prv_format+0x35c>
 80292be:	2300      	movs	r3, #0
 80292c0:	4413      	add	r3, r2
 80292c2:	b2db      	uxtb	r3, r3
 80292c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80292c6:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
        if (*fmt >= 'A' && *fmt <= 'Z') {
 80292ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80292cc:	781b      	ldrb	r3, [r3, #0]
 80292ce:	2b40      	cmp	r3, #64	@ 0x40
 80292d0:	d908      	bls.n	80292e4 <prv_format+0x380>
 80292d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80292d4:	781b      	ldrb	r3, [r3, #0]
 80292d6:	2b5a      	cmp	r3, #90	@ 0x5a
 80292d8:	d804      	bhi.n	80292e4 <prv_format+0x380>
            lwi->m.flags.uc = 1;
 80292da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80292dc:	7f53      	ldrb	r3, [r2, #29]
 80292de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80292e2:	7753      	strb	r3, [r2, #29]
        }
        switch (*fmt) {
 80292e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80292e6:	781b      	ldrb	r3, [r3, #0]
 80292e8:	3b25      	subs	r3, #37	@ 0x25
 80292ea:	2b53      	cmp	r3, #83	@ 0x53
 80292ec:	f200 82cb 	bhi.w	8029886 <prv_format+0x922>
 80292f0:	a201      	add	r2, pc, #4	@ (adr r2, 80292f8 <prv_format+0x394>)
 80292f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80292f6:	bf00      	nop
 80292f8:	08029739 	.word	0x08029739
 80292fc:	08029887 	.word	0x08029887
 8029300:	08029887 	.word	0x08029887
 8029304:	08029887 	.word	0x08029887
 8029308:	08029887 	.word	0x08029887
 802930c:	08029887 	.word	0x08029887
 8029310:	08029887 	.word	0x08029887
 8029314:	08029887 	.word	0x08029887
 8029318:	08029887 	.word	0x08029887
 802931c:	08029887 	.word	0x08029887
 8029320:	08029887 	.word	0x08029887
 8029324:	08029887 	.word	0x08029887
 8029328:	08029887 	.word	0x08029887
 802932c:	08029887 	.word	0x08029887
 8029330:	08029887 	.word	0x08029887
 8029334:	08029887 	.word	0x08029887
 8029338:	08029887 	.word	0x08029887
 802933c:	08029887 	.word	0x08029887
 8029340:	08029887 	.word	0x08029887
 8029344:	08029887 	.word	0x08029887
 8029348:	08029887 	.word	0x08029887
 802934c:	08029887 	.word	0x08029887
 8029350:	08029887 	.word	0x08029887
 8029354:	08029887 	.word	0x08029887
 8029358:	08029887 	.word	0x08029887
 802935c:	08029887 	.word	0x08029887
 8029360:	08029887 	.word	0x08029887
 8029364:	08029887 	.word	0x08029887
 8029368:	08029449 	.word	0x08029449
 802936c:	080294f9 	.word	0x080294f9
 8029370:	08029887 	.word	0x08029887
 8029374:	08029887 	.word	0x08029887
 8029378:	08029701 	.word	0x08029701
 802937c:	08029701 	.word	0x08029701
 8029380:	08029701 	.word	0x08029701
 8029384:	08029887 	.word	0x08029887
 8029388:	08029887 	.word	0x08029887
 802938c:	08029887 	.word	0x08029887
 8029390:	08029745 	.word	0x08029745
 8029394:	08029887 	.word	0x08029887
 8029398:	08029887 	.word	0x08029887
 802939c:	08029887 	.word	0x08029887
 80293a0:	08029887 	.word	0x08029887
 80293a4:	08029887 	.word	0x08029887
 80293a8:	08029887 	.word	0x08029887
 80293ac:	08029887 	.word	0x08029887
 80293b0:	08029887 	.word	0x08029887
 80293b4:	08029887 	.word	0x08029887
 80293b8:	08029887 	.word	0x08029887
 80293bc:	08029887 	.word	0x08029887
 80293c0:	08029887 	.word	0x08029887
 80293c4:	080294f9 	.word	0x080294f9
 80293c8:	08029887 	.word	0x08029887
 80293cc:	08029887 	.word	0x08029887
 80293d0:	08029887 	.word	0x08029887
 80293d4:	08029887 	.word	0x08029887
 80293d8:	08029887 	.word	0x08029887
 80293dc:	08029887 	.word	0x08029887
 80293e0:	08029887 	.word	0x08029887
 80293e4:	08029887 	.word	0x08029887
 80293e8:	08029449 	.word	0x08029449
 80293ec:	080294f9 	.word	0x080294f9
 80293f0:	08029461 	.word	0x08029461
 80293f4:	08029477 	.word	0x08029477
 80293f8:	08029701 	.word	0x08029701
 80293fc:	08029701 	.word	0x08029701
 8029400:	08029701 	.word	0x08029701
 8029404:	08029887 	.word	0x08029887
 8029408:	08029477 	.word	0x08029477
 802940c:	08029887 	.word	0x08029887
 8029410:	08029745 	.word	0x08029745
 8029414:	08029887 	.word	0x08029887
 8029418:	08029887 	.word	0x08029887
 802941c:	08029723 	.word	0x08029723
 8029420:	080294f9 	.word	0x080294f9
 8029424:	080296c5 	.word	0x080296c5
 8029428:	08029887 	.word	0x08029887
 802942c:	08029887 	.word	0x08029887
 8029430:	0802967b 	.word	0x0802967b
 8029434:	08029887 	.word	0x08029887
 8029438:	080294f9 	.word	0x080294f9
 802943c:	08029887 	.word	0x08029887
 8029440:	08029887 	.word	0x08029887
 8029444:	080294f9 	.word	0x080294f9
            case 'a':
            case 'A':
                /* Double in hexadecimal notation */
                (void)va_arg(arg, double);      /* Read argument to ignore it and move to next one */
 8029448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802944a:	3307      	adds	r3, #7
 802944c:	f023 0307 	bic.w	r3, r3, #7
 8029450:	3308      	adds	r3, #8
 8029452:	633b      	str	r3, [r7, #48]	@ 0x30
                prv_out_str_raw(lwi, "NaN", 3); /* Print string */
 8029454:	2203      	movs	r2, #3
 8029456:	4999      	ldr	r1, [pc, #612]	@ (80296bc <prv_format+0x758>)
 8029458:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 802945a:	f7fe ffcb 	bl	80283f4 <prv_out_str_raw>
                break;
 802945e:	e21d      	b.n	802989c <prv_format+0x938>
            case 'c': lwi->out_fn(lwi, (char)va_arg(arg, int)); break;
 8029460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8029462:	695c      	ldr	r4, [r3, #20]
 8029464:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8029466:	1d13      	adds	r3, r2, #4
 8029468:	633b      	str	r3, [r7, #48]	@ 0x30
 802946a:	6813      	ldr	r3, [r2, #0]
 802946c:	b2db      	uxtb	r3, r3
 802946e:	4619      	mov	r1, r3
 8029470:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8029472:	47a0      	blx	r4
 8029474:	e212      	b.n	802989c <prv_format+0x938>
#if LWPRINTF_CFG_SUPPORT_TYPE_INT
            case 'd':
            case 'i': {
                /* Check for different length parameters */
                lwi->m.base = 10;
 8029476:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8029478:	230a      	movs	r3, #10
 802947a:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                if (lwi->m.flags.longlong == 0) {
 802947e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8029480:	7f5b      	ldrb	r3, [r3, #29]
 8029482:	f003 0303 	and.w	r3, r3, #3
 8029486:	b2db      	uxtb	r3, r3
 8029488:	2b00      	cmp	r3, #0
 802948a:	d10c      	bne.n	80294a6 <prv_format+0x542>
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed int));
 802948c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 802948e:	1d13      	adds	r3, r2, #4
 8029490:	633b      	str	r3, [r7, #48]	@ 0x30
 8029492:	6813      	ldr	r3, [r2, #0]
 8029494:	17da      	asrs	r2, r3, #31
 8029496:	62bb      	str	r3, [r7, #40]	@ 0x28
 8029498:	62fa      	str	r2, [r7, #44]	@ 0x2c
 802949a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 802949e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80294a0:	f7ff f85f 	bl	8028562 <prv_longest_signed_int_to_str>
#if LWPRINTF_CFG_SUPPORT_LONG_LONG
                } else if (lwi->m.flags.longlong == 2) {
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed long long int));
#endif /* LWPRINTF_CFG_SUPPORT_LONG_LONG */
                }
                break;
 80294a4:	e1f7      	b.n	8029896 <prv_format+0x932>
                } else if (lwi->m.flags.longlong == 1) {
 80294a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80294a8:	7f5b      	ldrb	r3, [r3, #29]
 80294aa:	f003 0303 	and.w	r3, r3, #3
 80294ae:	b2db      	uxtb	r3, r3
 80294b0:	2b01      	cmp	r3, #1
 80294b2:	d10c      	bne.n	80294ce <prv_format+0x56a>
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed long int));
 80294b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80294b6:	1d13      	adds	r3, r2, #4
 80294b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80294ba:	6813      	ldr	r3, [r2, #0]
 80294bc:	17da      	asrs	r2, r3, #31
 80294be:	623b      	str	r3, [r7, #32]
 80294c0:	627a      	str	r2, [r7, #36]	@ 0x24
 80294c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80294c6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80294c8:	f7ff f84b 	bl	8028562 <prv_longest_signed_int_to_str>
                break;
 80294cc:	e1e3      	b.n	8029896 <prv_format+0x932>
                } else if (lwi->m.flags.longlong == 2) {
 80294ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80294d0:	7f5b      	ldrb	r3, [r3, #29]
 80294d2:	f003 0303 	and.w	r3, r3, #3
 80294d6:	b2db      	uxtb	r3, r3
 80294d8:	2b02      	cmp	r3, #2
 80294da:	f040 81dc 	bne.w	8029896 <prv_format+0x932>
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed long long int));
 80294de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80294e0:	3307      	adds	r3, #7
 80294e2:	f023 0207 	bic.w	r2, r3, #7
 80294e6:	f102 0308 	add.w	r3, r2, #8
 80294ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80294ec:	e9d2 2300 	ldrd	r2, r3, [r2]
 80294f0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80294f2:	f7ff f836 	bl	8028562 <prv_longest_signed_int_to_str>
                break;
 80294f6:	e1ce      	b.n	8029896 <prv_format+0x932>
            case 'B':
            case 'o':
            case 'u':
            case 'x':
            case 'X':
                if (*fmt == 'b' || *fmt == 'B') {
 80294f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80294fa:	781b      	ldrb	r3, [r3, #0]
 80294fc:	2b62      	cmp	r3, #98	@ 0x62
 80294fe:	d003      	beq.n	8029508 <prv_format+0x5a4>
 8029500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029502:	781b      	ldrb	r3, [r3, #0]
 8029504:	2b42      	cmp	r3, #66	@ 0x42
 8029506:	d104      	bne.n	8029512 <prv_format+0x5ae>
                    lwi->m.base = 2;
 8029508:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802950a:	2302      	movs	r3, #2
 802950c:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 8029510:	e01d      	b.n	802954e <prv_format+0x5ea>
                } else if (*fmt == 'o') {
 8029512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029514:	781b      	ldrb	r3, [r3, #0]
 8029516:	2b6f      	cmp	r3, #111	@ 0x6f
 8029518:	d104      	bne.n	8029524 <prv_format+0x5c0>
                    lwi->m.base = 8;
 802951a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802951c:	2308      	movs	r3, #8
 802951e:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 8029522:	e014      	b.n	802954e <prv_format+0x5ea>
                } else if (*fmt == 'u') {
 8029524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029526:	781b      	ldrb	r3, [r3, #0]
 8029528:	2b75      	cmp	r3, #117	@ 0x75
 802952a:	d104      	bne.n	8029536 <prv_format+0x5d2>
                    lwi->m.base = 10;
 802952c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802952e:	230a      	movs	r3, #10
 8029530:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 8029534:	e00b      	b.n	802954e <prv_format+0x5ea>
                } else if (*fmt == 'x' || *fmt == 'X') {
 8029536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029538:	781b      	ldrb	r3, [r3, #0]
 802953a:	2b78      	cmp	r3, #120	@ 0x78
 802953c:	d003      	beq.n	8029546 <prv_format+0x5e2>
 802953e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029540:	781b      	ldrb	r3, [r3, #0]
 8029542:	2b58      	cmp	r3, #88	@ 0x58
 8029544:	d103      	bne.n	802954e <prv_format+0x5ea>
                    lwi->m.base = 16;
 8029546:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8029548:	2310      	movs	r3, #16
 802954a:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                }
                lwi->m.flags.space = 0; /* Space flag has no meaning here */
 802954e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8029550:	7f13      	ldrb	r3, [r2, #28]
 8029552:	f023 0304 	bic.w	r3, r3, #4
 8029556:	7713      	strb	r3, [r2, #28]

                /* Check for different length parameters */
                if (0) {

                } else if (lwi->m.flags.sz_t) {
 8029558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802955a:	7f5b      	ldrb	r3, [r3, #29]
 802955c:	f003 0310 	and.w	r3, r3, #16
 8029560:	b2db      	uxtb	r3, r3
 8029562:	2b00      	cmp	r3, #0
 8029564:	d00c      	beq.n	8029580 <prv_format+0x61c>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, size_t));
 8029566:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8029568:	1d13      	adds	r3, r2, #4
 802956a:	633b      	str	r3, [r7, #48]	@ 0x30
 802956c:	6813      	ldr	r3, [r2, #0]
 802956e:	2200      	movs	r2, #0
 8029570:	61bb      	str	r3, [r7, #24]
 8029572:	61fa      	str	r2, [r7, #28]
 8029574:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8029578:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 802957a:	f7fe ff71 	bl	8028460 <prv_longest_unsigned_int_to_str>
#if LWPRINTF_CFG_SUPPORT_LONG_LONG
                } else if (lwi->m.flags.longlong == 2) {
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, unsigned long long int));
#endif /* LWPRINTF_CFG_SUPPORT_LONG_LONG */
                }
                break;
 802957e:	e18c      	b.n	802989a <prv_format+0x936>
                } else if (lwi->m.flags.umax_t) {
 8029580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8029582:	7f5b      	ldrb	r3, [r3, #29]
 8029584:	f003 0320 	and.w	r3, r3, #32
 8029588:	b2db      	uxtb	r3, r3
 802958a:	2b00      	cmp	r3, #0
 802958c:	d00c      	beq.n	80295a8 <prv_format+0x644>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, uintmax_t));
 802958e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8029590:	3307      	adds	r3, #7
 8029592:	f023 0207 	bic.w	r2, r3, #7
 8029596:	f102 0308 	add.w	r3, r2, #8
 802959a:	633b      	str	r3, [r7, #48]	@ 0x30
 802959c:	e9d2 2300 	ldrd	r2, r3, [r2]
 80295a0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80295a2:	f7fe ff5d 	bl	8028460 <prv_longest_unsigned_int_to_str>
                break;
 80295a6:	e178      	b.n	802989a <prv_format+0x936>
                } else if (lwi->m.flags.longlong == 0 || lwi->m.base == 2) {
 80295a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80295aa:	7f5b      	ldrb	r3, [r3, #29]
 80295ac:	f003 0303 	and.w	r3, r3, #3
 80295b0:	b2db      	uxtb	r3, r3
 80295b2:	2b00      	cmp	r3, #0
 80295b4:	d004      	beq.n	80295c0 <prv_format+0x65c>
 80295b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80295b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80295bc:	2b02      	cmp	r3, #2
 80295be:	d133      	bne.n	8029628 <prv_format+0x6c4>
                    uint_maxtype_t v = va_arg(arg, unsigned int);
 80295c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80295c2:	1d13      	adds	r3, r2, #4
 80295c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80295c6:	6813      	ldr	r3, [r2, #0]
 80295c8:	2200      	movs	r2, #0
 80295ca:	603b      	str	r3, [r7, #0]
 80295cc:	607a      	str	r2, [r7, #4]
 80295ce:	e9d7 3400 	ldrd	r3, r4, [r7]
 80295d2:	e9c7 3418 	strd	r3, r4, [r7, #96]	@ 0x60
                    switch (lwi->m.flags.char_short) {
 80295d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80295d8:	7f5b      	ldrb	r3, [r3, #29]
 80295da:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80295de:	b2db      	uxtb	r3, r3
 80295e0:	2b01      	cmp	r3, #1
 80295e2:	d00a      	beq.n	80295fa <prv_format+0x696>
 80295e4:	2b02      	cmp	r3, #2
 80295e6:	d111      	bne.n	802960c <prv_format+0x6a8>
                        case 2: v = (uint_maxtype_t)((unsigned char)v); break;
 80295e8:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80295ec:	b2db      	uxtb	r3, r3
 80295ee:	2200      	movs	r2, #0
 80295f0:	469a      	mov	sl, r3
 80295f2:	4693      	mov	fp, r2
 80295f4:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
 80295f8:	e00f      	b.n	802961a <prv_format+0x6b6>
                        case 1: v = (uint_maxtype_t)((unsigned short int)v); break;
 80295fa:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80295fe:	b29b      	uxth	r3, r3
 8029600:	2200      	movs	r2, #0
 8029602:	461d      	mov	r5, r3
 8029604:	4616      	mov	r6, r2
 8029606:	e9c7 5618 	strd	r5, r6, [r7, #96]	@ 0x60
 802960a:	e006      	b.n	802961a <prv_format+0x6b6>
                        default: v = (uint_maxtype_t)((unsigned int)v); break;
 802960c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 802960e:	2200      	movs	r2, #0
 8029610:	4698      	mov	r8, r3
 8029612:	4691      	mov	r9, r2
 8029614:	e9c7 8918 	strd	r8, r9, [r7, #96]	@ 0x60
 8029618:	bf00      	nop
                    prv_longest_unsigned_int_to_str(lwi, v);
 802961a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 802961e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8029620:	f7fe ff1e 	bl	8028460 <prv_longest_unsigned_int_to_str>
                } else if (lwi->m.flags.longlong == 0 || lwi->m.base == 2) {
 8029624:	bf00      	nop
                break;
 8029626:	e138      	b.n	802989a <prv_format+0x936>
                } else if (lwi->m.flags.longlong == 1) {
 8029628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802962a:	7f5b      	ldrb	r3, [r3, #29]
 802962c:	f003 0303 	and.w	r3, r3, #3
 8029630:	b2db      	uxtb	r3, r3
 8029632:	2b01      	cmp	r3, #1
 8029634:	d10c      	bne.n	8029650 <prv_format+0x6ec>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, unsigned long int));
 8029636:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8029638:	1d13      	adds	r3, r2, #4
 802963a:	633b      	str	r3, [r7, #48]	@ 0x30
 802963c:	6813      	ldr	r3, [r2, #0]
 802963e:	2200      	movs	r2, #0
 8029640:	613b      	str	r3, [r7, #16]
 8029642:	617a      	str	r2, [r7, #20]
 8029644:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8029648:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 802964a:	f7fe ff09 	bl	8028460 <prv_longest_unsigned_int_to_str>
                break;
 802964e:	e124      	b.n	802989a <prv_format+0x936>
                } else if (lwi->m.flags.longlong == 2) {
 8029650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8029652:	7f5b      	ldrb	r3, [r3, #29]
 8029654:	f003 0303 	and.w	r3, r3, #3
 8029658:	b2db      	uxtb	r3, r3
 802965a:	2b02      	cmp	r3, #2
 802965c:	f040 811d 	bne.w	802989a <prv_format+0x936>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, unsigned long long int));
 8029660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8029662:	3307      	adds	r3, #7
 8029664:	f023 0207 	bic.w	r2, r3, #7
 8029668:	f102 0308 	add.w	r3, r2, #8
 802966c:	633b      	str	r3, [r7, #48]	@ 0x30
 802966e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8029672:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8029674:	f7fe fef4 	bl	8028460 <prv_longest_unsigned_int_to_str>
                break;
 8029678:	e10f      	b.n	802989a <prv_format+0x936>
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_INT */
#if LWPRINTF_CFG_SUPPORT_TYPE_STRING
            case 's': {
                const char* b = va_arg(arg, const char*);
 802967a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 802967c:	1d13      	adds	r3, r2, #4
 802967e:	633b      	str	r3, [r7, #48]	@ 0x30
 8029680:	6813      	ldr	r3, [r2, #0]
 8029682:	65fb      	str	r3, [r7, #92]	@ 0x5c
                if (b == NULL) {
 8029684:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8029686:	2b00      	cmp	r3, #0
 8029688:	d101      	bne.n	802968e <prv_format+0x72a>
                    b = "(null)";
 802968a:	4b0d      	ldr	r3, [pc, #52]	@ (80296c0 <prv_format+0x75c>)
 802968c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                }

                /* Output string up to maximum buffer. If user provides lower buffer size, write will not write to it
                    but it will still calculate "would be" length */
                prv_out_str(lwi, b, prv_strnlen(b, lwi->m.flags.precision ? (size_t)lwi->m.precision : (SIZE_MAX)));
 802968e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8029690:	7f1b      	ldrb	r3, [r3, #28]
 8029692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8029696:	b2db      	uxtb	r3, r3
 8029698:	2b00      	cmp	r3, #0
 802969a:	d002      	beq.n	80296a2 <prv_format+0x73e>
 802969c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802969e:	6a1b      	ldr	r3, [r3, #32]
 80296a0:	e001      	b.n	80296a6 <prv_format+0x742>
 80296a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80296a6:	4619      	mov	r1, r3
 80296a8:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80296aa:	f7fe ff7b 	bl	80285a4 <prv_strnlen>
 80296ae:	4603      	mov	r3, r0
 80296b0:	461a      	mov	r2, r3
 80296b2:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80296b4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80296b6:	f7fe febb 	bl	8028430 <prv_out_str>
                break;
 80296ba:	e0ef      	b.n	802989c <prv_format+0x938>
 80296bc:	0803029c 	.word	0x0803029c
 80296c0:	080302a0 	.word	0x080302a0
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_STRING */
#if LWPRINTF_CFG_SUPPORT_TYPE_POINTER
            case 'p': {
                lwi->m.base = 16;      /* Go to hex format */
 80296c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80296c6:	2310      	movs	r3, #16
 80296c8:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                lwi->m.flags.uc = 0;   /* Uppercase characters */
 80296cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80296ce:	7f53      	ldrb	r3, [r2, #29]
 80296d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80296d4:	7753      	strb	r3, [r2, #29]
                lwi->m.flags.zero = 1; /* Zero padding */
 80296d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80296d8:	7f13      	ldrb	r3, [r2, #28]
 80296da:	f043 0308 	orr.w	r3, r3, #8
 80296de:	7713      	strb	r3, [r2, #28]
                lwi->m.width =
 80296e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80296e2:	2308      	movs	r3, #8
 80296e4:	6253      	str	r3, [r2, #36]	@ 0x24
                    sizeof(uintptr_t) * 2; /* Number is in hex format and byte is represented with 2 letters */

                prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, uintptr_t));
 80296e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80296e8:	1d13      	adds	r3, r2, #4
 80296ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80296ec:	6813      	ldr	r3, [r2, #0]
 80296ee:	2200      	movs	r2, #0
 80296f0:	60bb      	str	r3, [r7, #8]
 80296f2:	60fa      	str	r2, [r7, #12]
 80296f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80296f8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80296fa:	f7fe feb1 	bl	8028460 <prv_longest_unsigned_int_to_str>
                break;
 80296fe:	e0cd      	b.n	802989c <prv_format+0x938>
            case 'E':
            case 'g':
            case 'G':
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
                /* Double number in different format. Final output depends on type of format */
                prv_double_to_str(lwi, (double)va_arg(arg, double));
 8029700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8029702:	3307      	adds	r3, #7
 8029704:	f023 0207 	bic.w	r2, r3, #7
 8029708:	f102 0308 	add.w	r3, r2, #8
 802970c:	633b      	str	r3, [r7, #48]	@ 0x30
 802970e:	ed92 7b00 	vldr	d7, [r2]
 8029712:	eeb0 0a47 	vmov.f32	s0, s14
 8029716:	eef0 0a67 	vmov.f32	s1, s15
 802971a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 802971c:	f7ff f8c0 	bl	80288a0 <prv_double_to_str>
                break;
 8029720:	e0bc      	b.n	802989c <prv_format+0x938>
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_FLOAT */
            case 'n': {
                int* ptr = (void*)va_arg(arg, int*);
 8029722:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8029724:	1d13      	adds	r3, r2, #4
 8029726:	633b      	str	r3, [r7, #48]	@ 0x30
 8029728:	6813      	ldr	r3, [r2, #0]
 802972a:	647b      	str	r3, [r7, #68]	@ 0x44
                *ptr = (int)lwi->n_len; /* Write current length */
 802972c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802972e:	691b      	ldr	r3, [r3, #16]
 8029730:	461a      	mov	r2, r3
 8029732:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8029734:	601a      	str	r2, [r3, #0]

                break;
 8029736:	e0b1      	b.n	802989c <prv_format+0x938>
            }
            case '%': lwi->out_fn(lwi, '%'); break;
 8029738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802973a:	695b      	ldr	r3, [r3, #20]
 802973c:	2125      	movs	r1, #37	@ 0x25
 802973e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8029740:	4798      	blx	r3
 8029742:	e0ab      	b.n	802989c <prv_format+0x938>
             * char arr[] = {0, 1, 2, 3, 255};
             * "%5K" would produce 00010203FF
             */
            case 'k':
            case 'K': {
                unsigned char* ptr =
 8029744:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8029746:	1d13      	adds	r3, r2, #4
 8029748:	633b      	str	r3, [r7, #48]	@ 0x30
 802974a:	6813      	ldr	r3, [r2, #0]
 802974c:	65bb      	str	r3, [r7, #88]	@ 0x58
                    (void*)va_arg(arg, unsigned char*); /* Get input parameter as unsigned char pointer */
                int len = lwi->m.width, full_width;
 802974e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8029750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8029752:	643b      	str	r3, [r7, #64]	@ 0x40
                uint8_t is_space = lwi->m.flags.space == 1;
 8029754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8029756:	7f1b      	ldrb	r3, [r3, #28]
 8029758:	f003 0304 	and.w	r3, r3, #4
 802975c:	b2db      	uxtb	r3, r3
 802975e:	2b00      	cmp	r3, #0
 8029760:	bf14      	ite	ne
 8029762:	2301      	movne	r3, #1
 8029764:	2300      	moveq	r3, #0
 8029766:	b2db      	uxtb	r3, r3
 8029768:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

                if (ptr == NULL || len == 0) {
 802976c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 802976e:	2b00      	cmp	r3, #0
 8029770:	f000 8094 	beq.w	802989c <prv_format+0x938>
 8029774:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8029776:	2b00      	cmp	r3, #0
 8029778:	f000 8090 	beq.w	802989c <prv_format+0x938>
                    break;
                }

                lwi->m.flags.zero = 1;  /* Prepend with zeros if necessary */
 802977c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802977e:	7f13      	ldrb	r3, [r2, #28]
 8029780:	f043 0308 	orr.w	r3, r3, #8
 8029784:	7713      	strb	r3, [r2, #28]
                lwi->m.width = 0;       /* No width parameter */
 8029786:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8029788:	2300      	movs	r3, #0
 802978a:	6253      	str	r3, [r2, #36]	@ 0x24
                lwi->m.base = 16;       /* Hex format */
 802978c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802978e:	2310      	movs	r3, #16
 8029790:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                lwi->m.flags.space = 0; /* Delete any flag for space */
 8029794:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8029796:	7f13      	ldrb	r3, [r2, #28]
 8029798:	f023 0304 	bic.w	r3, r3, #4
 802979c:	7713      	strb	r3, [r2, #28]

                /* Full width of digits to print */
                full_width = len * (2 + (int)is_space);
 802979e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80297a2:	1c9a      	adds	r2, r3, #2
 80297a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80297a6:	fb02 f303 	mul.w	r3, r2, r3
 80297aa:	657b      	str	r3, [r7, #84]	@ 0x54
                if (is_space && full_width > 0) {
 80297ac:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80297b0:	2b00      	cmp	r3, #0
 80297b2:	d005      	beq.n	80297c0 <prv_format+0x85c>
 80297b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80297b6:	2b00      	cmp	r3, #0
 80297b8:	dd02      	ble.n	80297c0 <prv_format+0x85c>
                    --full_width; /* Remove space after last number */
 80297ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80297bc:	3b01      	subs	r3, #1
 80297be:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Output byte by byte w/o hex prefix */
                prv_out_str_before(lwi, full_width);
 80297c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80297c2:	4619      	mov	r1, r3
 80297c4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80297c6:	f7fe fcc5 	bl	8028154 <prv_out_str_before>
                for (int i = 0; i < len; ++i, ++ptr) {
 80297ca:	2300      	movs	r3, #0
 80297cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80297ce:	e050      	b.n	8029872 <prv_format+0x90e>
                    uint8_t d;

                    d = (*ptr >> 0x04) & 0x0F; /* Print MSB */
 80297d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80297d2:	781b      	ldrb	r3, [r3, #0]
 80297d4:	091b      	lsrs	r3, r3, #4
 80297d6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
                    lwi->out_fn(lwi, (char)(d) + (char)(d >= 10 ? ((lwi->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 80297da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80297dc:	695c      	ldr	r4, [r3, #20]
 80297de:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80297e2:	2b09      	cmp	r3, #9
 80297e4:	d90a      	bls.n	80297fc <prv_format+0x898>
 80297e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80297e8:	7f5b      	ldrb	r3, [r3, #29]
 80297ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80297ee:	b2db      	uxtb	r3, r3
 80297f0:	2b00      	cmp	r3, #0
 80297f2:	d001      	beq.n	80297f8 <prv_format+0x894>
 80297f4:	2237      	movs	r2, #55	@ 0x37
 80297f6:	e002      	b.n	80297fe <prv_format+0x89a>
 80297f8:	2257      	movs	r2, #87	@ 0x57
 80297fa:	e000      	b.n	80297fe <prv_format+0x89a>
 80297fc:	2230      	movs	r2, #48	@ 0x30
 80297fe:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8029802:	4413      	add	r3, r2
 8029804:	b2db      	uxtb	r3, r3
 8029806:	4619      	mov	r1, r3
 8029808:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 802980a:	47a0      	blx	r4
                    d = *ptr & 0x0F; /* Print LSB */
 802980c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 802980e:	781b      	ldrb	r3, [r3, #0]
 8029810:	f003 030f 	and.w	r3, r3, #15
 8029814:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
                    lwi->out_fn(lwi, (char)(d) + (char)(d >= 10 ? ((lwi->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 8029818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802981a:	695c      	ldr	r4, [r3, #20]
 802981c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8029820:	2b09      	cmp	r3, #9
 8029822:	d90a      	bls.n	802983a <prv_format+0x8d6>
 8029824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8029826:	7f5b      	ldrb	r3, [r3, #29]
 8029828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802982c:	b2db      	uxtb	r3, r3
 802982e:	2b00      	cmp	r3, #0
 8029830:	d001      	beq.n	8029836 <prv_format+0x8d2>
 8029832:	2237      	movs	r2, #55	@ 0x37
 8029834:	e002      	b.n	802983c <prv_format+0x8d8>
 8029836:	2257      	movs	r2, #87	@ 0x57
 8029838:	e000      	b.n	802983c <prv_format+0x8d8>
 802983a:	2230      	movs	r2, #48	@ 0x30
 802983c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8029840:	4413      	add	r3, r2
 8029842:	b2db      	uxtb	r3, r3
 8029844:	4619      	mov	r1, r3
 8029846:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8029848:	47a0      	blx	r4

                    if (is_space && i < (len - 1)) {
 802984a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 802984e:	2b00      	cmp	r3, #0
 8029850:	d009      	beq.n	8029866 <prv_format+0x902>
 8029852:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8029854:	1e5a      	subs	r2, r3, #1
 8029856:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8029858:	4293      	cmp	r3, r2
 802985a:	da04      	bge.n	8029866 <prv_format+0x902>
                        lwi->out_fn(lwi, ' '); /* Generate space between numbers */
 802985c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802985e:	695b      	ldr	r3, [r3, #20]
 8029860:	2120      	movs	r1, #32
 8029862:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8029864:	4798      	blx	r3
                for (int i = 0; i < len; ++i, ++ptr) {
 8029866:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8029868:	3301      	adds	r3, #1
 802986a:	653b      	str	r3, [r7, #80]	@ 0x50
 802986c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 802986e:	3301      	adds	r3, #1
 8029870:	65bb      	str	r3, [r7, #88]	@ 0x58
 8029872:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8029874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8029876:	429a      	cmp	r2, r3
 8029878:	dbaa      	blt.n	80297d0 <prv_format+0x86c>
                    }
                }
                prv_out_str_after(lwi, full_width);
 802987a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 802987c:	4619      	mov	r1, r3
 802987e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8029880:	f7fe fd96 	bl	80283b0 <prv_out_str_after>
                break;
 8029884:	e00a      	b.n	802989c <prv_format+0x938>
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_BYTE_ARRAY */
            default: lwi->out_fn(lwi, *fmt);
 8029886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8029888:	695a      	ldr	r2, [r3, #20]
 802988a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802988c:	781b      	ldrb	r3, [r3, #0]
 802988e:	4619      	mov	r1, r3
 8029890:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8029892:	4790      	blx	r2
 8029894:	e002      	b.n	802989c <prv_format+0x938>
                break;
 8029896:	bf00      	nop
 8029898:	e000      	b.n	802989c <prv_format+0x938>
                break;
 802989a:	bf00      	nop
        }
        ++fmt;
 802989c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802989e:	3301      	adds	r3, #1
 80298a0:	63bb      	str	r3, [r7, #56]	@ 0x38
    while (fmt != NULL && *fmt != '\0') {
 80298a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80298a4:	2b00      	cmp	r3, #0
 80298a6:	d006      	beq.n	80298b6 <prv_format+0x952>
 80298a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80298aa:	781b      	ldrb	r3, [r3, #0]
 80298ac:	2b00      	cmp	r3, #0
 80298ae:	f47f ab67 	bne.w	8028f80 <prv_format+0x1c>
 80298b2:	e000      	b.n	80298b6 <prv_format+0x952>
            break;
 80298b4:	bf00      	nop
    }
    lwi->out_fn(lwi, '\0'); /* Output last zero number */
 80298b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80298b8:	695b      	ldr	r3, [r3, #20]
 80298ba:	2100      	movs	r1, #0
 80298bc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80298be:	4798      	blx	r3
#if LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT
    if (IS_PRINT_MODE(lwi)) { /* Mutex only for print operation */
        lwprintf_sys_mutex_release(&lwi->lwobj->mutex);
    }
#endif /* LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT */
    return 1;
 80298c0:	2301      	movs	r3, #1
}
 80298c2:	4618      	mov	r0, r3
 80298c4:	3774      	adds	r7, #116	@ 0x74
 80298c6:	46bd      	mov	sp, r7
 80298c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080298cc <lwprintf_init_ex>:
 *                      as system mutex isn't needed. All formatting functions (with print being an exception)
 *                      are thread safe. Library utilizes stack-based variables
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwprintf_init_ex(lwprintf_t* lwobj, lwprintf_output_fn out_fn) {
 80298cc:	b480      	push	{r7}
 80298ce:	b083      	sub	sp, #12
 80298d0:	af00      	add	r7, sp, #0
 80298d2:	6078      	str	r0, [r7, #4]
 80298d4:	6039      	str	r1, [r7, #0]
    LWPRINTF_GET_LWOBJ(lwobj)->out_fn = out_fn;
 80298d6:	687b      	ldr	r3, [r7, #4]
 80298d8:	2b00      	cmp	r3, #0
 80298da:	d001      	beq.n	80298e0 <lwprintf_init_ex+0x14>
 80298dc:	687b      	ldr	r3, [r7, #4]
 80298de:	e000      	b.n	80298e2 <lwprintf_init_ex+0x16>
 80298e0:	4b04      	ldr	r3, [pc, #16]	@ (80298f4 <lwprintf_init_ex+0x28>)
 80298e2:	683a      	ldr	r2, [r7, #0]
 80298e4:	601a      	str	r2, [r3, #0]
        && (lwprintf_sys_mutex_isvalid(&LWPRINTF_GET_LWOBJ(lwobj)->mutex)
            || !lwprintf_sys_mutex_create(&LWPRINTF_GET_LWOBJ(lwobj)->mutex))) {
        return 0;
    }
#endif /* LWPRINTF_CFG_OS */
    return 1;
 80298e6:	2301      	movs	r3, #1
}
 80298e8:	4618      	mov	r0, r3
 80298ea:	370c      	adds	r7, #12
 80298ec:	46bd      	mov	sp, r7
 80298ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80298f2:	4770      	bx	lr
 80298f4:	20000134 	.word	0x20000134

080298f8 <lwprintf_vprintf_ex>:
 *                      `va_list` is a special type defined in `<cstdarg>`.
 * \return          The number of characters that would have been written if `n` had been sufficiently large,
 *                      not counting the terminating null character.
 */
int
lwprintf_vprintf_ex(lwprintf_t* const lwobj, const char* format, va_list arg) {
 80298f8:	b580      	push	{r7, lr}
 80298fa:	b090      	sub	sp, #64	@ 0x40
 80298fc:	af00      	add	r7, sp, #0
 80298fe:	60f8      	str	r0, [r7, #12]
 8029900:	60b9      	str	r1, [r7, #8]
 8029902:	607a      	str	r2, [r7, #4]
    lwprintf_int_t fobj = {
 8029904:	f107 0314 	add.w	r3, r7, #20
 8029908:	222c      	movs	r2, #44	@ 0x2c
 802990a:	2100      	movs	r1, #0
 802990c:	4618      	mov	r0, r3
 802990e:	f006 f81d 	bl	802f94c <memset>
        .lwobj = LWPRINTF_GET_LWOBJ(lwobj),
 8029912:	68fb      	ldr	r3, [r7, #12]
 8029914:	2b00      	cmp	r3, #0
 8029916:	d001      	beq.n	802991c <lwprintf_vprintf_ex+0x24>
 8029918:	68fb      	ldr	r3, [r7, #12]
 802991a:	e000      	b.n	802991e <lwprintf_vprintf_ex+0x26>
 802991c:	4b0d      	ldr	r3, [pc, #52]	@ (8029954 <lwprintf_vprintf_ex+0x5c>)
    lwprintf_int_t fobj = {
 802991e:	617b      	str	r3, [r7, #20]
 8029920:	68bb      	ldr	r3, [r7, #8]
 8029922:	61bb      	str	r3, [r7, #24]
 8029924:	4b0c      	ldr	r3, [pc, #48]	@ (8029958 <lwprintf_vprintf_ex+0x60>)
 8029926:	62bb      	str	r3, [r7, #40]	@ 0x28
        .fmt = format,
        .buff = NULL,
        .buff_size = 0,
    };
    /* For direct print, output function must be set by user */
    if (fobj.lwobj->out_fn == NULL) {
 8029928:	697b      	ldr	r3, [r7, #20]
 802992a:	681b      	ldr	r3, [r3, #0]
 802992c:	2b00      	cmp	r3, #0
 802992e:	d101      	bne.n	8029934 <lwprintf_vprintf_ex+0x3c>
        return 0;
 8029930:	2300      	movs	r3, #0
 8029932:	e00b      	b.n	802994c <lwprintf_vprintf_ex+0x54>
    }
    if (prv_format(&fobj, arg)) {
 8029934:	f107 0314 	add.w	r3, r7, #20
 8029938:	6879      	ldr	r1, [r7, #4]
 802993a:	4618      	mov	r0, r3
 802993c:	f7ff fb12 	bl	8028f64 <prv_format>
 8029940:	4603      	mov	r3, r0
 8029942:	2b00      	cmp	r3, #0
 8029944:	d001      	beq.n	802994a <lwprintf_vprintf_ex+0x52>
        return (int)fobj.n_len;
 8029946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8029948:	e000      	b.n	802994c <lwprintf_vprintf_ex+0x54>
    }
    return 0;
 802994a:	2300      	movs	r3, #0
}
 802994c:	4618      	mov	r0, r3
 802994e:	3740      	adds	r7, #64	@ 0x40
 8029950:	46bd      	mov	sp, r7
 8029952:	bd80      	pop	{r7, pc}
 8029954:	20000134 	.word	0x20000134
 8029958:	080280ad 	.word	0x080280ad

0802995c <stm32_log_init>:
#include "main.h"

static lwprintf_t debug;

uint8_t stm32_log_init(lwprintf_output_fn out_fn)
{
 802995c:	b580      	push	{r7, lr}
 802995e:	b082      	sub	sp, #8
 8029960:	af00      	add	r7, sp, #0
 8029962:	6078      	str	r0, [r7, #4]

	if(out_fn == NULL)
 8029964:	687b      	ldr	r3, [r7, #4]
 8029966:	2b00      	cmp	r3, #0
 8029968:	d104      	bne.n	8029974 <stm32_log_init+0x18>
	{
		lwprintf_init_ex(&debug, stm32_log_out);
 802996a:	4907      	ldr	r1, [pc, #28]	@ (8029988 <stm32_log_init+0x2c>)
 802996c:	4807      	ldr	r0, [pc, #28]	@ (802998c <stm32_log_init+0x30>)
 802996e:	f7ff ffad 	bl	80298cc <lwprintf_init_ex>
 8029972:	e003      	b.n	802997c <stm32_log_init+0x20>
	}
	else
	{
		lwprintf_init_ex(&debug, out_fn);
 8029974:	6879      	ldr	r1, [r7, #4]
 8029976:	4805      	ldr	r0, [pc, #20]	@ (802998c <stm32_log_init+0x30>)
 8029978:	f7ff ffa8 	bl	80298cc <lwprintf_init_ex>
	}
	return 0;
 802997c:	2300      	movs	r3, #0

}
 802997e:	4618      	mov	r0, r3
 8029980:	3708      	adds	r7, #8
 8029982:	46bd      	mov	sp, r7
 8029984:	bd80      	pop	{r7, pc}
 8029986:	bf00      	nop
 8029988:	0802a729 	.word	0x0802a729
 802998c:	2000013c 	.word	0x2000013c

08029990 <stm32_log_timestamp>:
// Funcin para obtener la marca de tiempo (adapta segn sea necesario)
__attribute__((weak)) uint32_t stm32_log_timestamp(void) {
 8029990:	b580      	push	{r7, lr}
 8029992:	af00      	add	r7, sp, #0
    // Implementa la obtencin de la marca de tiempo aqu (puede ser un contador o un reloj en tiempo real)
    return HAL_GetTick() ;
 8029994:	f001 fc94 	bl	802b2c0 <HAL_GetTick>
 8029998:	4603      	mov	r3, r0
}
 802999a:	4618      	mov	r0, r3
 802999c:	bd80      	pop	{r7, pc}
	...

080299a0 <stm32_log_write>:

// Funcin para escribir un mensaje de registro (adapta segn sea necesario)
void stm32_log_write(int level, const char* tag, const char* format, ...) {
 80299a0:	b40c      	push	{r2, r3}
 80299a2:	b580      	push	{r7, lr}
 80299a4:	b084      	sub	sp, #16
 80299a6:	af00      	add	r7, sp, #0
 80299a8:	6078      	str	r0, [r7, #4]
 80299aa:	6039      	str	r1, [r7, #0]
    if (level <= STM32_LOG_LEVEL) {
 80299ac:	687b      	ldr	r3, [r7, #4]
 80299ae:	2b04      	cmp	r3, #4
 80299b0:	dc08      	bgt.n	80299c4 <stm32_log_write+0x24>
        va_list args;
        va_start(args, format);
 80299b2:	f107 031c 	add.w	r3, r7, #28
 80299b6:	60fb      	str	r3, [r7, #12]
        lwprintf_vprintf_ex(&debug, format, args);
 80299b8:	68fa      	ldr	r2, [r7, #12]
 80299ba:	69b9      	ldr	r1, [r7, #24]
 80299bc:	4805      	ldr	r0, [pc, #20]	@ (80299d4 <stm32_log_write+0x34>)
 80299be:	f7ff ff9b 	bl	80298f8 <lwprintf_vprintf_ex>
        va_end(args);
    }
    return;
 80299c2:	bf00      	nop
 80299c4:	bf00      	nop
}
 80299c6:	3710      	adds	r7, #16
 80299c8:	46bd      	mov	sp, r7
 80299ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80299ce:	b002      	add	sp, #8
 80299d0:	4770      	bx	lr
 80299d2:	bf00      	nop
 80299d4:	2000013c 	.word	0x2000013c

080299d8 <string_to_uint32>:
static uint16_t calculate_crc16(const uint8_t* p_data, uint32_t size);
static uint8_t calculate_checksum(const uint8_t *p_data, uint32_t size);
static COM_StatusTypeDef serial_put_byte(ymodem_handle_t *handle, uint8_t data);

// String to integer conversion (replacement for Str2Int)
static COM_StatusTypeDef string_to_uint32(const uint8_t *str, uint32_t *value) {
 80299d8:	b480      	push	{r7}
 80299da:	b085      	sub	sp, #20
 80299dc:	af00      	add	r7, sp, #0
 80299de:	6078      	str	r0, [r7, #4]
 80299e0:	6039      	str	r1, [r7, #0]
    uint32_t result = 0;
 80299e2:	2300      	movs	r3, #0
 80299e4:	60fb      	str	r3, [r7, #12]
    uint32_t i = 0;
 80299e6:	2300      	movs	r3, #0
 80299e8:	60bb      	str	r3, [r7, #8]

    if (str == NULL || value == NULL) {
 80299ea:	687b      	ldr	r3, [r7, #4]
 80299ec:	2b00      	cmp	r3, #0
 80299ee:	d002      	beq.n	80299f6 <string_to_uint32+0x1e>
 80299f0:	683b      	ldr	r3, [r7, #0]
 80299f2:	2b00      	cmp	r3, #0
 80299f4:	d11d      	bne.n	8029a32 <string_to_uint32+0x5a>
        return COM_ERROR;
 80299f6:	2301      	movs	r3, #1
 80299f8:	e025      	b.n	8029a46 <string_to_uint32+0x6e>
    }

    while (str[i] != '\0') {
        if (str[i] >= '0' && str[i] <= '9') {
 80299fa:	687a      	ldr	r2, [r7, #4]
 80299fc:	68bb      	ldr	r3, [r7, #8]
 80299fe:	4413      	add	r3, r2
 8029a00:	781b      	ldrb	r3, [r3, #0]
 8029a02:	2b2f      	cmp	r3, #47	@ 0x2f
 8029a04:	d91b      	bls.n	8029a3e <string_to_uint32+0x66>
 8029a06:	687a      	ldr	r2, [r7, #4]
 8029a08:	68bb      	ldr	r3, [r7, #8]
 8029a0a:	4413      	add	r3, r2
 8029a0c:	781b      	ldrb	r3, [r3, #0]
 8029a0e:	2b39      	cmp	r3, #57	@ 0x39
 8029a10:	d815      	bhi.n	8029a3e <string_to_uint32+0x66>
            result = result * 10 + (str[i] - '0');
 8029a12:	68fa      	ldr	r2, [r7, #12]
 8029a14:	4613      	mov	r3, r2
 8029a16:	009b      	lsls	r3, r3, #2
 8029a18:	4413      	add	r3, r2
 8029a1a:	005b      	lsls	r3, r3, #1
 8029a1c:	4619      	mov	r1, r3
 8029a1e:	687a      	ldr	r2, [r7, #4]
 8029a20:	68bb      	ldr	r3, [r7, #8]
 8029a22:	4413      	add	r3, r2
 8029a24:	781b      	ldrb	r3, [r3, #0]
 8029a26:	440b      	add	r3, r1
 8029a28:	3b30      	subs	r3, #48	@ 0x30
 8029a2a:	60fb      	str	r3, [r7, #12]
            i++;
 8029a2c:	68bb      	ldr	r3, [r7, #8]
 8029a2e:	3301      	adds	r3, #1
 8029a30:	60bb      	str	r3, [r7, #8]
    while (str[i] != '\0') {
 8029a32:	687a      	ldr	r2, [r7, #4]
 8029a34:	68bb      	ldr	r3, [r7, #8]
 8029a36:	4413      	add	r3, r2
 8029a38:	781b      	ldrb	r3, [r3, #0]
 8029a3a:	2b00      	cmp	r3, #0
 8029a3c:	d1dd      	bne.n	80299fa <string_to_uint32+0x22>
        } else {
            break;
        }
    }

    *value = result;
 8029a3e:	683b      	ldr	r3, [r7, #0]
 8029a40:	68fa      	ldr	r2, [r7, #12]
 8029a42:	601a      	str	r2, [r3, #0]
    return COM_OK;
 8029a44:	2300      	movs	r3, #0
}
 8029a46:	4618      	mov	r0, r3
 8029a48:	3714      	adds	r7, #20
 8029a4a:	46bd      	mov	sp, r7
 8029a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029a50:	4770      	bx	lr

08029a52 <ymodem_init>:
 * @brief Initialize YMODEM handle with user I/O functions
 * @param handle Pointer to YMODEM handle
 * @param read_fn User-provided read function
 * @param write_fn User-provided write function
 */
void ymodem_init(ymodem_handle_t *handle, ymodem_read_fn_t read_fn, ymodem_write_fn_t write_fn) {
 8029a52:	b580      	push	{r7, lr}
 8029a54:	b084      	sub	sp, #16
 8029a56:	af00      	add	r7, sp, #0
 8029a58:	60f8      	str	r0, [r7, #12]
 8029a5a:	60b9      	str	r1, [r7, #8]
 8029a5c:	607a      	str	r2, [r7, #4]
    if (handle == NULL) return;
 8029a5e:	68fb      	ldr	r3, [r7, #12]
 8029a60:	2b00      	cmp	r3, #0
 8029a62:	d01d      	beq.n	8029aa0 <ymodem_init+0x4e>

    handle->read_fn = read_fn;
 8029a64:	68fb      	ldr	r3, [r7, #12]
 8029a66:	68ba      	ldr	r2, [r7, #8]
 8029a68:	601a      	str	r2, [r3, #0]
    handle->write_fn = write_fn;
 8029a6a:	68fb      	ldr	r3, [r7, #12]
 8029a6c:	687a      	ldr	r2, [r7, #4]
 8029a6e:	605a      	str	r2, [r3, #4]
    handle->file_size = 0;
 8029a70:	68fb      	ldr	r3, [r7, #12]
 8029a72:	2200      	movs	r2, #0
 8029a74:	f8c3 2450 	str.w	r2, [r3, #1104]	@ 0x450
    handle->bytes_transferred = 0;
 8029a78:	68fb      	ldr	r3, [r7, #12]
 8029a7a:	2200      	movs	r2, #0
 8029a7c:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
    memset(handle->filename, 0, FILE_NAME_LENGTH);
 8029a80:	68fb      	ldr	r3, [r7, #12]
 8029a82:	3308      	adds	r3, #8
 8029a84:	2240      	movs	r2, #64	@ 0x40
 8029a86:	2100      	movs	r1, #0
 8029a88:	4618      	mov	r0, r3
 8029a8a:	f005 ff5f 	bl	802f94c <memset>
    memset(handle->packet_data, 0, sizeof(handle->packet_data));
 8029a8e:	68fb      	ldr	r3, [r7, #12]
 8029a90:	3348      	adds	r3, #72	@ 0x48
 8029a92:	f240 4206 	movw	r2, #1030	@ 0x406
 8029a96:	2100      	movs	r1, #0
 8029a98:	4618      	mov	r0, r3
 8029a9a:	f005 ff57 	bl	802f94c <memset>
 8029a9e:	e000      	b.n	8029aa2 <ymodem_init+0x50>
    if (handle == NULL) return;
 8029aa0:	bf00      	nop
}
 8029aa2:	3710      	adds	r7, #16
 8029aa4:	46bd      	mov	sp, r7
 8029aa6:	bd80      	pop	{r7, pc}

08029aa8 <serial_put_byte>:
 * @brief Send a single byte using user write function
 * @param handle Pointer to YMODEM handle
 * @param data Byte to send
 * @return COM_StatusTypeDef
 */
static COM_StatusTypeDef serial_put_byte(ymodem_handle_t *handle, uint8_t data) {
 8029aa8:	b580      	push	{r7, lr}
 8029aaa:	b082      	sub	sp, #8
 8029aac:	af00      	add	r7, sp, #0
 8029aae:	6078      	str	r0, [r7, #4]
 8029ab0:	460b      	mov	r3, r1
 8029ab2:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL || handle->write_fn == NULL) {
 8029ab4:	687b      	ldr	r3, [r7, #4]
 8029ab6:	2b00      	cmp	r3, #0
 8029ab8:	d003      	beq.n	8029ac2 <serial_put_byte+0x1a>
 8029aba:	687b      	ldr	r3, [r7, #4]
 8029abc:	685b      	ldr	r3, [r3, #4]
 8029abe:	2b00      	cmp	r3, #0
 8029ac0:	d101      	bne.n	8029ac6 <serial_put_byte+0x1e>
        return COM_ERROR;
 8029ac2:	2301      	movs	r3, #1
 8029ac4:	e006      	b.n	8029ad4 <serial_put_byte+0x2c>
    }
    return handle->write_fn(&data, 1);
 8029ac6:	687b      	ldr	r3, [r7, #4]
 8029ac8:	685b      	ldr	r3, [r3, #4]
 8029aca:	1cfa      	adds	r2, r7, #3
 8029acc:	2101      	movs	r1, #1
 8029ace:	4610      	mov	r0, r2
 8029ad0:	4798      	blx	r3
 8029ad2:	4603      	mov	r3, r0
}
 8029ad4:	4618      	mov	r0, r3
 8029ad6:	3708      	adds	r7, #8
 8029ad8:	46bd      	mov	sp, r7
 8029ada:	bd80      	pop	{r7, pc}

08029adc <receive_packet>:
 * @param p_data Data buffer
 * @param p_length Packet length
 * @param timeout Timeout in milliseconds
 * @return COM_StatusTypeDef
 */
static COM_StatusTypeDef receive_packet(ymodem_handle_t *handle, uint8_t *p_data, uint32_t *p_length, uint32_t timeout) {
 8029adc:	b580      	push	{r7, lr}
 8029ade:	b088      	sub	sp, #32
 8029ae0:	af00      	add	r7, sp, #0
 8029ae2:	60f8      	str	r0, [r7, #12]
 8029ae4:	60b9      	str	r1, [r7, #8]
 8029ae6:	607a      	str	r2, [r7, #4]
 8029ae8:	603b      	str	r3, [r7, #0]
    uint32_t crc;
    uint32_t packet_size = 0;
 8029aea:	2300      	movs	r3, #0
 8029aec:	61fb      	str	r3, [r7, #28]
    COM_StatusTypeDef status;
    uint8_t char1;

    *p_length = 0;
 8029aee:	687b      	ldr	r3, [r7, #4]
 8029af0:	2200      	movs	r2, #0
 8029af2:	601a      	str	r2, [r3, #0]

    if (handle == NULL || handle->read_fn == NULL) {
 8029af4:	68fb      	ldr	r3, [r7, #12]
 8029af6:	2b00      	cmp	r3, #0
 8029af8:	d003      	beq.n	8029b02 <receive_packet+0x26>
 8029afa:	68fb      	ldr	r3, [r7, #12]
 8029afc:	681b      	ldr	r3, [r3, #0]
 8029afe:	2b00      	cmp	r3, #0
 8029b00:	d101      	bne.n	8029b06 <receive_packet+0x2a>
        return COM_ERROR;
 8029b02:	2301      	movs	r3, #1
 8029b04:	e0b8      	b.n	8029c78 <receive_packet+0x19c>
    }

    status = handle->read_fn(&char1, 1, timeout);
 8029b06:	68fb      	ldr	r3, [r7, #12]
 8029b08:	681b      	ldr	r3, [r3, #0]
 8029b0a:	f107 0013 	add.w	r0, r7, #19
 8029b0e:	683a      	ldr	r2, [r7, #0]
 8029b10:	2101      	movs	r1, #1
 8029b12:	4798      	blx	r3
 8029b14:	4603      	mov	r3, r0
 8029b16:	76fb      	strb	r3, [r7, #27]

    if (status == COM_OK) {
 8029b18:	7efb      	ldrb	r3, [r7, #27]
 8029b1a:	2b00      	cmp	r3, #0
 8029b1c:	f040 80a8 	bne.w	8029c70 <receive_packet+0x194>
        switch (char1) {
 8029b20:	7cfb      	ldrb	r3, [r7, #19]
 8029b22:	2b61      	cmp	r3, #97	@ 0x61
 8029b24:	d059      	beq.n	8029bda <receive_packet+0xfe>
 8029b26:	2b61      	cmp	r3, #97	@ 0x61
 8029b28:	dc5a      	bgt.n	8029be0 <receive_packet+0x104>
 8029b2a:	2b18      	cmp	r3, #24
 8029b2c:	dc38      	bgt.n	8029ba0 <receive_packet+0xc4>
 8029b2e:	2b00      	cmp	r3, #0
 8029b30:	dd56      	ble.n	8029be0 <receive_packet+0x104>
 8029b32:	3b01      	subs	r3, #1
 8029b34:	2b17      	cmp	r3, #23
 8029b36:	d853      	bhi.n	8029be0 <receive_packet+0x104>
 8029b38:	a201      	add	r2, pc, #4	@ (adr r2, 8029b40 <receive_packet+0x64>)
 8029b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8029b3e:	bf00      	nop
 8029b40:	08029ba7 	.word	0x08029ba7
 8029b44:	08029bad 	.word	0x08029bad
 8029b48:	08029be1 	.word	0x08029be1
 8029b4c:	08029be7 	.word	0x08029be7
 8029b50:	08029be1 	.word	0x08029be1
 8029b54:	08029be1 	.word	0x08029be1
 8029b58:	08029be1 	.word	0x08029be1
 8029b5c:	08029be1 	.word	0x08029be1
 8029b60:	08029be1 	.word	0x08029be1
 8029b64:	08029be1 	.word	0x08029be1
 8029b68:	08029be1 	.word	0x08029be1
 8029b6c:	08029be1 	.word	0x08029be1
 8029b70:	08029be1 	.word	0x08029be1
 8029b74:	08029be1 	.word	0x08029be1
 8029b78:	08029be1 	.word	0x08029be1
 8029b7c:	08029be1 	.word	0x08029be1
 8029b80:	08029be1 	.word	0x08029be1
 8029b84:	08029be1 	.word	0x08029be1
 8029b88:	08029be1 	.word	0x08029be1
 8029b8c:	08029be1 	.word	0x08029be1
 8029b90:	08029be1 	.word	0x08029be1
 8029b94:	08029be1 	.word	0x08029be1
 8029b98:	08029be1 	.word	0x08029be1
 8029b9c:	08029bb5 	.word	0x08029bb5
 8029ba0:	2b41      	cmp	r3, #65	@ 0x41
 8029ba2:	d01a      	beq.n	8029bda <receive_packet+0xfe>
 8029ba4:	e01c      	b.n	8029be0 <receive_packet+0x104>
            case SOH:
                packet_size = PACKET_SIZE;
 8029ba6:	2380      	movs	r3, #128	@ 0x80
 8029ba8:	61fb      	str	r3, [r7, #28]
                break;
 8029baa:	e01d      	b.n	8029be8 <receive_packet+0x10c>
            case STX:
                packet_size = PACKET_1K_SIZE;
 8029bac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8029bb0:	61fb      	str	r3, [r7, #28]
                break;
 8029bb2:	e019      	b.n	8029be8 <receive_packet+0x10c>
            case EOT:
                break;
            case CA:
                if ((handle->read_fn(&char1, 1, timeout) == COM_OK) && (char1 == CA)) {
 8029bb4:	68fb      	ldr	r3, [r7, #12]
 8029bb6:	681b      	ldr	r3, [r3, #0]
 8029bb8:	f107 0013 	add.w	r0, r7, #19
 8029bbc:	683a      	ldr	r2, [r7, #0]
 8029bbe:	2101      	movs	r1, #1
 8029bc0:	4798      	blx	r3
 8029bc2:	4603      	mov	r3, r0
 8029bc4:	2b00      	cmp	r3, #0
 8029bc6:	d105      	bne.n	8029bd4 <receive_packet+0xf8>
 8029bc8:	7cfb      	ldrb	r3, [r7, #19]
 8029bca:	2b18      	cmp	r3, #24
 8029bcc:	d102      	bne.n	8029bd4 <receive_packet+0xf8>
                    packet_size = 2;
 8029bce:	2302      	movs	r3, #2
 8029bd0:	61fb      	str	r3, [r7, #28]
                } else {
                    status = COM_ERROR;
                }
                break;
 8029bd2:	e009      	b.n	8029be8 <receive_packet+0x10c>
                    status = COM_ERROR;
 8029bd4:	2301      	movs	r3, #1
 8029bd6:	76fb      	strb	r3, [r7, #27]
                break;
 8029bd8:	e006      	b.n	8029be8 <receive_packet+0x10c>
            case ABORT1:
            case ABORT2:
                status = COM_ABORT;
 8029bda:	2302      	movs	r3, #2
 8029bdc:	76fb      	strb	r3, [r7, #27]
                break;
 8029bde:	e003      	b.n	8029be8 <receive_packet+0x10c>
            default:
                status = COM_ERROR;
 8029be0:	2301      	movs	r3, #1
 8029be2:	76fb      	strb	r3, [r7, #27]
                break;
 8029be4:	e000      	b.n	8029be8 <receive_packet+0x10c>
                break;
 8029be6:	bf00      	nop
        }
        *p_data = char1;
 8029be8:	7cfa      	ldrb	r2, [r7, #19]
 8029bea:	68bb      	ldr	r3, [r7, #8]
 8029bec:	701a      	strb	r2, [r3, #0]

        if (packet_size >= PACKET_SIZE) {
 8029bee:	69fb      	ldr	r3, [r7, #28]
 8029bf0:	2b7f      	cmp	r3, #127	@ 0x7f
 8029bf2:	d93d      	bls.n	8029c70 <receive_packet+0x194>
            status = handle->read_fn(&p_data[PACKET_NUMBER_INDEX], packet_size + PACKET_OVERHEAD_SIZE, timeout);
 8029bf4:	68fb      	ldr	r3, [r7, #12]
 8029bf6:	681b      	ldr	r3, [r3, #0]
 8029bf8:	68ba      	ldr	r2, [r7, #8]
 8029bfa:	1c90      	adds	r0, r2, #2
 8029bfc:	69fa      	ldr	r2, [r7, #28]
 8029bfe:	1d11      	adds	r1, r2, #4
 8029c00:	683a      	ldr	r2, [r7, #0]
 8029c02:	4798      	blx	r3
 8029c04:	4603      	mov	r3, r0
 8029c06:	76fb      	strb	r3, [r7, #27]

            /* Simple packet sanity check */
            if (status == COM_OK) {
 8029c08:	7efb      	ldrb	r3, [r7, #27]
 8029c0a:	2b00      	cmp	r3, #0
 8029c0c:	d12e      	bne.n	8029c6c <receive_packet+0x190>
                if (p_data[PACKET_NUMBER_INDEX] != ((p_data[PACKET_CNUMBER_INDEX]) ^ NEGATIVE_BYTE)) {
 8029c0e:	68bb      	ldr	r3, [r7, #8]
 8029c10:	3302      	adds	r3, #2
 8029c12:	781a      	ldrb	r2, [r3, #0]
 8029c14:	68bb      	ldr	r3, [r7, #8]
 8029c16:	3303      	adds	r3, #3
 8029c18:	781b      	ldrb	r3, [r3, #0]
 8029c1a:	43db      	mvns	r3, r3
 8029c1c:	b2db      	uxtb	r3, r3
 8029c1e:	429a      	cmp	r2, r3
 8029c20:	d004      	beq.n	8029c2c <receive_packet+0x150>
                    packet_size = 0;
 8029c22:	2300      	movs	r3, #0
 8029c24:	61fb      	str	r3, [r7, #28]
                    status = COM_ERROR;
 8029c26:	2301      	movs	r3, #1
 8029c28:	76fb      	strb	r3, [r7, #27]
 8029c2a:	e021      	b.n	8029c70 <receive_packet+0x194>
                } else {
                    /* Check packet CRC */
                    crc = p_data[packet_size + PACKET_DATA_INDEX] << 8;
 8029c2c:	69fb      	ldr	r3, [r7, #28]
 8029c2e:	3304      	adds	r3, #4
 8029c30:	68ba      	ldr	r2, [r7, #8]
 8029c32:	4413      	add	r3, r2
 8029c34:	781b      	ldrb	r3, [r3, #0]
 8029c36:	021b      	lsls	r3, r3, #8
 8029c38:	617b      	str	r3, [r7, #20]
                    crc += p_data[packet_size + PACKET_DATA_INDEX + 1];
 8029c3a:	69fb      	ldr	r3, [r7, #28]
 8029c3c:	3305      	adds	r3, #5
 8029c3e:	68ba      	ldr	r2, [r7, #8]
 8029c40:	4413      	add	r3, r2
 8029c42:	781b      	ldrb	r3, [r3, #0]
 8029c44:	461a      	mov	r2, r3
 8029c46:	697b      	ldr	r3, [r7, #20]
 8029c48:	4413      	add	r3, r2
 8029c4a:	617b      	str	r3, [r7, #20]
                    if (calculate_crc16(&p_data[PACKET_DATA_INDEX], packet_size) != crc) {
 8029c4c:	68bb      	ldr	r3, [r7, #8]
 8029c4e:	3304      	adds	r3, #4
 8029c50:	69f9      	ldr	r1, [r7, #28]
 8029c52:	4618      	mov	r0, r3
 8029c54:	f000 f848 	bl	8029ce8 <calculate_crc16>
 8029c58:	4603      	mov	r3, r0
 8029c5a:	461a      	mov	r2, r3
 8029c5c:	697b      	ldr	r3, [r7, #20]
 8029c5e:	4293      	cmp	r3, r2
 8029c60:	d006      	beq.n	8029c70 <receive_packet+0x194>
                        packet_size = 0;
 8029c62:	2300      	movs	r3, #0
 8029c64:	61fb      	str	r3, [r7, #28]
                        status = COM_ERROR;
 8029c66:	2301      	movs	r3, #1
 8029c68:	76fb      	strb	r3, [r7, #27]
 8029c6a:	e001      	b.n	8029c70 <receive_packet+0x194>
                    }
                }
            } else {
                packet_size = 0;
 8029c6c:	2300      	movs	r3, #0
 8029c6e:	61fb      	str	r3, [r7, #28]
            }
        }
    }
    *p_length = packet_size;
 8029c70:	687b      	ldr	r3, [r7, #4]
 8029c72:	69fa      	ldr	r2, [r7, #28]
 8029c74:	601a      	str	r2, [r3, #0]
    return status;
 8029c76:	7efb      	ldrb	r3, [r7, #27]
}
 8029c78:	4618      	mov	r0, r3
 8029c7a:	3720      	adds	r7, #32
 8029c7c:	46bd      	mov	sp, r7
 8029c7e:	bd80      	pop	{r7, pc}

08029c80 <update_crc16>:
 * @brief Update CRC16 for input byte
 * @param crc_in Input CRC value
 * @param byte Input byte
 * @return Updated CRC16 value
 */
static uint16_t update_crc16(uint16_t crc_in, uint8_t byte) {
 8029c80:	b480      	push	{r7}
 8029c82:	b085      	sub	sp, #20
 8029c84:	af00      	add	r7, sp, #0
 8029c86:	4603      	mov	r3, r0
 8029c88:	460a      	mov	r2, r1
 8029c8a:	80fb      	strh	r3, [r7, #6]
 8029c8c:	4613      	mov	r3, r2
 8029c8e:	717b      	strb	r3, [r7, #5]
    uint32_t crc = crc_in;
 8029c90:	88fb      	ldrh	r3, [r7, #6]
 8029c92:	60fb      	str	r3, [r7, #12]
    uint32_t in = byte | 0x100;
 8029c94:	797b      	ldrb	r3, [r7, #5]
 8029c96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8029c9a:	60bb      	str	r3, [r7, #8]

    do {
        crc <<= 1;
 8029c9c:	68fb      	ldr	r3, [r7, #12]
 8029c9e:	005b      	lsls	r3, r3, #1
 8029ca0:	60fb      	str	r3, [r7, #12]
        in <<= 1;
 8029ca2:	68bb      	ldr	r3, [r7, #8]
 8029ca4:	005b      	lsls	r3, r3, #1
 8029ca6:	60bb      	str	r3, [r7, #8]
        if (in & 0x100)
 8029ca8:	68bb      	ldr	r3, [r7, #8]
 8029caa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8029cae:	2b00      	cmp	r3, #0
 8029cb0:	d002      	beq.n	8029cb8 <update_crc16+0x38>
            ++crc;
 8029cb2:	68fb      	ldr	r3, [r7, #12]
 8029cb4:	3301      	adds	r3, #1
 8029cb6:	60fb      	str	r3, [r7, #12]
        if (crc & 0x10000)
 8029cb8:	68fb      	ldr	r3, [r7, #12]
 8029cba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8029cbe:	2b00      	cmp	r3, #0
 8029cc0:	d005      	beq.n	8029cce <update_crc16+0x4e>
            crc ^= 0x1021;
 8029cc2:	68fb      	ldr	r3, [r7, #12]
 8029cc4:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8029cc8:	f083 0301 	eor.w	r3, r3, #1
 8029ccc:	60fb      	str	r3, [r7, #12]
    } while (!(in & 0x10000));
 8029cce:	68bb      	ldr	r3, [r7, #8]
 8029cd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8029cd4:	2b00      	cmp	r3, #0
 8029cd6:	d0e1      	beq.n	8029c9c <update_crc16+0x1c>

    return crc & 0xffffu;
 8029cd8:	68fb      	ldr	r3, [r7, #12]
 8029cda:	b29b      	uxth	r3, r3
}
 8029cdc:	4618      	mov	r0, r3
 8029cde:	3714      	adds	r7, #20
 8029ce0:	46bd      	mov	sp, r7
 8029ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029ce6:	4770      	bx	lr

08029ce8 <calculate_crc16>:
 * @brief Calculate CRC16 for YModem Packet
 * @param p_data Data buffer
 * @param size Data size
 * @return CRC16 value
 */
static uint16_t calculate_crc16(const uint8_t* p_data, uint32_t size) {
 8029ce8:	b580      	push	{r7, lr}
 8029cea:	b084      	sub	sp, #16
 8029cec:	af00      	add	r7, sp, #0
 8029cee:	6078      	str	r0, [r7, #4]
 8029cf0:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0;
 8029cf2:	2300      	movs	r3, #0
 8029cf4:	60fb      	str	r3, [r7, #12]
    const uint8_t* dataEnd = p_data + size;
 8029cf6:	687a      	ldr	r2, [r7, #4]
 8029cf8:	683b      	ldr	r3, [r7, #0]
 8029cfa:	4413      	add	r3, r2
 8029cfc:	60bb      	str	r3, [r7, #8]

    while (p_data < dataEnd)
 8029cfe:	e00a      	b.n	8029d16 <calculate_crc16+0x2e>
        crc = update_crc16(crc, *p_data++);
 8029d00:	68fb      	ldr	r3, [r7, #12]
 8029d02:	b298      	uxth	r0, r3
 8029d04:	687b      	ldr	r3, [r7, #4]
 8029d06:	1c5a      	adds	r2, r3, #1
 8029d08:	607a      	str	r2, [r7, #4]
 8029d0a:	781b      	ldrb	r3, [r3, #0]
 8029d0c:	4619      	mov	r1, r3
 8029d0e:	f7ff ffb7 	bl	8029c80 <update_crc16>
 8029d12:	4603      	mov	r3, r0
 8029d14:	60fb      	str	r3, [r7, #12]
    while (p_data < dataEnd)
 8029d16:	687a      	ldr	r2, [r7, #4]
 8029d18:	68bb      	ldr	r3, [r7, #8]
 8029d1a:	429a      	cmp	r2, r3
 8029d1c:	d3f0      	bcc.n	8029d00 <calculate_crc16+0x18>

    crc = update_crc16(crc, 0);
 8029d1e:	68fb      	ldr	r3, [r7, #12]
 8029d20:	b29b      	uxth	r3, r3
 8029d22:	2100      	movs	r1, #0
 8029d24:	4618      	mov	r0, r3
 8029d26:	f7ff ffab 	bl	8029c80 <update_crc16>
 8029d2a:	4603      	mov	r3, r0
 8029d2c:	60fb      	str	r3, [r7, #12]
    crc = update_crc16(crc, 0);
 8029d2e:	68fb      	ldr	r3, [r7, #12]
 8029d30:	b29b      	uxth	r3, r3
 8029d32:	2100      	movs	r1, #0
 8029d34:	4618      	mov	r0, r3
 8029d36:	f7ff ffa3 	bl	8029c80 <update_crc16>
 8029d3a:	4603      	mov	r3, r0
 8029d3c:	60fb      	str	r3, [r7, #12]

    return crc & 0xffffu;
 8029d3e:	68fb      	ldr	r3, [r7, #12]
 8029d40:	b29b      	uxth	r3, r3
}
 8029d42:	4618      	mov	r0, r3
 8029d44:	3710      	adds	r7, #16
 8029d46:	46bd      	mov	sp, r7
 8029d48:	bd80      	pop	{r7, pc}

08029d4a <ymodem_receive>:
 * @brief Receive a file using the ymodem protocol with CRC16
 * @param handle Pointer to YMODEM handle
 * @param data_callback Callback function to process received data
 * @return COM_StatusTypeDef result of reception
 */
COM_StatusTypeDef ymodem_receive(ymodem_handle_t *handle, ymodem_data_callback_t data_callback) {
 8029d4a:	b580      	push	{r7, lr}
 8029d4c:	b092      	sub	sp, #72	@ 0x48
 8029d4e:	af00      	add	r7, sp, #0
 8029d50:	6078      	str	r0, [r7, #4]
 8029d52:	6039      	str	r1, [r7, #0]
    uint32_t i, packet_length, session_done = 0, file_done, errors = 0, session_begin = 0, packets_received = 0, bytes_received = 0;
 8029d54:	2300      	movs	r3, #0
 8029d56:	643b      	str	r3, [r7, #64]	@ 0x40
 8029d58:	2300      	movs	r3, #0
 8029d5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8029d5c:	2300      	movs	r3, #0
 8029d5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8029d60:	2300      	movs	r3, #0
 8029d62:	633b      	str	r3, [r7, #48]	@ 0x30
 8029d64:	2300      	movs	r3, #0
 8029d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t filesize;
    uint8_t *file_ptr, *data_ptr;
    uint8_t file_size[FILE_SIZE_LENGTH];
    COM_StatusTypeDef result = COM_OK;
 8029d68:	2300      	movs	r3, #0
 8029d6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (handle == NULL || data_callback == NULL) {
 8029d6e:	687b      	ldr	r3, [r7, #4]
 8029d70:	2b00      	cmp	r3, #0
 8029d72:	d002      	beq.n	8029d7a <ymodem_receive+0x30>
 8029d74:	683b      	ldr	r3, [r7, #0]
 8029d76:	2b00      	cmp	r3, #0
 8029d78:	d101      	bne.n	8029d7e <ymodem_receive+0x34>
        return COM_ERROR;
 8029d7a:	2301      	movs	r3, #1
 8029d7c:	e12d      	b.n	8029fda <ymodem_receive+0x290>
    }

    // Reset transfer state
    handle->file_size = 0;
 8029d7e:	687b      	ldr	r3, [r7, #4]
 8029d80:	2200      	movs	r2, #0
 8029d82:	f8c3 2450 	str.w	r2, [r3, #1104]	@ 0x450
    handle->bytes_transferred = 0;
 8029d86:	687b      	ldr	r3, [r7, #4]
 8029d88:	2200      	movs	r2, #0
 8029d8a:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
    memset(handle->filename, 0, FILE_NAME_LENGTH);
 8029d8e:	687b      	ldr	r3, [r7, #4]
 8029d90:	3308      	adds	r3, #8
 8029d92:	2240      	movs	r2, #64	@ 0x40
 8029d94:	2100      	movs	r1, #0
 8029d96:	4618      	mov	r0, r3
 8029d98:	f005 fdd8 	bl	802f94c <memset>

    while ((session_done == 0) && (result == COM_OK)) {
 8029d9c:	e113      	b.n	8029fc6 <ymodem_receive+0x27c>
        packets_received = 0;
 8029d9e:	2300      	movs	r3, #0
 8029da0:	633b      	str	r3, [r7, #48]	@ 0x30
        file_done = 0;
 8029da2:	2300      	movs	r3, #0
 8029da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        while ((file_done == 0) && (result == COM_OK)) {
 8029da6:	e106      	b.n	8029fb6 <ymodem_receive+0x26c>
            switch (receive_packet(handle, handle->packet_data, &packet_length, DOWNLOAD_TIMEOUT)) {
 8029da8:	687b      	ldr	r3, [r7, #4]
 8029daa:	f103 0148 	add.w	r1, r3, #72	@ 0x48
 8029dae:	f107 021c 	add.w	r2, r7, #28
 8029db2:	f242 7310 	movw	r3, #10000	@ 0x2710
 8029db6:	6878      	ldr	r0, [r7, #4]
 8029db8:	f7ff fe90 	bl	8029adc <receive_packet>
 8029dbc:	4603      	mov	r3, r0
 8029dbe:	2b00      	cmp	r3, #0
 8029dc0:	d003      	beq.n	8029dca <ymodem_receive+0x80>
 8029dc2:	2b02      	cmp	r3, #2
 8029dc4:	f000 80d1 	beq.w	8029f6a <ymodem_receive+0x220>
 8029dc8:	e0db      	b.n	8029f82 <ymodem_receive+0x238>
                case COM_OK:
                    errors = 0;
 8029dca:	2300      	movs	r3, #0
 8029dcc:	63bb      	str	r3, [r7, #56]	@ 0x38
                    switch (packet_length) {
 8029dce:	69fb      	ldr	r3, [r7, #28]
 8029dd0:	2b00      	cmp	r3, #0
 8029dd2:	d009      	beq.n	8029de8 <ymodem_receive+0x9e>
 8029dd4:	2b02      	cmp	r3, #2
 8029dd6:	d10e      	bne.n	8029df6 <ymodem_receive+0xac>
                        case 2:
                            /* Abort by sender */
                            serial_put_byte(handle, ACK);
 8029dd8:	2106      	movs	r1, #6
 8029dda:	6878      	ldr	r0, [r7, #4]
 8029ddc:	f7ff fe64 	bl	8029aa8 <serial_put_byte>
                            result = COM_ABORT;
 8029de0:	2302      	movs	r3, #2
 8029de2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                            break;
 8029de6:	e0bf      	b.n	8029f68 <ymodem_receive+0x21e>
                        case 0:
                            /* End of transmission */
                            serial_put_byte(handle, ACK);
 8029de8:	2106      	movs	r1, #6
 8029dea:	6878      	ldr	r0, [r7, #4]
 8029dec:	f7ff fe5c 	bl	8029aa8 <serial_put_byte>
                            file_done = 1;
 8029df0:	2301      	movs	r3, #1
 8029df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
                            break;
 8029df4:	e0b8      	b.n	8029f68 <ymodem_receive+0x21e>
                        default:
                            /* Normal packet */
                            if (handle->packet_data[PACKET_NUMBER_INDEX] != (0xFFU & packets_received)) {
 8029df6:	687b      	ldr	r3, [r7, #4]
 8029df8:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8029dfc:	461a      	mov	r2, r3
 8029dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8029e00:	b2db      	uxtb	r3, r3
 8029e02:	429a      	cmp	r2, r3
 8029e04:	d004      	beq.n	8029e10 <ymodem_receive+0xc6>
                                serial_put_byte(handle, NAK);
 8029e06:	2115      	movs	r1, #21
 8029e08:	6878      	ldr	r0, [r7, #4]
 8029e0a:	f7ff fe4d 	bl	8029aa8 <serial_put_byte>
                                    }
                                }
                                packets_received++;
                                session_begin = 1;
                            }
                            break;
 8029e0e:	e0aa      	b.n	8029f66 <ymodem_receive+0x21c>
                                if (packets_received == 0) {
 8029e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8029e12:	2b00      	cmp	r3, #0
 8029e14:	d16a      	bne.n	8029eec <ymodem_receive+0x1a2>
                                    if (handle->packet_data[PACKET_DATA_INDEX] != 0) {
 8029e16:	687b      	ldr	r3, [r7, #4]
 8029e18:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8029e1c:	2b00      	cmp	r3, #0
 8029e1e:	d05c      	beq.n	8029eda <ymodem_receive+0x190>
                                        i = 0;
 8029e20:	2300      	movs	r3, #0
 8029e22:	647b      	str	r3, [r7, #68]	@ 0x44
                                        file_ptr = handle->packet_data + PACKET_DATA_INDEX;
 8029e24:	687b      	ldr	r3, [r7, #4]
 8029e26:	3348      	adds	r3, #72	@ 0x48
 8029e28:	3304      	adds	r3, #4
 8029e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
                                        while ((*file_ptr != 0) && (i < FILE_NAME_LENGTH)) {
 8029e2c:	e00a      	b.n	8029e44 <ymodem_receive+0xfa>
                                            handle->filename[i++] = *file_ptr++;
 8029e2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8029e30:	1c53      	adds	r3, r2, #1
 8029e32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8029e34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8029e36:	1c59      	adds	r1, r3, #1
 8029e38:	6479      	str	r1, [r7, #68]	@ 0x44
 8029e3a:	7811      	ldrb	r1, [r2, #0]
 8029e3c:	687a      	ldr	r2, [r7, #4]
 8029e3e:	4413      	add	r3, r2
 8029e40:	460a      	mov	r2, r1
 8029e42:	721a      	strb	r2, [r3, #8]
                                        while ((*file_ptr != 0) && (i < FILE_NAME_LENGTH)) {
 8029e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8029e46:	781b      	ldrb	r3, [r3, #0]
 8029e48:	2b00      	cmp	r3, #0
 8029e4a:	d002      	beq.n	8029e52 <ymodem_receive+0x108>
 8029e4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8029e4e:	2b3f      	cmp	r3, #63	@ 0x3f
 8029e50:	d9ed      	bls.n	8029e2e <ymodem_receive+0xe4>
                                        handle->filename[i] = '\0';
 8029e52:	687a      	ldr	r2, [r7, #4]
 8029e54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8029e56:	4413      	add	r3, r2
 8029e58:	3308      	adds	r3, #8
 8029e5a:	2200      	movs	r2, #0
 8029e5c:	701a      	strb	r2, [r3, #0]
                                        i = 0;
 8029e5e:	2300      	movs	r3, #0
 8029e60:	647b      	str	r3, [r7, #68]	@ 0x44
                                        file_ptr++;
 8029e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8029e64:	3301      	adds	r3, #1
 8029e66:	62bb      	str	r3, [r7, #40]	@ 0x28
                                        while ((*file_ptr != ' ') && (i < FILE_SIZE_LENGTH)) {
 8029e68:	e00a      	b.n	8029e80 <ymodem_receive+0x136>
                                            file_size[i++] = *file_ptr++;
 8029e6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8029e6c:	1c53      	adds	r3, r2, #1
 8029e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8029e70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8029e72:	1c59      	adds	r1, r3, #1
 8029e74:	6479      	str	r1, [r7, #68]	@ 0x44
 8029e76:	7812      	ldrb	r2, [r2, #0]
 8029e78:	3348      	adds	r3, #72	@ 0x48
 8029e7a:	443b      	add	r3, r7
 8029e7c:	f803 2c40 	strb.w	r2, [r3, #-64]
                                        while ((*file_ptr != ' ') && (i < FILE_SIZE_LENGTH)) {
 8029e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8029e82:	781b      	ldrb	r3, [r3, #0]
 8029e84:	2b20      	cmp	r3, #32
 8029e86:	d002      	beq.n	8029e8e <ymodem_receive+0x144>
 8029e88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8029e8a:	2b0f      	cmp	r3, #15
 8029e8c:	d9ed      	bls.n	8029e6a <ymodem_receive+0x120>
                                        file_size[i] = '\0';
 8029e8e:	f107 0208 	add.w	r2, r7, #8
 8029e92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8029e94:	4413      	add	r3, r2
 8029e96:	2200      	movs	r2, #0
 8029e98:	701a      	strb	r2, [r3, #0]
                                        if (string_to_uint32(file_size, &filesize) != COM_OK) {
 8029e9a:	f107 0218 	add.w	r2, r7, #24
 8029e9e:	f107 0308 	add.w	r3, r7, #8
 8029ea2:	4611      	mov	r1, r2
 8029ea4:	4618      	mov	r0, r3
 8029ea6:	f7ff fd97 	bl	80299d8 <string_to_uint32>
 8029eaa:	4603      	mov	r3, r0
 8029eac:	2b00      	cmp	r3, #0
 8029eae:	d003      	beq.n	8029eb8 <ymodem_receive+0x16e>
                                            result = COM_ERROR;
 8029eb0:	2301      	movs	r3, #1
 8029eb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                            break;
 8029eb6:	e057      	b.n	8029f68 <ymodem_receive+0x21e>
                                        handle->file_size = filesize;
 8029eb8:	69ba      	ldr	r2, [r7, #24]
 8029eba:	687b      	ldr	r3, [r7, #4]
 8029ebc:	f8c3 2450 	str.w	r2, [r3, #1104]	@ 0x450
                                        handle->bytes_transferred = 0;
 8029ec0:	687b      	ldr	r3, [r7, #4]
 8029ec2:	2200      	movs	r2, #0
 8029ec4:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
                                        serial_put_byte(handle, ACK);
 8029ec8:	2106      	movs	r1, #6
 8029eca:	6878      	ldr	r0, [r7, #4]
 8029ecc:	f7ff fdec 	bl	8029aa8 <serial_put_byte>
                                        serial_put_byte(handle, CRC16);
 8029ed0:	2143      	movs	r1, #67	@ 0x43
 8029ed2:	6878      	ldr	r0, [r7, #4]
 8029ed4:	f7ff fde8 	bl	8029aa8 <serial_put_byte>
 8029ed8:	e040      	b.n	8029f5c <ymodem_receive+0x212>
                                        serial_put_byte(handle, ACK);
 8029eda:	2106      	movs	r1, #6
 8029edc:	6878      	ldr	r0, [r7, #4]
 8029ede:	f7ff fde3 	bl	8029aa8 <serial_put_byte>
                                        file_done = 1;
 8029ee2:	2301      	movs	r3, #1
 8029ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                        session_done = 1;
 8029ee6:	2301      	movs	r3, #1
 8029ee8:	643b      	str	r3, [r7, #64]	@ 0x40
                                        break;
 8029eea:	e03d      	b.n	8029f68 <ymodem_receive+0x21e>
                                    data_ptr = (uint8_t*)&handle->packet_data[PACKET_DATA_INDEX];
 8029eec:	687b      	ldr	r3, [r7, #4]
 8029eee:	334c      	adds	r3, #76	@ 0x4c
 8029ef0:	623b      	str	r3, [r7, #32]
                                    if ((handle->file_size - bytes_received) < 1024) {
 8029ef2:	687b      	ldr	r3, [r7, #4]
 8029ef4:	f8d3 2450 	ldr.w	r2, [r3, #1104]	@ 0x450
 8029ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8029efa:	1ad3      	subs	r3, r2, r3
 8029efc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8029f00:	d20a      	bcs.n	8029f18 <ymodem_receive+0x1ce>
                                        while (data_ptr[packet_length - 1] == '\x1A') {
 8029f02:	e002      	b.n	8029f0a <ymodem_receive+0x1c0>
                                            packet_length--;
 8029f04:	69fb      	ldr	r3, [r7, #28]
 8029f06:	3b01      	subs	r3, #1
 8029f08:	61fb      	str	r3, [r7, #28]
                                        while (data_ptr[packet_length - 1] == '\x1A') {
 8029f0a:	69fb      	ldr	r3, [r7, #28]
 8029f0c:	3b01      	subs	r3, #1
 8029f0e:	6a3a      	ldr	r2, [r7, #32]
 8029f10:	4413      	add	r3, r2
 8029f12:	781b      	ldrb	r3, [r3, #0]
 8029f14:	2b1a      	cmp	r3, #26
 8029f16:	d0f5      	beq.n	8029f04 <ymodem_receive+0x1ba>
                                    bytes_received += packet_length;
 8029f18:	69fb      	ldr	r3, [r7, #28]
 8029f1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8029f1c:	4413      	add	r3, r2
 8029f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                    handle->bytes_transferred = bytes_received;
 8029f20:	687b      	ldr	r3, [r7, #4]
 8029f22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8029f24:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
                                    if (data_callback(data_ptr, packet_length, bytes_received - packet_length) == COM_OK) {
 8029f28:	69f9      	ldr	r1, [r7, #28]
 8029f2a:	69fb      	ldr	r3, [r7, #28]
 8029f2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8029f2e:	1ad2      	subs	r2, r2, r3
 8029f30:	683b      	ldr	r3, [r7, #0]
 8029f32:	6a38      	ldr	r0, [r7, #32]
 8029f34:	4798      	blx	r3
 8029f36:	4603      	mov	r3, r0
 8029f38:	2b00      	cmp	r3, #0
 8029f3a:	d104      	bne.n	8029f46 <ymodem_receive+0x1fc>
                                        serial_put_byte(handle, ACK);
 8029f3c:	2106      	movs	r1, #6
 8029f3e:	6878      	ldr	r0, [r7, #4]
 8029f40:	f7ff fdb2 	bl	8029aa8 <serial_put_byte>
 8029f44:	e00a      	b.n	8029f5c <ymodem_receive+0x212>
                                        serial_put_byte(handle, CA);
 8029f46:	2118      	movs	r1, #24
 8029f48:	6878      	ldr	r0, [r7, #4]
 8029f4a:	f7ff fdad 	bl	8029aa8 <serial_put_byte>
                                        serial_put_byte(handle, CA);
 8029f4e:	2118      	movs	r1, #24
 8029f50:	6878      	ldr	r0, [r7, #4]
 8029f52:	f7ff fda9 	bl	8029aa8 <serial_put_byte>
                                        result = COM_DATA;
 8029f56:	2304      	movs	r3, #4
 8029f58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                packets_received++;
 8029f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8029f5e:	3301      	adds	r3, #1
 8029f60:	633b      	str	r3, [r7, #48]	@ 0x30
                                session_begin = 1;
 8029f62:	2301      	movs	r3, #1
 8029f64:	637b      	str	r3, [r7, #52]	@ 0x34
                            break;
 8029f66:	bf00      	nop
                    }
                    break;
 8029f68:	e025      	b.n	8029fb6 <ymodem_receive+0x26c>
                case COM_ABORT: /* Abort actually */
                    serial_put_byte(handle, CA);
 8029f6a:	2118      	movs	r1, #24
 8029f6c:	6878      	ldr	r0, [r7, #4]
 8029f6e:	f7ff fd9b 	bl	8029aa8 <serial_put_byte>
                    serial_put_byte(handle, CA);
 8029f72:	2118      	movs	r1, #24
 8029f74:	6878      	ldr	r0, [r7, #4]
 8029f76:	f7ff fd97 	bl	8029aa8 <serial_put_byte>
                    result = COM_ABORT;
 8029f7a:	2302      	movs	r3, #2
 8029f7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    break;
 8029f80:	e019      	b.n	8029fb6 <ymodem_receive+0x26c>
                default:
                    if (session_begin > 0) {
 8029f82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8029f84:	2b00      	cmp	r3, #0
 8029f86:	d002      	beq.n	8029f8e <ymodem_receive+0x244>
                        errors++;
 8029f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029f8a:	3301      	adds	r3, #1
 8029f8c:	63bb      	str	r3, [r7, #56]	@ 0x38
                    }
                    if (errors > MAX_ERRORS) {
 8029f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8029f90:	2b05      	cmp	r3, #5
 8029f92:	d90b      	bls.n	8029fac <ymodem_receive+0x262>
                        /* Abort communication */
                        serial_put_byte(handle, CA);
 8029f94:	2118      	movs	r1, #24
 8029f96:	6878      	ldr	r0, [r7, #4]
 8029f98:	f7ff fd86 	bl	8029aa8 <serial_put_byte>
                        serial_put_byte(handle, CA);
 8029f9c:	2118      	movs	r1, #24
 8029f9e:	6878      	ldr	r0, [r7, #4]
 8029fa0:	f7ff fd82 	bl	8029aa8 <serial_put_byte>
                        result = COM_ERROR;
 8029fa4:	2301      	movs	r3, #1
 8029fa6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    } else {
                        serial_put_byte(handle, CRC16); /* Ask for a packet */
                    }
                    break;
 8029faa:	e003      	b.n	8029fb4 <ymodem_receive+0x26a>
                        serial_put_byte(handle, CRC16); /* Ask for a packet */
 8029fac:	2143      	movs	r1, #67	@ 0x43
 8029fae:	6878      	ldr	r0, [r7, #4]
 8029fb0:	f7ff fd7a 	bl	8029aa8 <serial_put_byte>
                    break;
 8029fb4:	bf00      	nop
        while ((file_done == 0) && (result == COM_OK)) {
 8029fb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8029fb8:	2b00      	cmp	r3, #0
 8029fba:	d104      	bne.n	8029fc6 <ymodem_receive+0x27c>
 8029fbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8029fc0:	2b00      	cmp	r3, #0
 8029fc2:	f43f aef1 	beq.w	8029da8 <ymodem_receive+0x5e>
    while ((session_done == 0) && (result == COM_OK)) {
 8029fc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8029fc8:	2b00      	cmp	r3, #0
 8029fca:	d104      	bne.n	8029fd6 <ymodem_receive+0x28c>
 8029fcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8029fd0:	2b00      	cmp	r3, #0
 8029fd2:	f43f aee4 	beq.w	8029d9e <ymodem_receive+0x54>
            }
        }
    }
    return result;
 8029fd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8029fda:	4618      	mov	r0, r3
 8029fdc:	3748      	adds	r7, #72	@ 0x48
 8029fde:	46bd      	mov	sp, r7
 8029fe0:	bd80      	pop	{r7, pc}
	...

08029fe4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8029fe4:	b580      	push	{r7, lr}
 8029fe6:	b082      	sub	sp, #8
 8029fe8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8029fea:	2300      	movs	r3, #0
 8029fec:	607b      	str	r3, [r7, #4]
 8029fee:	4b10      	ldr	r3, [pc, #64]	@ (802a030 <MX_DMA_Init+0x4c>)
 8029ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8029ff2:	4a0f      	ldr	r2, [pc, #60]	@ (802a030 <MX_DMA_Init+0x4c>)
 8029ff4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8029ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8029ffa:	4b0d      	ldr	r3, [pc, #52]	@ (802a030 <MX_DMA_Init+0x4c>)
 8029ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8029ffe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 802a002:	607b      	str	r3, [r7, #4]
 802a004:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 802a006:	2200      	movs	r2, #0
 802a008:	2100      	movs	r1, #0
 802a00a:	2010      	movs	r0, #16
 802a00c:	f001 fa63 	bl	802b4d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 802a010:	2010      	movs	r0, #16
 802a012:	f001 fa7c 	bl	802b50e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 802a016:	2200      	movs	r2, #0
 802a018:	2100      	movs	r1, #0
 802a01a:	2011      	movs	r0, #17
 802a01c:	f001 fa5b 	bl	802b4d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 802a020:	2011      	movs	r0, #17
 802a022:	f001 fa74 	bl	802b50e <HAL_NVIC_EnableIRQ>

}
 802a026:	bf00      	nop
 802a028:	3708      	adds	r7, #8
 802a02a:	46bd      	mov	sp, r7
 802a02c:	bd80      	pop	{r7, pc}
 802a02e:	bf00      	nop
 802a030:	40023800 	.word	0x40023800

0802a034 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 802a034:	b580      	push	{r7, lr}
 802a036:	b08a      	sub	sp, #40	@ 0x28
 802a038:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802a03a:	f107 0314 	add.w	r3, r7, #20
 802a03e:	2200      	movs	r2, #0
 802a040:	601a      	str	r2, [r3, #0]
 802a042:	605a      	str	r2, [r3, #4]
 802a044:	609a      	str	r2, [r3, #8]
 802a046:	60da      	str	r2, [r3, #12]
 802a048:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 802a04a:	2300      	movs	r3, #0
 802a04c:	613b      	str	r3, [r7, #16]
 802a04e:	4b3e      	ldr	r3, [pc, #248]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802a052:	4a3d      	ldr	r2, [pc, #244]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a054:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802a058:	6313      	str	r3, [r2, #48]	@ 0x30
 802a05a:	4b3b      	ldr	r3, [pc, #236]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a05c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802a05e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802a062:	613b      	str	r3, [r7, #16]
 802a064:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 802a066:	2300      	movs	r3, #0
 802a068:	60fb      	str	r3, [r7, #12]
 802a06a:	4b37      	ldr	r3, [pc, #220]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a06c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802a06e:	4a36      	ldr	r2, [pc, #216]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a070:	f043 0301 	orr.w	r3, r3, #1
 802a074:	6313      	str	r3, [r2, #48]	@ 0x30
 802a076:	4b34      	ldr	r3, [pc, #208]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802a07a:	f003 0301 	and.w	r3, r3, #1
 802a07e:	60fb      	str	r3, [r7, #12]
 802a080:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 802a082:	2300      	movs	r3, #0
 802a084:	60bb      	str	r3, [r7, #8]
 802a086:	4b30      	ldr	r3, [pc, #192]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802a08a:	4a2f      	ldr	r2, [pc, #188]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a08c:	f043 0304 	orr.w	r3, r3, #4
 802a090:	6313      	str	r3, [r2, #48]	@ 0x30
 802a092:	4b2d      	ldr	r3, [pc, #180]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802a096:	f003 0304 	and.w	r3, r3, #4
 802a09a:	60bb      	str	r3, [r7, #8]
 802a09c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 802a09e:	2300      	movs	r3, #0
 802a0a0:	607b      	str	r3, [r7, #4]
 802a0a2:	4b29      	ldr	r3, [pc, #164]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a0a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802a0a6:	4a28      	ldr	r2, [pc, #160]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a0a8:	f043 0308 	orr.w	r3, r3, #8
 802a0ac:	6313      	str	r3, [r2, #48]	@ 0x30
 802a0ae:	4b26      	ldr	r3, [pc, #152]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a0b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802a0b2:	f003 0308 	and.w	r3, r3, #8
 802a0b6:	607b      	str	r3, [r7, #4]
 802a0b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 802a0ba:	2300      	movs	r3, #0
 802a0bc:	603b      	str	r3, [r7, #0]
 802a0be:	4b22      	ldr	r3, [pc, #136]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a0c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802a0c2:	4a21      	ldr	r2, [pc, #132]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a0c4:	f043 0302 	orr.w	r3, r3, #2
 802a0c8:	6313      	str	r3, [r2, #48]	@ 0x30
 802a0ca:	4b1f      	ldr	r3, [pc, #124]	@ (802a148 <MX_GPIO_Init+0x114>)
 802a0cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802a0ce:	f003 0302 	and.w	r3, r3, #2
 802a0d2:	603b      	str	r3, [r7, #0]
 802a0d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 802a0d6:	2200      	movs	r2, #0
 802a0d8:	2110      	movs	r1, #16
 802a0da:	481c      	ldr	r0, [pc, #112]	@ (802a14c <MX_GPIO_Init+0x118>)
 802a0dc:	f002 fa36 	bl	802c54c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 802a0e0:	2200      	movs	r2, #0
 802a0e2:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 802a0e6:	481a      	ldr	r0, [pc, #104]	@ (802a150 <MX_GPIO_Init+0x11c>)
 802a0e8:	f002 fa30 	bl	802c54c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 802a0ec:	2301      	movs	r3, #1
 802a0ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802a0f0:	2300      	movs	r3, #0
 802a0f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a0f4:	2300      	movs	r3, #0
 802a0f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 802a0f8:	f107 0314 	add.w	r3, r7, #20
 802a0fc:	4619      	mov	r1, r3
 802a0fe:	4815      	ldr	r0, [pc, #84]	@ (802a154 <MX_GPIO_Init+0x120>)
 802a100:	f002 f870 	bl	802c1e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 802a104:	2310      	movs	r3, #16
 802a106:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a108:	2301      	movs	r3, #1
 802a10a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a10c:	2300      	movs	r3, #0
 802a10e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a110:	2300      	movs	r3, #0
 802a112:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 802a114:	f107 0314 	add.w	r3, r7, #20
 802a118:	4619      	mov	r1, r3
 802a11a:	480c      	ldr	r0, [pc, #48]	@ (802a14c <MX_GPIO_Init+0x118>)
 802a11c:	f002 f862 	bl	802c1e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 802a120:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 802a124:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a126:	2301      	movs	r3, #1
 802a128:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a12a:	2300      	movs	r3, #0
 802a12c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a12e:	2300      	movs	r3, #0
 802a130:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802a132:	f107 0314 	add.w	r3, r7, #20
 802a136:	4619      	mov	r1, r3
 802a138:	4805      	ldr	r0, [pc, #20]	@ (802a150 <MX_GPIO_Init+0x11c>)
 802a13a:	f002 f853 	bl	802c1e4 <HAL_GPIO_Init>

}
 802a13e:	bf00      	nop
 802a140:	3728      	adds	r7, #40	@ 0x28
 802a142:	46bd      	mov	sp, r7
 802a144:	bd80      	pop	{r7, pc}
 802a146:	bf00      	nop
 802a148:	40023800 	.word	0x40023800
 802a14c:	40020800 	.word	0x40020800
 802a150:	40020c00 	.word	0x40020c00
 802a154:	40020000 	.word	0x40020000

0802a158 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 802a158:	b480      	push	{r7}
 802a15a:	b083      	sub	sp, #12
 802a15c:	af00      	add	r7, sp, #0
 802a15e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 802a160:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 802a164:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 802a168:	f003 0301 	and.w	r3, r3, #1
 802a16c:	2b00      	cmp	r3, #0
 802a16e:	d013      	beq.n	802a198 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 802a170:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 802a174:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 802a178:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 802a17c:	2b00      	cmp	r3, #0
 802a17e:	d00b      	beq.n	802a198 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 802a180:	e000      	b.n	802a184 <ITM_SendChar+0x2c>
    {
      __NOP();
 802a182:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 802a184:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 802a188:	681b      	ldr	r3, [r3, #0]
 802a18a:	2b00      	cmp	r3, #0
 802a18c:	d0f9      	beq.n	802a182 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 802a18e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 802a192:	687a      	ldr	r2, [r7, #4]
 802a194:	b2d2      	uxtb	r2, r2
 802a196:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 802a198:	687b      	ldr	r3, [r7, #4]
}
 802a19a:	4618      	mov	r0, r3
 802a19c:	370c      	adds	r7, #12
 802a19e:	46bd      	mov	sp, r7
 802a1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a1a4:	4770      	bx	lr
	...

0802a1a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 802a1a8:	b5b0      	push	{r4, r5, r7, lr}
 802a1aa:	b08e      	sub	sp, #56	@ 0x38
 802a1ac:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	error_t error;
	cboot_error_t cerror;
	COM_StatusTypeDef result;
	w25q_driver_config_t config = {
 802a1ae:	4b4b      	ldr	r3, [pc, #300]	@ (802a2dc <main+0x134>)
 802a1b0:	1d3c      	adds	r4, r7, #4
 802a1b2:	461d      	mov	r5, r3
 802a1b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802a1b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802a1b8:	e895 0003 	ldmia.w	r5, {r0, r1}
 802a1bc:	e884 0003 	stmia.w	r4, {r0, r1}
 802a1c0:	2300      	movs	r3, #0
 802a1c2:	61fb      	str	r3, [r7, #28]
 802a1c4:	f241 3388 	movw	r3, #5000	@ 0x1388
 802a1c8:	623b      	str	r3, [r7, #32]
 802a1ca:	2301      	movs	r3, #1
 802a1cc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 802a1d0:	f001 f810 	bl	802b1f4 <HAL_Init>

  /* USER CODE BEGIN Init */
	stm32_log_init(NULL);
 802a1d4:	2000      	movs	r0, #0
 802a1d6:	f7ff fbc1 	bl	802995c <stm32_log_init>

	STM32_LOGI(TAG, "Inited...");
 802a1da:	4b41      	ldr	r3, [pc, #260]	@ (802a2e0 <main+0x138>)
 802a1dc:	681c      	ldr	r4, [r3, #0]
 802a1de:	f7ff fbd7 	bl	8029990 <stm32_log_timestamp>
 802a1e2:	4602      	mov	r2, r0
 802a1e4:	4b3e      	ldr	r3, [pc, #248]	@ (802a2e0 <main+0x138>)
 802a1e6:	681b      	ldr	r3, [r3, #0]
 802a1e8:	9300      	str	r3, [sp, #0]
 802a1ea:	4613      	mov	r3, r2
 802a1ec:	4a3d      	ldr	r2, [pc, #244]	@ (802a2e4 <main+0x13c>)
 802a1ee:	4621      	mov	r1, r4
 802a1f0:	2003      	movs	r0, #3
 802a1f2:	f7ff fbd5 	bl	80299a0 <stm32_log_write>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 802a1f6:	f000 fa2d 	bl	802a654 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	STM32_LOGI(TAG, "SystemClock_Config() finish...");
 802a1fa:	4b39      	ldr	r3, [pc, #228]	@ (802a2e0 <main+0x138>)
 802a1fc:	681c      	ldr	r4, [r3, #0]
 802a1fe:	f7ff fbc7 	bl	8029990 <stm32_log_timestamp>
 802a202:	4602      	mov	r2, r0
 802a204:	4b36      	ldr	r3, [pc, #216]	@ (802a2e0 <main+0x138>)
 802a206:	681b      	ldr	r3, [r3, #0]
 802a208:	9300      	str	r3, [sp, #0]
 802a20a:	4613      	mov	r3, r2
 802a20c:	4a36      	ldr	r2, [pc, #216]	@ (802a2e8 <main+0x140>)
 802a20e:	4621      	mov	r1, r4
 802a210:	2003      	movs	r0, #3
 802a212:	f7ff fbc5 	bl	80299a0 <stm32_log_write>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 802a216:	f7ff ff0d 	bl	802a034 <MX_GPIO_Init>
  MX_DMA_Init();
 802a21a:	f7ff fee3 	bl	8029fe4 <MX_DMA_Init>
  MX_RNG_Init();
 802a21e:	f000 fba3 	bl	802a968 <MX_RNG_Init>
  MX_USART2_UART_Init();
 802a222:	f000 fea9 	bl	802af78 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 802a226:	f000 fbef 	bl	802aa08 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 802a22a:	f000 fe7b 	bl	802af24 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 802a22e:	f000 fd2b 	bl	802ac88 <MX_TIM2_Init>
  MX_TIM3_Init();
 802a232:	f000 fd7b 	bl	802ad2c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	for(uint8_t i = 0; i < 15; i++)
 802a236:	2300      	movs	r3, #0
 802a238:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 802a23c:	e00d      	b.n	802a25a <main+0xb2>
	{
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 802a23e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 802a242:	482a      	ldr	r0, [pc, #168]	@ (802a2ec <main+0x144>)
 802a244:	f002 f99b 	bl	802c57e <HAL_GPIO_TogglePin>
		HAL_Delay(400);
 802a248:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 802a24c:	f001 f844 	bl	802b2d8 <HAL_Delay>
	for(uint8_t i = 0; i < 15; i++)
 802a250:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 802a254:	3301      	adds	r3, #1
 802a256:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 802a25a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 802a25e:	2b0e      	cmp	r3, #14
 802a260:	d9ed      	bls.n	802a23e <main+0x96>
	}
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 802a262:	2201      	movs	r2, #1
 802a264:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 802a268:	4820      	ldr	r0, [pc, #128]	@ (802a2ec <main+0x144>)
 802a26a:	f002 f96f 	bl	802c54c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 802a26e:	2201      	movs	r2, #1
 802a270:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 802a274:	481d      	ldr	r0, [pc, #116]	@ (802a2ec <main+0x144>)
 802a276:	f002 f969 	bl	802c54c <HAL_GPIO_WritePin>

	STM32_LOGI(TAG, "user application started...\r\n!");
 802a27a:	4b19      	ldr	r3, [pc, #100]	@ (802a2e0 <main+0x138>)
 802a27c:	681c      	ldr	r4, [r3, #0]
 802a27e:	f7ff fb87 	bl	8029990 <stm32_log_timestamp>
 802a282:	4602      	mov	r2, r0
 802a284:	4b16      	ldr	r3, [pc, #88]	@ (802a2e0 <main+0x138>)
 802a286:	681b      	ldr	r3, [r3, #0]
 802a288:	9300      	str	r3, [sp, #0]
 802a28a:	4613      	mov	r3, r2
 802a28c:	4a18      	ldr	r2, [pc, #96]	@ (802a2f0 <main+0x148>)
 802a28e:	4621      	mov	r1, r4
 802a290:	2003      	movs	r0, #3
 802a292:	f7ff fb85 	bl	80299a0 <stm32_log_write>


	//external flash driver init
	w25qFlashSetConfig(&config);
 802a296:	1d3b      	adds	r3, r7, #4
 802a298:	4618      	mov	r0, r3
 802a29a:	f7f7 fa17 	bl	80216cc <w25qFlashSetConfig>
	//	// Initialize YMODEM with user I/O functions
	ymodem_init(&ymodem, ymodem_uart_read, ymodem_uart_write);
 802a29e:	4a15      	ldr	r2, [pc, #84]	@ (802a2f4 <main+0x14c>)
 802a2a0:	4915      	ldr	r1, [pc, #84]	@ (802a2f8 <main+0x150>)
 802a2a2:	4816      	ldr	r0, [pc, #88]	@ (802a2fc <main+0x154>)
 802a2a4:	f7ff fbd5 	bl	8029a52 <ymodem_init>

	if(resGetData("/keys/rsa_public_key.pem", &pemUpdtSignPublicKey, &pemUpdtSignPublicKeyLen) != NO_ERROR)
 802a2a8:	4a15      	ldr	r2, [pc, #84]	@ (802a300 <main+0x158>)
 802a2aa:	4916      	ldr	r1, [pc, #88]	@ (802a304 <main+0x15c>)
 802a2ac:	4816      	ldr	r0, [pc, #88]	@ (802a308 <main+0x160>)
 802a2ae:	f7f7 f8a1 	bl	80213f4 <resGetData>
 802a2b2:	4603      	mov	r3, r0
 802a2b4:	2b00      	cmp	r3, #0
 802a2b6:	d02b      	beq.n	802a310 <main+0x168>
	{
		STM32_LOGI(TAG, "public key not found!\r\n");
 802a2b8:	4b09      	ldr	r3, [pc, #36]	@ (802a2e0 <main+0x138>)
 802a2ba:	681c      	ldr	r4, [r3, #0]
 802a2bc:	f7ff fb68 	bl	8029990 <stm32_log_timestamp>
 802a2c0:	4602      	mov	r2, r0
 802a2c2:	4b07      	ldr	r3, [pc, #28]	@ (802a2e0 <main+0x138>)
 802a2c4:	681b      	ldr	r3, [r3, #0]
 802a2c6:	9300      	str	r3, [sp, #0]
 802a2c8:	4613      	mov	r3, r2
 802a2ca:	4a10      	ldr	r2, [pc, #64]	@ (802a30c <main+0x164>)
 802a2cc:	4621      	mov	r1, r4
 802a2ce:	2003      	movs	r0, #3
 802a2d0:	f7ff fb66 	bl	80299a0 <stm32_log_write>

		Error_Handler();
 802a2d4:	f000 fb3a 	bl	802a94c <Error_Handler>
 802a2d8:	e028      	b.n	802a32c <main+0x184>
 802a2da:	bf00      	nop
 802a2dc:	20000008 	.word	0x20000008
 802a2e0:	20000004 	.word	0x20000004
 802a2e4:	080302b0 	.word	0x080302b0
 802a2e8:	080302c8 	.word	0x080302c8
 802a2ec:	40020c00 	.word	0x40020c00
 802a2f0:	080302f4 	.word	0x080302f4
 802a2f4:	0802a791 	.word	0x0802a791
 802a2f8:	0802a769 	.word	0x0802a769
 802a2fc:	20000144 	.word	0x20000144
 802a300:	200005a0 	.word	0x200005a0
 802a304:	2000059c 	.word	0x2000059c
 802a308:	08030320 	.word	0x08030320
 802a30c:	0803033c 	.word	0x0803033c
	}
	else
	{
		STM32_LOGI(TAG, "Public key found!");
 802a310:	4b9a      	ldr	r3, [pc, #616]	@ (802a57c <main+0x3d4>)
 802a312:	681c      	ldr	r4, [r3, #0]
 802a314:	f7ff fb3c 	bl	8029990 <stm32_log_timestamp>
 802a318:	4602      	mov	r2, r0
 802a31a:	4b98      	ldr	r3, [pc, #608]	@ (802a57c <main+0x3d4>)
 802a31c:	681b      	ldr	r3, [r3, #0]
 802a31e:	9300      	str	r3, [sp, #0]
 802a320:	4613      	mov	r3, r2
 802a322:	4a97      	ldr	r2, [pc, #604]	@ (802a580 <main+0x3d8>)
 802a324:	4621      	mov	r1, r4
 802a326:	2003      	movs	r0, #3
 802a328:	f7ff fb3a 	bl	80299a0 <stm32_log_write>
	}
	//->criptografia
	error = stm32f4xxCryptoInit();
 802a32c:	f7fa ff7a 	bl	8025224 <stm32f4xxCryptoInit>
 802a330:	4603      	mov	r3, r0
 802a332:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	if(error)
 802a334:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 802a336:	2b00      	cmp	r3, #0
 802a338:	d00f      	beq.n	802a35a <main+0x1b2>
	{
		STM32_LOGI(TAG, "failed hardware crypto!");
 802a33a:	4b90      	ldr	r3, [pc, #576]	@ (802a57c <main+0x3d4>)
 802a33c:	681c      	ldr	r4, [r3, #0]
 802a33e:	f7ff fb27 	bl	8029990 <stm32_log_timestamp>
 802a342:	4602      	mov	r2, r0
 802a344:	4b8d      	ldr	r3, [pc, #564]	@ (802a57c <main+0x3d4>)
 802a346:	681b      	ldr	r3, [r3, #0]
 802a348:	9300      	str	r3, [sp, #0]
 802a34a:	4613      	mov	r3, r2
 802a34c:	4a8d      	ldr	r2, [pc, #564]	@ (802a584 <main+0x3dc>)
 802a34e:	4621      	mov	r1, r4
 802a350:	2003      	movs	r0, #3
 802a352:	f7ff fb25 	bl	80299a0 <stm32_log_write>
		Error_Handler();
 802a356:	f000 faf9 	bl	802a94c <Error_Handler>
	}
	//generador de numeros aleatorios
	error = trngInit();
 802a35a:	f7fa ff7f 	bl	802525c <trngInit>
 802a35e:	4603      	mov	r3, r0
 802a360:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	if(error)
 802a362:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 802a364:	2b00      	cmp	r3, #0
 802a366:	d00f      	beq.n	802a388 <main+0x1e0>
	{
		STM32_LOGI(TAG, "failed trng init");
 802a368:	4b84      	ldr	r3, [pc, #528]	@ (802a57c <main+0x3d4>)
 802a36a:	681c      	ldr	r4, [r3, #0]
 802a36c:	f7ff fb10 	bl	8029990 <stm32_log_timestamp>
 802a370:	4602      	mov	r2, r0
 802a372:	4b82      	ldr	r3, [pc, #520]	@ (802a57c <main+0x3d4>)
 802a374:	681b      	ldr	r3, [r3, #0]
 802a376:	9300      	str	r3, [sp, #0]
 802a378:	4613      	mov	r3, r2
 802a37a:	4a83      	ldr	r2, [pc, #524]	@ (802a588 <main+0x3e0>)
 802a37c:	4621      	mov	r1, r4
 802a37e:	2003      	movs	r0, #3
 802a380:	f7ff fb0e 	bl	80299a0 <stm32_log_write>
		Error_Handler();
 802a384:	f000 fae2 	bl	802a94c <Error_Handler>
	}

	//User update settings security configuration
	updateSettings.imageInCrypto.verifySettings.verifyMethod    = VERIFY_METHOD_SIGNATURE;
 802a388:	4b80      	ldr	r3, [pc, #512]	@ (802a58c <main+0x3e4>)
 802a38a:	2202      	movs	r2, #2
 802a38c:	741a      	strb	r2, [r3, #16]
	updateSettings.imageInCrypto.verifySettings.signAlgo        = VERIFY_SIGN_RSA;
 802a38e:	4b7f      	ldr	r3, [pc, #508]	@ (802a58c <main+0x3e4>)
 802a390:	2201      	movs	r2, #1
 802a392:	761a      	strb	r2, [r3, #24]
	updateSettings.imageInCrypto.verifySettings.signHashAlgo    = SHA256_HASH_ALGO;
 802a394:	4b7d      	ldr	r3, [pc, #500]	@ (802a58c <main+0x3e4>)
 802a396:	4a7e      	ldr	r2, [pc, #504]	@ (802a590 <main+0x3e8>)
 802a398:	61da      	str	r2, [r3, #28]
	updateSettings.imageInCrypto.verifySettings.signKey         = (const char_t*) pemUpdtSignPublicKey;
 802a39a:	4b7e      	ldr	r3, [pc, #504]	@ (802a594 <main+0x3ec>)
 802a39c:	681b      	ldr	r3, [r3, #0]
 802a39e:	4a7b      	ldr	r2, [pc, #492]	@ (802a58c <main+0x3e4>)
 802a3a0:	6213      	str	r3, [r2, #32]
	updateSettings.imageInCrypto.verifySettings.signKeyLen      = pemUpdtSignPublicKeyLen;
 802a3a2:	4b7d      	ldr	r3, [pc, #500]	@ (802a598 <main+0x3f0>)
 802a3a4:	681b      	ldr	r3, [r3, #0]
 802a3a6:	4a79      	ldr	r2, [pc, #484]	@ (802a58c <main+0x3e4>)
 802a3a8:	6253      	str	r3, [r2, #36]	@ 0x24
	updateSettings.imageInCrypto.cipherAlgo                     = AES_CIPHER_ALGO;
 802a3aa:	4b78      	ldr	r3, [pc, #480]	@ (802a58c <main+0x3e4>)
 802a3ac:	4a7b      	ldr	r2, [pc, #492]	@ (802a59c <main+0x3f4>)
 802a3ae:	601a      	str	r2, [r3, #0]
	updateSettings.imageInCrypto.cipherMode                     = CIPHER_MODE_CBC;
 802a3b0:	4b76      	ldr	r3, [pc, #472]	@ (802a58c <main+0x3e4>)
 802a3b2:	2203      	movs	r2, #3
 802a3b4:	711a      	strb	r2, [r3, #4]
	updateSettings.imageInCrypto.cipherKey                      = (const uint8_t *)"aa3ff7d43cc015682c7dfd00de9379e7";
 802a3b6:	4b75      	ldr	r3, [pc, #468]	@ (802a58c <main+0x3e4>)
 802a3b8:	4a79      	ldr	r2, [pc, #484]	@ (802a5a0 <main+0x3f8>)
 802a3ba:	609a      	str	r2, [r3, #8]
	updateSettings.imageInCrypto.cipherKeyLen                   = 32;
 802a3bc:	4b73      	ldr	r3, [pc, #460]	@ (802a58c <main+0x3e4>)
 802a3be:	2220      	movs	r2, #32
 802a3c0:	60da      	str	r2, [r3, #12]

	//User update settings primary memory configuration
	updateSettings.memories[0].memoryRole 			   = MEMORY_ROLE_PRIMARY;
 802a3c2:	4b72      	ldr	r3, [pc, #456]	@ (802a58c <main+0x3e4>)
 802a3c4:	2200      	movs	r2, #0
 802a3c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	updateSettings.memories[0].memoryType 			   = MEMORY_TYPE_FLASH;
 802a3ca:	4b70      	ldr	r3, [pc, #448]	@ (802a58c <main+0x3e4>)
 802a3cc:	2200      	movs	r2, #0
 802a3ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	updateSettings.memories[0].driver     			   = &stm32f4xxFlashDriver;
 802a3d2:	4b6e      	ldr	r3, [pc, #440]	@ (802a58c <main+0x3e4>)
 802a3d4:	4a73      	ldr	r2, [pc, #460]	@ (802a5a4 <main+0x3fc>)
 802a3d6:	67da      	str	r2, [r3, #124]	@ 0x7c
	updateSettings.memories[0].nbSlots    			   = 2;
 802a3d8:	4b6c      	ldr	r3, [pc, #432]	@ (802a58c <main+0x3e4>)
 802a3da:	2202      	movs	r2, #2
 802a3dc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	//User update settings primary memory slot 0 configuration
	updateSettings.memories[0].slots[0].type 		   = SLOT_TYPE_DIRECT;
 802a3e0:	4b6a      	ldr	r3, [pc, #424]	@ (802a58c <main+0x3e4>)
 802a3e2:	2201      	movs	r2, #1
 802a3e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
	updateSettings.memories[0].slots[0].cType 		= SLOT_CONTENT_APP;
 802a3e8:	4b68      	ldr	r3, [pc, #416]	@ (802a58c <main+0x3e4>)
 802a3ea:	2201      	movs	r2, #1
 802a3ec:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
	updateSettings.memories[0].slots[0].memParent 	= &updateSettings.memories[0];
 802a3f0:	4b66      	ldr	r3, [pc, #408]	@ (802a58c <main+0x3e4>)
 802a3f2:	4a6d      	ldr	r2, [pc, #436]	@ (802a5a8 <main+0x400>)
 802a3f4:	65da      	str	r2, [r3, #92]	@ 0x5c
	updateSettings.memories[0].slots[0].addr 		   = 0x08020000;
 802a3f6:	4b65      	ldr	r3, [pc, #404]	@ (802a58c <main+0x3e4>)
 802a3f8:	4a6c      	ldr	r2, [pc, #432]	@ (802a5ac <main+0x404>)
 802a3fa:	661a      	str	r2, [r3, #96]	@ 0x60
	updateSettings.memories[0].slots[0].size 		   = 0x60000; //128x3 = 384kb
 802a3fc:	4b63      	ldr	r3, [pc, #396]	@ (802a58c <main+0x3e4>)
 802a3fe:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 802a402:	665a      	str	r2, [r3, #100]	@ 0x64

	//	//User update setting primary memory slot 1 configuration
	updateSettings.memories[0].slots[1].type 		   = SLOT_TYPE_DIRECT;
 802a404:	4b61      	ldr	r3, [pc, #388]	@ (802a58c <main+0x3e4>)
 802a406:	2201      	movs	r2, #1
 802a408:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
	updateSettings.memories[0].slots[1].cType 		= SLOT_CONTENT_APP | SLOT_CONTENT_BACKUP;
 802a40c:	4b5f      	ldr	r3, [pc, #380]	@ (802a58c <main+0x3e4>)
 802a40e:	2205      	movs	r2, #5
 802a410:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
	updateSettings.memories[0].slots[1].memParent 	= &updateSettings.memories[0];
 802a414:	4b5d      	ldr	r3, [pc, #372]	@ (802a58c <main+0x3e4>)
 802a416:	4a64      	ldr	r2, [pc, #400]	@ (802a5a8 <main+0x400>)
 802a418:	66da      	str	r2, [r3, #108]	@ 0x6c
	updateSettings.memories[0].slots[1].addr 		   = 0x08080000;
 802a41a:	4b5c      	ldr	r3, [pc, #368]	@ (802a58c <main+0x3e4>)
 802a41c:	4a64      	ldr	r2, [pc, #400]	@ (802a5b0 <main+0x408>)
 802a41e:	671a      	str	r2, [r3, #112]	@ 0x70
	updateSettings.memories[0].slots[1].size 		   = 0x60000;	//128x3 = 384kb
 802a420:	4b5a      	ldr	r3, [pc, #360]	@ (802a58c <main+0x3e4>)
 802a422:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 802a426:	675a      	str	r2, [r3, #116]	@ 0x74

	//external memory



	if(HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin))
 802a428:	2101      	movs	r1, #1
 802a42a:	4862      	ldr	r0, [pc, #392]	@ (802a5b4 <main+0x40c>)
 802a42c:	f002 f876 	bl	802c51c <HAL_GPIO_ReadPin>
 802a430:	4603      	mov	r3, r0
 802a432:	2b00      	cmp	r3, #0
 802a434:	f000 80e4 	beq.w	802a600 <main+0x458>
	{
		STM32_LOGI(TAG, "Receiving firmware update image...\r\n");
 802a438:	4b50      	ldr	r3, [pc, #320]	@ (802a57c <main+0x3d4>)
 802a43a:	681c      	ldr	r4, [r3, #0]
 802a43c:	f7ff faa8 	bl	8029990 <stm32_log_timestamp>
 802a440:	4602      	mov	r2, r0
 802a442:	4b4e      	ldr	r3, [pc, #312]	@ (802a57c <main+0x3d4>)
 802a444:	681b      	ldr	r3, [r3, #0]
 802a446:	9300      	str	r3, [sp, #0]
 802a448:	4613      	mov	r3, r2
 802a44a:	4a5b      	ldr	r2, [pc, #364]	@ (802a5b8 <main+0x410>)
 802a44c:	4621      	mov	r1, r4
 802a44e:	2003      	movs	r0, #3
 802a450:	f7ff faa6 	bl	80299a0 <stm32_log_write>
		//Initialize IAP update context
		cerror = updateInit(&updateContext, &updateSettings);
 802a454:	494d      	ldr	r1, [pc, #308]	@ (802a58c <main+0x3e4>)
 802a456:	4859      	ldr	r0, [pc, #356]	@ (802a5bc <main+0x414>)
 802a458:	f7f9 f978 	bl	802374c <updateInit>
 802a45c:	4603      	mov	r3, r0
 802a45e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
		STM32_LOGI(TAG, "cerror=%d", cerror);
 802a462:	4b46      	ldr	r3, [pc, #280]	@ (802a57c <main+0x3d4>)
 802a464:	681c      	ldr	r4, [r3, #0]
 802a466:	f7ff fa93 	bl	8029990 <stm32_log_timestamp>
 802a46a:	4601      	mov	r1, r0
 802a46c:	4b43      	ldr	r3, [pc, #268]	@ (802a57c <main+0x3d4>)
 802a46e:	681b      	ldr	r3, [r3, #0]
 802a470:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 802a474:	9201      	str	r2, [sp, #4]
 802a476:	9300      	str	r3, [sp, #0]
 802a478:	460b      	mov	r3, r1
 802a47a:	4a51      	ldr	r2, [pc, #324]	@ (802a5c0 <main+0x418>)
 802a47c:	4621      	mov	r1, r4
 802a47e:	2003      	movs	r0, #3
 802a480:	f7ff fa8e 	bl	80299a0 <stm32_log_write>

		if(cerror)
 802a484:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 802a488:	2b00      	cmp	r3, #0
 802a48a:	d00f      	beq.n	802a4ac <main+0x304>
		{
			STM32_LOGI(TAG, "failed to initialize IAP\r\n"); // in application programming
 802a48c:	4b3b      	ldr	r3, [pc, #236]	@ (802a57c <main+0x3d4>)
 802a48e:	681c      	ldr	r4, [r3, #0]
 802a490:	f7ff fa7e 	bl	8029990 <stm32_log_timestamp>
 802a494:	4602      	mov	r2, r0
 802a496:	4b39      	ldr	r3, [pc, #228]	@ (802a57c <main+0x3d4>)
 802a498:	681b      	ldr	r3, [r3, #0]
 802a49a:	9300      	str	r3, [sp, #0]
 802a49c:	4613      	mov	r3, r2
 802a49e:	4a49      	ldr	r2, [pc, #292]	@ (802a5c4 <main+0x41c>)
 802a4a0:	4621      	mov	r1, r4
 802a4a2:	2003      	movs	r0, #3
 802a4a4:	f7ff fa7c 	bl	80299a0 <stm32_log_write>
			Error_Handler();
 802a4a8:	f000 fa50 	bl	802a94c <Error_Handler>
		}
		STM32_LOGI(TAG, "Ymodem Init...");
 802a4ac:	4b33      	ldr	r3, [pc, #204]	@ (802a57c <main+0x3d4>)
 802a4ae:	681c      	ldr	r4, [r3, #0]
 802a4b0:	f7ff fa6e 	bl	8029990 <stm32_log_timestamp>
 802a4b4:	4602      	mov	r2, r0
 802a4b6:	4b31      	ldr	r3, [pc, #196]	@ (802a57c <main+0x3d4>)
 802a4b8:	681b      	ldr	r3, [r3, #0]
 802a4ba:	9300      	str	r3, [sp, #0]
 802a4bc:	4613      	mov	r3, r2
 802a4be:	4a42      	ldr	r2, [pc, #264]	@ (802a5c8 <main+0x420>)
 802a4c0:	4621      	mov	r1, r4
 802a4c2:	2003      	movs	r0, #3
 802a4c4:	f7ff fa6c 	bl	80299a0 <stm32_log_write>

		result = ymodem_receive(&ymodem, ymodem_data_callback);
 802a4c8:	4940      	ldr	r1, [pc, #256]	@ (802a5cc <main+0x424>)
 802a4ca:	4841      	ldr	r0, [pc, #260]	@ (802a5d0 <main+0x428>)
 802a4cc:	f7ff fc3d 	bl	8029d4a <ymodem_receive>
 802a4d0:	4603      	mov	r3, r0
 802a4d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

		STM32_LOGE(TAG, "ymodem result=%d", result);
 802a4d6:	4b29      	ldr	r3, [pc, #164]	@ (802a57c <main+0x3d4>)
 802a4d8:	681c      	ldr	r4, [r3, #0]
 802a4da:	f7ff fa59 	bl	8029990 <stm32_log_timestamp>
 802a4de:	4601      	mov	r1, r0
 802a4e0:	4b26      	ldr	r3, [pc, #152]	@ (802a57c <main+0x3d4>)
 802a4e2:	681b      	ldr	r3, [r3, #0]
 802a4e4:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 802a4e8:	9201      	str	r2, [sp, #4]
 802a4ea:	9300      	str	r3, [sp, #0]
 802a4ec:	460b      	mov	r3, r1
 802a4ee:	4a39      	ldr	r2, [pc, #228]	@ (802a5d4 <main+0x42c>)
 802a4f0:	4621      	mov	r1, r4
 802a4f2:	2001      	movs	r0, #1
 802a4f4:	f7ff fa54 	bl	80299a0 <stm32_log_write>

		if(result == COM_OK)
 802a4f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 802a4fc:	2b00      	cmp	r3, #0
 802a4fe:	d171      	bne.n	802a5e4 <main+0x43c>
		{
			STM32_LOGI(TAG, "firmware receive ok!");
 802a500:	4b1e      	ldr	r3, [pc, #120]	@ (802a57c <main+0x3d4>)
 802a502:	681c      	ldr	r4, [r3, #0]
 802a504:	f7ff fa44 	bl	8029990 <stm32_log_timestamp>
 802a508:	4602      	mov	r2, r0
 802a50a:	4b1c      	ldr	r3, [pc, #112]	@ (802a57c <main+0x3d4>)
 802a50c:	681b      	ldr	r3, [r3, #0]
 802a50e:	9300      	str	r3, [sp, #0]
 802a510:	4613      	mov	r3, r2
 802a512:	4a31      	ldr	r2, [pc, #196]	@ (802a5d8 <main+0x430>)
 802a514:	4621      	mov	r1, r4
 802a516:	2003      	movs	r0, #3
 802a518:	f7ff fa42 	bl	80299a0 <stm32_log_write>

			cerror = updateFinalize(&updateContext);
 802a51c:	4827      	ldr	r0, [pc, #156]	@ (802a5bc <main+0x414>)
 802a51e:	f7f9 fa4d 	bl	80239bc <updateFinalize>
 802a522:	4603      	mov	r3, r0
 802a524:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

			if(cerror != CBOOT_NO_ERROR)
 802a528:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 802a52c:	2b00      	cmp	r3, #0
 802a52e:	d00d      	beq.n	802a54c <main+0x3a4>
			{
				STM32_LOGI(TAG, "failed to finalize firmware\r\n");
 802a530:	4b12      	ldr	r3, [pc, #72]	@ (802a57c <main+0x3d4>)
 802a532:	681c      	ldr	r4, [r3, #0]
 802a534:	f7ff fa2c 	bl	8029990 <stm32_log_timestamp>
 802a538:	4602      	mov	r2, r0
 802a53a:	4b10      	ldr	r3, [pc, #64]	@ (802a57c <main+0x3d4>)
 802a53c:	681b      	ldr	r3, [r3, #0]
 802a53e:	9300      	str	r3, [sp, #0]
 802a540:	4613      	mov	r3, r2
 802a542:	4a26      	ldr	r2, [pc, #152]	@ (802a5dc <main+0x434>)
 802a544:	4621      	mov	r1, r4
 802a546:	2003      	movs	r0, #3
 802a548:	f7ff fa2a 	bl	80299a0 <stm32_log_write>
			}

			error = updateReboot(&updateContext);
 802a54c:	481b      	ldr	r0, [pc, #108]	@ (802a5bc <main+0x414>)
 802a54e:	f7f9 fad9 	bl	8023b04 <updateReboot>
 802a552:	4603      	mov	r3, r0
 802a554:	85bb      	strh	r3, [r7, #44]	@ 0x2c

			if(cerror != CBOOT_NO_ERROR)
 802a556:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 802a55a:	2b00      	cmp	r3, #0
 802a55c:	d050      	beq.n	802a600 <main+0x458>
			{
				STM32_LOGI(TAG, "failed reboot\r\n");
 802a55e:	4b07      	ldr	r3, [pc, #28]	@ (802a57c <main+0x3d4>)
 802a560:	681c      	ldr	r4, [r3, #0]
 802a562:	f7ff fa15 	bl	8029990 <stm32_log_timestamp>
 802a566:	4602      	mov	r2, r0
 802a568:	4b04      	ldr	r3, [pc, #16]	@ (802a57c <main+0x3d4>)
 802a56a:	681b      	ldr	r3, [r3, #0]
 802a56c:	9300      	str	r3, [sp, #0]
 802a56e:	4613      	mov	r3, r2
 802a570:	4a1b      	ldr	r2, [pc, #108]	@ (802a5e0 <main+0x438>)
 802a572:	4621      	mov	r1, r4
 802a574:	2003      	movs	r0, #3
 802a576:	f7ff fa13 	bl	80299a0 <stm32_log_write>
 802a57a:	e041      	b.n	802a600 <main+0x458>
 802a57c:	20000004 	.word	0x20000004
 802a580:	08030364 	.word	0x08030364
 802a584:	08030384 	.word	0x08030384
 802a588:	080303ac 	.word	0x080303ac
 802a58c:	200005a4 	.word	0x200005a4
 802a590:	08031c18 	.word	0x08031c18
 802a594:	2000059c 	.word	0x2000059c
 802a598:	200005a0 	.word	0x200005a0
 802a59c:	08031a1c 	.word	0x08031a1c
 802a5a0:	080303cc 	.word	0x080303cc
 802a5a4:	08030fc4 	.word	0x08030fc4
 802a5a8:	200005f4 	.word	0x200005f4
 802a5ac:	08020000 	.word	0x08020000
 802a5b0:	08080000 	.word	0x08080000
 802a5b4:	40020000 	.word	0x40020000
 802a5b8:	080303f0 	.word	0x080303f0
 802a5bc:	20000628 	.word	0x20000628
 802a5c0:	08030424 	.word	0x08030424
 802a5c4:	0803043c 	.word	0x0803043c
 802a5c8:	08030464 	.word	0x08030464
 802a5cc:	0802a7b9 	.word	0x0802a7b9
 802a5d0:	20000144 	.word	0x20000144
 802a5d4:	08030480 	.word	0x08030480
 802a5d8:	080304a0 	.word	0x080304a0
 802a5dc:	080304c4 	.word	0x080304c4
 802a5e0:	080304f0 	.word	0x080304f0
			}
		}
		else
		{
			STM32_LOGI(TAG, "Fail receiving firmware");
 802a5e4:	4b17      	ldr	r3, [pc, #92]	@ (802a644 <main+0x49c>)
 802a5e6:	681c      	ldr	r4, [r3, #0]
 802a5e8:	f7ff f9d2 	bl	8029990 <stm32_log_timestamp>
 802a5ec:	4602      	mov	r2, r0
 802a5ee:	4b15      	ldr	r3, [pc, #84]	@ (802a644 <main+0x49c>)
 802a5f0:	681b      	ldr	r3, [r3, #0]
 802a5f2:	9300      	str	r3, [sp, #0]
 802a5f4:	4613      	mov	r3, r2
 802a5f6:	4a14      	ldr	r2, [pc, #80]	@ (802a648 <main+0x4a0>)
 802a5f8:	4621      	mov	r1, r4
 802a5fa:	2003      	movs	r0, #3
 802a5fc:	f7ff f9d0 	bl	80299a0 <stm32_log_write>
		}
	}

	STM32_LOGI(TAG, "App enter to loop");
 802a600:	4b10      	ldr	r3, [pc, #64]	@ (802a644 <main+0x49c>)
 802a602:	681c      	ldr	r4, [r3, #0]
 802a604:	f7ff f9c4 	bl	8029990 <stm32_log_timestamp>
 802a608:	4602      	mov	r2, r0
 802a60a:	4b0e      	ldr	r3, [pc, #56]	@ (802a644 <main+0x49c>)
 802a60c:	681b      	ldr	r3, [r3, #0]
 802a60e:	9300      	str	r3, [sp, #0]
 802a610:	4613      	mov	r3, r2
 802a612:	4a0e      	ldr	r2, [pc, #56]	@ (802a64c <main+0x4a4>)
 802a614:	4621      	mov	r1, r4
 802a616:	2003      	movs	r0, #3
 802a618:	f7ff f9c2 	bl	80299a0 <stm32_log_write>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		LED1_GPIO_Port->ODR ^= LED1_Pin;
 802a61c:	4b0c      	ldr	r3, [pc, #48]	@ (802a650 <main+0x4a8>)
 802a61e:	695b      	ldr	r3, [r3, #20]
 802a620:	4a0b      	ldr	r2, [pc, #44]	@ (802a650 <main+0x4a8>)
 802a622:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 802a626:	6153      	str	r3, [r2, #20]
		HAL_Delay(100);
 802a628:	2064      	movs	r0, #100	@ 0x64
 802a62a:	f000 fe55 	bl	802b2d8 <HAL_Delay>
		LED2_GPIO_Port->ODR ^= LED2_Pin;
 802a62e:	4b08      	ldr	r3, [pc, #32]	@ (802a650 <main+0x4a8>)
 802a630:	695b      	ldr	r3, [r3, #20]
 802a632:	4a07      	ldr	r2, [pc, #28]	@ (802a650 <main+0x4a8>)
 802a634:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 802a638:	6153      	str	r3, [r2, #20]
		HAL_Delay(100);
 802a63a:	2064      	movs	r0, #100	@ 0x64
 802a63c:	f000 fe4c 	bl	802b2d8 <HAL_Delay>
		LED1_GPIO_Port->ODR ^= LED1_Pin;
 802a640:	bf00      	nop
 802a642:	e7eb      	b.n	802a61c <main+0x474>
 802a644:	20000004 	.word	0x20000004
 802a648:	08030510 	.word	0x08030510
 802a64c:	08030538 	.word	0x08030538
 802a650:	40020c00 	.word	0x40020c00

0802a654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 802a654:	b580      	push	{r7, lr}
 802a656:	b094      	sub	sp, #80	@ 0x50
 802a658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 802a65a:	f107 0320 	add.w	r3, r7, #32
 802a65e:	2230      	movs	r2, #48	@ 0x30
 802a660:	2100      	movs	r1, #0
 802a662:	4618      	mov	r0, r3
 802a664:	f005 f972 	bl	802f94c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 802a668:	f107 030c 	add.w	r3, r7, #12
 802a66c:	2200      	movs	r2, #0
 802a66e:	601a      	str	r2, [r3, #0]
 802a670:	605a      	str	r2, [r3, #4]
 802a672:	609a      	str	r2, [r3, #8]
 802a674:	60da      	str	r2, [r3, #12]
 802a676:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 802a678:	2300      	movs	r3, #0
 802a67a:	60bb      	str	r3, [r7, #8]
 802a67c:	4b28      	ldr	r3, [pc, #160]	@ (802a720 <SystemClock_Config+0xcc>)
 802a67e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802a680:	4a27      	ldr	r2, [pc, #156]	@ (802a720 <SystemClock_Config+0xcc>)
 802a682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 802a686:	6413      	str	r3, [r2, #64]	@ 0x40
 802a688:	4b25      	ldr	r3, [pc, #148]	@ (802a720 <SystemClock_Config+0xcc>)
 802a68a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802a68c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 802a690:	60bb      	str	r3, [r7, #8]
 802a692:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 802a694:	2300      	movs	r3, #0
 802a696:	607b      	str	r3, [r7, #4]
 802a698:	4b22      	ldr	r3, [pc, #136]	@ (802a724 <SystemClock_Config+0xd0>)
 802a69a:	681b      	ldr	r3, [r3, #0]
 802a69c:	4a21      	ldr	r2, [pc, #132]	@ (802a724 <SystemClock_Config+0xd0>)
 802a69e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 802a6a2:	6013      	str	r3, [r2, #0]
 802a6a4:	4b1f      	ldr	r3, [pc, #124]	@ (802a724 <SystemClock_Config+0xd0>)
 802a6a6:	681b      	ldr	r3, [r3, #0]
 802a6a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 802a6ac:	607b      	str	r3, [r7, #4]
 802a6ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 802a6b0:	2301      	movs	r3, #1
 802a6b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 802a6b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 802a6b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 802a6ba:	2302      	movs	r3, #2
 802a6bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 802a6be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 802a6c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 802a6c4:	2304      	movs	r3, #4
 802a6c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 802a6c8:	23a8      	movs	r3, #168	@ 0xa8
 802a6ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 802a6cc:	2302      	movs	r3, #2
 802a6ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 802a6d0:	2307      	movs	r3, #7
 802a6d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 802a6d4:	f107 0320 	add.w	r3, r7, #32
 802a6d8:	4618      	mov	r0, r3
 802a6da:	f001 ff6b 	bl	802c5b4 <HAL_RCC_OscConfig>
 802a6de:	4603      	mov	r3, r0
 802a6e0:	2b00      	cmp	r3, #0
 802a6e2:	d001      	beq.n	802a6e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 802a6e4:	f000 f932 	bl	802a94c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 802a6e8:	230f      	movs	r3, #15
 802a6ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 802a6ec:	2302      	movs	r3, #2
 802a6ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 802a6f0:	2300      	movs	r3, #0
 802a6f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 802a6f4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 802a6f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 802a6fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 802a6fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 802a700:	f107 030c 	add.w	r3, r7, #12
 802a704:	2105      	movs	r1, #5
 802a706:	4618      	mov	r0, r3
 802a708:	f002 f9cc 	bl	802caa4 <HAL_RCC_ClockConfig>
 802a70c:	4603      	mov	r3, r0
 802a70e:	2b00      	cmp	r3, #0
 802a710:	d001      	beq.n	802a716 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 802a712:	f000 f91b 	bl	802a94c <Error_Handler>
  }
}
 802a716:	bf00      	nop
 802a718:	3750      	adds	r7, #80	@ 0x50
 802a71a:	46bd      	mov	sp, r7
 802a71c:	bd80      	pop	{r7, pc}
 802a71e:	bf00      	nop
 802a720:	40023800 	.word	0x40023800
 802a724:	40007000 	.word	0x40007000

0802a728 <stm32_log_out>:

/* USER CODE BEGIN 4 */
int stm32_log_out(int ch, lwprintf_t* p) {
 802a728:	b580      	push	{r7, lr}
 802a72a:	b084      	sub	sp, #16
 802a72c:	af00      	add	r7, sp, #0
 802a72e:	6078      	str	r0, [r7, #4]
 802a730:	6039      	str	r1, [r7, #0]

	uint8_t c = (uint8_t)ch;
 802a732:	687b      	ldr	r3, [r7, #4]
 802a734:	b2db      	uxtb	r3, r3
 802a736:	73fb      	strb	r3, [r7, #15]

	/* Don't print zero */
	if (c == '\0') {
 802a738:	7bfb      	ldrb	r3, [r7, #15]
 802a73a:	2b00      	cmp	r3, #0
 802a73c:	d101      	bne.n	802a742 <stm32_log_out+0x1a>
		return ch;
 802a73e:	687b      	ldr	r3, [r7, #4]
 802a740:	e00b      	b.n	802a75a <stm32_log_out+0x32>
	}
	ITM_SendChar(ch);
 802a742:	687b      	ldr	r3, [r7, #4]
 802a744:	4618      	mov	r0, r3
 802a746:	f7ff fd07 	bl	802a158 <ITM_SendChar>
	//add uart
	HAL_UART_Transmit(&huart1, &c, 1, 1);
 802a74a:	f107 010f 	add.w	r1, r7, #15
 802a74e:	2301      	movs	r3, #1
 802a750:	2201      	movs	r2, #1
 802a752:	4804      	ldr	r0, [pc, #16]	@ (802a764 <stm32_log_out+0x3c>)
 802a754:	f003 ffce 	bl	802e6f4 <HAL_UART_Transmit>
	return ch;
 802a758:	687b      	ldr	r3, [r7, #4]
}
 802a75a:	4618      	mov	r0, r3
 802a75c:	3710      	adds	r7, #16
 802a75e:	46bd      	mov	sp, r7
 802a760:	bd80      	pop	{r7, pc}
 802a762:	bf00      	nop
 802a764:	200013d0 	.word	0x200013d0

0802a768 <ymodem_uart_read>:

// User-provided read function (w25q for UART)
COM_StatusTypeDef ymodem_uart_read(uint8_t *data, size_t size, uint32_t timeout_ms) {
 802a768:	b580      	push	{r7, lr}
 802a76a:	b084      	sub	sp, #16
 802a76c:	af00      	add	r7, sp, #0
 802a76e:	60f8      	str	r0, [r7, #12]
 802a770:	60b9      	str	r1, [r7, #8]
 802a772:	607a      	str	r2, [r7, #4]
	return HAL_UART_Receive(&huart2, data, size, timeout_ms);
 802a774:	68bb      	ldr	r3, [r7, #8]
 802a776:	b29a      	uxth	r2, r3
 802a778:	687b      	ldr	r3, [r7, #4]
 802a77a:	68f9      	ldr	r1, [r7, #12]
 802a77c:	4803      	ldr	r0, [pc, #12]	@ (802a78c <ymodem_uart_read+0x24>)
 802a77e:	f004 f844 	bl	802e80a <HAL_UART_Receive>
 802a782:	4603      	mov	r3, r0

}
 802a784:	4618      	mov	r0, r3
 802a786:	3710      	adds	r7, #16
 802a788:	46bd      	mov	sp, r7
 802a78a:	bd80      	pop	{r7, pc}
 802a78c:	20001418 	.word	0x20001418

0802a790 <ymodem_uart_write>:

// User-provided write function (w25q for UART)
COM_StatusTypeDef ymodem_uart_write(const uint8_t *data, size_t size) {
 802a790:	b580      	push	{r7, lr}
 802a792:	b082      	sub	sp, #8
 802a794:	af00      	add	r7, sp, #0
 802a796:	6078      	str	r0, [r7, #4]
 802a798:	6039      	str	r1, [r7, #0]

	return HAL_UART_Transmit(&huart2, data, size, 2000);
 802a79a:	683b      	ldr	r3, [r7, #0]
 802a79c:	b29a      	uxth	r2, r3
 802a79e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 802a7a2:	6879      	ldr	r1, [r7, #4]
 802a7a4:	4803      	ldr	r0, [pc, #12]	@ (802a7b4 <ymodem_uart_write+0x24>)
 802a7a6:	f003 ffa5 	bl	802e6f4 <HAL_UART_Transmit>
 802a7aa:	4603      	mov	r3, r0

}
 802a7ac:	4618      	mov	r0, r3
 802a7ae:	3708      	adds	r7, #8
 802a7b0:	46bd      	mov	sp, r7
 802a7b2:	bd80      	pop	{r7, pc}
 802a7b4:	20001418 	.word	0x20001418

0802a7b8 <ymodem_data_callback>:

// User data callback to process received data
COM_StatusTypeDef ymodem_data_callback(uint8_t *data, size_t length, uint32_t offset) {
 802a7b8:	b590      	push	{r4, r7, lr}
 802a7ba:	b08b      	sub	sp, #44	@ 0x2c
 802a7bc:	af04      	add	r7, sp, #16
 802a7be:	60f8      	str	r0, [r7, #12]
 802a7c0:	60b9      	str	r1, [r7, #8]
 802a7c2:	607a      	str	r2, [r7, #4]

	error_t error;

	//write to flash
	if((error = updateProcess(&updateContext, data, length) )!= NO_ERROR)
 802a7c4:	68ba      	ldr	r2, [r7, #8]
 802a7c6:	68f9      	ldr	r1, [r7, #12]
 802a7c8:	4816      	ldr	r0, [pc, #88]	@ (802a824 <ymodem_data_callback+0x6c>)
 802a7ca:	f7f9 f861 	bl	8023890 <updateProcess>
 802a7ce:	4603      	mov	r3, r0
 802a7d0:	82fb      	strh	r3, [r7, #22]
 802a7d2:	8afb      	ldrh	r3, [r7, #22]
 802a7d4:	2b00      	cmp	r3, #0
 802a7d6:	d01f      	beq.n	802a818 <ymodem_data_callback+0x60>
	{
		STM32_LOGI(TAG, "YMODEM: length: %d, offset: %d",length, offset);
 802a7d8:	4b13      	ldr	r3, [pc, #76]	@ (802a828 <ymodem_data_callback+0x70>)
 802a7da:	681c      	ldr	r4, [r3, #0]
 802a7dc:	f7ff f8d8 	bl	8029990 <stm32_log_timestamp>
 802a7e0:	4601      	mov	r1, r0
 802a7e2:	4b11      	ldr	r3, [pc, #68]	@ (802a828 <ymodem_data_callback+0x70>)
 802a7e4:	681b      	ldr	r3, [r3, #0]
 802a7e6:	687a      	ldr	r2, [r7, #4]
 802a7e8:	9202      	str	r2, [sp, #8]
 802a7ea:	68ba      	ldr	r2, [r7, #8]
 802a7ec:	9201      	str	r2, [sp, #4]
 802a7ee:	9300      	str	r3, [sp, #0]
 802a7f0:	460b      	mov	r3, r1
 802a7f2:	4a0e      	ldr	r2, [pc, #56]	@ (802a82c <ymodem_data_callback+0x74>)
 802a7f4:	4621      	mov	r1, r4
 802a7f6:	2003      	movs	r0, #3
 802a7f8:	f7ff f8d2 	bl	80299a0 <stm32_log_write>
		STM32_LOGE(TAG, "Error update Process");
 802a7fc:	4b0a      	ldr	r3, [pc, #40]	@ (802a828 <ymodem_data_callback+0x70>)
 802a7fe:	681c      	ldr	r4, [r3, #0]
 802a800:	f7ff f8c6 	bl	8029990 <stm32_log_timestamp>
 802a804:	4602      	mov	r2, r0
 802a806:	4b08      	ldr	r3, [pc, #32]	@ (802a828 <ymodem_data_callback+0x70>)
 802a808:	681b      	ldr	r3, [r3, #0]
 802a80a:	9300      	str	r3, [sp, #0]
 802a80c:	4613      	mov	r3, r2
 802a80e:	4a08      	ldr	r2, [pc, #32]	@ (802a830 <ymodem_data_callback+0x78>)
 802a810:	4621      	mov	r1, r4
 802a812:	2001      	movs	r0, #1
 802a814:	f7ff f8c4 	bl	80299a0 <stm32_log_write>

	}

	return error;
 802a818:	8afb      	ldrh	r3, [r7, #22]
 802a81a:	b2db      	uxtb	r3, r3
}
 802a81c:	4618      	mov	r0, r3
 802a81e:	371c      	adds	r7, #28
 802a820:	46bd      	mov	sp, r7
 802a822:	bd90      	pop	{r4, r7, pc}
 802a824:	20000628 	.word	0x20000628
 802a828:	20000004 	.word	0x20000004
 802a82c:	08030558 	.word	0x08030558
 802a830:	08030584 	.word	0x08030584

0802a834 <w25q_spi_init>:

static int32_t w25q_spi_init(void *user_ctx)
{
 802a834:	b590      	push	{r4, r7, lr}
 802a836:	b085      	sub	sp, #20
 802a838:	af02      	add	r7, sp, #8
 802a83a:	6078      	str	r0, [r7, #4]
	MX_SPI1_Init();
 802a83c:	f000 f8e4 	bl	802aa08 <MX_SPI1_Init>
	// Inicializar hardware SPI aqu
	STM32_LOGI(TAG, "SPI inicializado\r\n");
 802a840:	4b09      	ldr	r3, [pc, #36]	@ (802a868 <w25q_spi_init+0x34>)
 802a842:	681c      	ldr	r4, [r3, #0]
 802a844:	f7ff f8a4 	bl	8029990 <stm32_log_timestamp>
 802a848:	4602      	mov	r2, r0
 802a84a:	4b07      	ldr	r3, [pc, #28]	@ (802a868 <w25q_spi_init+0x34>)
 802a84c:	681b      	ldr	r3, [r3, #0]
 802a84e:	9300      	str	r3, [sp, #0]
 802a850:	4613      	mov	r3, r2
 802a852:	4a06      	ldr	r2, [pc, #24]	@ (802a86c <w25q_spi_init+0x38>)
 802a854:	4621      	mov	r1, r4
 802a856:	2003      	movs	r0, #3
 802a858:	f7ff f8a2 	bl	80299a0 <stm32_log_write>
	return 0;
 802a85c:	2300      	movs	r3, #0
}
 802a85e:	4618      	mov	r0, r3
 802a860:	370c      	adds	r7, #12
 802a862:	46bd      	mov	sp, r7
 802a864:	bd90      	pop	{r4, r7, pc}
 802a866:	bf00      	nop
 802a868:	20000004 	.word	0x20000004
 802a86c:	080305a8 	.word	0x080305a8

0802a870 <w25q_spi_write_read>:

static int32_t w25q_spi_write_read(void *user_ctx, const uint8_t *tx, uint8_t *rx, size_t len)
{
 802a870:	b580      	push	{r7, lr}
 802a872:	b088      	sub	sp, #32
 802a874:	af02      	add	r7, sp, #8
 802a876:	60f8      	str	r0, [r7, #12]
 802a878:	60b9      	str	r1, [r7, #8]
 802a87a:	607a      	str	r2, [r7, #4]
 802a87c:	603b      	str	r3, [r7, #0]
	int32_t ret = HAL_OK;
 802a87e:	2300      	movs	r3, #0
 802a880:	617b      	str	r3, [r7, #20]
	// Implementar transferencia SPI aqu
	if(tx == NULL)
 802a882:	68bb      	ldr	r3, [r7, #8]
 802a884:	2b00      	cmp	r3, #0
 802a886:	d10a      	bne.n	802a89e <w25q_spi_write_read+0x2e>
	{
		ret = HAL_SPI_Receive(&hspi1, rx, len, HAL_MAX_DELAY);
 802a888:	683b      	ldr	r3, [r7, #0]
 802a88a:	b29a      	uxth	r2, r3
 802a88c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 802a890:	6879      	ldr	r1, [r7, #4]
 802a892:	4812      	ldr	r0, [pc, #72]	@ (802a8dc <w25q_spi_write_read+0x6c>)
 802a894:	f002 fd47 	bl	802d326 <HAL_SPI_Receive>
 802a898:	4603      	mov	r3, r0
 802a89a:	617b      	str	r3, [r7, #20]
 802a89c:	e019      	b.n	802a8d2 <w25q_spi_write_read+0x62>
	}
	else if(rx == NULL)
 802a89e:	687b      	ldr	r3, [r7, #4]
 802a8a0:	2b00      	cmp	r3, #0
 802a8a2:	d10a      	bne.n	802a8ba <w25q_spi_write_read+0x4a>
	{
		ret = HAL_SPI_Transmit(&hspi1, tx, len, HAL_MAX_DELAY);
 802a8a4:	683b      	ldr	r3, [r7, #0]
 802a8a6:	b29a      	uxth	r2, r3
 802a8a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 802a8ac:	68b9      	ldr	r1, [r7, #8]
 802a8ae:	480b      	ldr	r0, [pc, #44]	@ (802a8dc <w25q_spi_write_read+0x6c>)
 802a8b0:	f002 fbf5 	bl	802d09e <HAL_SPI_Transmit>
 802a8b4:	4603      	mov	r3, r0
 802a8b6:	617b      	str	r3, [r7, #20]
 802a8b8:	e00b      	b.n	802a8d2 <w25q_spi_write_read+0x62>
	}
	else
	{
		ret = HAL_SPI_TransmitReceive(&hspi1, tx, rx, len, HAL_MAX_DELAY);
 802a8ba:	683b      	ldr	r3, [r7, #0]
 802a8bc:	b29b      	uxth	r3, r3
 802a8be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 802a8c2:	9200      	str	r2, [sp, #0]
 802a8c4:	687a      	ldr	r2, [r7, #4]
 802a8c6:	68b9      	ldr	r1, [r7, #8]
 802a8c8:	4804      	ldr	r0, [pc, #16]	@ (802a8dc <w25q_spi_write_read+0x6c>)
 802a8ca:	f002 fe45 	bl	802d558 <HAL_SPI_TransmitReceive>
 802a8ce:	4603      	mov	r3, r0
 802a8d0:	617b      	str	r3, [r7, #20]
	}


	return ret;
 802a8d2:	697b      	ldr	r3, [r7, #20]
}
 802a8d4:	4618      	mov	r0, r3
 802a8d6:	3718      	adds	r7, #24
 802a8d8:	46bd      	mov	sp, r7
 802a8da:	bd80      	pop	{r7, pc}
 802a8dc:	200012e4 	.word	0x200012e4

0802a8e0 <w25q_cs_control>:

static void w25q_cs_control(void *user_ctx, bool level)
{
 802a8e0:	b580      	push	{r7, lr}
 802a8e2:	b082      	sub	sp, #8
 802a8e4:	af00      	add	r7, sp, #0
 802a8e6:	6078      	str	r0, [r7, #4]
 802a8e8:	460b      	mov	r3, r1
 802a8ea:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, level ? GPIO_PIN_RESET : GPIO_PIN_SET);
 802a8ec:	78fb      	ldrb	r3, [r7, #3]
 802a8ee:	f083 0301 	eor.w	r3, r3, #1
 802a8f2:	b2db      	uxtb	r3, r3
 802a8f4:	461a      	mov	r2, r3
 802a8f6:	2110      	movs	r1, #16
 802a8f8:	4803      	ldr	r0, [pc, #12]	@ (802a908 <w25q_cs_control+0x28>)
 802a8fa:	f001 fe27 	bl	802c54c <HAL_GPIO_WritePin>
}
 802a8fe:	bf00      	nop
 802a900:	3708      	adds	r7, #8
 802a902:	46bd      	mov	sp, r7
 802a904:	bd80      	pop	{r7, pc}
 802a906:	bf00      	nop
 802a908:	40020800 	.word	0x40020800

0802a90c <w25q_delay_ms>:

static void w25q_delay_ms(uint32_t ms)
{
 802a90c:	b580      	push	{r7, lr}
 802a90e:	b082      	sub	sp, #8
 802a910:	af00      	add	r7, sp, #0
 802a912:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 802a914:	6878      	ldr	r0, [r7, #4]
 802a916:	f000 fcdf 	bl	802b2d8 <HAL_Delay>
}
 802a91a:	bf00      	nop
 802a91c:	3708      	adds	r7, #8
 802a91e:	46bd      	mov	sp, r7
 802a920:	bd80      	pop	{r7, pc}

0802a922 <w25q_lock>:

static void w25q_lock(void *user_ctx) {
 802a922:	b480      	push	{r7}
 802a924:	b083      	sub	sp, #12
 802a926:	af00      	add	r7, sp, #0
 802a928:	6078      	str	r0, [r7, #4]

}
 802a92a:	bf00      	nop
 802a92c:	370c      	adds	r7, #12
 802a92e:	46bd      	mov	sp, r7
 802a930:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a934:	4770      	bx	lr

0802a936 <w25q_unlock>:
static void w25q_unlock(void *user_ctx) {
 802a936:	b480      	push	{r7}
 802a938:	b083      	sub	sp, #12
 802a93a:	af00      	add	r7, sp, #0
 802a93c:	6078      	str	r0, [r7, #4]

}
 802a93e:	bf00      	nop
 802a940:	370c      	adds	r7, #12
 802a942:	46bd      	mov	sp, r7
 802a944:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a948:	4770      	bx	lr
	...

0802a94c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 802a94c:	b580      	push	{r7, lr}
 802a94e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 802a950:	b672      	cpsid	i
}
 802a952:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 802a954:	2201      	movs	r2, #1
 802a956:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 802a95a:	4802      	ldr	r0, [pc, #8]	@ (802a964 <Error_Handler+0x18>)
 802a95c:	f001 fdf6 	bl	802c54c <HAL_GPIO_WritePin>
	while (1)
 802a960:	bf00      	nop
 802a962:	e7fd      	b.n	802a960 <Error_Handler+0x14>
 802a964:	40020c00 	.word	0x40020c00

0802a968 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 802a968:	b580      	push	{r7, lr}
 802a96a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 802a96c:	4b06      	ldr	r3, [pc, #24]	@ (802a988 <MX_RNG_Init+0x20>)
 802a96e:	4a07      	ldr	r2, [pc, #28]	@ (802a98c <MX_RNG_Init+0x24>)
 802a970:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 802a972:	4805      	ldr	r0, [pc, #20]	@ (802a988 <MX_RNG_Init+0x20>)
 802a974:	f002 fab6 	bl	802cee4 <HAL_RNG_Init>
 802a978:	4603      	mov	r3, r0
 802a97a:	2b00      	cmp	r3, #0
 802a97c:	d001      	beq.n	802a982 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 802a97e:	f7ff ffe5 	bl	802a94c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 802a982:	bf00      	nop
 802a984:	bd80      	pop	{r7, pc}
 802a986:	bf00      	nop
 802a988:	200012d4 	.word	0x200012d4
 802a98c:	50060800 	.word	0x50060800

0802a990 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 802a990:	b480      	push	{r7}
 802a992:	b085      	sub	sp, #20
 802a994:	af00      	add	r7, sp, #0
 802a996:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 802a998:	687b      	ldr	r3, [r7, #4]
 802a99a:	681b      	ldr	r3, [r3, #0]
 802a99c:	4a0b      	ldr	r2, [pc, #44]	@ (802a9cc <HAL_RNG_MspInit+0x3c>)
 802a99e:	4293      	cmp	r3, r2
 802a9a0:	d10d      	bne.n	802a9be <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 802a9a2:	2300      	movs	r3, #0
 802a9a4:	60fb      	str	r3, [r7, #12]
 802a9a6:	4b0a      	ldr	r3, [pc, #40]	@ (802a9d0 <HAL_RNG_MspInit+0x40>)
 802a9a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802a9aa:	4a09      	ldr	r2, [pc, #36]	@ (802a9d0 <HAL_RNG_MspInit+0x40>)
 802a9ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802a9b0:	6353      	str	r3, [r2, #52]	@ 0x34
 802a9b2:	4b07      	ldr	r3, [pc, #28]	@ (802a9d0 <HAL_RNG_MspInit+0x40>)
 802a9b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802a9b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802a9ba:	60fb      	str	r3, [r7, #12]
 802a9bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 802a9be:	bf00      	nop
 802a9c0:	3714      	adds	r7, #20
 802a9c2:	46bd      	mov	sp, r7
 802a9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a9c8:	4770      	bx	lr
 802a9ca:	bf00      	nop
 802a9cc:	50060800 	.word	0x50060800
 802a9d0:	40023800 	.word	0x40023800

0802a9d4 <HAL_RNG_MspDeInit>:

void HAL_RNG_MspDeInit(RNG_HandleTypeDef* rngHandle)
{
 802a9d4:	b480      	push	{r7}
 802a9d6:	b083      	sub	sp, #12
 802a9d8:	af00      	add	r7, sp, #0
 802a9da:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 802a9dc:	687b      	ldr	r3, [r7, #4]
 802a9de:	681b      	ldr	r3, [r3, #0]
 802a9e0:	4a07      	ldr	r2, [pc, #28]	@ (802aa00 <HAL_RNG_MspDeInit+0x2c>)
 802a9e2:	4293      	cmp	r3, r2
 802a9e4:	d105      	bne.n	802a9f2 <HAL_RNG_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN RNG_MspDeInit 0 */

  /* USER CODE END RNG_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RNG_CLK_DISABLE();
 802a9e6:	4b07      	ldr	r3, [pc, #28]	@ (802aa04 <HAL_RNG_MspDeInit+0x30>)
 802a9e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802a9ea:	4a06      	ldr	r2, [pc, #24]	@ (802aa04 <HAL_RNG_MspDeInit+0x30>)
 802a9ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 802a9f0:	6353      	str	r3, [r2, #52]	@ 0x34
  /* USER CODE BEGIN RNG_MspDeInit 1 */

  /* USER CODE END RNG_MspDeInit 1 */
  }
}
 802a9f2:	bf00      	nop
 802a9f4:	370c      	adds	r7, #12
 802a9f6:	46bd      	mov	sp, r7
 802a9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a9fc:	4770      	bx	lr
 802a9fe:	bf00      	nop
 802aa00:	50060800 	.word	0x50060800
 802aa04:	40023800 	.word	0x40023800

0802aa08 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 802aa08:	b580      	push	{r7, lr}
 802aa0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 802aa0c:	4b17      	ldr	r3, [pc, #92]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa0e:	4a18      	ldr	r2, [pc, #96]	@ (802aa70 <MX_SPI1_Init+0x68>)
 802aa10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 802aa12:	4b16      	ldr	r3, [pc, #88]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 802aa18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 802aa1a:	4b14      	ldr	r3, [pc, #80]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa1c:	2200      	movs	r2, #0
 802aa1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 802aa20:	4b12      	ldr	r3, [pc, #72]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa22:	2200      	movs	r2, #0
 802aa24:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 802aa26:	4b11      	ldr	r3, [pc, #68]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa28:	2200      	movs	r2, #0
 802aa2a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 802aa2c:	4b0f      	ldr	r3, [pc, #60]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa2e:	2200      	movs	r2, #0
 802aa30:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 802aa32:	4b0e      	ldr	r3, [pc, #56]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 802aa38:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 802aa3a:	4b0c      	ldr	r3, [pc, #48]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa3c:	2218      	movs	r2, #24
 802aa3e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 802aa40:	4b0a      	ldr	r3, [pc, #40]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa42:	2200      	movs	r2, #0
 802aa44:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 802aa46:	4b09      	ldr	r3, [pc, #36]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa48:	2200      	movs	r2, #0
 802aa4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 802aa4c:	4b07      	ldr	r3, [pc, #28]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa4e:	2200      	movs	r2, #0
 802aa50:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 802aa52:	4b06      	ldr	r3, [pc, #24]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa54:	220a      	movs	r2, #10
 802aa56:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 802aa58:	4804      	ldr	r0, [pc, #16]	@ (802aa6c <MX_SPI1_Init+0x64>)
 802aa5a:	f002 fa97 	bl	802cf8c <HAL_SPI_Init>
 802aa5e:	4603      	mov	r3, r0
 802aa60:	2b00      	cmp	r3, #0
 802aa62:	d001      	beq.n	802aa68 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 802aa64:	f7ff ff72 	bl	802a94c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 802aa68:	bf00      	nop
 802aa6a:	bd80      	pop	{r7, pc}
 802aa6c:	200012e4 	.word	0x200012e4
 802aa70:	40013000 	.word	0x40013000

0802aa74 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 802aa74:	b580      	push	{r7, lr}
 802aa76:	b08a      	sub	sp, #40	@ 0x28
 802aa78:	af00      	add	r7, sp, #0
 802aa7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802aa7c:	f107 0314 	add.w	r3, r7, #20
 802aa80:	2200      	movs	r2, #0
 802aa82:	601a      	str	r2, [r3, #0]
 802aa84:	605a      	str	r2, [r3, #4]
 802aa86:	609a      	str	r2, [r3, #8]
 802aa88:	60da      	str	r2, [r3, #12]
 802aa8a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 802aa8c:	687b      	ldr	r3, [r7, #4]
 802aa8e:	681b      	ldr	r3, [r3, #0]
 802aa90:	4a19      	ldr	r2, [pc, #100]	@ (802aaf8 <HAL_SPI_MspInit+0x84>)
 802aa92:	4293      	cmp	r3, r2
 802aa94:	d12b      	bne.n	802aaee <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 802aa96:	2300      	movs	r3, #0
 802aa98:	613b      	str	r3, [r7, #16]
 802aa9a:	4b18      	ldr	r3, [pc, #96]	@ (802aafc <HAL_SPI_MspInit+0x88>)
 802aa9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802aa9e:	4a17      	ldr	r2, [pc, #92]	@ (802aafc <HAL_SPI_MspInit+0x88>)
 802aaa0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 802aaa4:	6453      	str	r3, [r2, #68]	@ 0x44
 802aaa6:	4b15      	ldr	r3, [pc, #84]	@ (802aafc <HAL_SPI_MspInit+0x88>)
 802aaa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802aaaa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 802aaae:	613b      	str	r3, [r7, #16]
 802aab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 802aab2:	2300      	movs	r3, #0
 802aab4:	60fb      	str	r3, [r7, #12]
 802aab6:	4b11      	ldr	r3, [pc, #68]	@ (802aafc <HAL_SPI_MspInit+0x88>)
 802aab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802aaba:	4a10      	ldr	r2, [pc, #64]	@ (802aafc <HAL_SPI_MspInit+0x88>)
 802aabc:	f043 0301 	orr.w	r3, r3, #1
 802aac0:	6313      	str	r3, [r2, #48]	@ 0x30
 802aac2:	4b0e      	ldr	r3, [pc, #56]	@ (802aafc <HAL_SPI_MspInit+0x88>)
 802aac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802aac6:	f003 0301 	and.w	r3, r3, #1
 802aaca:	60fb      	str	r3, [r7, #12]
 802aacc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 802aace:	23e0      	movs	r3, #224	@ 0xe0
 802aad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802aad2:	2302      	movs	r3, #2
 802aad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802aad6:	2300      	movs	r3, #0
 802aad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802aada:	2303      	movs	r3, #3
 802aadc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 802aade:	2305      	movs	r3, #5
 802aae0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802aae2:	f107 0314 	add.w	r3, r7, #20
 802aae6:	4619      	mov	r1, r3
 802aae8:	4805      	ldr	r0, [pc, #20]	@ (802ab00 <HAL_SPI_MspInit+0x8c>)
 802aaea:	f001 fb7b 	bl	802c1e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 802aaee:	bf00      	nop
 802aaf0:	3728      	adds	r7, #40	@ 0x28
 802aaf2:	46bd      	mov	sp, r7
 802aaf4:	bd80      	pop	{r7, pc}
 802aaf6:	bf00      	nop
 802aaf8:	40013000 	.word	0x40013000
 802aafc:	40023800 	.word	0x40023800
 802ab00:	40020000 	.word	0x40020000

0802ab04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 802ab04:	b480      	push	{r7}
 802ab06:	b083      	sub	sp, #12
 802ab08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802ab0a:	2300      	movs	r3, #0
 802ab0c:	607b      	str	r3, [r7, #4]
 802ab0e:	4b10      	ldr	r3, [pc, #64]	@ (802ab50 <HAL_MspInit+0x4c>)
 802ab10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802ab12:	4a0f      	ldr	r2, [pc, #60]	@ (802ab50 <HAL_MspInit+0x4c>)
 802ab14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 802ab18:	6453      	str	r3, [r2, #68]	@ 0x44
 802ab1a:	4b0d      	ldr	r3, [pc, #52]	@ (802ab50 <HAL_MspInit+0x4c>)
 802ab1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802ab1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 802ab22:	607b      	str	r3, [r7, #4]
 802ab24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 802ab26:	2300      	movs	r3, #0
 802ab28:	603b      	str	r3, [r7, #0]
 802ab2a:	4b09      	ldr	r3, [pc, #36]	@ (802ab50 <HAL_MspInit+0x4c>)
 802ab2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802ab2e:	4a08      	ldr	r2, [pc, #32]	@ (802ab50 <HAL_MspInit+0x4c>)
 802ab30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 802ab34:	6413      	str	r3, [r2, #64]	@ 0x40
 802ab36:	4b06      	ldr	r3, [pc, #24]	@ (802ab50 <HAL_MspInit+0x4c>)
 802ab38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802ab3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 802ab3e:	603b      	str	r3, [r7, #0]
 802ab40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 802ab42:	bf00      	nop
 802ab44:	370c      	adds	r7, #12
 802ab46:	46bd      	mov	sp, r7
 802ab48:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ab4c:	4770      	bx	lr
 802ab4e:	bf00      	nop
 802ab50:	40023800 	.word	0x40023800

0802ab54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 802ab54:	b480      	push	{r7}
 802ab56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 802ab58:	bf00      	nop
 802ab5a:	e7fd      	b.n	802ab58 <NMI_Handler+0x4>

0802ab5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 802ab5c:	b480      	push	{r7}
 802ab5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 802ab60:	bf00      	nop
 802ab62:	e7fd      	b.n	802ab60 <HardFault_Handler+0x4>

0802ab64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 802ab64:	b480      	push	{r7}
 802ab66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 802ab68:	bf00      	nop
 802ab6a:	e7fd      	b.n	802ab68 <MemManage_Handler+0x4>

0802ab6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 802ab6c:	b480      	push	{r7}
 802ab6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 802ab70:	bf00      	nop
 802ab72:	e7fd      	b.n	802ab70 <BusFault_Handler+0x4>

0802ab74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 802ab74:	b480      	push	{r7}
 802ab76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 802ab78:	bf00      	nop
 802ab7a:	e7fd      	b.n	802ab78 <UsageFault_Handler+0x4>

0802ab7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 802ab7c:	b480      	push	{r7}
 802ab7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 802ab80:	bf00      	nop
 802ab82:	46bd      	mov	sp, r7
 802ab84:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ab88:	4770      	bx	lr

0802ab8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 802ab8a:	b480      	push	{r7}
 802ab8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 802ab8e:	bf00      	nop
 802ab90:	46bd      	mov	sp, r7
 802ab92:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ab96:	4770      	bx	lr

0802ab98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 802ab98:	b480      	push	{r7}
 802ab9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 802ab9c:	bf00      	nop
 802ab9e:	46bd      	mov	sp, r7
 802aba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802aba4:	4770      	bx	lr

0802aba6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 802aba6:	b580      	push	{r7, lr}
 802aba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 802abaa:	f000 fb75 	bl	802b298 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 802abae:	bf00      	nop
 802abb0:	bd80      	pop	{r7, pc}
	...

0802abb4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 802abb4:	b580      	push	{r7, lr}
 802abb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 802abb8:	4802      	ldr	r0, [pc, #8]	@ (802abc4 <DMA1_Stream5_IRQHandler+0x10>)
 802abba:	f000 fe03 	bl	802b7c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 802abbe:	bf00      	nop
 802abc0:	bd80      	pop	{r7, pc}
 802abc2:	bf00      	nop
 802abc4:	20001460 	.word	0x20001460

0802abc8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 802abc8:	b580      	push	{r7, lr}
 802abca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 802abcc:	4802      	ldr	r0, [pc, #8]	@ (802abd8 <DMA1_Stream6_IRQHandler+0x10>)
 802abce:	f000 fdf9 	bl	802b7c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 802abd2:	bf00      	nop
 802abd4:	bd80      	pop	{r7, pc}
 802abd6:	bf00      	nop
 802abd8:	200014c0 	.word	0x200014c0

0802abdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 802abdc:	b580      	push	{r7, lr}
 802abde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 802abe0:	4802      	ldr	r0, [pc, #8]	@ (802abec <USART2_IRQHandler+0x10>)
 802abe2:	f003 fea9 	bl	802e938 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 802abe6:	bf00      	nop
 802abe8:	bd80      	pop	{r7, pc}
 802abea:	bf00      	nop
 802abec:	20001418 	.word	0x20001418

0802abf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 802abf0:	b580      	push	{r7, lr}
 802abf2:	b086      	sub	sp, #24
 802abf4:	af00      	add	r7, sp, #0
 802abf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 802abf8:	4a14      	ldr	r2, [pc, #80]	@ (802ac4c <_sbrk+0x5c>)
 802abfa:	4b15      	ldr	r3, [pc, #84]	@ (802ac50 <_sbrk+0x60>)
 802abfc:	1ad3      	subs	r3, r2, r3
 802abfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 802ac00:	697b      	ldr	r3, [r7, #20]
 802ac02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 802ac04:	4b13      	ldr	r3, [pc, #76]	@ (802ac54 <_sbrk+0x64>)
 802ac06:	681b      	ldr	r3, [r3, #0]
 802ac08:	2b00      	cmp	r3, #0
 802ac0a:	d102      	bne.n	802ac12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 802ac0c:	4b11      	ldr	r3, [pc, #68]	@ (802ac54 <_sbrk+0x64>)
 802ac0e:	4a12      	ldr	r2, [pc, #72]	@ (802ac58 <_sbrk+0x68>)
 802ac10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 802ac12:	4b10      	ldr	r3, [pc, #64]	@ (802ac54 <_sbrk+0x64>)
 802ac14:	681a      	ldr	r2, [r3, #0]
 802ac16:	687b      	ldr	r3, [r7, #4]
 802ac18:	4413      	add	r3, r2
 802ac1a:	693a      	ldr	r2, [r7, #16]
 802ac1c:	429a      	cmp	r2, r3
 802ac1e:	d207      	bcs.n	802ac30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 802ac20:	f004 fede 	bl	802f9e0 <__errno>
 802ac24:	4603      	mov	r3, r0
 802ac26:	220c      	movs	r2, #12
 802ac28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 802ac2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 802ac2e:	e009      	b.n	802ac44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 802ac30:	4b08      	ldr	r3, [pc, #32]	@ (802ac54 <_sbrk+0x64>)
 802ac32:	681b      	ldr	r3, [r3, #0]
 802ac34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 802ac36:	4b07      	ldr	r3, [pc, #28]	@ (802ac54 <_sbrk+0x64>)
 802ac38:	681a      	ldr	r2, [r3, #0]
 802ac3a:	687b      	ldr	r3, [r7, #4]
 802ac3c:	4413      	add	r3, r2
 802ac3e:	4a05      	ldr	r2, [pc, #20]	@ (802ac54 <_sbrk+0x64>)
 802ac40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 802ac42:	68fb      	ldr	r3, [r7, #12]
}
 802ac44:	4618      	mov	r0, r3
 802ac46:	3718      	adds	r7, #24
 802ac48:	46bd      	mov	sp, r7
 802ac4a:	bd80      	pop	{r7, pc}
 802ac4c:	20020000 	.word	0x20020000
 802ac50:	00000800 	.word	0x00000800
 802ac54:	2000133c 	.word	0x2000133c
 802ac58:	20001670 	.word	0x20001670

0802ac5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 802ac5c:	b480      	push	{r7}
 802ac5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 802ac60:	4b07      	ldr	r3, [pc, #28]	@ (802ac80 <SystemInit+0x24>)
 802ac62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 802ac66:	4a06      	ldr	r2, [pc, #24]	@ (802ac80 <SystemInit+0x24>)
 802ac68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 802ac6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 802ac70:	4b03      	ldr	r3, [pc, #12]	@ (802ac80 <SystemInit+0x24>)
 802ac72:	4a04      	ldr	r2, [pc, #16]	@ (802ac84 <SystemInit+0x28>)
 802ac74:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 802ac76:	bf00      	nop
 802ac78:	46bd      	mov	sp, r7
 802ac7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ac7e:	4770      	bx	lr
 802ac80:	e000ed00 	.word	0xe000ed00
 802ac84:	08020400 	.word	0x08020400

0802ac88 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 802ac88:	b580      	push	{r7, lr}
 802ac8a:	b086      	sub	sp, #24
 802ac8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 802ac8e:	f107 0310 	add.w	r3, r7, #16
 802ac92:	2200      	movs	r2, #0
 802ac94:	601a      	str	r2, [r3, #0]
 802ac96:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 802ac98:	463b      	mov	r3, r7
 802ac9a:	2200      	movs	r2, #0
 802ac9c:	601a      	str	r2, [r3, #0]
 802ac9e:	605a      	str	r2, [r3, #4]
 802aca0:	609a      	str	r2, [r3, #8]
 802aca2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 802aca4:	4b20      	ldr	r3, [pc, #128]	@ (802ad28 <MX_TIM2_Init+0xa0>)
 802aca6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 802acaa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168-1;
 802acac:	4b1e      	ldr	r3, [pc, #120]	@ (802ad28 <MX_TIM2_Init+0xa0>)
 802acae:	22a7      	movs	r2, #167	@ 0xa7
 802acb0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 802acb2:	4b1d      	ldr	r3, [pc, #116]	@ (802ad28 <MX_TIM2_Init+0xa0>)
 802acb4:	2200      	movs	r2, #0
 802acb6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 802acb8:	4b1b      	ldr	r3, [pc, #108]	@ (802ad28 <MX_TIM2_Init+0xa0>)
 802acba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 802acbe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 802acc0:	4b19      	ldr	r3, [pc, #100]	@ (802ad28 <MX_TIM2_Init+0xa0>)
 802acc2:	2200      	movs	r2, #0
 802acc4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 802acc6:	4b18      	ldr	r3, [pc, #96]	@ (802ad28 <MX_TIM2_Init+0xa0>)
 802acc8:	2200      	movs	r2, #0
 802acca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 802accc:	4816      	ldr	r0, [pc, #88]	@ (802ad28 <MX_TIM2_Init+0xa0>)
 802acce:	f002 ff7e 	bl	802dbce <HAL_TIM_IC_Init>
 802acd2:	4603      	mov	r3, r0
 802acd4:	2b00      	cmp	r3, #0
 802acd6:	d001      	beq.n	802acdc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 802acd8:	f7ff fe38 	bl	802a94c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 802acdc:	2300      	movs	r3, #0
 802acde:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 802ace0:	2300      	movs	r3, #0
 802ace2:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 802ace4:	f107 0310 	add.w	r3, r7, #16
 802ace8:	4619      	mov	r1, r3
 802acea:	480f      	ldr	r0, [pc, #60]	@ (802ad28 <MX_TIM2_Init+0xa0>)
 802acec:	f003 fc36 	bl	802e55c <HAL_TIMEx_MasterConfigSynchronization>
 802acf0:	4603      	mov	r3, r0
 802acf2:	2b00      	cmp	r3, #0
 802acf4:	d001      	beq.n	802acfa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 802acf6:	f7ff fe29 	bl	802a94c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 802acfa:	230a      	movs	r3, #10
 802acfc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 802acfe:	2301      	movs	r3, #1
 802ad00:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 802ad02:	2300      	movs	r3, #0
 802ad04:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 4;
 802ad06:	2304      	movs	r3, #4
 802ad08:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 802ad0a:	463b      	mov	r3, r7
 802ad0c:	2200      	movs	r2, #0
 802ad0e:	4619      	mov	r1, r3
 802ad10:	4805      	ldr	r0, [pc, #20]	@ (802ad28 <MX_TIM2_Init+0xa0>)
 802ad12:	f003 f807 	bl	802dd24 <HAL_TIM_IC_ConfigChannel>
 802ad16:	4603      	mov	r3, r0
 802ad18:	2b00      	cmp	r3, #0
 802ad1a:	d001      	beq.n	802ad20 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 802ad1c:	f7ff fe16 	bl	802a94c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 802ad20:	bf00      	nop
 802ad22:	3718      	adds	r7, #24
 802ad24:	46bd      	mov	sp, r7
 802ad26:	bd80      	pop	{r7, pc}
 802ad28:	20001340 	.word	0x20001340

0802ad2c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 802ad2c:	b580      	push	{r7, lr}
 802ad2e:	b08a      	sub	sp, #40	@ 0x28
 802ad30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 802ad32:	f107 0320 	add.w	r3, r7, #32
 802ad36:	2200      	movs	r2, #0
 802ad38:	601a      	str	r2, [r3, #0]
 802ad3a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 802ad3c:	1d3b      	adds	r3, r7, #4
 802ad3e:	2200      	movs	r2, #0
 802ad40:	601a      	str	r2, [r3, #0]
 802ad42:	605a      	str	r2, [r3, #4]
 802ad44:	609a      	str	r2, [r3, #8]
 802ad46:	60da      	str	r2, [r3, #12]
 802ad48:	611a      	str	r2, [r3, #16]
 802ad4a:	615a      	str	r2, [r3, #20]
 802ad4c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 802ad4e:	4b22      	ldr	r3, [pc, #136]	@ (802add8 <MX_TIM3_Init+0xac>)
 802ad50:	4a22      	ldr	r2, [pc, #136]	@ (802addc <MX_TIM3_Init+0xb0>)
 802ad52:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 802ad54:	4b20      	ldr	r3, [pc, #128]	@ (802add8 <MX_TIM3_Init+0xac>)
 802ad56:	2253      	movs	r2, #83	@ 0x53
 802ad58:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 802ad5a:	4b1f      	ldr	r3, [pc, #124]	@ (802add8 <MX_TIM3_Init+0xac>)
 802ad5c:	2200      	movs	r2, #0
 802ad5e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 802ad60:	4b1d      	ldr	r3, [pc, #116]	@ (802add8 <MX_TIM3_Init+0xac>)
 802ad62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 802ad66:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 802ad68:	4b1b      	ldr	r3, [pc, #108]	@ (802add8 <MX_TIM3_Init+0xac>)
 802ad6a:	2200      	movs	r2, #0
 802ad6c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 802ad6e:	4b1a      	ldr	r3, [pc, #104]	@ (802add8 <MX_TIM3_Init+0xac>)
 802ad70:	2200      	movs	r2, #0
 802ad72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 802ad74:	4818      	ldr	r0, [pc, #96]	@ (802add8 <MX_TIM3_Init+0xac>)
 802ad76:	f002 fedb 	bl	802db30 <HAL_TIM_OC_Init>
 802ad7a:	4603      	mov	r3, r0
 802ad7c:	2b00      	cmp	r3, #0
 802ad7e:	d001      	beq.n	802ad84 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 802ad80:	f7ff fde4 	bl	802a94c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 802ad84:	2300      	movs	r3, #0
 802ad86:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 802ad88:	2300      	movs	r3, #0
 802ad8a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 802ad8c:	f107 0320 	add.w	r3, r7, #32
 802ad90:	4619      	mov	r1, r3
 802ad92:	4811      	ldr	r0, [pc, #68]	@ (802add8 <MX_TIM3_Init+0xac>)
 802ad94:	f003 fbe2 	bl	802e55c <HAL_TIMEx_MasterConfigSynchronization>
 802ad98:	4603      	mov	r3, r0
 802ad9a:	2b00      	cmp	r3, #0
 802ad9c:	d001      	beq.n	802ada2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 802ad9e:	f7ff fdd5 	bl	802a94c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 802ada2:	2300      	movs	r3, #0
 802ada4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 802ada6:	2300      	movs	r3, #0
 802ada8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 802adaa:	2300      	movs	r3, #0
 802adac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 802adae:	2300      	movs	r3, #0
 802adb0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 802adb2:	1d3b      	adds	r3, r7, #4
 802adb4:	2204      	movs	r2, #4
 802adb6:	4619      	mov	r1, r3
 802adb8:	4807      	ldr	r0, [pc, #28]	@ (802add8 <MX_TIM3_Init+0xac>)
 802adba:	f002 ff57 	bl	802dc6c <HAL_TIM_OC_ConfigChannel>
 802adbe:	4603      	mov	r3, r0
 802adc0:	2b00      	cmp	r3, #0
 802adc2:	d001      	beq.n	802adc8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 802adc4:	f7ff fdc2 	bl	802a94c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 802adc8:	4803      	ldr	r0, [pc, #12]	@ (802add8 <MX_TIM3_Init+0xac>)
 802adca:	f000 f871 	bl	802aeb0 <HAL_TIM_MspPostInit>

}
 802adce:	bf00      	nop
 802add0:	3728      	adds	r7, #40	@ 0x28
 802add2:	46bd      	mov	sp, r7
 802add4:	bd80      	pop	{r7, pc}
 802add6:	bf00      	nop
 802add8:	20001388 	.word	0x20001388
 802addc:	40000400 	.word	0x40000400

0802ade0 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 802ade0:	b580      	push	{r7, lr}
 802ade2:	b08a      	sub	sp, #40	@ 0x28
 802ade4:	af00      	add	r7, sp, #0
 802ade6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802ade8:	f107 0314 	add.w	r3, r7, #20
 802adec:	2200      	movs	r2, #0
 802adee:	601a      	str	r2, [r3, #0]
 802adf0:	605a      	str	r2, [r3, #4]
 802adf2:	609a      	str	r2, [r3, #8]
 802adf4:	60da      	str	r2, [r3, #12]
 802adf6:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 802adf8:	687b      	ldr	r3, [r7, #4]
 802adfa:	681b      	ldr	r3, [r3, #0]
 802adfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802ae00:	d12c      	bne.n	802ae5c <HAL_TIM_IC_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 802ae02:	2300      	movs	r3, #0
 802ae04:	613b      	str	r3, [r7, #16]
 802ae06:	4b17      	ldr	r3, [pc, #92]	@ (802ae64 <HAL_TIM_IC_MspInit+0x84>)
 802ae08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802ae0a:	4a16      	ldr	r2, [pc, #88]	@ (802ae64 <HAL_TIM_IC_MspInit+0x84>)
 802ae0c:	f043 0301 	orr.w	r3, r3, #1
 802ae10:	6413      	str	r3, [r2, #64]	@ 0x40
 802ae12:	4b14      	ldr	r3, [pc, #80]	@ (802ae64 <HAL_TIM_IC_MspInit+0x84>)
 802ae14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802ae16:	f003 0301 	and.w	r3, r3, #1
 802ae1a:	613b      	str	r3, [r7, #16]
 802ae1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 802ae1e:	2300      	movs	r3, #0
 802ae20:	60fb      	str	r3, [r7, #12]
 802ae22:	4b10      	ldr	r3, [pc, #64]	@ (802ae64 <HAL_TIM_IC_MspInit+0x84>)
 802ae24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802ae26:	4a0f      	ldr	r2, [pc, #60]	@ (802ae64 <HAL_TIM_IC_MspInit+0x84>)
 802ae28:	f043 0301 	orr.w	r3, r3, #1
 802ae2c:	6313      	str	r3, [r2, #48]	@ 0x30
 802ae2e:	4b0d      	ldr	r3, [pc, #52]	@ (802ae64 <HAL_TIM_IC_MspInit+0x84>)
 802ae30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802ae32:	f003 0301 	and.w	r3, r3, #1
 802ae36:	60fb      	str	r3, [r7, #12]
 802ae38:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 802ae3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802ae3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802ae40:	2302      	movs	r3, #2
 802ae42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802ae44:	2300      	movs	r3, #0
 802ae46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802ae48:	2300      	movs	r3, #0
 802ae4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 802ae4c:	2301      	movs	r3, #1
 802ae4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802ae50:	f107 0314 	add.w	r3, r7, #20
 802ae54:	4619      	mov	r1, r3
 802ae56:	4804      	ldr	r0, [pc, #16]	@ (802ae68 <HAL_TIM_IC_MspInit+0x88>)
 802ae58:	f001 f9c4 	bl	802c1e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 802ae5c:	bf00      	nop
 802ae5e:	3728      	adds	r7, #40	@ 0x28
 802ae60:	46bd      	mov	sp, r7
 802ae62:	bd80      	pop	{r7, pc}
 802ae64:	40023800 	.word	0x40023800
 802ae68:	40020000 	.word	0x40020000

0802ae6c <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 802ae6c:	b480      	push	{r7}
 802ae6e:	b085      	sub	sp, #20
 802ae70:	af00      	add	r7, sp, #0
 802ae72:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM3)
 802ae74:	687b      	ldr	r3, [r7, #4]
 802ae76:	681b      	ldr	r3, [r3, #0]
 802ae78:	4a0b      	ldr	r2, [pc, #44]	@ (802aea8 <HAL_TIM_OC_MspInit+0x3c>)
 802ae7a:	4293      	cmp	r3, r2
 802ae7c:	d10d      	bne.n	802ae9a <HAL_TIM_OC_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 802ae7e:	2300      	movs	r3, #0
 802ae80:	60fb      	str	r3, [r7, #12]
 802ae82:	4b0a      	ldr	r3, [pc, #40]	@ (802aeac <HAL_TIM_OC_MspInit+0x40>)
 802ae84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802ae86:	4a09      	ldr	r2, [pc, #36]	@ (802aeac <HAL_TIM_OC_MspInit+0x40>)
 802ae88:	f043 0302 	orr.w	r3, r3, #2
 802ae8c:	6413      	str	r3, [r2, #64]	@ 0x40
 802ae8e:	4b07      	ldr	r3, [pc, #28]	@ (802aeac <HAL_TIM_OC_MspInit+0x40>)
 802ae90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802ae92:	f003 0302 	and.w	r3, r3, #2
 802ae96:	60fb      	str	r3, [r7, #12]
 802ae98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 802ae9a:	bf00      	nop
 802ae9c:	3714      	adds	r7, #20
 802ae9e:	46bd      	mov	sp, r7
 802aea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802aea4:	4770      	bx	lr
 802aea6:	bf00      	nop
 802aea8:	40000400 	.word	0x40000400
 802aeac:	40023800 	.word	0x40023800

0802aeb0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 802aeb0:	b580      	push	{r7, lr}
 802aeb2:	b088      	sub	sp, #32
 802aeb4:	af00      	add	r7, sp, #0
 802aeb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802aeb8:	f107 030c 	add.w	r3, r7, #12
 802aebc:	2200      	movs	r2, #0
 802aebe:	601a      	str	r2, [r3, #0]
 802aec0:	605a      	str	r2, [r3, #4]
 802aec2:	609a      	str	r2, [r3, #8]
 802aec4:	60da      	str	r2, [r3, #12]
 802aec6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 802aec8:	687b      	ldr	r3, [r7, #4]
 802aeca:	681b      	ldr	r3, [r3, #0]
 802aecc:	4a12      	ldr	r2, [pc, #72]	@ (802af18 <HAL_TIM_MspPostInit+0x68>)
 802aece:	4293      	cmp	r3, r2
 802aed0:	d11d      	bne.n	802af0e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 802aed2:	2300      	movs	r3, #0
 802aed4:	60bb      	str	r3, [r7, #8]
 802aed6:	4b11      	ldr	r3, [pc, #68]	@ (802af1c <HAL_TIM_MspPostInit+0x6c>)
 802aed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802aeda:	4a10      	ldr	r2, [pc, #64]	@ (802af1c <HAL_TIM_MspPostInit+0x6c>)
 802aedc:	f043 0304 	orr.w	r3, r3, #4
 802aee0:	6313      	str	r3, [r2, #48]	@ 0x30
 802aee2:	4b0e      	ldr	r3, [pc, #56]	@ (802af1c <HAL_TIM_MspPostInit+0x6c>)
 802aee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802aee6:	f003 0304 	and.w	r3, r3, #4
 802aeea:	60bb      	str	r3, [r7, #8]
 802aeec:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 802aeee:	2380      	movs	r3, #128	@ 0x80
 802aef0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802aef2:	2302      	movs	r3, #2
 802aef4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802aef6:	2300      	movs	r3, #0
 802aef8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802aefa:	2300      	movs	r3, #0
 802aefc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 802aefe:	2302      	movs	r3, #2
 802af00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802af02:	f107 030c 	add.w	r3, r7, #12
 802af06:	4619      	mov	r1, r3
 802af08:	4805      	ldr	r0, [pc, #20]	@ (802af20 <HAL_TIM_MspPostInit+0x70>)
 802af0a:	f001 f96b 	bl	802c1e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 802af0e:	bf00      	nop
 802af10:	3720      	adds	r7, #32
 802af12:	46bd      	mov	sp, r7
 802af14:	bd80      	pop	{r7, pc}
 802af16:	bf00      	nop
 802af18:	40000400 	.word	0x40000400
 802af1c:	40023800 	.word	0x40023800
 802af20:	40020800 	.word	0x40020800

0802af24 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 802af24:	b580      	push	{r7, lr}
 802af26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 802af28:	4b11      	ldr	r3, [pc, #68]	@ (802af70 <MX_USART1_UART_Init+0x4c>)
 802af2a:	4a12      	ldr	r2, [pc, #72]	@ (802af74 <MX_USART1_UART_Init+0x50>)
 802af2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 802af2e:	4b10      	ldr	r3, [pc, #64]	@ (802af70 <MX_USART1_UART_Init+0x4c>)
 802af30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 802af34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 802af36:	4b0e      	ldr	r3, [pc, #56]	@ (802af70 <MX_USART1_UART_Init+0x4c>)
 802af38:	2200      	movs	r2, #0
 802af3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 802af3c:	4b0c      	ldr	r3, [pc, #48]	@ (802af70 <MX_USART1_UART_Init+0x4c>)
 802af3e:	2200      	movs	r2, #0
 802af40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 802af42:	4b0b      	ldr	r3, [pc, #44]	@ (802af70 <MX_USART1_UART_Init+0x4c>)
 802af44:	2200      	movs	r2, #0
 802af46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 802af48:	4b09      	ldr	r3, [pc, #36]	@ (802af70 <MX_USART1_UART_Init+0x4c>)
 802af4a:	220c      	movs	r2, #12
 802af4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 802af4e:	4b08      	ldr	r3, [pc, #32]	@ (802af70 <MX_USART1_UART_Init+0x4c>)
 802af50:	2200      	movs	r2, #0
 802af52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 802af54:	4b06      	ldr	r3, [pc, #24]	@ (802af70 <MX_USART1_UART_Init+0x4c>)
 802af56:	2200      	movs	r2, #0
 802af58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 802af5a:	4805      	ldr	r0, [pc, #20]	@ (802af70 <MX_USART1_UART_Init+0x4c>)
 802af5c:	f003 fb7a 	bl	802e654 <HAL_UART_Init>
 802af60:	4603      	mov	r3, r0
 802af62:	2b00      	cmp	r3, #0
 802af64:	d001      	beq.n	802af6a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 802af66:	f7ff fcf1 	bl	802a94c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 802af6a:	bf00      	nop
 802af6c:	bd80      	pop	{r7, pc}
 802af6e:	bf00      	nop
 802af70:	200013d0 	.word	0x200013d0
 802af74:	40011000 	.word	0x40011000

0802af78 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 802af78:	b580      	push	{r7, lr}
 802af7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 802af7c:	4b11      	ldr	r3, [pc, #68]	@ (802afc4 <MX_USART2_UART_Init+0x4c>)
 802af7e:	4a12      	ldr	r2, [pc, #72]	@ (802afc8 <MX_USART2_UART_Init+0x50>)
 802af80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 802af82:	4b10      	ldr	r3, [pc, #64]	@ (802afc4 <MX_USART2_UART_Init+0x4c>)
 802af84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 802af88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 802af8a:	4b0e      	ldr	r3, [pc, #56]	@ (802afc4 <MX_USART2_UART_Init+0x4c>)
 802af8c:	2200      	movs	r2, #0
 802af8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 802af90:	4b0c      	ldr	r3, [pc, #48]	@ (802afc4 <MX_USART2_UART_Init+0x4c>)
 802af92:	2200      	movs	r2, #0
 802af94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 802af96:	4b0b      	ldr	r3, [pc, #44]	@ (802afc4 <MX_USART2_UART_Init+0x4c>)
 802af98:	2200      	movs	r2, #0
 802af9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 802af9c:	4b09      	ldr	r3, [pc, #36]	@ (802afc4 <MX_USART2_UART_Init+0x4c>)
 802af9e:	220c      	movs	r2, #12
 802afa0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 802afa2:	4b08      	ldr	r3, [pc, #32]	@ (802afc4 <MX_USART2_UART_Init+0x4c>)
 802afa4:	2200      	movs	r2, #0
 802afa6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 802afa8:	4b06      	ldr	r3, [pc, #24]	@ (802afc4 <MX_USART2_UART_Init+0x4c>)
 802afaa:	2200      	movs	r2, #0
 802afac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 802afae:	4805      	ldr	r0, [pc, #20]	@ (802afc4 <MX_USART2_UART_Init+0x4c>)
 802afb0:	f003 fb50 	bl	802e654 <HAL_UART_Init>
 802afb4:	4603      	mov	r3, r0
 802afb6:	2b00      	cmp	r3, #0
 802afb8:	d001      	beq.n	802afbe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 802afba:	f7ff fcc7 	bl	802a94c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 802afbe:	bf00      	nop
 802afc0:	bd80      	pop	{r7, pc}
 802afc2:	bf00      	nop
 802afc4:	20001418 	.word	0x20001418
 802afc8:	40004400 	.word	0x40004400

0802afcc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 802afcc:	b580      	push	{r7, lr}
 802afce:	b08c      	sub	sp, #48	@ 0x30
 802afd0:	af00      	add	r7, sp, #0
 802afd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802afd4:	f107 031c 	add.w	r3, r7, #28
 802afd8:	2200      	movs	r2, #0
 802afda:	601a      	str	r2, [r3, #0]
 802afdc:	605a      	str	r2, [r3, #4]
 802afde:	609a      	str	r2, [r3, #8]
 802afe0:	60da      	str	r2, [r3, #12]
 802afe2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 802afe4:	687b      	ldr	r3, [r7, #4]
 802afe6:	681b      	ldr	r3, [r3, #0]
 802afe8:	4a64      	ldr	r2, [pc, #400]	@ (802b17c <HAL_UART_MspInit+0x1b0>)
 802afea:	4293      	cmp	r3, r2
 802afec:	d12c      	bne.n	802b048 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 802afee:	2300      	movs	r3, #0
 802aff0:	61bb      	str	r3, [r7, #24]
 802aff2:	4b63      	ldr	r3, [pc, #396]	@ (802b180 <HAL_UART_MspInit+0x1b4>)
 802aff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802aff6:	4a62      	ldr	r2, [pc, #392]	@ (802b180 <HAL_UART_MspInit+0x1b4>)
 802aff8:	f043 0310 	orr.w	r3, r3, #16
 802affc:	6453      	str	r3, [r2, #68]	@ 0x44
 802affe:	4b60      	ldr	r3, [pc, #384]	@ (802b180 <HAL_UART_MspInit+0x1b4>)
 802b000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802b002:	f003 0310 	and.w	r3, r3, #16
 802b006:	61bb      	str	r3, [r7, #24]
 802b008:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 802b00a:	2300      	movs	r3, #0
 802b00c:	617b      	str	r3, [r7, #20]
 802b00e:	4b5c      	ldr	r3, [pc, #368]	@ (802b180 <HAL_UART_MspInit+0x1b4>)
 802b010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802b012:	4a5b      	ldr	r2, [pc, #364]	@ (802b180 <HAL_UART_MspInit+0x1b4>)
 802b014:	f043 0302 	orr.w	r3, r3, #2
 802b018:	6313      	str	r3, [r2, #48]	@ 0x30
 802b01a:	4b59      	ldr	r3, [pc, #356]	@ (802b180 <HAL_UART_MspInit+0x1b4>)
 802b01c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802b01e:	f003 0302 	and.w	r3, r3, #2
 802b022:	617b      	str	r3, [r7, #20]
 802b024:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 802b026:	23c0      	movs	r3, #192	@ 0xc0
 802b028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802b02a:	2302      	movs	r3, #2
 802b02c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b02e:	2300      	movs	r3, #0
 802b030:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b032:	2303      	movs	r3, #3
 802b034:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 802b036:	2307      	movs	r3, #7
 802b038:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802b03a:	f107 031c 	add.w	r3, r7, #28
 802b03e:	4619      	mov	r1, r3
 802b040:	4850      	ldr	r0, [pc, #320]	@ (802b184 <HAL_UART_MspInit+0x1b8>)
 802b042:	f001 f8cf 	bl	802c1e4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 802b046:	e095      	b.n	802b174 <HAL_UART_MspInit+0x1a8>
  else if(uartHandle->Instance==USART2)
 802b048:	687b      	ldr	r3, [r7, #4]
 802b04a:	681b      	ldr	r3, [r3, #0]
 802b04c:	4a4e      	ldr	r2, [pc, #312]	@ (802b188 <HAL_UART_MspInit+0x1bc>)
 802b04e:	4293      	cmp	r3, r2
 802b050:	f040 8090 	bne.w	802b174 <HAL_UART_MspInit+0x1a8>
    __HAL_RCC_USART2_CLK_ENABLE();
 802b054:	2300      	movs	r3, #0
 802b056:	613b      	str	r3, [r7, #16]
 802b058:	4b49      	ldr	r3, [pc, #292]	@ (802b180 <HAL_UART_MspInit+0x1b4>)
 802b05a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802b05c:	4a48      	ldr	r2, [pc, #288]	@ (802b180 <HAL_UART_MspInit+0x1b4>)
 802b05e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 802b062:	6413      	str	r3, [r2, #64]	@ 0x40
 802b064:	4b46      	ldr	r3, [pc, #280]	@ (802b180 <HAL_UART_MspInit+0x1b4>)
 802b066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802b068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802b06c:	613b      	str	r3, [r7, #16]
 802b06e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802b070:	2300      	movs	r3, #0
 802b072:	60fb      	str	r3, [r7, #12]
 802b074:	4b42      	ldr	r3, [pc, #264]	@ (802b180 <HAL_UART_MspInit+0x1b4>)
 802b076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802b078:	4a41      	ldr	r2, [pc, #260]	@ (802b180 <HAL_UART_MspInit+0x1b4>)
 802b07a:	f043 0301 	orr.w	r3, r3, #1
 802b07e:	6313      	str	r3, [r2, #48]	@ 0x30
 802b080:	4b3f      	ldr	r3, [pc, #252]	@ (802b180 <HAL_UART_MspInit+0x1b4>)
 802b082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802b084:	f003 0301 	and.w	r3, r3, #1
 802b088:	60fb      	str	r3, [r7, #12]
 802b08a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 802b08c:	230c      	movs	r3, #12
 802b08e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802b090:	2302      	movs	r3, #2
 802b092:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b094:	2300      	movs	r3, #0
 802b096:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b098:	2303      	movs	r3, #3
 802b09a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 802b09c:	2307      	movs	r3, #7
 802b09e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802b0a0:	f107 031c 	add.w	r3, r7, #28
 802b0a4:	4619      	mov	r1, r3
 802b0a6:	4839      	ldr	r0, [pc, #228]	@ (802b18c <HAL_UART_MspInit+0x1c0>)
 802b0a8:	f001 f89c 	bl	802c1e4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 802b0ac:	4b38      	ldr	r3, [pc, #224]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b0ae:	4a39      	ldr	r2, [pc, #228]	@ (802b194 <HAL_UART_MspInit+0x1c8>)
 802b0b0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 802b0b2:	4b37      	ldr	r3, [pc, #220]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b0b4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 802b0b8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 802b0ba:	4b35      	ldr	r3, [pc, #212]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b0bc:	2200      	movs	r2, #0
 802b0be:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 802b0c0:	4b33      	ldr	r3, [pc, #204]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b0c2:	2200      	movs	r2, #0
 802b0c4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 802b0c6:	4b32      	ldr	r3, [pc, #200]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b0c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 802b0cc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802b0ce:	4b30      	ldr	r3, [pc, #192]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b0d0:	2200      	movs	r2, #0
 802b0d2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802b0d4:	4b2e      	ldr	r3, [pc, #184]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b0d6:	2200      	movs	r2, #0
 802b0d8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 802b0da:	4b2d      	ldr	r3, [pc, #180]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b0dc:	2200      	movs	r2, #0
 802b0de:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 802b0e0:	4b2b      	ldr	r3, [pc, #172]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b0e2:	2200      	movs	r2, #0
 802b0e4:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802b0e6:	4b2a      	ldr	r3, [pc, #168]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b0e8:	2200      	movs	r2, #0
 802b0ea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 802b0ec:	4828      	ldr	r0, [pc, #160]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b0ee:	f000 fa29 	bl	802b544 <HAL_DMA_Init>
 802b0f2:	4603      	mov	r3, r0
 802b0f4:	2b00      	cmp	r3, #0
 802b0f6:	d001      	beq.n	802b0fc <HAL_UART_MspInit+0x130>
      Error_Handler();
 802b0f8:	f7ff fc28 	bl	802a94c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 802b0fc:	687b      	ldr	r3, [r7, #4]
 802b0fe:	4a24      	ldr	r2, [pc, #144]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b100:	63da      	str	r2, [r3, #60]	@ 0x3c
 802b102:	4a23      	ldr	r2, [pc, #140]	@ (802b190 <HAL_UART_MspInit+0x1c4>)
 802b104:	687b      	ldr	r3, [r7, #4]
 802b106:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 802b108:	4b23      	ldr	r3, [pc, #140]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b10a:	4a24      	ldr	r2, [pc, #144]	@ (802b19c <HAL_UART_MspInit+0x1d0>)
 802b10c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 802b10e:	4b22      	ldr	r3, [pc, #136]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b110:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 802b114:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 802b116:	4b20      	ldr	r3, [pc, #128]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b118:	2240      	movs	r2, #64	@ 0x40
 802b11a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 802b11c:	4b1e      	ldr	r3, [pc, #120]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b11e:	2200      	movs	r2, #0
 802b120:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 802b122:	4b1d      	ldr	r3, [pc, #116]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b124:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 802b128:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802b12a:	4b1b      	ldr	r3, [pc, #108]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b12c:	2200      	movs	r2, #0
 802b12e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802b130:	4b19      	ldr	r3, [pc, #100]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b132:	2200      	movs	r2, #0
 802b134:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 802b136:	4b18      	ldr	r3, [pc, #96]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b138:	2200      	movs	r2, #0
 802b13a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 802b13c:	4b16      	ldr	r3, [pc, #88]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b13e:	2200      	movs	r2, #0
 802b140:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802b142:	4b15      	ldr	r3, [pc, #84]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b144:	2200      	movs	r2, #0
 802b146:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 802b148:	4813      	ldr	r0, [pc, #76]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b14a:	f000 f9fb 	bl	802b544 <HAL_DMA_Init>
 802b14e:	4603      	mov	r3, r0
 802b150:	2b00      	cmp	r3, #0
 802b152:	d001      	beq.n	802b158 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 802b154:	f7ff fbfa 	bl	802a94c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 802b158:	687b      	ldr	r3, [r7, #4]
 802b15a:	4a0f      	ldr	r2, [pc, #60]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b15c:	639a      	str	r2, [r3, #56]	@ 0x38
 802b15e:	4a0e      	ldr	r2, [pc, #56]	@ (802b198 <HAL_UART_MspInit+0x1cc>)
 802b160:	687b      	ldr	r3, [r7, #4]
 802b162:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 802b164:	2200      	movs	r2, #0
 802b166:	2100      	movs	r1, #0
 802b168:	2026      	movs	r0, #38	@ 0x26
 802b16a:	f000 f9b4 	bl	802b4d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 802b16e:	2026      	movs	r0, #38	@ 0x26
 802b170:	f000 f9cd 	bl	802b50e <HAL_NVIC_EnableIRQ>
}
 802b174:	bf00      	nop
 802b176:	3730      	adds	r7, #48	@ 0x30
 802b178:	46bd      	mov	sp, r7
 802b17a:	bd80      	pop	{r7, pc}
 802b17c:	40011000 	.word	0x40011000
 802b180:	40023800 	.word	0x40023800
 802b184:	40020400 	.word	0x40020400
 802b188:	40004400 	.word	0x40004400
 802b18c:	40020000 	.word	0x40020000
 802b190:	20001460 	.word	0x20001460
 802b194:	40026088 	.word	0x40026088
 802b198:	200014c0 	.word	0x200014c0
 802b19c:	400260a0 	.word	0x400260a0

0802b1a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 802b1a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 802b1d8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 802b1a4:	f7ff fd5a 	bl	802ac5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 802b1a8:	480c      	ldr	r0, [pc, #48]	@ (802b1dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 802b1aa:	490d      	ldr	r1, [pc, #52]	@ (802b1e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 802b1ac:	4a0d      	ldr	r2, [pc, #52]	@ (802b1e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 802b1ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 802b1b0:	e002      	b.n	802b1b8 <LoopCopyDataInit>

0802b1b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 802b1b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 802b1b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 802b1b6:	3304      	adds	r3, #4

0802b1b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 802b1b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 802b1ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 802b1bc:	d3f9      	bcc.n	802b1b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 802b1be:	4a0a      	ldr	r2, [pc, #40]	@ (802b1e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 802b1c0:	4c0a      	ldr	r4, [pc, #40]	@ (802b1ec <LoopFillZerobss+0x22>)
  movs r3, #0
 802b1c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 802b1c4:	e001      	b.n	802b1ca <LoopFillZerobss>

0802b1c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 802b1c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 802b1c8:	3204      	adds	r2, #4

0802b1ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 802b1ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 802b1cc:	d3fb      	bcc.n	802b1c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 802b1ce:	f004 fc0d 	bl	802f9ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 802b1d2:	f7fe ffe9 	bl	802a1a8 <main>
  bx  lr    
 802b1d6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 802b1d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 802b1dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 802b1e0:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 802b1e4:	08031e34 	.word	0x08031e34
  ldr r2, =_sbss
 802b1e8:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 802b1ec:	2000166c 	.word	0x2000166c

0802b1f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 802b1f0:	e7fe      	b.n	802b1f0 <ADC_IRQHandler>
	...

0802b1f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 802b1f4:	b580      	push	{r7, lr}
 802b1f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 802b1f8:	4b0e      	ldr	r3, [pc, #56]	@ (802b234 <HAL_Init+0x40>)
 802b1fa:	681b      	ldr	r3, [r3, #0]
 802b1fc:	4a0d      	ldr	r2, [pc, #52]	@ (802b234 <HAL_Init+0x40>)
 802b1fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 802b202:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 802b204:	4b0b      	ldr	r3, [pc, #44]	@ (802b234 <HAL_Init+0x40>)
 802b206:	681b      	ldr	r3, [r3, #0]
 802b208:	4a0a      	ldr	r2, [pc, #40]	@ (802b234 <HAL_Init+0x40>)
 802b20a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 802b20e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 802b210:	4b08      	ldr	r3, [pc, #32]	@ (802b234 <HAL_Init+0x40>)
 802b212:	681b      	ldr	r3, [r3, #0]
 802b214:	4a07      	ldr	r2, [pc, #28]	@ (802b234 <HAL_Init+0x40>)
 802b216:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 802b21a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 802b21c:	2003      	movs	r0, #3
 802b21e:	f000 f94f 	bl	802b4c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 802b222:	200f      	movs	r0, #15
 802b224:	f000 f808 	bl	802b238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 802b228:	f7ff fc6c 	bl	802ab04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 802b22c:	2300      	movs	r3, #0
}
 802b22e:	4618      	mov	r0, r3
 802b230:	bd80      	pop	{r7, pc}
 802b232:	bf00      	nop
 802b234:	40023c00 	.word	0x40023c00

0802b238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 802b238:	b580      	push	{r7, lr}
 802b23a:	b082      	sub	sp, #8
 802b23c:	af00      	add	r7, sp, #0
 802b23e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 802b240:	4b12      	ldr	r3, [pc, #72]	@ (802b28c <HAL_InitTick+0x54>)
 802b242:	681a      	ldr	r2, [r3, #0]
 802b244:	4b12      	ldr	r3, [pc, #72]	@ (802b290 <HAL_InitTick+0x58>)
 802b246:	781b      	ldrb	r3, [r3, #0]
 802b248:	4619      	mov	r1, r3
 802b24a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 802b24e:	fbb3 f3f1 	udiv	r3, r3, r1
 802b252:	fbb2 f3f3 	udiv	r3, r2, r3
 802b256:	4618      	mov	r0, r3
 802b258:	f000 f967 	bl	802b52a <HAL_SYSTICK_Config>
 802b25c:	4603      	mov	r3, r0
 802b25e:	2b00      	cmp	r3, #0
 802b260:	d001      	beq.n	802b266 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 802b262:	2301      	movs	r3, #1
 802b264:	e00e      	b.n	802b284 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 802b266:	687b      	ldr	r3, [r7, #4]
 802b268:	2b0f      	cmp	r3, #15
 802b26a:	d80a      	bhi.n	802b282 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 802b26c:	2200      	movs	r2, #0
 802b26e:	6879      	ldr	r1, [r7, #4]
 802b270:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 802b274:	f000 f92f 	bl	802b4d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 802b278:	4a06      	ldr	r2, [pc, #24]	@ (802b294 <HAL_InitTick+0x5c>)
 802b27a:	687b      	ldr	r3, [r7, #4]
 802b27c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 802b27e:	2300      	movs	r3, #0
 802b280:	e000      	b.n	802b284 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 802b282:	2301      	movs	r3, #1
}
 802b284:	4618      	mov	r0, r3
 802b286:	3708      	adds	r7, #8
 802b288:	46bd      	mov	sp, r7
 802b28a:	bd80      	pop	{r7, pc}
 802b28c:	20000020 	.word	0x20000020
 802b290:	20000028 	.word	0x20000028
 802b294:	20000024 	.word	0x20000024

0802b298 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 802b298:	b480      	push	{r7}
 802b29a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 802b29c:	4b06      	ldr	r3, [pc, #24]	@ (802b2b8 <HAL_IncTick+0x20>)
 802b29e:	781b      	ldrb	r3, [r3, #0]
 802b2a0:	461a      	mov	r2, r3
 802b2a2:	4b06      	ldr	r3, [pc, #24]	@ (802b2bc <HAL_IncTick+0x24>)
 802b2a4:	681b      	ldr	r3, [r3, #0]
 802b2a6:	4413      	add	r3, r2
 802b2a8:	4a04      	ldr	r2, [pc, #16]	@ (802b2bc <HAL_IncTick+0x24>)
 802b2aa:	6013      	str	r3, [r2, #0]
}
 802b2ac:	bf00      	nop
 802b2ae:	46bd      	mov	sp, r7
 802b2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b2b4:	4770      	bx	lr
 802b2b6:	bf00      	nop
 802b2b8:	20000028 	.word	0x20000028
 802b2bc:	20001520 	.word	0x20001520

0802b2c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 802b2c0:	b480      	push	{r7}
 802b2c2:	af00      	add	r7, sp, #0
  return uwTick;
 802b2c4:	4b03      	ldr	r3, [pc, #12]	@ (802b2d4 <HAL_GetTick+0x14>)
 802b2c6:	681b      	ldr	r3, [r3, #0]
}
 802b2c8:	4618      	mov	r0, r3
 802b2ca:	46bd      	mov	sp, r7
 802b2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b2d0:	4770      	bx	lr
 802b2d2:	bf00      	nop
 802b2d4:	20001520 	.word	0x20001520

0802b2d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 802b2d8:	b580      	push	{r7, lr}
 802b2da:	b084      	sub	sp, #16
 802b2dc:	af00      	add	r7, sp, #0
 802b2de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 802b2e0:	f7ff ffee 	bl	802b2c0 <HAL_GetTick>
 802b2e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 802b2e6:	687b      	ldr	r3, [r7, #4]
 802b2e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 802b2ea:	68fb      	ldr	r3, [r7, #12]
 802b2ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802b2f0:	d005      	beq.n	802b2fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 802b2f2:	4b0a      	ldr	r3, [pc, #40]	@ (802b31c <HAL_Delay+0x44>)
 802b2f4:	781b      	ldrb	r3, [r3, #0]
 802b2f6:	461a      	mov	r2, r3
 802b2f8:	68fb      	ldr	r3, [r7, #12]
 802b2fa:	4413      	add	r3, r2
 802b2fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 802b2fe:	bf00      	nop
 802b300:	f7ff ffde 	bl	802b2c0 <HAL_GetTick>
 802b304:	4602      	mov	r2, r0
 802b306:	68bb      	ldr	r3, [r7, #8]
 802b308:	1ad3      	subs	r3, r2, r3
 802b30a:	68fa      	ldr	r2, [r7, #12]
 802b30c:	429a      	cmp	r2, r3
 802b30e:	d8f7      	bhi.n	802b300 <HAL_Delay+0x28>
  {
  }
}
 802b310:	bf00      	nop
 802b312:	bf00      	nop
 802b314:	3710      	adds	r7, #16
 802b316:	46bd      	mov	sp, r7
 802b318:	bd80      	pop	{r7, pc}
 802b31a:	bf00      	nop
 802b31c:	20000028 	.word	0x20000028

0802b320 <__NVIC_SetPriorityGrouping>:
{
 802b320:	b480      	push	{r7}
 802b322:	b085      	sub	sp, #20
 802b324:	af00      	add	r7, sp, #0
 802b326:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 802b328:	687b      	ldr	r3, [r7, #4]
 802b32a:	f003 0307 	and.w	r3, r3, #7
 802b32e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 802b330:	4b0c      	ldr	r3, [pc, #48]	@ (802b364 <__NVIC_SetPriorityGrouping+0x44>)
 802b332:	68db      	ldr	r3, [r3, #12]
 802b334:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 802b336:	68ba      	ldr	r2, [r7, #8]
 802b338:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 802b33c:	4013      	ands	r3, r2
 802b33e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802b340:	68fb      	ldr	r3, [r7, #12]
 802b342:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 802b344:	68bb      	ldr	r3, [r7, #8]
 802b346:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 802b348:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 802b34c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 802b350:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 802b352:	4a04      	ldr	r2, [pc, #16]	@ (802b364 <__NVIC_SetPriorityGrouping+0x44>)
 802b354:	68bb      	ldr	r3, [r7, #8]
 802b356:	60d3      	str	r3, [r2, #12]
}
 802b358:	bf00      	nop
 802b35a:	3714      	adds	r7, #20
 802b35c:	46bd      	mov	sp, r7
 802b35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b362:	4770      	bx	lr
 802b364:	e000ed00 	.word	0xe000ed00

0802b368 <__NVIC_GetPriorityGrouping>:
{
 802b368:	b480      	push	{r7}
 802b36a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 802b36c:	4b04      	ldr	r3, [pc, #16]	@ (802b380 <__NVIC_GetPriorityGrouping+0x18>)
 802b36e:	68db      	ldr	r3, [r3, #12]
 802b370:	0a1b      	lsrs	r3, r3, #8
 802b372:	f003 0307 	and.w	r3, r3, #7
}
 802b376:	4618      	mov	r0, r3
 802b378:	46bd      	mov	sp, r7
 802b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b37e:	4770      	bx	lr
 802b380:	e000ed00 	.word	0xe000ed00

0802b384 <__NVIC_EnableIRQ>:
{
 802b384:	b480      	push	{r7}
 802b386:	b083      	sub	sp, #12
 802b388:	af00      	add	r7, sp, #0
 802b38a:	4603      	mov	r3, r0
 802b38c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802b38e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802b392:	2b00      	cmp	r3, #0
 802b394:	db0b      	blt.n	802b3ae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 802b396:	79fb      	ldrb	r3, [r7, #7]
 802b398:	f003 021f 	and.w	r2, r3, #31
 802b39c:	4907      	ldr	r1, [pc, #28]	@ (802b3bc <__NVIC_EnableIRQ+0x38>)
 802b39e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802b3a2:	095b      	lsrs	r3, r3, #5
 802b3a4:	2001      	movs	r0, #1
 802b3a6:	fa00 f202 	lsl.w	r2, r0, r2
 802b3aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 802b3ae:	bf00      	nop
 802b3b0:	370c      	adds	r7, #12
 802b3b2:	46bd      	mov	sp, r7
 802b3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b3b8:	4770      	bx	lr
 802b3ba:	bf00      	nop
 802b3bc:	e000e100 	.word	0xe000e100

0802b3c0 <__NVIC_SetPriority>:
{
 802b3c0:	b480      	push	{r7}
 802b3c2:	b083      	sub	sp, #12
 802b3c4:	af00      	add	r7, sp, #0
 802b3c6:	4603      	mov	r3, r0
 802b3c8:	6039      	str	r1, [r7, #0]
 802b3ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802b3cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802b3d0:	2b00      	cmp	r3, #0
 802b3d2:	db0a      	blt.n	802b3ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802b3d4:	683b      	ldr	r3, [r7, #0]
 802b3d6:	b2da      	uxtb	r2, r3
 802b3d8:	490c      	ldr	r1, [pc, #48]	@ (802b40c <__NVIC_SetPriority+0x4c>)
 802b3da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802b3de:	0112      	lsls	r2, r2, #4
 802b3e0:	b2d2      	uxtb	r2, r2
 802b3e2:	440b      	add	r3, r1
 802b3e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 802b3e8:	e00a      	b.n	802b400 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802b3ea:	683b      	ldr	r3, [r7, #0]
 802b3ec:	b2da      	uxtb	r2, r3
 802b3ee:	4908      	ldr	r1, [pc, #32]	@ (802b410 <__NVIC_SetPriority+0x50>)
 802b3f0:	79fb      	ldrb	r3, [r7, #7]
 802b3f2:	f003 030f 	and.w	r3, r3, #15
 802b3f6:	3b04      	subs	r3, #4
 802b3f8:	0112      	lsls	r2, r2, #4
 802b3fa:	b2d2      	uxtb	r2, r2
 802b3fc:	440b      	add	r3, r1
 802b3fe:	761a      	strb	r2, [r3, #24]
}
 802b400:	bf00      	nop
 802b402:	370c      	adds	r7, #12
 802b404:	46bd      	mov	sp, r7
 802b406:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b40a:	4770      	bx	lr
 802b40c:	e000e100 	.word	0xe000e100
 802b410:	e000ed00 	.word	0xe000ed00

0802b414 <NVIC_EncodePriority>:
{
 802b414:	b480      	push	{r7}
 802b416:	b089      	sub	sp, #36	@ 0x24
 802b418:	af00      	add	r7, sp, #0
 802b41a:	60f8      	str	r0, [r7, #12]
 802b41c:	60b9      	str	r1, [r7, #8]
 802b41e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 802b420:	68fb      	ldr	r3, [r7, #12]
 802b422:	f003 0307 	and.w	r3, r3, #7
 802b426:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 802b428:	69fb      	ldr	r3, [r7, #28]
 802b42a:	f1c3 0307 	rsb	r3, r3, #7
 802b42e:	2b04      	cmp	r3, #4
 802b430:	bf28      	it	cs
 802b432:	2304      	movcs	r3, #4
 802b434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 802b436:	69fb      	ldr	r3, [r7, #28]
 802b438:	3304      	adds	r3, #4
 802b43a:	2b06      	cmp	r3, #6
 802b43c:	d902      	bls.n	802b444 <NVIC_EncodePriority+0x30>
 802b43e:	69fb      	ldr	r3, [r7, #28]
 802b440:	3b03      	subs	r3, #3
 802b442:	e000      	b.n	802b446 <NVIC_EncodePriority+0x32>
 802b444:	2300      	movs	r3, #0
 802b446:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802b448:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 802b44c:	69bb      	ldr	r3, [r7, #24]
 802b44e:	fa02 f303 	lsl.w	r3, r2, r3
 802b452:	43da      	mvns	r2, r3
 802b454:	68bb      	ldr	r3, [r7, #8]
 802b456:	401a      	ands	r2, r3
 802b458:	697b      	ldr	r3, [r7, #20]
 802b45a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 802b45c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 802b460:	697b      	ldr	r3, [r7, #20]
 802b462:	fa01 f303 	lsl.w	r3, r1, r3
 802b466:	43d9      	mvns	r1, r3
 802b468:	687b      	ldr	r3, [r7, #4]
 802b46a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802b46c:	4313      	orrs	r3, r2
}
 802b46e:	4618      	mov	r0, r3
 802b470:	3724      	adds	r7, #36	@ 0x24
 802b472:	46bd      	mov	sp, r7
 802b474:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b478:	4770      	bx	lr
	...

0802b47c <SysTick_Config>:
{
 802b47c:	b580      	push	{r7, lr}
 802b47e:	b082      	sub	sp, #8
 802b480:	af00      	add	r7, sp, #0
 802b482:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 802b484:	687b      	ldr	r3, [r7, #4]
 802b486:	3b01      	subs	r3, #1
 802b488:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802b48c:	d301      	bcc.n	802b492 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 802b48e:	2301      	movs	r3, #1
 802b490:	e00f      	b.n	802b4b2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 802b492:	4a0a      	ldr	r2, [pc, #40]	@ (802b4bc <SysTick_Config+0x40>)
 802b494:	687b      	ldr	r3, [r7, #4]
 802b496:	3b01      	subs	r3, #1
 802b498:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 802b49a:	210f      	movs	r1, #15
 802b49c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 802b4a0:	f7ff ff8e 	bl	802b3c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 802b4a4:	4b05      	ldr	r3, [pc, #20]	@ (802b4bc <SysTick_Config+0x40>)
 802b4a6:	2200      	movs	r2, #0
 802b4a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 802b4aa:	4b04      	ldr	r3, [pc, #16]	@ (802b4bc <SysTick_Config+0x40>)
 802b4ac:	2207      	movs	r2, #7
 802b4ae:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 802b4b0:	2300      	movs	r3, #0
}
 802b4b2:	4618      	mov	r0, r3
 802b4b4:	3708      	adds	r7, #8
 802b4b6:	46bd      	mov	sp, r7
 802b4b8:	bd80      	pop	{r7, pc}
 802b4ba:	bf00      	nop
 802b4bc:	e000e010 	.word	0xe000e010

0802b4c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 802b4c0:	b580      	push	{r7, lr}
 802b4c2:	b082      	sub	sp, #8
 802b4c4:	af00      	add	r7, sp, #0
 802b4c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 802b4c8:	6878      	ldr	r0, [r7, #4]
 802b4ca:	f7ff ff29 	bl	802b320 <__NVIC_SetPriorityGrouping>
}
 802b4ce:	bf00      	nop
 802b4d0:	3708      	adds	r7, #8
 802b4d2:	46bd      	mov	sp, r7
 802b4d4:	bd80      	pop	{r7, pc}

0802b4d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 802b4d6:	b580      	push	{r7, lr}
 802b4d8:	b086      	sub	sp, #24
 802b4da:	af00      	add	r7, sp, #0
 802b4dc:	4603      	mov	r3, r0
 802b4de:	60b9      	str	r1, [r7, #8]
 802b4e0:	607a      	str	r2, [r7, #4]
 802b4e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 802b4e4:	2300      	movs	r3, #0
 802b4e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 802b4e8:	f7ff ff3e 	bl	802b368 <__NVIC_GetPriorityGrouping>
 802b4ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 802b4ee:	687a      	ldr	r2, [r7, #4]
 802b4f0:	68b9      	ldr	r1, [r7, #8]
 802b4f2:	6978      	ldr	r0, [r7, #20]
 802b4f4:	f7ff ff8e 	bl	802b414 <NVIC_EncodePriority>
 802b4f8:	4602      	mov	r2, r0
 802b4fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802b4fe:	4611      	mov	r1, r2
 802b500:	4618      	mov	r0, r3
 802b502:	f7ff ff5d 	bl	802b3c0 <__NVIC_SetPriority>
}
 802b506:	bf00      	nop
 802b508:	3718      	adds	r7, #24
 802b50a:	46bd      	mov	sp, r7
 802b50c:	bd80      	pop	{r7, pc}

0802b50e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 802b50e:	b580      	push	{r7, lr}
 802b510:	b082      	sub	sp, #8
 802b512:	af00      	add	r7, sp, #0
 802b514:	4603      	mov	r3, r0
 802b516:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 802b518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802b51c:	4618      	mov	r0, r3
 802b51e:	f7ff ff31 	bl	802b384 <__NVIC_EnableIRQ>
}
 802b522:	bf00      	nop
 802b524:	3708      	adds	r7, #8
 802b526:	46bd      	mov	sp, r7
 802b528:	bd80      	pop	{r7, pc}

0802b52a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 802b52a:	b580      	push	{r7, lr}
 802b52c:	b082      	sub	sp, #8
 802b52e:	af00      	add	r7, sp, #0
 802b530:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 802b532:	6878      	ldr	r0, [r7, #4]
 802b534:	f7ff ffa2 	bl	802b47c <SysTick_Config>
 802b538:	4603      	mov	r3, r0
}
 802b53a:	4618      	mov	r0, r3
 802b53c:	3708      	adds	r7, #8
 802b53e:	46bd      	mov	sp, r7
 802b540:	bd80      	pop	{r7, pc}
	...

0802b544 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 802b544:	b580      	push	{r7, lr}
 802b546:	b086      	sub	sp, #24
 802b548:	af00      	add	r7, sp, #0
 802b54a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 802b54c:	2300      	movs	r3, #0
 802b54e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 802b550:	f7ff feb6 	bl	802b2c0 <HAL_GetTick>
 802b554:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 802b556:	687b      	ldr	r3, [r7, #4]
 802b558:	2b00      	cmp	r3, #0
 802b55a:	d101      	bne.n	802b560 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 802b55c:	2301      	movs	r3, #1
 802b55e:	e099      	b.n	802b694 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 802b560:	687b      	ldr	r3, [r7, #4]
 802b562:	2202      	movs	r2, #2
 802b564:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 802b568:	687b      	ldr	r3, [r7, #4]
 802b56a:	2200      	movs	r2, #0
 802b56c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 802b570:	687b      	ldr	r3, [r7, #4]
 802b572:	681b      	ldr	r3, [r3, #0]
 802b574:	681a      	ldr	r2, [r3, #0]
 802b576:	687b      	ldr	r3, [r7, #4]
 802b578:	681b      	ldr	r3, [r3, #0]
 802b57a:	f022 0201 	bic.w	r2, r2, #1
 802b57e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802b580:	e00f      	b.n	802b5a2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 802b582:	f7ff fe9d 	bl	802b2c0 <HAL_GetTick>
 802b586:	4602      	mov	r2, r0
 802b588:	693b      	ldr	r3, [r7, #16]
 802b58a:	1ad3      	subs	r3, r2, r3
 802b58c:	2b05      	cmp	r3, #5
 802b58e:	d908      	bls.n	802b5a2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 802b590:	687b      	ldr	r3, [r7, #4]
 802b592:	2220      	movs	r2, #32
 802b594:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 802b596:	687b      	ldr	r3, [r7, #4]
 802b598:	2203      	movs	r2, #3
 802b59a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 802b59e:	2303      	movs	r3, #3
 802b5a0:	e078      	b.n	802b694 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802b5a2:	687b      	ldr	r3, [r7, #4]
 802b5a4:	681b      	ldr	r3, [r3, #0]
 802b5a6:	681b      	ldr	r3, [r3, #0]
 802b5a8:	f003 0301 	and.w	r3, r3, #1
 802b5ac:	2b00      	cmp	r3, #0
 802b5ae:	d1e8      	bne.n	802b582 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 802b5b0:	687b      	ldr	r3, [r7, #4]
 802b5b2:	681b      	ldr	r3, [r3, #0]
 802b5b4:	681b      	ldr	r3, [r3, #0]
 802b5b6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 802b5b8:	697a      	ldr	r2, [r7, #20]
 802b5ba:	4b38      	ldr	r3, [pc, #224]	@ (802b69c <HAL_DMA_Init+0x158>)
 802b5bc:	4013      	ands	r3, r2
 802b5be:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802b5c0:	687b      	ldr	r3, [r7, #4]
 802b5c2:	685a      	ldr	r2, [r3, #4]
 802b5c4:	687b      	ldr	r3, [r7, #4]
 802b5c6:	689b      	ldr	r3, [r3, #8]
 802b5c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802b5ca:	687b      	ldr	r3, [r7, #4]
 802b5cc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802b5ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802b5d0:	687b      	ldr	r3, [r7, #4]
 802b5d2:	691b      	ldr	r3, [r3, #16]
 802b5d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802b5d6:	687b      	ldr	r3, [r7, #4]
 802b5d8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802b5da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802b5dc:	687b      	ldr	r3, [r7, #4]
 802b5de:	699b      	ldr	r3, [r3, #24]
 802b5e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 802b5e2:	687b      	ldr	r3, [r7, #4]
 802b5e4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 802b5e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 802b5e8:	687b      	ldr	r3, [r7, #4]
 802b5ea:	6a1b      	ldr	r3, [r3, #32]
 802b5ec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802b5ee:	697a      	ldr	r2, [r7, #20]
 802b5f0:	4313      	orrs	r3, r2
 802b5f2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 802b5f4:	687b      	ldr	r3, [r7, #4]
 802b5f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802b5f8:	2b04      	cmp	r3, #4
 802b5fa:	d107      	bne.n	802b60c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 802b5fc:	687b      	ldr	r3, [r7, #4]
 802b5fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 802b600:	687b      	ldr	r3, [r7, #4]
 802b602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802b604:	4313      	orrs	r3, r2
 802b606:	697a      	ldr	r2, [r7, #20]
 802b608:	4313      	orrs	r3, r2
 802b60a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 802b60c:	687b      	ldr	r3, [r7, #4]
 802b60e:	681b      	ldr	r3, [r3, #0]
 802b610:	697a      	ldr	r2, [r7, #20]
 802b612:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 802b614:	687b      	ldr	r3, [r7, #4]
 802b616:	681b      	ldr	r3, [r3, #0]
 802b618:	695b      	ldr	r3, [r3, #20]
 802b61a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 802b61c:	697b      	ldr	r3, [r7, #20]
 802b61e:	f023 0307 	bic.w	r3, r3, #7
 802b622:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 802b624:	687b      	ldr	r3, [r7, #4]
 802b626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802b628:	697a      	ldr	r2, [r7, #20]
 802b62a:	4313      	orrs	r3, r2
 802b62c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 802b62e:	687b      	ldr	r3, [r7, #4]
 802b630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802b632:	2b04      	cmp	r3, #4
 802b634:	d117      	bne.n	802b666 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 802b636:	687b      	ldr	r3, [r7, #4]
 802b638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802b63a:	697a      	ldr	r2, [r7, #20]
 802b63c:	4313      	orrs	r3, r2
 802b63e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 802b640:	687b      	ldr	r3, [r7, #4]
 802b642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802b644:	2b00      	cmp	r3, #0
 802b646:	d00e      	beq.n	802b666 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 802b648:	6878      	ldr	r0, [r7, #4]
 802b64a:	f000 fa7b 	bl	802bb44 <DMA_CheckFifoParam>
 802b64e:	4603      	mov	r3, r0
 802b650:	2b00      	cmp	r3, #0
 802b652:	d008      	beq.n	802b666 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 802b654:	687b      	ldr	r3, [r7, #4]
 802b656:	2240      	movs	r2, #64	@ 0x40
 802b658:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 802b65a:	687b      	ldr	r3, [r7, #4]
 802b65c:	2201      	movs	r2, #1
 802b65e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 802b662:	2301      	movs	r3, #1
 802b664:	e016      	b.n	802b694 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 802b666:	687b      	ldr	r3, [r7, #4]
 802b668:	681b      	ldr	r3, [r3, #0]
 802b66a:	697a      	ldr	r2, [r7, #20]
 802b66c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 802b66e:	6878      	ldr	r0, [r7, #4]
 802b670:	f000 fa32 	bl	802bad8 <DMA_CalcBaseAndBitshift>
 802b674:	4603      	mov	r3, r0
 802b676:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 802b678:	687b      	ldr	r3, [r7, #4]
 802b67a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b67c:	223f      	movs	r2, #63	@ 0x3f
 802b67e:	409a      	lsls	r2, r3
 802b680:	68fb      	ldr	r3, [r7, #12]
 802b682:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 802b684:	687b      	ldr	r3, [r7, #4]
 802b686:	2200      	movs	r2, #0
 802b688:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 802b68a:	687b      	ldr	r3, [r7, #4]
 802b68c:	2201      	movs	r2, #1
 802b68e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 802b692:	2300      	movs	r3, #0
}
 802b694:	4618      	mov	r0, r3
 802b696:	3718      	adds	r7, #24
 802b698:	46bd      	mov	sp, r7
 802b69a:	bd80      	pop	{r7, pc}
 802b69c:	f010803f 	.word	0xf010803f

0802b6a0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 802b6a0:	b580      	push	{r7, lr}
 802b6a2:	b084      	sub	sp, #16
 802b6a4:	af00      	add	r7, sp, #0
 802b6a6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 802b6a8:	687b      	ldr	r3, [r7, #4]
 802b6aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 802b6ac:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 802b6ae:	f7ff fe07 	bl	802b2c0 <HAL_GetTick>
 802b6b2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 802b6b4:	687b      	ldr	r3, [r7, #4]
 802b6b6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 802b6ba:	b2db      	uxtb	r3, r3
 802b6bc:	2b02      	cmp	r3, #2
 802b6be:	d008      	beq.n	802b6d2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 802b6c0:	687b      	ldr	r3, [r7, #4]
 802b6c2:	2280      	movs	r2, #128	@ 0x80
 802b6c4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 802b6c6:	687b      	ldr	r3, [r7, #4]
 802b6c8:	2200      	movs	r2, #0
 802b6ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 802b6ce:	2301      	movs	r3, #1
 802b6d0:	e052      	b.n	802b778 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 802b6d2:	687b      	ldr	r3, [r7, #4]
 802b6d4:	681b      	ldr	r3, [r3, #0]
 802b6d6:	681a      	ldr	r2, [r3, #0]
 802b6d8:	687b      	ldr	r3, [r7, #4]
 802b6da:	681b      	ldr	r3, [r3, #0]
 802b6dc:	f022 0216 	bic.w	r2, r2, #22
 802b6e0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 802b6e2:	687b      	ldr	r3, [r7, #4]
 802b6e4:	681b      	ldr	r3, [r3, #0]
 802b6e6:	695a      	ldr	r2, [r3, #20]
 802b6e8:	687b      	ldr	r3, [r7, #4]
 802b6ea:	681b      	ldr	r3, [r3, #0]
 802b6ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 802b6f0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 802b6f2:	687b      	ldr	r3, [r7, #4]
 802b6f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802b6f6:	2b00      	cmp	r3, #0
 802b6f8:	d103      	bne.n	802b702 <HAL_DMA_Abort+0x62>
 802b6fa:	687b      	ldr	r3, [r7, #4]
 802b6fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802b6fe:	2b00      	cmp	r3, #0
 802b700:	d007      	beq.n	802b712 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 802b702:	687b      	ldr	r3, [r7, #4]
 802b704:	681b      	ldr	r3, [r3, #0]
 802b706:	681a      	ldr	r2, [r3, #0]
 802b708:	687b      	ldr	r3, [r7, #4]
 802b70a:	681b      	ldr	r3, [r3, #0]
 802b70c:	f022 0208 	bic.w	r2, r2, #8
 802b710:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 802b712:	687b      	ldr	r3, [r7, #4]
 802b714:	681b      	ldr	r3, [r3, #0]
 802b716:	681a      	ldr	r2, [r3, #0]
 802b718:	687b      	ldr	r3, [r7, #4]
 802b71a:	681b      	ldr	r3, [r3, #0]
 802b71c:	f022 0201 	bic.w	r2, r2, #1
 802b720:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802b722:	e013      	b.n	802b74c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 802b724:	f7ff fdcc 	bl	802b2c0 <HAL_GetTick>
 802b728:	4602      	mov	r2, r0
 802b72a:	68bb      	ldr	r3, [r7, #8]
 802b72c:	1ad3      	subs	r3, r2, r3
 802b72e:	2b05      	cmp	r3, #5
 802b730:	d90c      	bls.n	802b74c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 802b732:	687b      	ldr	r3, [r7, #4]
 802b734:	2220      	movs	r2, #32
 802b736:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 802b738:	687b      	ldr	r3, [r7, #4]
 802b73a:	2203      	movs	r2, #3
 802b73c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 802b740:	687b      	ldr	r3, [r7, #4]
 802b742:	2200      	movs	r2, #0
 802b744:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 802b748:	2303      	movs	r3, #3
 802b74a:	e015      	b.n	802b778 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802b74c:	687b      	ldr	r3, [r7, #4]
 802b74e:	681b      	ldr	r3, [r3, #0]
 802b750:	681b      	ldr	r3, [r3, #0]
 802b752:	f003 0301 	and.w	r3, r3, #1
 802b756:	2b00      	cmp	r3, #0
 802b758:	d1e4      	bne.n	802b724 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 802b75a:	687b      	ldr	r3, [r7, #4]
 802b75c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b75e:	223f      	movs	r2, #63	@ 0x3f
 802b760:	409a      	lsls	r2, r3
 802b762:	68fb      	ldr	r3, [r7, #12]
 802b764:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 802b766:	687b      	ldr	r3, [r7, #4]
 802b768:	2201      	movs	r2, #1
 802b76a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 802b76e:	687b      	ldr	r3, [r7, #4]
 802b770:	2200      	movs	r2, #0
 802b772:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 802b776:	2300      	movs	r3, #0
}
 802b778:	4618      	mov	r0, r3
 802b77a:	3710      	adds	r7, #16
 802b77c:	46bd      	mov	sp, r7
 802b77e:	bd80      	pop	{r7, pc}

0802b780 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 802b780:	b480      	push	{r7}
 802b782:	b083      	sub	sp, #12
 802b784:	af00      	add	r7, sp, #0
 802b786:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 802b788:	687b      	ldr	r3, [r7, #4]
 802b78a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 802b78e:	b2db      	uxtb	r3, r3
 802b790:	2b02      	cmp	r3, #2
 802b792:	d004      	beq.n	802b79e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 802b794:	687b      	ldr	r3, [r7, #4]
 802b796:	2280      	movs	r2, #128	@ 0x80
 802b798:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 802b79a:	2301      	movs	r3, #1
 802b79c:	e00c      	b.n	802b7b8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 802b79e:	687b      	ldr	r3, [r7, #4]
 802b7a0:	2205      	movs	r2, #5
 802b7a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 802b7a6:	687b      	ldr	r3, [r7, #4]
 802b7a8:	681b      	ldr	r3, [r3, #0]
 802b7aa:	681a      	ldr	r2, [r3, #0]
 802b7ac:	687b      	ldr	r3, [r7, #4]
 802b7ae:	681b      	ldr	r3, [r3, #0]
 802b7b0:	f022 0201 	bic.w	r2, r2, #1
 802b7b4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 802b7b6:	2300      	movs	r3, #0
}
 802b7b8:	4618      	mov	r0, r3
 802b7ba:	370c      	adds	r7, #12
 802b7bc:	46bd      	mov	sp, r7
 802b7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b7c2:	4770      	bx	lr

0802b7c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 802b7c4:	b580      	push	{r7, lr}
 802b7c6:	b086      	sub	sp, #24
 802b7c8:	af00      	add	r7, sp, #0
 802b7ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 802b7cc:	2300      	movs	r3, #0
 802b7ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 802b7d0:	4b8e      	ldr	r3, [pc, #568]	@ (802ba0c <HAL_DMA_IRQHandler+0x248>)
 802b7d2:	681b      	ldr	r3, [r3, #0]
 802b7d4:	4a8e      	ldr	r2, [pc, #568]	@ (802ba10 <HAL_DMA_IRQHandler+0x24c>)
 802b7d6:	fba2 2303 	umull	r2, r3, r2, r3
 802b7da:	0a9b      	lsrs	r3, r3, #10
 802b7dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 802b7de:	687b      	ldr	r3, [r7, #4]
 802b7e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 802b7e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 802b7e4:	693b      	ldr	r3, [r7, #16]
 802b7e6:	681b      	ldr	r3, [r3, #0]
 802b7e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 802b7ea:	687b      	ldr	r3, [r7, #4]
 802b7ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b7ee:	2208      	movs	r2, #8
 802b7f0:	409a      	lsls	r2, r3
 802b7f2:	68fb      	ldr	r3, [r7, #12]
 802b7f4:	4013      	ands	r3, r2
 802b7f6:	2b00      	cmp	r3, #0
 802b7f8:	d01a      	beq.n	802b830 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 802b7fa:	687b      	ldr	r3, [r7, #4]
 802b7fc:	681b      	ldr	r3, [r3, #0]
 802b7fe:	681b      	ldr	r3, [r3, #0]
 802b800:	f003 0304 	and.w	r3, r3, #4
 802b804:	2b00      	cmp	r3, #0
 802b806:	d013      	beq.n	802b830 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 802b808:	687b      	ldr	r3, [r7, #4]
 802b80a:	681b      	ldr	r3, [r3, #0]
 802b80c:	681a      	ldr	r2, [r3, #0]
 802b80e:	687b      	ldr	r3, [r7, #4]
 802b810:	681b      	ldr	r3, [r3, #0]
 802b812:	f022 0204 	bic.w	r2, r2, #4
 802b816:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 802b818:	687b      	ldr	r3, [r7, #4]
 802b81a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b81c:	2208      	movs	r2, #8
 802b81e:	409a      	lsls	r2, r3
 802b820:	693b      	ldr	r3, [r7, #16]
 802b822:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 802b824:	687b      	ldr	r3, [r7, #4]
 802b826:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802b828:	f043 0201 	orr.w	r2, r3, #1
 802b82c:	687b      	ldr	r3, [r7, #4]
 802b82e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 802b830:	687b      	ldr	r3, [r7, #4]
 802b832:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b834:	2201      	movs	r2, #1
 802b836:	409a      	lsls	r2, r3
 802b838:	68fb      	ldr	r3, [r7, #12]
 802b83a:	4013      	ands	r3, r2
 802b83c:	2b00      	cmp	r3, #0
 802b83e:	d012      	beq.n	802b866 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 802b840:	687b      	ldr	r3, [r7, #4]
 802b842:	681b      	ldr	r3, [r3, #0]
 802b844:	695b      	ldr	r3, [r3, #20]
 802b846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802b84a:	2b00      	cmp	r3, #0
 802b84c:	d00b      	beq.n	802b866 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 802b84e:	687b      	ldr	r3, [r7, #4]
 802b850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b852:	2201      	movs	r2, #1
 802b854:	409a      	lsls	r2, r3
 802b856:	693b      	ldr	r3, [r7, #16]
 802b858:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 802b85a:	687b      	ldr	r3, [r7, #4]
 802b85c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802b85e:	f043 0202 	orr.w	r2, r3, #2
 802b862:	687b      	ldr	r3, [r7, #4]
 802b864:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 802b866:	687b      	ldr	r3, [r7, #4]
 802b868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b86a:	2204      	movs	r2, #4
 802b86c:	409a      	lsls	r2, r3
 802b86e:	68fb      	ldr	r3, [r7, #12]
 802b870:	4013      	ands	r3, r2
 802b872:	2b00      	cmp	r3, #0
 802b874:	d012      	beq.n	802b89c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 802b876:	687b      	ldr	r3, [r7, #4]
 802b878:	681b      	ldr	r3, [r3, #0]
 802b87a:	681b      	ldr	r3, [r3, #0]
 802b87c:	f003 0302 	and.w	r3, r3, #2
 802b880:	2b00      	cmp	r3, #0
 802b882:	d00b      	beq.n	802b89c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 802b884:	687b      	ldr	r3, [r7, #4]
 802b886:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b888:	2204      	movs	r2, #4
 802b88a:	409a      	lsls	r2, r3
 802b88c:	693b      	ldr	r3, [r7, #16]
 802b88e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 802b890:	687b      	ldr	r3, [r7, #4]
 802b892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802b894:	f043 0204 	orr.w	r2, r3, #4
 802b898:	687b      	ldr	r3, [r7, #4]
 802b89a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 802b89c:	687b      	ldr	r3, [r7, #4]
 802b89e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b8a0:	2210      	movs	r2, #16
 802b8a2:	409a      	lsls	r2, r3
 802b8a4:	68fb      	ldr	r3, [r7, #12]
 802b8a6:	4013      	ands	r3, r2
 802b8a8:	2b00      	cmp	r3, #0
 802b8aa:	d043      	beq.n	802b934 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 802b8ac:	687b      	ldr	r3, [r7, #4]
 802b8ae:	681b      	ldr	r3, [r3, #0]
 802b8b0:	681b      	ldr	r3, [r3, #0]
 802b8b2:	f003 0308 	and.w	r3, r3, #8
 802b8b6:	2b00      	cmp	r3, #0
 802b8b8:	d03c      	beq.n	802b934 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 802b8ba:	687b      	ldr	r3, [r7, #4]
 802b8bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b8be:	2210      	movs	r2, #16
 802b8c0:	409a      	lsls	r2, r3
 802b8c2:	693b      	ldr	r3, [r7, #16]
 802b8c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 802b8c6:	687b      	ldr	r3, [r7, #4]
 802b8c8:	681b      	ldr	r3, [r3, #0]
 802b8ca:	681b      	ldr	r3, [r3, #0]
 802b8cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 802b8d0:	2b00      	cmp	r3, #0
 802b8d2:	d018      	beq.n	802b906 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 802b8d4:	687b      	ldr	r3, [r7, #4]
 802b8d6:	681b      	ldr	r3, [r3, #0]
 802b8d8:	681b      	ldr	r3, [r3, #0]
 802b8da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 802b8de:	2b00      	cmp	r3, #0
 802b8e0:	d108      	bne.n	802b8f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 802b8e2:	687b      	ldr	r3, [r7, #4]
 802b8e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802b8e6:	2b00      	cmp	r3, #0
 802b8e8:	d024      	beq.n	802b934 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 802b8ea:	687b      	ldr	r3, [r7, #4]
 802b8ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802b8ee:	6878      	ldr	r0, [r7, #4]
 802b8f0:	4798      	blx	r3
 802b8f2:	e01f      	b.n	802b934 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 802b8f4:	687b      	ldr	r3, [r7, #4]
 802b8f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802b8f8:	2b00      	cmp	r3, #0
 802b8fa:	d01b      	beq.n	802b934 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 802b8fc:	687b      	ldr	r3, [r7, #4]
 802b8fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802b900:	6878      	ldr	r0, [r7, #4]
 802b902:	4798      	blx	r3
 802b904:	e016      	b.n	802b934 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 802b906:	687b      	ldr	r3, [r7, #4]
 802b908:	681b      	ldr	r3, [r3, #0]
 802b90a:	681b      	ldr	r3, [r3, #0]
 802b90c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 802b910:	2b00      	cmp	r3, #0
 802b912:	d107      	bne.n	802b924 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 802b914:	687b      	ldr	r3, [r7, #4]
 802b916:	681b      	ldr	r3, [r3, #0]
 802b918:	681a      	ldr	r2, [r3, #0]
 802b91a:	687b      	ldr	r3, [r7, #4]
 802b91c:	681b      	ldr	r3, [r3, #0]
 802b91e:	f022 0208 	bic.w	r2, r2, #8
 802b922:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 802b924:	687b      	ldr	r3, [r7, #4]
 802b926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802b928:	2b00      	cmp	r3, #0
 802b92a:	d003      	beq.n	802b934 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 802b92c:	687b      	ldr	r3, [r7, #4]
 802b92e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802b930:	6878      	ldr	r0, [r7, #4]
 802b932:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 802b934:	687b      	ldr	r3, [r7, #4]
 802b936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b938:	2220      	movs	r2, #32
 802b93a:	409a      	lsls	r2, r3
 802b93c:	68fb      	ldr	r3, [r7, #12]
 802b93e:	4013      	ands	r3, r2
 802b940:	2b00      	cmp	r3, #0
 802b942:	f000 808f 	beq.w	802ba64 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 802b946:	687b      	ldr	r3, [r7, #4]
 802b948:	681b      	ldr	r3, [r3, #0]
 802b94a:	681b      	ldr	r3, [r3, #0]
 802b94c:	f003 0310 	and.w	r3, r3, #16
 802b950:	2b00      	cmp	r3, #0
 802b952:	f000 8087 	beq.w	802ba64 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 802b956:	687b      	ldr	r3, [r7, #4]
 802b958:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b95a:	2220      	movs	r2, #32
 802b95c:	409a      	lsls	r2, r3
 802b95e:	693b      	ldr	r3, [r7, #16]
 802b960:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 802b962:	687b      	ldr	r3, [r7, #4]
 802b964:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 802b968:	b2db      	uxtb	r3, r3
 802b96a:	2b05      	cmp	r3, #5
 802b96c:	d136      	bne.n	802b9dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 802b96e:	687b      	ldr	r3, [r7, #4]
 802b970:	681b      	ldr	r3, [r3, #0]
 802b972:	681a      	ldr	r2, [r3, #0]
 802b974:	687b      	ldr	r3, [r7, #4]
 802b976:	681b      	ldr	r3, [r3, #0]
 802b978:	f022 0216 	bic.w	r2, r2, #22
 802b97c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 802b97e:	687b      	ldr	r3, [r7, #4]
 802b980:	681b      	ldr	r3, [r3, #0]
 802b982:	695a      	ldr	r2, [r3, #20]
 802b984:	687b      	ldr	r3, [r7, #4]
 802b986:	681b      	ldr	r3, [r3, #0]
 802b988:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 802b98c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 802b98e:	687b      	ldr	r3, [r7, #4]
 802b990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802b992:	2b00      	cmp	r3, #0
 802b994:	d103      	bne.n	802b99e <HAL_DMA_IRQHandler+0x1da>
 802b996:	687b      	ldr	r3, [r7, #4]
 802b998:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802b99a:	2b00      	cmp	r3, #0
 802b99c:	d007      	beq.n	802b9ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 802b99e:	687b      	ldr	r3, [r7, #4]
 802b9a0:	681b      	ldr	r3, [r3, #0]
 802b9a2:	681a      	ldr	r2, [r3, #0]
 802b9a4:	687b      	ldr	r3, [r7, #4]
 802b9a6:	681b      	ldr	r3, [r3, #0]
 802b9a8:	f022 0208 	bic.w	r2, r2, #8
 802b9ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 802b9ae:	687b      	ldr	r3, [r7, #4]
 802b9b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802b9b2:	223f      	movs	r2, #63	@ 0x3f
 802b9b4:	409a      	lsls	r2, r3
 802b9b6:	693b      	ldr	r3, [r7, #16]
 802b9b8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 802b9ba:	687b      	ldr	r3, [r7, #4]
 802b9bc:	2201      	movs	r2, #1
 802b9be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 802b9c2:	687b      	ldr	r3, [r7, #4]
 802b9c4:	2200      	movs	r2, #0
 802b9c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 802b9ca:	687b      	ldr	r3, [r7, #4]
 802b9cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 802b9ce:	2b00      	cmp	r3, #0
 802b9d0:	d07e      	beq.n	802bad0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 802b9d2:	687b      	ldr	r3, [r7, #4]
 802b9d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 802b9d6:	6878      	ldr	r0, [r7, #4]
 802b9d8:	4798      	blx	r3
        }
        return;
 802b9da:	e079      	b.n	802bad0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 802b9dc:	687b      	ldr	r3, [r7, #4]
 802b9de:	681b      	ldr	r3, [r3, #0]
 802b9e0:	681b      	ldr	r3, [r3, #0]
 802b9e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 802b9e6:	2b00      	cmp	r3, #0
 802b9e8:	d01d      	beq.n	802ba26 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 802b9ea:	687b      	ldr	r3, [r7, #4]
 802b9ec:	681b      	ldr	r3, [r3, #0]
 802b9ee:	681b      	ldr	r3, [r3, #0]
 802b9f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 802b9f4:	2b00      	cmp	r3, #0
 802b9f6:	d10d      	bne.n	802ba14 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 802b9f8:	687b      	ldr	r3, [r7, #4]
 802b9fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802b9fc:	2b00      	cmp	r3, #0
 802b9fe:	d031      	beq.n	802ba64 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 802ba00:	687b      	ldr	r3, [r7, #4]
 802ba02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802ba04:	6878      	ldr	r0, [r7, #4]
 802ba06:	4798      	blx	r3
 802ba08:	e02c      	b.n	802ba64 <HAL_DMA_IRQHandler+0x2a0>
 802ba0a:	bf00      	nop
 802ba0c:	20000020 	.word	0x20000020
 802ba10:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 802ba14:	687b      	ldr	r3, [r7, #4]
 802ba16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802ba18:	2b00      	cmp	r3, #0
 802ba1a:	d023      	beq.n	802ba64 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 802ba1c:	687b      	ldr	r3, [r7, #4]
 802ba1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802ba20:	6878      	ldr	r0, [r7, #4]
 802ba22:	4798      	blx	r3
 802ba24:	e01e      	b.n	802ba64 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 802ba26:	687b      	ldr	r3, [r7, #4]
 802ba28:	681b      	ldr	r3, [r3, #0]
 802ba2a:	681b      	ldr	r3, [r3, #0]
 802ba2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 802ba30:	2b00      	cmp	r3, #0
 802ba32:	d10f      	bne.n	802ba54 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 802ba34:	687b      	ldr	r3, [r7, #4]
 802ba36:	681b      	ldr	r3, [r3, #0]
 802ba38:	681a      	ldr	r2, [r3, #0]
 802ba3a:	687b      	ldr	r3, [r7, #4]
 802ba3c:	681b      	ldr	r3, [r3, #0]
 802ba3e:	f022 0210 	bic.w	r2, r2, #16
 802ba42:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 802ba44:	687b      	ldr	r3, [r7, #4]
 802ba46:	2201      	movs	r2, #1
 802ba48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 802ba4c:	687b      	ldr	r3, [r7, #4]
 802ba4e:	2200      	movs	r2, #0
 802ba50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 802ba54:	687b      	ldr	r3, [r7, #4]
 802ba56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802ba58:	2b00      	cmp	r3, #0
 802ba5a:	d003      	beq.n	802ba64 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 802ba5c:	687b      	ldr	r3, [r7, #4]
 802ba5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802ba60:	6878      	ldr	r0, [r7, #4]
 802ba62:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 802ba64:	687b      	ldr	r3, [r7, #4]
 802ba66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802ba68:	2b00      	cmp	r3, #0
 802ba6a:	d032      	beq.n	802bad2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 802ba6c:	687b      	ldr	r3, [r7, #4]
 802ba6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802ba70:	f003 0301 	and.w	r3, r3, #1
 802ba74:	2b00      	cmp	r3, #0
 802ba76:	d022      	beq.n	802babe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 802ba78:	687b      	ldr	r3, [r7, #4]
 802ba7a:	2205      	movs	r2, #5
 802ba7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 802ba80:	687b      	ldr	r3, [r7, #4]
 802ba82:	681b      	ldr	r3, [r3, #0]
 802ba84:	681a      	ldr	r2, [r3, #0]
 802ba86:	687b      	ldr	r3, [r7, #4]
 802ba88:	681b      	ldr	r3, [r3, #0]
 802ba8a:	f022 0201 	bic.w	r2, r2, #1
 802ba8e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 802ba90:	68bb      	ldr	r3, [r7, #8]
 802ba92:	3301      	adds	r3, #1
 802ba94:	60bb      	str	r3, [r7, #8]
 802ba96:	697a      	ldr	r2, [r7, #20]
 802ba98:	429a      	cmp	r2, r3
 802ba9a:	d307      	bcc.n	802baac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 802ba9c:	687b      	ldr	r3, [r7, #4]
 802ba9e:	681b      	ldr	r3, [r3, #0]
 802baa0:	681b      	ldr	r3, [r3, #0]
 802baa2:	f003 0301 	and.w	r3, r3, #1
 802baa6:	2b00      	cmp	r3, #0
 802baa8:	d1f2      	bne.n	802ba90 <HAL_DMA_IRQHandler+0x2cc>
 802baaa:	e000      	b.n	802baae <HAL_DMA_IRQHandler+0x2ea>
          break;
 802baac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 802baae:	687b      	ldr	r3, [r7, #4]
 802bab0:	2201      	movs	r2, #1
 802bab2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 802bab6:	687b      	ldr	r3, [r7, #4]
 802bab8:	2200      	movs	r2, #0
 802baba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 802babe:	687b      	ldr	r3, [r7, #4]
 802bac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 802bac2:	2b00      	cmp	r3, #0
 802bac4:	d005      	beq.n	802bad2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 802bac6:	687b      	ldr	r3, [r7, #4]
 802bac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 802baca:	6878      	ldr	r0, [r7, #4]
 802bacc:	4798      	blx	r3
 802bace:	e000      	b.n	802bad2 <HAL_DMA_IRQHandler+0x30e>
        return;
 802bad0:	bf00      	nop
    }
  }
}
 802bad2:	3718      	adds	r7, #24
 802bad4:	46bd      	mov	sp, r7
 802bad6:	bd80      	pop	{r7, pc}

0802bad8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 802bad8:	b480      	push	{r7}
 802bada:	b085      	sub	sp, #20
 802badc:	af00      	add	r7, sp, #0
 802bade:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 802bae0:	687b      	ldr	r3, [r7, #4]
 802bae2:	681b      	ldr	r3, [r3, #0]
 802bae4:	b2db      	uxtb	r3, r3
 802bae6:	3b10      	subs	r3, #16
 802bae8:	4a14      	ldr	r2, [pc, #80]	@ (802bb3c <DMA_CalcBaseAndBitshift+0x64>)
 802baea:	fba2 2303 	umull	r2, r3, r2, r3
 802baee:	091b      	lsrs	r3, r3, #4
 802baf0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 802baf2:	4a13      	ldr	r2, [pc, #76]	@ (802bb40 <DMA_CalcBaseAndBitshift+0x68>)
 802baf4:	68fb      	ldr	r3, [r7, #12]
 802baf6:	4413      	add	r3, r2
 802baf8:	781b      	ldrb	r3, [r3, #0]
 802bafa:	461a      	mov	r2, r3
 802bafc:	687b      	ldr	r3, [r7, #4]
 802bafe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 802bb00:	68fb      	ldr	r3, [r7, #12]
 802bb02:	2b03      	cmp	r3, #3
 802bb04:	d909      	bls.n	802bb1a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 802bb06:	687b      	ldr	r3, [r7, #4]
 802bb08:	681b      	ldr	r3, [r3, #0]
 802bb0a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 802bb0e:	f023 0303 	bic.w	r3, r3, #3
 802bb12:	1d1a      	adds	r2, r3, #4
 802bb14:	687b      	ldr	r3, [r7, #4]
 802bb16:	659a      	str	r2, [r3, #88]	@ 0x58
 802bb18:	e007      	b.n	802bb2a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 802bb1a:	687b      	ldr	r3, [r7, #4]
 802bb1c:	681b      	ldr	r3, [r3, #0]
 802bb1e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 802bb22:	f023 0303 	bic.w	r3, r3, #3
 802bb26:	687a      	ldr	r2, [r7, #4]
 802bb28:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 802bb2a:	687b      	ldr	r3, [r7, #4]
 802bb2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 802bb2e:	4618      	mov	r0, r3
 802bb30:	3714      	adds	r7, #20
 802bb32:	46bd      	mov	sp, r7
 802bb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bb38:	4770      	bx	lr
 802bb3a:	bf00      	nop
 802bb3c:	aaaaaaab 	.word	0xaaaaaaab
 802bb40:	08031d18 	.word	0x08031d18

0802bb44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 802bb44:	b480      	push	{r7}
 802bb46:	b085      	sub	sp, #20
 802bb48:	af00      	add	r7, sp, #0
 802bb4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 802bb4c:	2300      	movs	r3, #0
 802bb4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 802bb50:	687b      	ldr	r3, [r7, #4]
 802bb52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802bb54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 802bb56:	687b      	ldr	r3, [r7, #4]
 802bb58:	699b      	ldr	r3, [r3, #24]
 802bb5a:	2b00      	cmp	r3, #0
 802bb5c:	d11f      	bne.n	802bb9e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 802bb5e:	68bb      	ldr	r3, [r7, #8]
 802bb60:	2b03      	cmp	r3, #3
 802bb62:	d856      	bhi.n	802bc12 <DMA_CheckFifoParam+0xce>
 802bb64:	a201      	add	r2, pc, #4	@ (adr r2, 802bb6c <DMA_CheckFifoParam+0x28>)
 802bb66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802bb6a:	bf00      	nop
 802bb6c:	0802bb7d 	.word	0x0802bb7d
 802bb70:	0802bb8f 	.word	0x0802bb8f
 802bb74:	0802bb7d 	.word	0x0802bb7d
 802bb78:	0802bc13 	.word	0x0802bc13
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802bb7c:	687b      	ldr	r3, [r7, #4]
 802bb7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802bb80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 802bb84:	2b00      	cmp	r3, #0
 802bb86:	d046      	beq.n	802bc16 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 802bb88:	2301      	movs	r3, #1
 802bb8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802bb8c:	e043      	b.n	802bc16 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 802bb8e:	687b      	ldr	r3, [r7, #4]
 802bb90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802bb92:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 802bb96:	d140      	bne.n	802bc1a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 802bb98:	2301      	movs	r3, #1
 802bb9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802bb9c:	e03d      	b.n	802bc1a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 802bb9e:	687b      	ldr	r3, [r7, #4]
 802bba0:	699b      	ldr	r3, [r3, #24]
 802bba2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802bba6:	d121      	bne.n	802bbec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 802bba8:	68bb      	ldr	r3, [r7, #8]
 802bbaa:	2b03      	cmp	r3, #3
 802bbac:	d837      	bhi.n	802bc1e <DMA_CheckFifoParam+0xda>
 802bbae:	a201      	add	r2, pc, #4	@ (adr r2, 802bbb4 <DMA_CheckFifoParam+0x70>)
 802bbb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802bbb4:	0802bbc5 	.word	0x0802bbc5
 802bbb8:	0802bbcb 	.word	0x0802bbcb
 802bbbc:	0802bbc5 	.word	0x0802bbc5
 802bbc0:	0802bbdd 	.word	0x0802bbdd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 802bbc4:	2301      	movs	r3, #1
 802bbc6:	73fb      	strb	r3, [r7, #15]
      break;
 802bbc8:	e030      	b.n	802bc2c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802bbca:	687b      	ldr	r3, [r7, #4]
 802bbcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802bbce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 802bbd2:	2b00      	cmp	r3, #0
 802bbd4:	d025      	beq.n	802bc22 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 802bbd6:	2301      	movs	r3, #1
 802bbd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802bbda:	e022      	b.n	802bc22 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 802bbdc:	687b      	ldr	r3, [r7, #4]
 802bbde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802bbe0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 802bbe4:	d11f      	bne.n	802bc26 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 802bbe6:	2301      	movs	r3, #1
 802bbe8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 802bbea:	e01c      	b.n	802bc26 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 802bbec:	68bb      	ldr	r3, [r7, #8]
 802bbee:	2b02      	cmp	r3, #2
 802bbf0:	d903      	bls.n	802bbfa <DMA_CheckFifoParam+0xb6>
 802bbf2:	68bb      	ldr	r3, [r7, #8]
 802bbf4:	2b03      	cmp	r3, #3
 802bbf6:	d003      	beq.n	802bc00 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 802bbf8:	e018      	b.n	802bc2c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 802bbfa:	2301      	movs	r3, #1
 802bbfc:	73fb      	strb	r3, [r7, #15]
      break;
 802bbfe:	e015      	b.n	802bc2c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802bc00:	687b      	ldr	r3, [r7, #4]
 802bc02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802bc04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 802bc08:	2b00      	cmp	r3, #0
 802bc0a:	d00e      	beq.n	802bc2a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 802bc0c:	2301      	movs	r3, #1
 802bc0e:	73fb      	strb	r3, [r7, #15]
      break;
 802bc10:	e00b      	b.n	802bc2a <DMA_CheckFifoParam+0xe6>
      break;
 802bc12:	bf00      	nop
 802bc14:	e00a      	b.n	802bc2c <DMA_CheckFifoParam+0xe8>
      break;
 802bc16:	bf00      	nop
 802bc18:	e008      	b.n	802bc2c <DMA_CheckFifoParam+0xe8>
      break;
 802bc1a:	bf00      	nop
 802bc1c:	e006      	b.n	802bc2c <DMA_CheckFifoParam+0xe8>
      break;
 802bc1e:	bf00      	nop
 802bc20:	e004      	b.n	802bc2c <DMA_CheckFifoParam+0xe8>
      break;
 802bc22:	bf00      	nop
 802bc24:	e002      	b.n	802bc2c <DMA_CheckFifoParam+0xe8>
      break;   
 802bc26:	bf00      	nop
 802bc28:	e000      	b.n	802bc2c <DMA_CheckFifoParam+0xe8>
      break;
 802bc2a:	bf00      	nop
    }
  } 
  
  return status; 
 802bc2c:	7bfb      	ldrb	r3, [r7, #15]
}
 802bc2e:	4618      	mov	r0, r3
 802bc30:	3714      	adds	r7, #20
 802bc32:	46bd      	mov	sp, r7
 802bc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bc38:	4770      	bx	lr
 802bc3a:	bf00      	nop

0802bc3c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 802bc3c:	b580      	push	{r7, lr}
 802bc3e:	b086      	sub	sp, #24
 802bc40:	af00      	add	r7, sp, #0
 802bc42:	60f8      	str	r0, [r7, #12]
 802bc44:	60b9      	str	r1, [r7, #8]
 802bc46:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 802bc4a:	4b23      	ldr	r3, [pc, #140]	@ (802bcd8 <HAL_FLASH_Program+0x9c>)
 802bc4c:	7e1b      	ldrb	r3, [r3, #24]
 802bc4e:	2b01      	cmp	r3, #1
 802bc50:	d101      	bne.n	802bc56 <HAL_FLASH_Program+0x1a>
 802bc52:	2302      	movs	r3, #2
 802bc54:	e03b      	b.n	802bcce <HAL_FLASH_Program+0x92>
 802bc56:	4b20      	ldr	r3, [pc, #128]	@ (802bcd8 <HAL_FLASH_Program+0x9c>)
 802bc58:	2201      	movs	r2, #1
 802bc5a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 802bc5c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 802bc60:	f000 f870 	bl	802bd44 <FLASH_WaitForLastOperation>
 802bc64:	4603      	mov	r3, r0
 802bc66:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 802bc68:	7dfb      	ldrb	r3, [r7, #23]
 802bc6a:	2b00      	cmp	r3, #0
 802bc6c:	d12b      	bne.n	802bcc6 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 802bc6e:	68fb      	ldr	r3, [r7, #12]
 802bc70:	2b00      	cmp	r3, #0
 802bc72:	d105      	bne.n	802bc80 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 802bc74:	783b      	ldrb	r3, [r7, #0]
 802bc76:	4619      	mov	r1, r3
 802bc78:	68b8      	ldr	r0, [r7, #8]
 802bc7a:	f000 f91b 	bl	802beb4 <FLASH_Program_Byte>
 802bc7e:	e016      	b.n	802bcae <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 802bc80:	68fb      	ldr	r3, [r7, #12]
 802bc82:	2b01      	cmp	r3, #1
 802bc84:	d105      	bne.n	802bc92 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 802bc86:	883b      	ldrh	r3, [r7, #0]
 802bc88:	4619      	mov	r1, r3
 802bc8a:	68b8      	ldr	r0, [r7, #8]
 802bc8c:	f000 f8ee 	bl	802be6c <FLASH_Program_HalfWord>
 802bc90:	e00d      	b.n	802bcae <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 802bc92:	68fb      	ldr	r3, [r7, #12]
 802bc94:	2b02      	cmp	r3, #2
 802bc96:	d105      	bne.n	802bca4 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 802bc98:	683b      	ldr	r3, [r7, #0]
 802bc9a:	4619      	mov	r1, r3
 802bc9c:	68b8      	ldr	r0, [r7, #8]
 802bc9e:	f000 f8c3 	bl	802be28 <FLASH_Program_Word>
 802bca2:	e004      	b.n	802bcae <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 802bca4:	e9d7 2300 	ldrd	r2, r3, [r7]
 802bca8:	68b8      	ldr	r0, [r7, #8]
 802bcaa:	f000 f88b 	bl	802bdc4 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 802bcae:	f24c 3050 	movw	r0, #50000	@ 0xc350
 802bcb2:	f000 f847 	bl	802bd44 <FLASH_WaitForLastOperation>
 802bcb6:	4603      	mov	r3, r0
 802bcb8:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 802bcba:	4b08      	ldr	r3, [pc, #32]	@ (802bcdc <HAL_FLASH_Program+0xa0>)
 802bcbc:	691b      	ldr	r3, [r3, #16]
 802bcbe:	4a07      	ldr	r2, [pc, #28]	@ (802bcdc <HAL_FLASH_Program+0xa0>)
 802bcc0:	f023 0301 	bic.w	r3, r3, #1
 802bcc4:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 802bcc6:	4b04      	ldr	r3, [pc, #16]	@ (802bcd8 <HAL_FLASH_Program+0x9c>)
 802bcc8:	2200      	movs	r2, #0
 802bcca:	761a      	strb	r2, [r3, #24]

  return status;
 802bccc:	7dfb      	ldrb	r3, [r7, #23]
}
 802bcce:	4618      	mov	r0, r3
 802bcd0:	3718      	adds	r7, #24
 802bcd2:	46bd      	mov	sp, r7
 802bcd4:	bd80      	pop	{r7, pc}
 802bcd6:	bf00      	nop
 802bcd8:	2000002c 	.word	0x2000002c
 802bcdc:	40023c00 	.word	0x40023c00

0802bce0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 802bce0:	b480      	push	{r7}
 802bce2:	b083      	sub	sp, #12
 802bce4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 802bce6:	2300      	movs	r3, #0
 802bce8:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 802bcea:	4b0b      	ldr	r3, [pc, #44]	@ (802bd18 <HAL_FLASH_Unlock+0x38>)
 802bcec:	691b      	ldr	r3, [r3, #16]
 802bcee:	2b00      	cmp	r3, #0
 802bcf0:	da0b      	bge.n	802bd0a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 802bcf2:	4b09      	ldr	r3, [pc, #36]	@ (802bd18 <HAL_FLASH_Unlock+0x38>)
 802bcf4:	4a09      	ldr	r2, [pc, #36]	@ (802bd1c <HAL_FLASH_Unlock+0x3c>)
 802bcf6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 802bcf8:	4b07      	ldr	r3, [pc, #28]	@ (802bd18 <HAL_FLASH_Unlock+0x38>)
 802bcfa:	4a09      	ldr	r2, [pc, #36]	@ (802bd20 <HAL_FLASH_Unlock+0x40>)
 802bcfc:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 802bcfe:	4b06      	ldr	r3, [pc, #24]	@ (802bd18 <HAL_FLASH_Unlock+0x38>)
 802bd00:	691b      	ldr	r3, [r3, #16]
 802bd02:	2b00      	cmp	r3, #0
 802bd04:	da01      	bge.n	802bd0a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 802bd06:	2301      	movs	r3, #1
 802bd08:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 802bd0a:	79fb      	ldrb	r3, [r7, #7]
}
 802bd0c:	4618      	mov	r0, r3
 802bd0e:	370c      	adds	r7, #12
 802bd10:	46bd      	mov	sp, r7
 802bd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bd16:	4770      	bx	lr
 802bd18:	40023c00 	.word	0x40023c00
 802bd1c:	45670123 	.word	0x45670123
 802bd20:	cdef89ab 	.word	0xcdef89ab

0802bd24 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 802bd24:	b480      	push	{r7}
 802bd26:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 802bd28:	4b05      	ldr	r3, [pc, #20]	@ (802bd40 <HAL_FLASH_Lock+0x1c>)
 802bd2a:	691b      	ldr	r3, [r3, #16]
 802bd2c:	4a04      	ldr	r2, [pc, #16]	@ (802bd40 <HAL_FLASH_Lock+0x1c>)
 802bd2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 802bd32:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 802bd34:	2300      	movs	r3, #0
}
 802bd36:	4618      	mov	r0, r3
 802bd38:	46bd      	mov	sp, r7
 802bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bd3e:	4770      	bx	lr
 802bd40:	40023c00 	.word	0x40023c00

0802bd44 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 802bd44:	b580      	push	{r7, lr}
 802bd46:	b084      	sub	sp, #16
 802bd48:	af00      	add	r7, sp, #0
 802bd4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 802bd4c:	2300      	movs	r3, #0
 802bd4e:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 802bd50:	4b1a      	ldr	r3, [pc, #104]	@ (802bdbc <FLASH_WaitForLastOperation+0x78>)
 802bd52:	2200      	movs	r2, #0
 802bd54:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 802bd56:	f7ff fab3 	bl	802b2c0 <HAL_GetTick>
 802bd5a:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 802bd5c:	e010      	b.n	802bd80 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 802bd5e:	687b      	ldr	r3, [r7, #4]
 802bd60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802bd64:	d00c      	beq.n	802bd80 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 802bd66:	687b      	ldr	r3, [r7, #4]
 802bd68:	2b00      	cmp	r3, #0
 802bd6a:	d007      	beq.n	802bd7c <FLASH_WaitForLastOperation+0x38>
 802bd6c:	f7ff faa8 	bl	802b2c0 <HAL_GetTick>
 802bd70:	4602      	mov	r2, r0
 802bd72:	68fb      	ldr	r3, [r7, #12]
 802bd74:	1ad3      	subs	r3, r2, r3
 802bd76:	687a      	ldr	r2, [r7, #4]
 802bd78:	429a      	cmp	r2, r3
 802bd7a:	d201      	bcs.n	802bd80 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 802bd7c:	2303      	movs	r3, #3
 802bd7e:	e019      	b.n	802bdb4 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 802bd80:	4b0f      	ldr	r3, [pc, #60]	@ (802bdc0 <FLASH_WaitForLastOperation+0x7c>)
 802bd82:	68db      	ldr	r3, [r3, #12]
 802bd84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 802bd88:	2b00      	cmp	r3, #0
 802bd8a:	d1e8      	bne.n	802bd5e <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 802bd8c:	4b0c      	ldr	r3, [pc, #48]	@ (802bdc0 <FLASH_WaitForLastOperation+0x7c>)
 802bd8e:	68db      	ldr	r3, [r3, #12]
 802bd90:	f003 0301 	and.w	r3, r3, #1
 802bd94:	2b00      	cmp	r3, #0
 802bd96:	d002      	beq.n	802bd9e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 802bd98:	4b09      	ldr	r3, [pc, #36]	@ (802bdc0 <FLASH_WaitForLastOperation+0x7c>)
 802bd9a:	2201      	movs	r2, #1
 802bd9c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 802bd9e:	4b08      	ldr	r3, [pc, #32]	@ (802bdc0 <FLASH_WaitForLastOperation+0x7c>)
 802bda0:	68db      	ldr	r3, [r3, #12]
 802bda2:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 802bda6:	2b00      	cmp	r3, #0
 802bda8:	d003      	beq.n	802bdb2 <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 802bdaa:	f000 f8a5 	bl	802bef8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 802bdae:	2301      	movs	r3, #1
 802bdb0:	e000      	b.n	802bdb4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 802bdb2:	2300      	movs	r3, #0

}
 802bdb4:	4618      	mov	r0, r3
 802bdb6:	3710      	adds	r7, #16
 802bdb8:	46bd      	mov	sp, r7
 802bdba:	bd80      	pop	{r7, pc}
 802bdbc:	2000002c 	.word	0x2000002c
 802bdc0:	40023c00 	.word	0x40023c00

0802bdc4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 802bdc4:	b480      	push	{r7}
 802bdc6:	b085      	sub	sp, #20
 802bdc8:	af00      	add	r7, sp, #0
 802bdca:	60f8      	str	r0, [r7, #12]
 802bdcc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 802bdd0:	4b14      	ldr	r3, [pc, #80]	@ (802be24 <FLASH_Program_DoubleWord+0x60>)
 802bdd2:	691b      	ldr	r3, [r3, #16]
 802bdd4:	4a13      	ldr	r2, [pc, #76]	@ (802be24 <FLASH_Program_DoubleWord+0x60>)
 802bdd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802bdda:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 802bddc:	4b11      	ldr	r3, [pc, #68]	@ (802be24 <FLASH_Program_DoubleWord+0x60>)
 802bdde:	691b      	ldr	r3, [r3, #16]
 802bde0:	4a10      	ldr	r2, [pc, #64]	@ (802be24 <FLASH_Program_DoubleWord+0x60>)
 802bde2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 802bde6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 802bde8:	4b0e      	ldr	r3, [pc, #56]	@ (802be24 <FLASH_Program_DoubleWord+0x60>)
 802bdea:	691b      	ldr	r3, [r3, #16]
 802bdec:	4a0d      	ldr	r2, [pc, #52]	@ (802be24 <FLASH_Program_DoubleWord+0x60>)
 802bdee:	f043 0301 	orr.w	r3, r3, #1
 802bdf2:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 802bdf4:	68fb      	ldr	r3, [r7, #12]
 802bdf6:	683a      	ldr	r2, [r7, #0]
 802bdf8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 802bdfa:	f3bf 8f6f 	isb	sy
}
 802bdfe:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 802be00:	e9d7 0100 	ldrd	r0, r1, [r7]
 802be04:	f04f 0200 	mov.w	r2, #0
 802be08:	f04f 0300 	mov.w	r3, #0
 802be0c:	000a      	movs	r2, r1
 802be0e:	2300      	movs	r3, #0
 802be10:	68f9      	ldr	r1, [r7, #12]
 802be12:	3104      	adds	r1, #4
 802be14:	4613      	mov	r3, r2
 802be16:	600b      	str	r3, [r1, #0]
}
 802be18:	bf00      	nop
 802be1a:	3714      	adds	r7, #20
 802be1c:	46bd      	mov	sp, r7
 802be1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802be22:	4770      	bx	lr
 802be24:	40023c00 	.word	0x40023c00

0802be28 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 802be28:	b480      	push	{r7}
 802be2a:	b083      	sub	sp, #12
 802be2c:	af00      	add	r7, sp, #0
 802be2e:	6078      	str	r0, [r7, #4]
 802be30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 802be32:	4b0d      	ldr	r3, [pc, #52]	@ (802be68 <FLASH_Program_Word+0x40>)
 802be34:	691b      	ldr	r3, [r3, #16]
 802be36:	4a0c      	ldr	r2, [pc, #48]	@ (802be68 <FLASH_Program_Word+0x40>)
 802be38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802be3c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 802be3e:	4b0a      	ldr	r3, [pc, #40]	@ (802be68 <FLASH_Program_Word+0x40>)
 802be40:	691b      	ldr	r3, [r3, #16]
 802be42:	4a09      	ldr	r2, [pc, #36]	@ (802be68 <FLASH_Program_Word+0x40>)
 802be44:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 802be48:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 802be4a:	4b07      	ldr	r3, [pc, #28]	@ (802be68 <FLASH_Program_Word+0x40>)
 802be4c:	691b      	ldr	r3, [r3, #16]
 802be4e:	4a06      	ldr	r2, [pc, #24]	@ (802be68 <FLASH_Program_Word+0x40>)
 802be50:	f043 0301 	orr.w	r3, r3, #1
 802be54:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 802be56:	687b      	ldr	r3, [r7, #4]
 802be58:	683a      	ldr	r2, [r7, #0]
 802be5a:	601a      	str	r2, [r3, #0]
}
 802be5c:	bf00      	nop
 802be5e:	370c      	adds	r7, #12
 802be60:	46bd      	mov	sp, r7
 802be62:	f85d 7b04 	ldr.w	r7, [sp], #4
 802be66:	4770      	bx	lr
 802be68:	40023c00 	.word	0x40023c00

0802be6c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 802be6c:	b480      	push	{r7}
 802be6e:	b083      	sub	sp, #12
 802be70:	af00      	add	r7, sp, #0
 802be72:	6078      	str	r0, [r7, #4]
 802be74:	460b      	mov	r3, r1
 802be76:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 802be78:	4b0d      	ldr	r3, [pc, #52]	@ (802beb0 <FLASH_Program_HalfWord+0x44>)
 802be7a:	691b      	ldr	r3, [r3, #16]
 802be7c:	4a0c      	ldr	r2, [pc, #48]	@ (802beb0 <FLASH_Program_HalfWord+0x44>)
 802be7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802be82:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 802be84:	4b0a      	ldr	r3, [pc, #40]	@ (802beb0 <FLASH_Program_HalfWord+0x44>)
 802be86:	691b      	ldr	r3, [r3, #16]
 802be88:	4a09      	ldr	r2, [pc, #36]	@ (802beb0 <FLASH_Program_HalfWord+0x44>)
 802be8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 802be8e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 802be90:	4b07      	ldr	r3, [pc, #28]	@ (802beb0 <FLASH_Program_HalfWord+0x44>)
 802be92:	691b      	ldr	r3, [r3, #16]
 802be94:	4a06      	ldr	r2, [pc, #24]	@ (802beb0 <FLASH_Program_HalfWord+0x44>)
 802be96:	f043 0301 	orr.w	r3, r3, #1
 802be9a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 802be9c:	687b      	ldr	r3, [r7, #4]
 802be9e:	887a      	ldrh	r2, [r7, #2]
 802bea0:	801a      	strh	r2, [r3, #0]
}
 802bea2:	bf00      	nop
 802bea4:	370c      	adds	r7, #12
 802bea6:	46bd      	mov	sp, r7
 802bea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802beac:	4770      	bx	lr
 802beae:	bf00      	nop
 802beb0:	40023c00 	.word	0x40023c00

0802beb4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 802beb4:	b480      	push	{r7}
 802beb6:	b083      	sub	sp, #12
 802beb8:	af00      	add	r7, sp, #0
 802beba:	6078      	str	r0, [r7, #4]
 802bebc:	460b      	mov	r3, r1
 802bebe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 802bec0:	4b0c      	ldr	r3, [pc, #48]	@ (802bef4 <FLASH_Program_Byte+0x40>)
 802bec2:	691b      	ldr	r3, [r3, #16]
 802bec4:	4a0b      	ldr	r2, [pc, #44]	@ (802bef4 <FLASH_Program_Byte+0x40>)
 802bec6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802beca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 802becc:	4b09      	ldr	r3, [pc, #36]	@ (802bef4 <FLASH_Program_Byte+0x40>)
 802bece:	4a09      	ldr	r2, [pc, #36]	@ (802bef4 <FLASH_Program_Byte+0x40>)
 802bed0:	691b      	ldr	r3, [r3, #16]
 802bed2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 802bed4:	4b07      	ldr	r3, [pc, #28]	@ (802bef4 <FLASH_Program_Byte+0x40>)
 802bed6:	691b      	ldr	r3, [r3, #16]
 802bed8:	4a06      	ldr	r2, [pc, #24]	@ (802bef4 <FLASH_Program_Byte+0x40>)
 802beda:	f043 0301 	orr.w	r3, r3, #1
 802bede:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 802bee0:	687b      	ldr	r3, [r7, #4]
 802bee2:	78fa      	ldrb	r2, [r7, #3]
 802bee4:	701a      	strb	r2, [r3, #0]
}
 802bee6:	bf00      	nop
 802bee8:	370c      	adds	r7, #12
 802beea:	46bd      	mov	sp, r7
 802beec:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bef0:	4770      	bx	lr
 802bef2:	bf00      	nop
 802bef4:	40023c00 	.word	0x40023c00

0802bef8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 802bef8:	b480      	push	{r7}
 802befa:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 802befc:	4b27      	ldr	r3, [pc, #156]	@ (802bf9c <FLASH_SetErrorCode+0xa4>)
 802befe:	68db      	ldr	r3, [r3, #12]
 802bf00:	f003 0310 	and.w	r3, r3, #16
 802bf04:	2b00      	cmp	r3, #0
 802bf06:	d008      	beq.n	802bf1a <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 802bf08:	4b25      	ldr	r3, [pc, #148]	@ (802bfa0 <FLASH_SetErrorCode+0xa8>)
 802bf0a:	69db      	ldr	r3, [r3, #28]
 802bf0c:	f043 0310 	orr.w	r3, r3, #16
 802bf10:	4a23      	ldr	r2, [pc, #140]	@ (802bfa0 <FLASH_SetErrorCode+0xa8>)
 802bf12:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 802bf14:	4b21      	ldr	r3, [pc, #132]	@ (802bf9c <FLASH_SetErrorCode+0xa4>)
 802bf16:	2210      	movs	r2, #16
 802bf18:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 802bf1a:	4b20      	ldr	r3, [pc, #128]	@ (802bf9c <FLASH_SetErrorCode+0xa4>)
 802bf1c:	68db      	ldr	r3, [r3, #12]
 802bf1e:	f003 0320 	and.w	r3, r3, #32
 802bf22:	2b00      	cmp	r3, #0
 802bf24:	d008      	beq.n	802bf38 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 802bf26:	4b1e      	ldr	r3, [pc, #120]	@ (802bfa0 <FLASH_SetErrorCode+0xa8>)
 802bf28:	69db      	ldr	r3, [r3, #28]
 802bf2a:	f043 0308 	orr.w	r3, r3, #8
 802bf2e:	4a1c      	ldr	r2, [pc, #112]	@ (802bfa0 <FLASH_SetErrorCode+0xa8>)
 802bf30:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 802bf32:	4b1a      	ldr	r3, [pc, #104]	@ (802bf9c <FLASH_SetErrorCode+0xa4>)
 802bf34:	2220      	movs	r2, #32
 802bf36:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 802bf38:	4b18      	ldr	r3, [pc, #96]	@ (802bf9c <FLASH_SetErrorCode+0xa4>)
 802bf3a:	68db      	ldr	r3, [r3, #12]
 802bf3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802bf40:	2b00      	cmp	r3, #0
 802bf42:	d008      	beq.n	802bf56 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 802bf44:	4b16      	ldr	r3, [pc, #88]	@ (802bfa0 <FLASH_SetErrorCode+0xa8>)
 802bf46:	69db      	ldr	r3, [r3, #28]
 802bf48:	f043 0304 	orr.w	r3, r3, #4
 802bf4c:	4a14      	ldr	r2, [pc, #80]	@ (802bfa0 <FLASH_SetErrorCode+0xa8>)
 802bf4e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 802bf50:	4b12      	ldr	r3, [pc, #72]	@ (802bf9c <FLASH_SetErrorCode+0xa4>)
 802bf52:	2240      	movs	r2, #64	@ 0x40
 802bf54:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 802bf56:	4b11      	ldr	r3, [pc, #68]	@ (802bf9c <FLASH_SetErrorCode+0xa4>)
 802bf58:	68db      	ldr	r3, [r3, #12]
 802bf5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802bf5e:	2b00      	cmp	r3, #0
 802bf60:	d008      	beq.n	802bf74 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 802bf62:	4b0f      	ldr	r3, [pc, #60]	@ (802bfa0 <FLASH_SetErrorCode+0xa8>)
 802bf64:	69db      	ldr	r3, [r3, #28]
 802bf66:	f043 0302 	orr.w	r3, r3, #2
 802bf6a:	4a0d      	ldr	r2, [pc, #52]	@ (802bfa0 <FLASH_SetErrorCode+0xa8>)
 802bf6c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 802bf6e:	4b0b      	ldr	r3, [pc, #44]	@ (802bf9c <FLASH_SetErrorCode+0xa4>)
 802bf70:	2280      	movs	r2, #128	@ 0x80
 802bf72:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 802bf74:	4b09      	ldr	r3, [pc, #36]	@ (802bf9c <FLASH_SetErrorCode+0xa4>)
 802bf76:	68db      	ldr	r3, [r3, #12]
 802bf78:	f003 0302 	and.w	r3, r3, #2
 802bf7c:	2b00      	cmp	r3, #0
 802bf7e:	d008      	beq.n	802bf92 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 802bf80:	4b07      	ldr	r3, [pc, #28]	@ (802bfa0 <FLASH_SetErrorCode+0xa8>)
 802bf82:	69db      	ldr	r3, [r3, #28]
 802bf84:	f043 0320 	orr.w	r3, r3, #32
 802bf88:	4a05      	ldr	r2, [pc, #20]	@ (802bfa0 <FLASH_SetErrorCode+0xa8>)
 802bf8a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 802bf8c:	4b03      	ldr	r3, [pc, #12]	@ (802bf9c <FLASH_SetErrorCode+0xa4>)
 802bf8e:	2202      	movs	r2, #2
 802bf90:	60da      	str	r2, [r3, #12]
  }
}
 802bf92:	bf00      	nop
 802bf94:	46bd      	mov	sp, r7
 802bf96:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bf9a:	4770      	bx	lr
 802bf9c:	40023c00 	.word	0x40023c00
 802bfa0:	2000002c 	.word	0x2000002c

0802bfa4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 802bfa4:	b580      	push	{r7, lr}
 802bfa6:	b084      	sub	sp, #16
 802bfa8:	af00      	add	r7, sp, #0
 802bfaa:	6078      	str	r0, [r7, #4]
 802bfac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 802bfae:	2300      	movs	r3, #0
 802bfb0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 802bfb2:	4b31      	ldr	r3, [pc, #196]	@ (802c078 <HAL_FLASHEx_Erase+0xd4>)
 802bfb4:	7e1b      	ldrb	r3, [r3, #24]
 802bfb6:	2b01      	cmp	r3, #1
 802bfb8:	d101      	bne.n	802bfbe <HAL_FLASHEx_Erase+0x1a>
 802bfba:	2302      	movs	r3, #2
 802bfbc:	e058      	b.n	802c070 <HAL_FLASHEx_Erase+0xcc>
 802bfbe:	4b2e      	ldr	r3, [pc, #184]	@ (802c078 <HAL_FLASHEx_Erase+0xd4>)
 802bfc0:	2201      	movs	r2, #1
 802bfc2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 802bfc4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 802bfc8:	f7ff febc 	bl	802bd44 <FLASH_WaitForLastOperation>
 802bfcc:	4603      	mov	r3, r0
 802bfce:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 802bfd0:	7bfb      	ldrb	r3, [r7, #15]
 802bfd2:	2b00      	cmp	r3, #0
 802bfd4:	d148      	bne.n	802c068 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 802bfd6:	683b      	ldr	r3, [r7, #0]
 802bfd8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 802bfdc:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 802bfde:	687b      	ldr	r3, [r7, #4]
 802bfe0:	681b      	ldr	r3, [r3, #0]
 802bfe2:	2b01      	cmp	r3, #1
 802bfe4:	d115      	bne.n	802c012 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 802bfe6:	687b      	ldr	r3, [r7, #4]
 802bfe8:	691b      	ldr	r3, [r3, #16]
 802bfea:	b2da      	uxtb	r2, r3
 802bfec:	687b      	ldr	r3, [r7, #4]
 802bfee:	685b      	ldr	r3, [r3, #4]
 802bff0:	4619      	mov	r1, r3
 802bff2:	4610      	mov	r0, r2
 802bff4:	f000 f844 	bl	802c080 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 802bff8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 802bffc:	f7ff fea2 	bl	802bd44 <FLASH_WaitForLastOperation>
 802c000:	4603      	mov	r3, r0
 802c002:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 802c004:	4b1d      	ldr	r3, [pc, #116]	@ (802c07c <HAL_FLASHEx_Erase+0xd8>)
 802c006:	691b      	ldr	r3, [r3, #16]
 802c008:	4a1c      	ldr	r2, [pc, #112]	@ (802c07c <HAL_FLASHEx_Erase+0xd8>)
 802c00a:	f023 0304 	bic.w	r3, r3, #4
 802c00e:	6113      	str	r3, [r2, #16]
 802c010:	e028      	b.n	802c064 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 802c012:	687b      	ldr	r3, [r7, #4]
 802c014:	689b      	ldr	r3, [r3, #8]
 802c016:	60bb      	str	r3, [r7, #8]
 802c018:	e01c      	b.n	802c054 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 802c01a:	687b      	ldr	r3, [r7, #4]
 802c01c:	691b      	ldr	r3, [r3, #16]
 802c01e:	b2db      	uxtb	r3, r3
 802c020:	4619      	mov	r1, r3
 802c022:	68b8      	ldr	r0, [r7, #8]
 802c024:	f000 f850 	bl	802c0c8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 802c028:	f24c 3050 	movw	r0, #50000	@ 0xc350
 802c02c:	f7ff fe8a 	bl	802bd44 <FLASH_WaitForLastOperation>
 802c030:	4603      	mov	r3, r0
 802c032:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 802c034:	4b11      	ldr	r3, [pc, #68]	@ (802c07c <HAL_FLASHEx_Erase+0xd8>)
 802c036:	691b      	ldr	r3, [r3, #16]
 802c038:	4a10      	ldr	r2, [pc, #64]	@ (802c07c <HAL_FLASHEx_Erase+0xd8>)
 802c03a:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 802c03e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 802c040:	7bfb      	ldrb	r3, [r7, #15]
 802c042:	2b00      	cmp	r3, #0
 802c044:	d003      	beq.n	802c04e <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 802c046:	683b      	ldr	r3, [r7, #0]
 802c048:	68ba      	ldr	r2, [r7, #8]
 802c04a:	601a      	str	r2, [r3, #0]
          break;
 802c04c:	e00a      	b.n	802c064 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 802c04e:	68bb      	ldr	r3, [r7, #8]
 802c050:	3301      	adds	r3, #1
 802c052:	60bb      	str	r3, [r7, #8]
 802c054:	687b      	ldr	r3, [r7, #4]
 802c056:	68da      	ldr	r2, [r3, #12]
 802c058:	687b      	ldr	r3, [r7, #4]
 802c05a:	689b      	ldr	r3, [r3, #8]
 802c05c:	4413      	add	r3, r2
 802c05e:	68ba      	ldr	r2, [r7, #8]
 802c060:	429a      	cmp	r2, r3
 802c062:	d3da      	bcc.n	802c01a <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 802c064:	f000 f878 	bl	802c158 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 802c068:	4b03      	ldr	r3, [pc, #12]	@ (802c078 <HAL_FLASHEx_Erase+0xd4>)
 802c06a:	2200      	movs	r2, #0
 802c06c:	761a      	strb	r2, [r3, #24]

  return status;
 802c06e:	7bfb      	ldrb	r3, [r7, #15]
}
 802c070:	4618      	mov	r0, r3
 802c072:	3710      	adds	r7, #16
 802c074:	46bd      	mov	sp, r7
 802c076:	bd80      	pop	{r7, pc}
 802c078:	2000002c 	.word	0x2000002c
 802c07c:	40023c00 	.word	0x40023c00

0802c080 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 802c080:	b480      	push	{r7}
 802c082:	b083      	sub	sp, #12
 802c084:	af00      	add	r7, sp, #0
 802c086:	4603      	mov	r3, r0
 802c088:	6039      	str	r1, [r7, #0]
 802c08a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 802c08c:	4b0d      	ldr	r3, [pc, #52]	@ (802c0c4 <FLASH_MassErase+0x44>)
 802c08e:	691b      	ldr	r3, [r3, #16]
 802c090:	4a0c      	ldr	r2, [pc, #48]	@ (802c0c4 <FLASH_MassErase+0x44>)
 802c092:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802c096:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 802c098:	4b0a      	ldr	r3, [pc, #40]	@ (802c0c4 <FLASH_MassErase+0x44>)
 802c09a:	691b      	ldr	r3, [r3, #16]
 802c09c:	4a09      	ldr	r2, [pc, #36]	@ (802c0c4 <FLASH_MassErase+0x44>)
 802c09e:	f043 0304 	orr.w	r3, r3, #4
 802c0a2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 802c0a4:	4b07      	ldr	r3, [pc, #28]	@ (802c0c4 <FLASH_MassErase+0x44>)
 802c0a6:	691a      	ldr	r2, [r3, #16]
 802c0a8:	79fb      	ldrb	r3, [r7, #7]
 802c0aa:	021b      	lsls	r3, r3, #8
 802c0ac:	4313      	orrs	r3, r2
 802c0ae:	4a05      	ldr	r2, [pc, #20]	@ (802c0c4 <FLASH_MassErase+0x44>)
 802c0b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 802c0b4:	6113      	str	r3, [r2, #16]
}
 802c0b6:	bf00      	nop
 802c0b8:	370c      	adds	r7, #12
 802c0ba:	46bd      	mov	sp, r7
 802c0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c0c0:	4770      	bx	lr
 802c0c2:	bf00      	nop
 802c0c4:	40023c00 	.word	0x40023c00

0802c0c8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 802c0c8:	b480      	push	{r7}
 802c0ca:	b085      	sub	sp, #20
 802c0cc:	af00      	add	r7, sp, #0
 802c0ce:	6078      	str	r0, [r7, #4]
 802c0d0:	460b      	mov	r3, r1
 802c0d2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 802c0d4:	2300      	movs	r3, #0
 802c0d6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 802c0d8:	78fb      	ldrb	r3, [r7, #3]
 802c0da:	2b00      	cmp	r3, #0
 802c0dc:	d102      	bne.n	802c0e4 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 802c0de:	2300      	movs	r3, #0
 802c0e0:	60fb      	str	r3, [r7, #12]
 802c0e2:	e010      	b.n	802c106 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 802c0e4:	78fb      	ldrb	r3, [r7, #3]
 802c0e6:	2b01      	cmp	r3, #1
 802c0e8:	d103      	bne.n	802c0f2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 802c0ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 802c0ee:	60fb      	str	r3, [r7, #12]
 802c0f0:	e009      	b.n	802c106 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 802c0f2:	78fb      	ldrb	r3, [r7, #3]
 802c0f4:	2b02      	cmp	r3, #2
 802c0f6:	d103      	bne.n	802c100 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 802c0f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 802c0fc:	60fb      	str	r3, [r7, #12]
 802c0fe:	e002      	b.n	802c106 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 802c100:	f44f 7340 	mov.w	r3, #768	@ 0x300
 802c104:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 802c106:	4b13      	ldr	r3, [pc, #76]	@ (802c154 <FLASH_Erase_Sector+0x8c>)
 802c108:	691b      	ldr	r3, [r3, #16]
 802c10a:	4a12      	ldr	r2, [pc, #72]	@ (802c154 <FLASH_Erase_Sector+0x8c>)
 802c10c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802c110:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 802c112:	4b10      	ldr	r3, [pc, #64]	@ (802c154 <FLASH_Erase_Sector+0x8c>)
 802c114:	691a      	ldr	r2, [r3, #16]
 802c116:	490f      	ldr	r1, [pc, #60]	@ (802c154 <FLASH_Erase_Sector+0x8c>)
 802c118:	68fb      	ldr	r3, [r7, #12]
 802c11a:	4313      	orrs	r3, r2
 802c11c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 802c11e:	4b0d      	ldr	r3, [pc, #52]	@ (802c154 <FLASH_Erase_Sector+0x8c>)
 802c120:	691b      	ldr	r3, [r3, #16]
 802c122:	4a0c      	ldr	r2, [pc, #48]	@ (802c154 <FLASH_Erase_Sector+0x8c>)
 802c124:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 802c128:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 802c12a:	4b0a      	ldr	r3, [pc, #40]	@ (802c154 <FLASH_Erase_Sector+0x8c>)
 802c12c:	691a      	ldr	r2, [r3, #16]
 802c12e:	687b      	ldr	r3, [r7, #4]
 802c130:	00db      	lsls	r3, r3, #3
 802c132:	4313      	orrs	r3, r2
 802c134:	4a07      	ldr	r2, [pc, #28]	@ (802c154 <FLASH_Erase_Sector+0x8c>)
 802c136:	f043 0302 	orr.w	r3, r3, #2
 802c13a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 802c13c:	4b05      	ldr	r3, [pc, #20]	@ (802c154 <FLASH_Erase_Sector+0x8c>)
 802c13e:	691b      	ldr	r3, [r3, #16]
 802c140:	4a04      	ldr	r2, [pc, #16]	@ (802c154 <FLASH_Erase_Sector+0x8c>)
 802c142:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 802c146:	6113      	str	r3, [r2, #16]
}
 802c148:	bf00      	nop
 802c14a:	3714      	adds	r7, #20
 802c14c:	46bd      	mov	sp, r7
 802c14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c152:	4770      	bx	lr
 802c154:	40023c00 	.word	0x40023c00

0802c158 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 802c158:	b480      	push	{r7}
 802c15a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 802c15c:	4b20      	ldr	r3, [pc, #128]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c15e:	681b      	ldr	r3, [r3, #0]
 802c160:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802c164:	2b00      	cmp	r3, #0
 802c166:	d017      	beq.n	802c198 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 802c168:	4b1d      	ldr	r3, [pc, #116]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c16a:	681b      	ldr	r3, [r3, #0]
 802c16c:	4a1c      	ldr	r2, [pc, #112]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c16e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 802c172:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 802c174:	4b1a      	ldr	r3, [pc, #104]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c176:	681b      	ldr	r3, [r3, #0]
 802c178:	4a19      	ldr	r2, [pc, #100]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c17a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 802c17e:	6013      	str	r3, [r2, #0]
 802c180:	4b17      	ldr	r3, [pc, #92]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c182:	681b      	ldr	r3, [r3, #0]
 802c184:	4a16      	ldr	r2, [pc, #88]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c186:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 802c18a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 802c18c:	4b14      	ldr	r3, [pc, #80]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c18e:	681b      	ldr	r3, [r3, #0]
 802c190:	4a13      	ldr	r2, [pc, #76]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c192:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 802c196:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 802c198:	4b11      	ldr	r3, [pc, #68]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c19a:	681b      	ldr	r3, [r3, #0]
 802c19c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 802c1a0:	2b00      	cmp	r3, #0
 802c1a2:	d017      	beq.n	802c1d4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 802c1a4:	4b0e      	ldr	r3, [pc, #56]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c1a6:	681b      	ldr	r3, [r3, #0]
 802c1a8:	4a0d      	ldr	r2, [pc, #52]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c1aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 802c1ae:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 802c1b0:	4b0b      	ldr	r3, [pc, #44]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c1b2:	681b      	ldr	r3, [r3, #0]
 802c1b4:	4a0a      	ldr	r2, [pc, #40]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c1b6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 802c1ba:	6013      	str	r3, [r2, #0]
 802c1bc:	4b08      	ldr	r3, [pc, #32]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c1be:	681b      	ldr	r3, [r3, #0]
 802c1c0:	4a07      	ldr	r2, [pc, #28]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c1c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 802c1c6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 802c1c8:	4b05      	ldr	r3, [pc, #20]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c1ca:	681b      	ldr	r3, [r3, #0]
 802c1cc:	4a04      	ldr	r2, [pc, #16]	@ (802c1e0 <FLASH_FlushCaches+0x88>)
 802c1ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 802c1d2:	6013      	str	r3, [r2, #0]
  }
}
 802c1d4:	bf00      	nop
 802c1d6:	46bd      	mov	sp, r7
 802c1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c1dc:	4770      	bx	lr
 802c1de:	bf00      	nop
 802c1e0:	40023c00 	.word	0x40023c00

0802c1e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 802c1e4:	b480      	push	{r7}
 802c1e6:	b089      	sub	sp, #36	@ 0x24
 802c1e8:	af00      	add	r7, sp, #0
 802c1ea:	6078      	str	r0, [r7, #4]
 802c1ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 802c1ee:	2300      	movs	r3, #0
 802c1f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 802c1f2:	2300      	movs	r3, #0
 802c1f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 802c1f6:	2300      	movs	r3, #0
 802c1f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 802c1fa:	2300      	movs	r3, #0
 802c1fc:	61fb      	str	r3, [r7, #28]
 802c1fe:	e16b      	b.n	802c4d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 802c200:	2201      	movs	r2, #1
 802c202:	69fb      	ldr	r3, [r7, #28]
 802c204:	fa02 f303 	lsl.w	r3, r2, r3
 802c208:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 802c20a:	683b      	ldr	r3, [r7, #0]
 802c20c:	681b      	ldr	r3, [r3, #0]
 802c20e:	697a      	ldr	r2, [r7, #20]
 802c210:	4013      	ands	r3, r2
 802c212:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 802c214:	693a      	ldr	r2, [r7, #16]
 802c216:	697b      	ldr	r3, [r7, #20]
 802c218:	429a      	cmp	r2, r3
 802c21a:	f040 815a 	bne.w	802c4d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 802c21e:	683b      	ldr	r3, [r7, #0]
 802c220:	685b      	ldr	r3, [r3, #4]
 802c222:	f003 0303 	and.w	r3, r3, #3
 802c226:	2b01      	cmp	r3, #1
 802c228:	d005      	beq.n	802c236 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 802c22a:	683b      	ldr	r3, [r7, #0]
 802c22c:	685b      	ldr	r3, [r3, #4]
 802c22e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 802c232:	2b02      	cmp	r3, #2
 802c234:	d130      	bne.n	802c298 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 802c236:	687b      	ldr	r3, [r7, #4]
 802c238:	689b      	ldr	r3, [r3, #8]
 802c23a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 802c23c:	69fb      	ldr	r3, [r7, #28]
 802c23e:	005b      	lsls	r3, r3, #1
 802c240:	2203      	movs	r2, #3
 802c242:	fa02 f303 	lsl.w	r3, r2, r3
 802c246:	43db      	mvns	r3, r3
 802c248:	69ba      	ldr	r2, [r7, #24]
 802c24a:	4013      	ands	r3, r2
 802c24c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 802c24e:	683b      	ldr	r3, [r7, #0]
 802c250:	68da      	ldr	r2, [r3, #12]
 802c252:	69fb      	ldr	r3, [r7, #28]
 802c254:	005b      	lsls	r3, r3, #1
 802c256:	fa02 f303 	lsl.w	r3, r2, r3
 802c25a:	69ba      	ldr	r2, [r7, #24]
 802c25c:	4313      	orrs	r3, r2
 802c25e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 802c260:	687b      	ldr	r3, [r7, #4]
 802c262:	69ba      	ldr	r2, [r7, #24]
 802c264:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 802c266:	687b      	ldr	r3, [r7, #4]
 802c268:	685b      	ldr	r3, [r3, #4]
 802c26a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 802c26c:	2201      	movs	r2, #1
 802c26e:	69fb      	ldr	r3, [r7, #28]
 802c270:	fa02 f303 	lsl.w	r3, r2, r3
 802c274:	43db      	mvns	r3, r3
 802c276:	69ba      	ldr	r2, [r7, #24]
 802c278:	4013      	ands	r3, r2
 802c27a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 802c27c:	683b      	ldr	r3, [r7, #0]
 802c27e:	685b      	ldr	r3, [r3, #4]
 802c280:	091b      	lsrs	r3, r3, #4
 802c282:	f003 0201 	and.w	r2, r3, #1
 802c286:	69fb      	ldr	r3, [r7, #28]
 802c288:	fa02 f303 	lsl.w	r3, r2, r3
 802c28c:	69ba      	ldr	r2, [r7, #24]
 802c28e:	4313      	orrs	r3, r2
 802c290:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 802c292:	687b      	ldr	r3, [r7, #4]
 802c294:	69ba      	ldr	r2, [r7, #24]
 802c296:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 802c298:	683b      	ldr	r3, [r7, #0]
 802c29a:	685b      	ldr	r3, [r3, #4]
 802c29c:	f003 0303 	and.w	r3, r3, #3
 802c2a0:	2b03      	cmp	r3, #3
 802c2a2:	d017      	beq.n	802c2d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 802c2a4:	687b      	ldr	r3, [r7, #4]
 802c2a6:	68db      	ldr	r3, [r3, #12]
 802c2a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 802c2aa:	69fb      	ldr	r3, [r7, #28]
 802c2ac:	005b      	lsls	r3, r3, #1
 802c2ae:	2203      	movs	r2, #3
 802c2b0:	fa02 f303 	lsl.w	r3, r2, r3
 802c2b4:	43db      	mvns	r3, r3
 802c2b6:	69ba      	ldr	r2, [r7, #24]
 802c2b8:	4013      	ands	r3, r2
 802c2ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 802c2bc:	683b      	ldr	r3, [r7, #0]
 802c2be:	689a      	ldr	r2, [r3, #8]
 802c2c0:	69fb      	ldr	r3, [r7, #28]
 802c2c2:	005b      	lsls	r3, r3, #1
 802c2c4:	fa02 f303 	lsl.w	r3, r2, r3
 802c2c8:	69ba      	ldr	r2, [r7, #24]
 802c2ca:	4313      	orrs	r3, r2
 802c2cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 802c2ce:	687b      	ldr	r3, [r7, #4]
 802c2d0:	69ba      	ldr	r2, [r7, #24]
 802c2d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 802c2d4:	683b      	ldr	r3, [r7, #0]
 802c2d6:	685b      	ldr	r3, [r3, #4]
 802c2d8:	f003 0303 	and.w	r3, r3, #3
 802c2dc:	2b02      	cmp	r3, #2
 802c2de:	d123      	bne.n	802c328 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 802c2e0:	69fb      	ldr	r3, [r7, #28]
 802c2e2:	08da      	lsrs	r2, r3, #3
 802c2e4:	687b      	ldr	r3, [r7, #4]
 802c2e6:	3208      	adds	r2, #8
 802c2e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802c2ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 802c2ee:	69fb      	ldr	r3, [r7, #28]
 802c2f0:	f003 0307 	and.w	r3, r3, #7
 802c2f4:	009b      	lsls	r3, r3, #2
 802c2f6:	220f      	movs	r2, #15
 802c2f8:	fa02 f303 	lsl.w	r3, r2, r3
 802c2fc:	43db      	mvns	r3, r3
 802c2fe:	69ba      	ldr	r2, [r7, #24]
 802c300:	4013      	ands	r3, r2
 802c302:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 802c304:	683b      	ldr	r3, [r7, #0]
 802c306:	691a      	ldr	r2, [r3, #16]
 802c308:	69fb      	ldr	r3, [r7, #28]
 802c30a:	f003 0307 	and.w	r3, r3, #7
 802c30e:	009b      	lsls	r3, r3, #2
 802c310:	fa02 f303 	lsl.w	r3, r2, r3
 802c314:	69ba      	ldr	r2, [r7, #24]
 802c316:	4313      	orrs	r3, r2
 802c318:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 802c31a:	69fb      	ldr	r3, [r7, #28]
 802c31c:	08da      	lsrs	r2, r3, #3
 802c31e:	687b      	ldr	r3, [r7, #4]
 802c320:	3208      	adds	r2, #8
 802c322:	69b9      	ldr	r1, [r7, #24]
 802c324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 802c328:	687b      	ldr	r3, [r7, #4]
 802c32a:	681b      	ldr	r3, [r3, #0]
 802c32c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 802c32e:	69fb      	ldr	r3, [r7, #28]
 802c330:	005b      	lsls	r3, r3, #1
 802c332:	2203      	movs	r2, #3
 802c334:	fa02 f303 	lsl.w	r3, r2, r3
 802c338:	43db      	mvns	r3, r3
 802c33a:	69ba      	ldr	r2, [r7, #24]
 802c33c:	4013      	ands	r3, r2
 802c33e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 802c340:	683b      	ldr	r3, [r7, #0]
 802c342:	685b      	ldr	r3, [r3, #4]
 802c344:	f003 0203 	and.w	r2, r3, #3
 802c348:	69fb      	ldr	r3, [r7, #28]
 802c34a:	005b      	lsls	r3, r3, #1
 802c34c:	fa02 f303 	lsl.w	r3, r2, r3
 802c350:	69ba      	ldr	r2, [r7, #24]
 802c352:	4313      	orrs	r3, r2
 802c354:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 802c356:	687b      	ldr	r3, [r7, #4]
 802c358:	69ba      	ldr	r2, [r7, #24]
 802c35a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 802c35c:	683b      	ldr	r3, [r7, #0]
 802c35e:	685b      	ldr	r3, [r3, #4]
 802c360:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 802c364:	2b00      	cmp	r3, #0
 802c366:	f000 80b4 	beq.w	802c4d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 802c36a:	2300      	movs	r3, #0
 802c36c:	60fb      	str	r3, [r7, #12]
 802c36e:	4b60      	ldr	r3, [pc, #384]	@ (802c4f0 <HAL_GPIO_Init+0x30c>)
 802c370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802c372:	4a5f      	ldr	r2, [pc, #380]	@ (802c4f0 <HAL_GPIO_Init+0x30c>)
 802c374:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 802c378:	6453      	str	r3, [r2, #68]	@ 0x44
 802c37a:	4b5d      	ldr	r3, [pc, #372]	@ (802c4f0 <HAL_GPIO_Init+0x30c>)
 802c37c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802c37e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 802c382:	60fb      	str	r3, [r7, #12]
 802c384:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 802c386:	4a5b      	ldr	r2, [pc, #364]	@ (802c4f4 <HAL_GPIO_Init+0x310>)
 802c388:	69fb      	ldr	r3, [r7, #28]
 802c38a:	089b      	lsrs	r3, r3, #2
 802c38c:	3302      	adds	r3, #2
 802c38e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802c392:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 802c394:	69fb      	ldr	r3, [r7, #28]
 802c396:	f003 0303 	and.w	r3, r3, #3
 802c39a:	009b      	lsls	r3, r3, #2
 802c39c:	220f      	movs	r2, #15
 802c39e:	fa02 f303 	lsl.w	r3, r2, r3
 802c3a2:	43db      	mvns	r3, r3
 802c3a4:	69ba      	ldr	r2, [r7, #24]
 802c3a6:	4013      	ands	r3, r2
 802c3a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 802c3aa:	687b      	ldr	r3, [r7, #4]
 802c3ac:	4a52      	ldr	r2, [pc, #328]	@ (802c4f8 <HAL_GPIO_Init+0x314>)
 802c3ae:	4293      	cmp	r3, r2
 802c3b0:	d02b      	beq.n	802c40a <HAL_GPIO_Init+0x226>
 802c3b2:	687b      	ldr	r3, [r7, #4]
 802c3b4:	4a51      	ldr	r2, [pc, #324]	@ (802c4fc <HAL_GPIO_Init+0x318>)
 802c3b6:	4293      	cmp	r3, r2
 802c3b8:	d025      	beq.n	802c406 <HAL_GPIO_Init+0x222>
 802c3ba:	687b      	ldr	r3, [r7, #4]
 802c3bc:	4a50      	ldr	r2, [pc, #320]	@ (802c500 <HAL_GPIO_Init+0x31c>)
 802c3be:	4293      	cmp	r3, r2
 802c3c0:	d01f      	beq.n	802c402 <HAL_GPIO_Init+0x21e>
 802c3c2:	687b      	ldr	r3, [r7, #4]
 802c3c4:	4a4f      	ldr	r2, [pc, #316]	@ (802c504 <HAL_GPIO_Init+0x320>)
 802c3c6:	4293      	cmp	r3, r2
 802c3c8:	d019      	beq.n	802c3fe <HAL_GPIO_Init+0x21a>
 802c3ca:	687b      	ldr	r3, [r7, #4]
 802c3cc:	4a4e      	ldr	r2, [pc, #312]	@ (802c508 <HAL_GPIO_Init+0x324>)
 802c3ce:	4293      	cmp	r3, r2
 802c3d0:	d013      	beq.n	802c3fa <HAL_GPIO_Init+0x216>
 802c3d2:	687b      	ldr	r3, [r7, #4]
 802c3d4:	4a4d      	ldr	r2, [pc, #308]	@ (802c50c <HAL_GPIO_Init+0x328>)
 802c3d6:	4293      	cmp	r3, r2
 802c3d8:	d00d      	beq.n	802c3f6 <HAL_GPIO_Init+0x212>
 802c3da:	687b      	ldr	r3, [r7, #4]
 802c3dc:	4a4c      	ldr	r2, [pc, #304]	@ (802c510 <HAL_GPIO_Init+0x32c>)
 802c3de:	4293      	cmp	r3, r2
 802c3e0:	d007      	beq.n	802c3f2 <HAL_GPIO_Init+0x20e>
 802c3e2:	687b      	ldr	r3, [r7, #4]
 802c3e4:	4a4b      	ldr	r2, [pc, #300]	@ (802c514 <HAL_GPIO_Init+0x330>)
 802c3e6:	4293      	cmp	r3, r2
 802c3e8:	d101      	bne.n	802c3ee <HAL_GPIO_Init+0x20a>
 802c3ea:	2307      	movs	r3, #7
 802c3ec:	e00e      	b.n	802c40c <HAL_GPIO_Init+0x228>
 802c3ee:	2308      	movs	r3, #8
 802c3f0:	e00c      	b.n	802c40c <HAL_GPIO_Init+0x228>
 802c3f2:	2306      	movs	r3, #6
 802c3f4:	e00a      	b.n	802c40c <HAL_GPIO_Init+0x228>
 802c3f6:	2305      	movs	r3, #5
 802c3f8:	e008      	b.n	802c40c <HAL_GPIO_Init+0x228>
 802c3fa:	2304      	movs	r3, #4
 802c3fc:	e006      	b.n	802c40c <HAL_GPIO_Init+0x228>
 802c3fe:	2303      	movs	r3, #3
 802c400:	e004      	b.n	802c40c <HAL_GPIO_Init+0x228>
 802c402:	2302      	movs	r3, #2
 802c404:	e002      	b.n	802c40c <HAL_GPIO_Init+0x228>
 802c406:	2301      	movs	r3, #1
 802c408:	e000      	b.n	802c40c <HAL_GPIO_Init+0x228>
 802c40a:	2300      	movs	r3, #0
 802c40c:	69fa      	ldr	r2, [r7, #28]
 802c40e:	f002 0203 	and.w	r2, r2, #3
 802c412:	0092      	lsls	r2, r2, #2
 802c414:	4093      	lsls	r3, r2
 802c416:	69ba      	ldr	r2, [r7, #24]
 802c418:	4313      	orrs	r3, r2
 802c41a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 802c41c:	4935      	ldr	r1, [pc, #212]	@ (802c4f4 <HAL_GPIO_Init+0x310>)
 802c41e:	69fb      	ldr	r3, [r7, #28]
 802c420:	089b      	lsrs	r3, r3, #2
 802c422:	3302      	adds	r3, #2
 802c424:	69ba      	ldr	r2, [r7, #24]
 802c426:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 802c42a:	4b3b      	ldr	r3, [pc, #236]	@ (802c518 <HAL_GPIO_Init+0x334>)
 802c42c:	689b      	ldr	r3, [r3, #8]
 802c42e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802c430:	693b      	ldr	r3, [r7, #16]
 802c432:	43db      	mvns	r3, r3
 802c434:	69ba      	ldr	r2, [r7, #24]
 802c436:	4013      	ands	r3, r2
 802c438:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 802c43a:	683b      	ldr	r3, [r7, #0]
 802c43c:	685b      	ldr	r3, [r3, #4]
 802c43e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 802c442:	2b00      	cmp	r3, #0
 802c444:	d003      	beq.n	802c44e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 802c446:	69ba      	ldr	r2, [r7, #24]
 802c448:	693b      	ldr	r3, [r7, #16]
 802c44a:	4313      	orrs	r3, r2
 802c44c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 802c44e:	4a32      	ldr	r2, [pc, #200]	@ (802c518 <HAL_GPIO_Init+0x334>)
 802c450:	69bb      	ldr	r3, [r7, #24]
 802c452:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 802c454:	4b30      	ldr	r3, [pc, #192]	@ (802c518 <HAL_GPIO_Init+0x334>)
 802c456:	68db      	ldr	r3, [r3, #12]
 802c458:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802c45a:	693b      	ldr	r3, [r7, #16]
 802c45c:	43db      	mvns	r3, r3
 802c45e:	69ba      	ldr	r2, [r7, #24]
 802c460:	4013      	ands	r3, r2
 802c462:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 802c464:	683b      	ldr	r3, [r7, #0]
 802c466:	685b      	ldr	r3, [r3, #4]
 802c468:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 802c46c:	2b00      	cmp	r3, #0
 802c46e:	d003      	beq.n	802c478 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 802c470:	69ba      	ldr	r2, [r7, #24]
 802c472:	693b      	ldr	r3, [r7, #16]
 802c474:	4313      	orrs	r3, r2
 802c476:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 802c478:	4a27      	ldr	r2, [pc, #156]	@ (802c518 <HAL_GPIO_Init+0x334>)
 802c47a:	69bb      	ldr	r3, [r7, #24]
 802c47c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 802c47e:	4b26      	ldr	r3, [pc, #152]	@ (802c518 <HAL_GPIO_Init+0x334>)
 802c480:	685b      	ldr	r3, [r3, #4]
 802c482:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802c484:	693b      	ldr	r3, [r7, #16]
 802c486:	43db      	mvns	r3, r3
 802c488:	69ba      	ldr	r2, [r7, #24]
 802c48a:	4013      	ands	r3, r2
 802c48c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 802c48e:	683b      	ldr	r3, [r7, #0]
 802c490:	685b      	ldr	r3, [r3, #4]
 802c492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802c496:	2b00      	cmp	r3, #0
 802c498:	d003      	beq.n	802c4a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 802c49a:	69ba      	ldr	r2, [r7, #24]
 802c49c:	693b      	ldr	r3, [r7, #16]
 802c49e:	4313      	orrs	r3, r2
 802c4a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 802c4a2:	4a1d      	ldr	r2, [pc, #116]	@ (802c518 <HAL_GPIO_Init+0x334>)
 802c4a4:	69bb      	ldr	r3, [r7, #24]
 802c4a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 802c4a8:	4b1b      	ldr	r3, [pc, #108]	@ (802c518 <HAL_GPIO_Init+0x334>)
 802c4aa:	681b      	ldr	r3, [r3, #0]
 802c4ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802c4ae:	693b      	ldr	r3, [r7, #16]
 802c4b0:	43db      	mvns	r3, r3
 802c4b2:	69ba      	ldr	r2, [r7, #24]
 802c4b4:	4013      	ands	r3, r2
 802c4b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 802c4b8:	683b      	ldr	r3, [r7, #0]
 802c4ba:	685b      	ldr	r3, [r3, #4]
 802c4bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 802c4c0:	2b00      	cmp	r3, #0
 802c4c2:	d003      	beq.n	802c4cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 802c4c4:	69ba      	ldr	r2, [r7, #24]
 802c4c6:	693b      	ldr	r3, [r7, #16]
 802c4c8:	4313      	orrs	r3, r2
 802c4ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 802c4cc:	4a12      	ldr	r2, [pc, #72]	@ (802c518 <HAL_GPIO_Init+0x334>)
 802c4ce:	69bb      	ldr	r3, [r7, #24]
 802c4d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 802c4d2:	69fb      	ldr	r3, [r7, #28]
 802c4d4:	3301      	adds	r3, #1
 802c4d6:	61fb      	str	r3, [r7, #28]
 802c4d8:	69fb      	ldr	r3, [r7, #28]
 802c4da:	2b0f      	cmp	r3, #15
 802c4dc:	f67f ae90 	bls.w	802c200 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 802c4e0:	bf00      	nop
 802c4e2:	bf00      	nop
 802c4e4:	3724      	adds	r7, #36	@ 0x24
 802c4e6:	46bd      	mov	sp, r7
 802c4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c4ec:	4770      	bx	lr
 802c4ee:	bf00      	nop
 802c4f0:	40023800 	.word	0x40023800
 802c4f4:	40013800 	.word	0x40013800
 802c4f8:	40020000 	.word	0x40020000
 802c4fc:	40020400 	.word	0x40020400
 802c500:	40020800 	.word	0x40020800
 802c504:	40020c00 	.word	0x40020c00
 802c508:	40021000 	.word	0x40021000
 802c50c:	40021400 	.word	0x40021400
 802c510:	40021800 	.word	0x40021800
 802c514:	40021c00 	.word	0x40021c00
 802c518:	40013c00 	.word	0x40013c00

0802c51c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 802c51c:	b480      	push	{r7}
 802c51e:	b085      	sub	sp, #20
 802c520:	af00      	add	r7, sp, #0
 802c522:	6078      	str	r0, [r7, #4]
 802c524:	460b      	mov	r3, r1
 802c526:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 802c528:	687b      	ldr	r3, [r7, #4]
 802c52a:	691a      	ldr	r2, [r3, #16]
 802c52c:	887b      	ldrh	r3, [r7, #2]
 802c52e:	4013      	ands	r3, r2
 802c530:	2b00      	cmp	r3, #0
 802c532:	d002      	beq.n	802c53a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 802c534:	2301      	movs	r3, #1
 802c536:	73fb      	strb	r3, [r7, #15]
 802c538:	e001      	b.n	802c53e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 802c53a:	2300      	movs	r3, #0
 802c53c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 802c53e:	7bfb      	ldrb	r3, [r7, #15]
}
 802c540:	4618      	mov	r0, r3
 802c542:	3714      	adds	r7, #20
 802c544:	46bd      	mov	sp, r7
 802c546:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c54a:	4770      	bx	lr

0802c54c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 802c54c:	b480      	push	{r7}
 802c54e:	b083      	sub	sp, #12
 802c550:	af00      	add	r7, sp, #0
 802c552:	6078      	str	r0, [r7, #4]
 802c554:	460b      	mov	r3, r1
 802c556:	807b      	strh	r3, [r7, #2]
 802c558:	4613      	mov	r3, r2
 802c55a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 802c55c:	787b      	ldrb	r3, [r7, #1]
 802c55e:	2b00      	cmp	r3, #0
 802c560:	d003      	beq.n	802c56a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 802c562:	887a      	ldrh	r2, [r7, #2]
 802c564:	687b      	ldr	r3, [r7, #4]
 802c566:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 802c568:	e003      	b.n	802c572 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 802c56a:	887b      	ldrh	r3, [r7, #2]
 802c56c:	041a      	lsls	r2, r3, #16
 802c56e:	687b      	ldr	r3, [r7, #4]
 802c570:	619a      	str	r2, [r3, #24]
}
 802c572:	bf00      	nop
 802c574:	370c      	adds	r7, #12
 802c576:	46bd      	mov	sp, r7
 802c578:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c57c:	4770      	bx	lr

0802c57e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 802c57e:	b480      	push	{r7}
 802c580:	b085      	sub	sp, #20
 802c582:	af00      	add	r7, sp, #0
 802c584:	6078      	str	r0, [r7, #4]
 802c586:	460b      	mov	r3, r1
 802c588:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 802c58a:	687b      	ldr	r3, [r7, #4]
 802c58c:	695b      	ldr	r3, [r3, #20]
 802c58e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 802c590:	887a      	ldrh	r2, [r7, #2]
 802c592:	68fb      	ldr	r3, [r7, #12]
 802c594:	4013      	ands	r3, r2
 802c596:	041a      	lsls	r2, r3, #16
 802c598:	68fb      	ldr	r3, [r7, #12]
 802c59a:	43d9      	mvns	r1, r3
 802c59c:	887b      	ldrh	r3, [r7, #2]
 802c59e:	400b      	ands	r3, r1
 802c5a0:	431a      	orrs	r2, r3
 802c5a2:	687b      	ldr	r3, [r7, #4]
 802c5a4:	619a      	str	r2, [r3, #24]
}
 802c5a6:	bf00      	nop
 802c5a8:	3714      	adds	r7, #20
 802c5aa:	46bd      	mov	sp, r7
 802c5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c5b0:	4770      	bx	lr
	...

0802c5b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 802c5b4:	b580      	push	{r7, lr}
 802c5b6:	b086      	sub	sp, #24
 802c5b8:	af00      	add	r7, sp, #0
 802c5ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 802c5bc:	687b      	ldr	r3, [r7, #4]
 802c5be:	2b00      	cmp	r3, #0
 802c5c0:	d101      	bne.n	802c5c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 802c5c2:	2301      	movs	r3, #1
 802c5c4:	e267      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 802c5c6:	687b      	ldr	r3, [r7, #4]
 802c5c8:	681b      	ldr	r3, [r3, #0]
 802c5ca:	f003 0301 	and.w	r3, r3, #1
 802c5ce:	2b00      	cmp	r3, #0
 802c5d0:	d075      	beq.n	802c6be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 802c5d2:	4b88      	ldr	r3, [pc, #544]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c5d4:	689b      	ldr	r3, [r3, #8]
 802c5d6:	f003 030c 	and.w	r3, r3, #12
 802c5da:	2b04      	cmp	r3, #4
 802c5dc:	d00c      	beq.n	802c5f8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 802c5de:	4b85      	ldr	r3, [pc, #532]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c5e0:	689b      	ldr	r3, [r3, #8]
 802c5e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 802c5e6:	2b08      	cmp	r3, #8
 802c5e8:	d112      	bne.n	802c610 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 802c5ea:	4b82      	ldr	r3, [pc, #520]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c5ec:	685b      	ldr	r3, [r3, #4]
 802c5ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 802c5f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 802c5f6:	d10b      	bne.n	802c610 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 802c5f8:	4b7e      	ldr	r3, [pc, #504]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c5fa:	681b      	ldr	r3, [r3, #0]
 802c5fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802c600:	2b00      	cmp	r3, #0
 802c602:	d05b      	beq.n	802c6bc <HAL_RCC_OscConfig+0x108>
 802c604:	687b      	ldr	r3, [r7, #4]
 802c606:	685b      	ldr	r3, [r3, #4]
 802c608:	2b00      	cmp	r3, #0
 802c60a:	d157      	bne.n	802c6bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 802c60c:	2301      	movs	r3, #1
 802c60e:	e242      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 802c610:	687b      	ldr	r3, [r7, #4]
 802c612:	685b      	ldr	r3, [r3, #4]
 802c614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802c618:	d106      	bne.n	802c628 <HAL_RCC_OscConfig+0x74>
 802c61a:	4b76      	ldr	r3, [pc, #472]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c61c:	681b      	ldr	r3, [r3, #0]
 802c61e:	4a75      	ldr	r2, [pc, #468]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 802c624:	6013      	str	r3, [r2, #0]
 802c626:	e01d      	b.n	802c664 <HAL_RCC_OscConfig+0xb0>
 802c628:	687b      	ldr	r3, [r7, #4]
 802c62a:	685b      	ldr	r3, [r3, #4]
 802c62c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 802c630:	d10c      	bne.n	802c64c <HAL_RCC_OscConfig+0x98>
 802c632:	4b70      	ldr	r3, [pc, #448]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c634:	681b      	ldr	r3, [r3, #0]
 802c636:	4a6f      	ldr	r2, [pc, #444]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c638:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 802c63c:	6013      	str	r3, [r2, #0]
 802c63e:	4b6d      	ldr	r3, [pc, #436]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c640:	681b      	ldr	r3, [r3, #0]
 802c642:	4a6c      	ldr	r2, [pc, #432]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 802c648:	6013      	str	r3, [r2, #0]
 802c64a:	e00b      	b.n	802c664 <HAL_RCC_OscConfig+0xb0>
 802c64c:	4b69      	ldr	r3, [pc, #420]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c64e:	681b      	ldr	r3, [r3, #0]
 802c650:	4a68      	ldr	r2, [pc, #416]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c652:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 802c656:	6013      	str	r3, [r2, #0]
 802c658:	4b66      	ldr	r3, [pc, #408]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c65a:	681b      	ldr	r3, [r3, #0]
 802c65c:	4a65      	ldr	r2, [pc, #404]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c65e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 802c662:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 802c664:	687b      	ldr	r3, [r7, #4]
 802c666:	685b      	ldr	r3, [r3, #4]
 802c668:	2b00      	cmp	r3, #0
 802c66a:	d013      	beq.n	802c694 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802c66c:	f7fe fe28 	bl	802b2c0 <HAL_GetTick>
 802c670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 802c672:	e008      	b.n	802c686 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 802c674:	f7fe fe24 	bl	802b2c0 <HAL_GetTick>
 802c678:	4602      	mov	r2, r0
 802c67a:	693b      	ldr	r3, [r7, #16]
 802c67c:	1ad3      	subs	r3, r2, r3
 802c67e:	2b64      	cmp	r3, #100	@ 0x64
 802c680:	d901      	bls.n	802c686 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 802c682:	2303      	movs	r3, #3
 802c684:	e207      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 802c686:	4b5b      	ldr	r3, [pc, #364]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c688:	681b      	ldr	r3, [r3, #0]
 802c68a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802c68e:	2b00      	cmp	r3, #0
 802c690:	d0f0      	beq.n	802c674 <HAL_RCC_OscConfig+0xc0>
 802c692:	e014      	b.n	802c6be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802c694:	f7fe fe14 	bl	802b2c0 <HAL_GetTick>
 802c698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 802c69a:	e008      	b.n	802c6ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 802c69c:	f7fe fe10 	bl	802b2c0 <HAL_GetTick>
 802c6a0:	4602      	mov	r2, r0
 802c6a2:	693b      	ldr	r3, [r7, #16]
 802c6a4:	1ad3      	subs	r3, r2, r3
 802c6a6:	2b64      	cmp	r3, #100	@ 0x64
 802c6a8:	d901      	bls.n	802c6ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 802c6aa:	2303      	movs	r3, #3
 802c6ac:	e1f3      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 802c6ae:	4b51      	ldr	r3, [pc, #324]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c6b0:	681b      	ldr	r3, [r3, #0]
 802c6b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802c6b6:	2b00      	cmp	r3, #0
 802c6b8:	d1f0      	bne.n	802c69c <HAL_RCC_OscConfig+0xe8>
 802c6ba:	e000      	b.n	802c6be <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 802c6bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 802c6be:	687b      	ldr	r3, [r7, #4]
 802c6c0:	681b      	ldr	r3, [r3, #0]
 802c6c2:	f003 0302 	and.w	r3, r3, #2
 802c6c6:	2b00      	cmp	r3, #0
 802c6c8:	d063      	beq.n	802c792 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 802c6ca:	4b4a      	ldr	r3, [pc, #296]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c6cc:	689b      	ldr	r3, [r3, #8]
 802c6ce:	f003 030c 	and.w	r3, r3, #12
 802c6d2:	2b00      	cmp	r3, #0
 802c6d4:	d00b      	beq.n	802c6ee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 802c6d6:	4b47      	ldr	r3, [pc, #284]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c6d8:	689b      	ldr	r3, [r3, #8]
 802c6da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 802c6de:	2b08      	cmp	r3, #8
 802c6e0:	d11c      	bne.n	802c71c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 802c6e2:	4b44      	ldr	r3, [pc, #272]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c6e4:	685b      	ldr	r3, [r3, #4]
 802c6e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 802c6ea:	2b00      	cmp	r3, #0
 802c6ec:	d116      	bne.n	802c71c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 802c6ee:	4b41      	ldr	r3, [pc, #260]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c6f0:	681b      	ldr	r3, [r3, #0]
 802c6f2:	f003 0302 	and.w	r3, r3, #2
 802c6f6:	2b00      	cmp	r3, #0
 802c6f8:	d005      	beq.n	802c706 <HAL_RCC_OscConfig+0x152>
 802c6fa:	687b      	ldr	r3, [r7, #4]
 802c6fc:	68db      	ldr	r3, [r3, #12]
 802c6fe:	2b01      	cmp	r3, #1
 802c700:	d001      	beq.n	802c706 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 802c702:	2301      	movs	r3, #1
 802c704:	e1c7      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 802c706:	4b3b      	ldr	r3, [pc, #236]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c708:	681b      	ldr	r3, [r3, #0]
 802c70a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 802c70e:	687b      	ldr	r3, [r7, #4]
 802c710:	691b      	ldr	r3, [r3, #16]
 802c712:	00db      	lsls	r3, r3, #3
 802c714:	4937      	ldr	r1, [pc, #220]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c716:	4313      	orrs	r3, r2
 802c718:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 802c71a:	e03a      	b.n	802c792 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 802c71c:	687b      	ldr	r3, [r7, #4]
 802c71e:	68db      	ldr	r3, [r3, #12]
 802c720:	2b00      	cmp	r3, #0
 802c722:	d020      	beq.n	802c766 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 802c724:	4b34      	ldr	r3, [pc, #208]	@ (802c7f8 <HAL_RCC_OscConfig+0x244>)
 802c726:	2201      	movs	r2, #1
 802c728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 802c72a:	f7fe fdc9 	bl	802b2c0 <HAL_GetTick>
 802c72e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 802c730:	e008      	b.n	802c744 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 802c732:	f7fe fdc5 	bl	802b2c0 <HAL_GetTick>
 802c736:	4602      	mov	r2, r0
 802c738:	693b      	ldr	r3, [r7, #16]
 802c73a:	1ad3      	subs	r3, r2, r3
 802c73c:	2b02      	cmp	r3, #2
 802c73e:	d901      	bls.n	802c744 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 802c740:	2303      	movs	r3, #3
 802c742:	e1a8      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 802c744:	4b2b      	ldr	r3, [pc, #172]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c746:	681b      	ldr	r3, [r3, #0]
 802c748:	f003 0302 	and.w	r3, r3, #2
 802c74c:	2b00      	cmp	r3, #0
 802c74e:	d0f0      	beq.n	802c732 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 802c750:	4b28      	ldr	r3, [pc, #160]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c752:	681b      	ldr	r3, [r3, #0]
 802c754:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 802c758:	687b      	ldr	r3, [r7, #4]
 802c75a:	691b      	ldr	r3, [r3, #16]
 802c75c:	00db      	lsls	r3, r3, #3
 802c75e:	4925      	ldr	r1, [pc, #148]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c760:	4313      	orrs	r3, r2
 802c762:	600b      	str	r3, [r1, #0]
 802c764:	e015      	b.n	802c792 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 802c766:	4b24      	ldr	r3, [pc, #144]	@ (802c7f8 <HAL_RCC_OscConfig+0x244>)
 802c768:	2200      	movs	r2, #0
 802c76a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 802c76c:	f7fe fda8 	bl	802b2c0 <HAL_GetTick>
 802c770:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 802c772:	e008      	b.n	802c786 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 802c774:	f7fe fda4 	bl	802b2c0 <HAL_GetTick>
 802c778:	4602      	mov	r2, r0
 802c77a:	693b      	ldr	r3, [r7, #16]
 802c77c:	1ad3      	subs	r3, r2, r3
 802c77e:	2b02      	cmp	r3, #2
 802c780:	d901      	bls.n	802c786 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 802c782:	2303      	movs	r3, #3
 802c784:	e187      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 802c786:	4b1b      	ldr	r3, [pc, #108]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c788:	681b      	ldr	r3, [r3, #0]
 802c78a:	f003 0302 	and.w	r3, r3, #2
 802c78e:	2b00      	cmp	r3, #0
 802c790:	d1f0      	bne.n	802c774 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 802c792:	687b      	ldr	r3, [r7, #4]
 802c794:	681b      	ldr	r3, [r3, #0]
 802c796:	f003 0308 	and.w	r3, r3, #8
 802c79a:	2b00      	cmp	r3, #0
 802c79c:	d036      	beq.n	802c80c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 802c79e:	687b      	ldr	r3, [r7, #4]
 802c7a0:	695b      	ldr	r3, [r3, #20]
 802c7a2:	2b00      	cmp	r3, #0
 802c7a4:	d016      	beq.n	802c7d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 802c7a6:	4b15      	ldr	r3, [pc, #84]	@ (802c7fc <HAL_RCC_OscConfig+0x248>)
 802c7a8:	2201      	movs	r2, #1
 802c7aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 802c7ac:	f7fe fd88 	bl	802b2c0 <HAL_GetTick>
 802c7b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 802c7b2:	e008      	b.n	802c7c6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 802c7b4:	f7fe fd84 	bl	802b2c0 <HAL_GetTick>
 802c7b8:	4602      	mov	r2, r0
 802c7ba:	693b      	ldr	r3, [r7, #16]
 802c7bc:	1ad3      	subs	r3, r2, r3
 802c7be:	2b02      	cmp	r3, #2
 802c7c0:	d901      	bls.n	802c7c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 802c7c2:	2303      	movs	r3, #3
 802c7c4:	e167      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 802c7c6:	4b0b      	ldr	r3, [pc, #44]	@ (802c7f4 <HAL_RCC_OscConfig+0x240>)
 802c7c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802c7ca:	f003 0302 	and.w	r3, r3, #2
 802c7ce:	2b00      	cmp	r3, #0
 802c7d0:	d0f0      	beq.n	802c7b4 <HAL_RCC_OscConfig+0x200>
 802c7d2:	e01b      	b.n	802c80c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 802c7d4:	4b09      	ldr	r3, [pc, #36]	@ (802c7fc <HAL_RCC_OscConfig+0x248>)
 802c7d6:	2200      	movs	r2, #0
 802c7d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 802c7da:	f7fe fd71 	bl	802b2c0 <HAL_GetTick>
 802c7de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 802c7e0:	e00e      	b.n	802c800 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 802c7e2:	f7fe fd6d 	bl	802b2c0 <HAL_GetTick>
 802c7e6:	4602      	mov	r2, r0
 802c7e8:	693b      	ldr	r3, [r7, #16]
 802c7ea:	1ad3      	subs	r3, r2, r3
 802c7ec:	2b02      	cmp	r3, #2
 802c7ee:	d907      	bls.n	802c800 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 802c7f0:	2303      	movs	r3, #3
 802c7f2:	e150      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
 802c7f4:	40023800 	.word	0x40023800
 802c7f8:	42470000 	.word	0x42470000
 802c7fc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 802c800:	4b88      	ldr	r3, [pc, #544]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c802:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802c804:	f003 0302 	and.w	r3, r3, #2
 802c808:	2b00      	cmp	r3, #0
 802c80a:	d1ea      	bne.n	802c7e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 802c80c:	687b      	ldr	r3, [r7, #4]
 802c80e:	681b      	ldr	r3, [r3, #0]
 802c810:	f003 0304 	and.w	r3, r3, #4
 802c814:	2b00      	cmp	r3, #0
 802c816:	f000 8097 	beq.w	802c948 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 802c81a:	2300      	movs	r3, #0
 802c81c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 802c81e:	4b81      	ldr	r3, [pc, #516]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802c822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 802c826:	2b00      	cmp	r3, #0
 802c828:	d10f      	bne.n	802c84a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 802c82a:	2300      	movs	r3, #0
 802c82c:	60bb      	str	r3, [r7, #8]
 802c82e:	4b7d      	ldr	r3, [pc, #500]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802c832:	4a7c      	ldr	r2, [pc, #496]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 802c838:	6413      	str	r3, [r2, #64]	@ 0x40
 802c83a:	4b7a      	ldr	r3, [pc, #488]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c83c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802c83e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 802c842:	60bb      	str	r3, [r7, #8]
 802c844:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 802c846:	2301      	movs	r3, #1
 802c848:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 802c84a:	4b77      	ldr	r3, [pc, #476]	@ (802ca28 <HAL_RCC_OscConfig+0x474>)
 802c84c:	681b      	ldr	r3, [r3, #0]
 802c84e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 802c852:	2b00      	cmp	r3, #0
 802c854:	d118      	bne.n	802c888 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 802c856:	4b74      	ldr	r3, [pc, #464]	@ (802ca28 <HAL_RCC_OscConfig+0x474>)
 802c858:	681b      	ldr	r3, [r3, #0]
 802c85a:	4a73      	ldr	r2, [pc, #460]	@ (802ca28 <HAL_RCC_OscConfig+0x474>)
 802c85c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 802c860:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 802c862:	f7fe fd2d 	bl	802b2c0 <HAL_GetTick>
 802c866:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 802c868:	e008      	b.n	802c87c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 802c86a:	f7fe fd29 	bl	802b2c0 <HAL_GetTick>
 802c86e:	4602      	mov	r2, r0
 802c870:	693b      	ldr	r3, [r7, #16]
 802c872:	1ad3      	subs	r3, r2, r3
 802c874:	2b02      	cmp	r3, #2
 802c876:	d901      	bls.n	802c87c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 802c878:	2303      	movs	r3, #3
 802c87a:	e10c      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 802c87c:	4b6a      	ldr	r3, [pc, #424]	@ (802ca28 <HAL_RCC_OscConfig+0x474>)
 802c87e:	681b      	ldr	r3, [r3, #0]
 802c880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 802c884:	2b00      	cmp	r3, #0
 802c886:	d0f0      	beq.n	802c86a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 802c888:	687b      	ldr	r3, [r7, #4]
 802c88a:	689b      	ldr	r3, [r3, #8]
 802c88c:	2b01      	cmp	r3, #1
 802c88e:	d106      	bne.n	802c89e <HAL_RCC_OscConfig+0x2ea>
 802c890:	4b64      	ldr	r3, [pc, #400]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 802c894:	4a63      	ldr	r2, [pc, #396]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c896:	f043 0301 	orr.w	r3, r3, #1
 802c89a:	6713      	str	r3, [r2, #112]	@ 0x70
 802c89c:	e01c      	b.n	802c8d8 <HAL_RCC_OscConfig+0x324>
 802c89e:	687b      	ldr	r3, [r7, #4]
 802c8a0:	689b      	ldr	r3, [r3, #8]
 802c8a2:	2b05      	cmp	r3, #5
 802c8a4:	d10c      	bne.n	802c8c0 <HAL_RCC_OscConfig+0x30c>
 802c8a6:	4b5f      	ldr	r3, [pc, #380]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c8a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 802c8aa:	4a5e      	ldr	r2, [pc, #376]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c8ac:	f043 0304 	orr.w	r3, r3, #4
 802c8b0:	6713      	str	r3, [r2, #112]	@ 0x70
 802c8b2:	4b5c      	ldr	r3, [pc, #368]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c8b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 802c8b6:	4a5b      	ldr	r2, [pc, #364]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c8b8:	f043 0301 	orr.w	r3, r3, #1
 802c8bc:	6713      	str	r3, [r2, #112]	@ 0x70
 802c8be:	e00b      	b.n	802c8d8 <HAL_RCC_OscConfig+0x324>
 802c8c0:	4b58      	ldr	r3, [pc, #352]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c8c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 802c8c4:	4a57      	ldr	r2, [pc, #348]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c8c6:	f023 0301 	bic.w	r3, r3, #1
 802c8ca:	6713      	str	r3, [r2, #112]	@ 0x70
 802c8cc:	4b55      	ldr	r3, [pc, #340]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c8ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 802c8d0:	4a54      	ldr	r2, [pc, #336]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c8d2:	f023 0304 	bic.w	r3, r3, #4
 802c8d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 802c8d8:	687b      	ldr	r3, [r7, #4]
 802c8da:	689b      	ldr	r3, [r3, #8]
 802c8dc:	2b00      	cmp	r3, #0
 802c8de:	d015      	beq.n	802c90c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 802c8e0:	f7fe fcee 	bl	802b2c0 <HAL_GetTick>
 802c8e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 802c8e6:	e00a      	b.n	802c8fe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 802c8e8:	f7fe fcea 	bl	802b2c0 <HAL_GetTick>
 802c8ec:	4602      	mov	r2, r0
 802c8ee:	693b      	ldr	r3, [r7, #16]
 802c8f0:	1ad3      	subs	r3, r2, r3
 802c8f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 802c8f6:	4293      	cmp	r3, r2
 802c8f8:	d901      	bls.n	802c8fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 802c8fa:	2303      	movs	r3, #3
 802c8fc:	e0cb      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 802c8fe:	4b49      	ldr	r3, [pc, #292]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 802c902:	f003 0302 	and.w	r3, r3, #2
 802c906:	2b00      	cmp	r3, #0
 802c908:	d0ee      	beq.n	802c8e8 <HAL_RCC_OscConfig+0x334>
 802c90a:	e014      	b.n	802c936 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 802c90c:	f7fe fcd8 	bl	802b2c0 <HAL_GetTick>
 802c910:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 802c912:	e00a      	b.n	802c92a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 802c914:	f7fe fcd4 	bl	802b2c0 <HAL_GetTick>
 802c918:	4602      	mov	r2, r0
 802c91a:	693b      	ldr	r3, [r7, #16]
 802c91c:	1ad3      	subs	r3, r2, r3
 802c91e:	f241 3288 	movw	r2, #5000	@ 0x1388
 802c922:	4293      	cmp	r3, r2
 802c924:	d901      	bls.n	802c92a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 802c926:	2303      	movs	r3, #3
 802c928:	e0b5      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 802c92a:	4b3e      	ldr	r3, [pc, #248]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c92c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 802c92e:	f003 0302 	and.w	r3, r3, #2
 802c932:	2b00      	cmp	r3, #0
 802c934:	d1ee      	bne.n	802c914 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 802c936:	7dfb      	ldrb	r3, [r7, #23]
 802c938:	2b01      	cmp	r3, #1
 802c93a:	d105      	bne.n	802c948 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 802c93c:	4b39      	ldr	r3, [pc, #228]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c93e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802c940:	4a38      	ldr	r2, [pc, #224]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c942:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 802c946:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 802c948:	687b      	ldr	r3, [r7, #4]
 802c94a:	699b      	ldr	r3, [r3, #24]
 802c94c:	2b00      	cmp	r3, #0
 802c94e:	f000 80a1 	beq.w	802ca94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 802c952:	4b34      	ldr	r3, [pc, #208]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c954:	689b      	ldr	r3, [r3, #8]
 802c956:	f003 030c 	and.w	r3, r3, #12
 802c95a:	2b08      	cmp	r3, #8
 802c95c:	d05c      	beq.n	802ca18 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 802c95e:	687b      	ldr	r3, [r7, #4]
 802c960:	699b      	ldr	r3, [r3, #24]
 802c962:	2b02      	cmp	r3, #2
 802c964:	d141      	bne.n	802c9ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 802c966:	4b31      	ldr	r3, [pc, #196]	@ (802ca2c <HAL_RCC_OscConfig+0x478>)
 802c968:	2200      	movs	r2, #0
 802c96a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802c96c:	f7fe fca8 	bl	802b2c0 <HAL_GetTick>
 802c970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802c972:	e008      	b.n	802c986 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 802c974:	f7fe fca4 	bl	802b2c0 <HAL_GetTick>
 802c978:	4602      	mov	r2, r0
 802c97a:	693b      	ldr	r3, [r7, #16]
 802c97c:	1ad3      	subs	r3, r2, r3
 802c97e:	2b02      	cmp	r3, #2
 802c980:	d901      	bls.n	802c986 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 802c982:	2303      	movs	r3, #3
 802c984:	e087      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802c986:	4b27      	ldr	r3, [pc, #156]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c988:	681b      	ldr	r3, [r3, #0]
 802c98a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 802c98e:	2b00      	cmp	r3, #0
 802c990:	d1f0      	bne.n	802c974 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 802c992:	687b      	ldr	r3, [r7, #4]
 802c994:	69da      	ldr	r2, [r3, #28]
 802c996:	687b      	ldr	r3, [r7, #4]
 802c998:	6a1b      	ldr	r3, [r3, #32]
 802c99a:	431a      	orrs	r2, r3
 802c99c:	687b      	ldr	r3, [r7, #4]
 802c99e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802c9a0:	019b      	lsls	r3, r3, #6
 802c9a2:	431a      	orrs	r2, r3
 802c9a4:	687b      	ldr	r3, [r7, #4]
 802c9a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802c9a8:	085b      	lsrs	r3, r3, #1
 802c9aa:	3b01      	subs	r3, #1
 802c9ac:	041b      	lsls	r3, r3, #16
 802c9ae:	431a      	orrs	r2, r3
 802c9b0:	687b      	ldr	r3, [r7, #4]
 802c9b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802c9b4:	061b      	lsls	r3, r3, #24
 802c9b6:	491b      	ldr	r1, [pc, #108]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c9b8:	4313      	orrs	r3, r2
 802c9ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 802c9bc:	4b1b      	ldr	r3, [pc, #108]	@ (802ca2c <HAL_RCC_OscConfig+0x478>)
 802c9be:	2201      	movs	r2, #1
 802c9c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802c9c2:	f7fe fc7d 	bl	802b2c0 <HAL_GetTick>
 802c9c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 802c9c8:	e008      	b.n	802c9dc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 802c9ca:	f7fe fc79 	bl	802b2c0 <HAL_GetTick>
 802c9ce:	4602      	mov	r2, r0
 802c9d0:	693b      	ldr	r3, [r7, #16]
 802c9d2:	1ad3      	subs	r3, r2, r3
 802c9d4:	2b02      	cmp	r3, #2
 802c9d6:	d901      	bls.n	802c9dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 802c9d8:	2303      	movs	r3, #3
 802c9da:	e05c      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 802c9dc:	4b11      	ldr	r3, [pc, #68]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802c9de:	681b      	ldr	r3, [r3, #0]
 802c9e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 802c9e4:	2b00      	cmp	r3, #0
 802c9e6:	d0f0      	beq.n	802c9ca <HAL_RCC_OscConfig+0x416>
 802c9e8:	e054      	b.n	802ca94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 802c9ea:	4b10      	ldr	r3, [pc, #64]	@ (802ca2c <HAL_RCC_OscConfig+0x478>)
 802c9ec:	2200      	movs	r2, #0
 802c9ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802c9f0:	f7fe fc66 	bl	802b2c0 <HAL_GetTick>
 802c9f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802c9f6:	e008      	b.n	802ca0a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 802c9f8:	f7fe fc62 	bl	802b2c0 <HAL_GetTick>
 802c9fc:	4602      	mov	r2, r0
 802c9fe:	693b      	ldr	r3, [r7, #16]
 802ca00:	1ad3      	subs	r3, r2, r3
 802ca02:	2b02      	cmp	r3, #2
 802ca04:	d901      	bls.n	802ca0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 802ca06:	2303      	movs	r3, #3
 802ca08:	e045      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802ca0a:	4b06      	ldr	r3, [pc, #24]	@ (802ca24 <HAL_RCC_OscConfig+0x470>)
 802ca0c:	681b      	ldr	r3, [r3, #0]
 802ca0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 802ca12:	2b00      	cmp	r3, #0
 802ca14:	d1f0      	bne.n	802c9f8 <HAL_RCC_OscConfig+0x444>
 802ca16:	e03d      	b.n	802ca94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 802ca18:	687b      	ldr	r3, [r7, #4]
 802ca1a:	699b      	ldr	r3, [r3, #24]
 802ca1c:	2b01      	cmp	r3, #1
 802ca1e:	d107      	bne.n	802ca30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 802ca20:	2301      	movs	r3, #1
 802ca22:	e038      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
 802ca24:	40023800 	.word	0x40023800
 802ca28:	40007000 	.word	0x40007000
 802ca2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 802ca30:	4b1b      	ldr	r3, [pc, #108]	@ (802caa0 <HAL_RCC_OscConfig+0x4ec>)
 802ca32:	685b      	ldr	r3, [r3, #4]
 802ca34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 802ca36:	687b      	ldr	r3, [r7, #4]
 802ca38:	699b      	ldr	r3, [r3, #24]
 802ca3a:	2b01      	cmp	r3, #1
 802ca3c:	d028      	beq.n	802ca90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 802ca3e:	68fb      	ldr	r3, [r7, #12]
 802ca40:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 802ca44:	687b      	ldr	r3, [r7, #4]
 802ca46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 802ca48:	429a      	cmp	r2, r3
 802ca4a:	d121      	bne.n	802ca90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 802ca4c:	68fb      	ldr	r3, [r7, #12]
 802ca4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 802ca52:	687b      	ldr	r3, [r7, #4]
 802ca54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 802ca56:	429a      	cmp	r2, r3
 802ca58:	d11a      	bne.n	802ca90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 802ca5a:	68fa      	ldr	r2, [r7, #12]
 802ca5c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 802ca60:	4013      	ands	r3, r2
 802ca62:	687a      	ldr	r2, [r7, #4]
 802ca64:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 802ca66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 802ca68:	4293      	cmp	r3, r2
 802ca6a:	d111      	bne.n	802ca90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 802ca6c:	68fb      	ldr	r3, [r7, #12]
 802ca6e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 802ca72:	687b      	ldr	r3, [r7, #4]
 802ca74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802ca76:	085b      	lsrs	r3, r3, #1
 802ca78:	3b01      	subs	r3, #1
 802ca7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 802ca7c:	429a      	cmp	r2, r3
 802ca7e:	d107      	bne.n	802ca90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 802ca80:	68fb      	ldr	r3, [r7, #12]
 802ca82:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 802ca86:	687b      	ldr	r3, [r7, #4]
 802ca88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802ca8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 802ca8c:	429a      	cmp	r2, r3
 802ca8e:	d001      	beq.n	802ca94 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 802ca90:	2301      	movs	r3, #1
 802ca92:	e000      	b.n	802ca96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 802ca94:	2300      	movs	r3, #0
}
 802ca96:	4618      	mov	r0, r3
 802ca98:	3718      	adds	r7, #24
 802ca9a:	46bd      	mov	sp, r7
 802ca9c:	bd80      	pop	{r7, pc}
 802ca9e:	bf00      	nop
 802caa0:	40023800 	.word	0x40023800

0802caa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 802caa4:	b580      	push	{r7, lr}
 802caa6:	b084      	sub	sp, #16
 802caa8:	af00      	add	r7, sp, #0
 802caaa:	6078      	str	r0, [r7, #4]
 802caac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 802caae:	687b      	ldr	r3, [r7, #4]
 802cab0:	2b00      	cmp	r3, #0
 802cab2:	d101      	bne.n	802cab8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 802cab4:	2301      	movs	r3, #1
 802cab6:	e0cc      	b.n	802cc52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 802cab8:	4b68      	ldr	r3, [pc, #416]	@ (802cc5c <HAL_RCC_ClockConfig+0x1b8>)
 802caba:	681b      	ldr	r3, [r3, #0]
 802cabc:	f003 0307 	and.w	r3, r3, #7
 802cac0:	683a      	ldr	r2, [r7, #0]
 802cac2:	429a      	cmp	r2, r3
 802cac4:	d90c      	bls.n	802cae0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 802cac6:	4b65      	ldr	r3, [pc, #404]	@ (802cc5c <HAL_RCC_ClockConfig+0x1b8>)
 802cac8:	683a      	ldr	r2, [r7, #0]
 802caca:	b2d2      	uxtb	r2, r2
 802cacc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 802cace:	4b63      	ldr	r3, [pc, #396]	@ (802cc5c <HAL_RCC_ClockConfig+0x1b8>)
 802cad0:	681b      	ldr	r3, [r3, #0]
 802cad2:	f003 0307 	and.w	r3, r3, #7
 802cad6:	683a      	ldr	r2, [r7, #0]
 802cad8:	429a      	cmp	r2, r3
 802cada:	d001      	beq.n	802cae0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 802cadc:	2301      	movs	r3, #1
 802cade:	e0b8      	b.n	802cc52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 802cae0:	687b      	ldr	r3, [r7, #4]
 802cae2:	681b      	ldr	r3, [r3, #0]
 802cae4:	f003 0302 	and.w	r3, r3, #2
 802cae8:	2b00      	cmp	r3, #0
 802caea:	d020      	beq.n	802cb2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 802caec:	687b      	ldr	r3, [r7, #4]
 802caee:	681b      	ldr	r3, [r3, #0]
 802caf0:	f003 0304 	and.w	r3, r3, #4
 802caf4:	2b00      	cmp	r3, #0
 802caf6:	d005      	beq.n	802cb04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 802caf8:	4b59      	ldr	r3, [pc, #356]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cafa:	689b      	ldr	r3, [r3, #8]
 802cafc:	4a58      	ldr	r2, [pc, #352]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cafe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 802cb02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802cb04:	687b      	ldr	r3, [r7, #4]
 802cb06:	681b      	ldr	r3, [r3, #0]
 802cb08:	f003 0308 	and.w	r3, r3, #8
 802cb0c:	2b00      	cmp	r3, #0
 802cb0e:	d005      	beq.n	802cb1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 802cb10:	4b53      	ldr	r3, [pc, #332]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cb12:	689b      	ldr	r3, [r3, #8]
 802cb14:	4a52      	ldr	r2, [pc, #328]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cb16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 802cb1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 802cb1c:	4b50      	ldr	r3, [pc, #320]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cb1e:	689b      	ldr	r3, [r3, #8]
 802cb20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 802cb24:	687b      	ldr	r3, [r7, #4]
 802cb26:	689b      	ldr	r3, [r3, #8]
 802cb28:	494d      	ldr	r1, [pc, #308]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cb2a:	4313      	orrs	r3, r2
 802cb2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 802cb2e:	687b      	ldr	r3, [r7, #4]
 802cb30:	681b      	ldr	r3, [r3, #0]
 802cb32:	f003 0301 	and.w	r3, r3, #1
 802cb36:	2b00      	cmp	r3, #0
 802cb38:	d044      	beq.n	802cbc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 802cb3a:	687b      	ldr	r3, [r7, #4]
 802cb3c:	685b      	ldr	r3, [r3, #4]
 802cb3e:	2b01      	cmp	r3, #1
 802cb40:	d107      	bne.n	802cb52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 802cb42:	4b47      	ldr	r3, [pc, #284]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cb44:	681b      	ldr	r3, [r3, #0]
 802cb46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802cb4a:	2b00      	cmp	r3, #0
 802cb4c:	d119      	bne.n	802cb82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 802cb4e:	2301      	movs	r3, #1
 802cb50:	e07f      	b.n	802cc52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 802cb52:	687b      	ldr	r3, [r7, #4]
 802cb54:	685b      	ldr	r3, [r3, #4]
 802cb56:	2b02      	cmp	r3, #2
 802cb58:	d003      	beq.n	802cb62 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 802cb5a:	687b      	ldr	r3, [r7, #4]
 802cb5c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 802cb5e:	2b03      	cmp	r3, #3
 802cb60:	d107      	bne.n	802cb72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 802cb62:	4b3f      	ldr	r3, [pc, #252]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cb64:	681b      	ldr	r3, [r3, #0]
 802cb66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 802cb6a:	2b00      	cmp	r3, #0
 802cb6c:	d109      	bne.n	802cb82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 802cb6e:	2301      	movs	r3, #1
 802cb70:	e06f      	b.n	802cc52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 802cb72:	4b3b      	ldr	r3, [pc, #236]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cb74:	681b      	ldr	r3, [r3, #0]
 802cb76:	f003 0302 	and.w	r3, r3, #2
 802cb7a:	2b00      	cmp	r3, #0
 802cb7c:	d101      	bne.n	802cb82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 802cb7e:	2301      	movs	r3, #1
 802cb80:	e067      	b.n	802cc52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 802cb82:	4b37      	ldr	r3, [pc, #220]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cb84:	689b      	ldr	r3, [r3, #8]
 802cb86:	f023 0203 	bic.w	r2, r3, #3
 802cb8a:	687b      	ldr	r3, [r7, #4]
 802cb8c:	685b      	ldr	r3, [r3, #4]
 802cb8e:	4934      	ldr	r1, [pc, #208]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cb90:	4313      	orrs	r3, r2
 802cb92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 802cb94:	f7fe fb94 	bl	802b2c0 <HAL_GetTick>
 802cb98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 802cb9a:	e00a      	b.n	802cbb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 802cb9c:	f7fe fb90 	bl	802b2c0 <HAL_GetTick>
 802cba0:	4602      	mov	r2, r0
 802cba2:	68fb      	ldr	r3, [r7, #12]
 802cba4:	1ad3      	subs	r3, r2, r3
 802cba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 802cbaa:	4293      	cmp	r3, r2
 802cbac:	d901      	bls.n	802cbb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 802cbae:	2303      	movs	r3, #3
 802cbb0:	e04f      	b.n	802cc52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 802cbb2:	4b2b      	ldr	r3, [pc, #172]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cbb4:	689b      	ldr	r3, [r3, #8]
 802cbb6:	f003 020c 	and.w	r2, r3, #12
 802cbba:	687b      	ldr	r3, [r7, #4]
 802cbbc:	685b      	ldr	r3, [r3, #4]
 802cbbe:	009b      	lsls	r3, r3, #2
 802cbc0:	429a      	cmp	r2, r3
 802cbc2:	d1eb      	bne.n	802cb9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 802cbc4:	4b25      	ldr	r3, [pc, #148]	@ (802cc5c <HAL_RCC_ClockConfig+0x1b8>)
 802cbc6:	681b      	ldr	r3, [r3, #0]
 802cbc8:	f003 0307 	and.w	r3, r3, #7
 802cbcc:	683a      	ldr	r2, [r7, #0]
 802cbce:	429a      	cmp	r2, r3
 802cbd0:	d20c      	bcs.n	802cbec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 802cbd2:	4b22      	ldr	r3, [pc, #136]	@ (802cc5c <HAL_RCC_ClockConfig+0x1b8>)
 802cbd4:	683a      	ldr	r2, [r7, #0]
 802cbd6:	b2d2      	uxtb	r2, r2
 802cbd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 802cbda:	4b20      	ldr	r3, [pc, #128]	@ (802cc5c <HAL_RCC_ClockConfig+0x1b8>)
 802cbdc:	681b      	ldr	r3, [r3, #0]
 802cbde:	f003 0307 	and.w	r3, r3, #7
 802cbe2:	683a      	ldr	r2, [r7, #0]
 802cbe4:	429a      	cmp	r2, r3
 802cbe6:	d001      	beq.n	802cbec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 802cbe8:	2301      	movs	r3, #1
 802cbea:	e032      	b.n	802cc52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 802cbec:	687b      	ldr	r3, [r7, #4]
 802cbee:	681b      	ldr	r3, [r3, #0]
 802cbf0:	f003 0304 	and.w	r3, r3, #4
 802cbf4:	2b00      	cmp	r3, #0
 802cbf6:	d008      	beq.n	802cc0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 802cbf8:	4b19      	ldr	r3, [pc, #100]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cbfa:	689b      	ldr	r3, [r3, #8]
 802cbfc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 802cc00:	687b      	ldr	r3, [r7, #4]
 802cc02:	68db      	ldr	r3, [r3, #12]
 802cc04:	4916      	ldr	r1, [pc, #88]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cc06:	4313      	orrs	r3, r2
 802cc08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802cc0a:	687b      	ldr	r3, [r7, #4]
 802cc0c:	681b      	ldr	r3, [r3, #0]
 802cc0e:	f003 0308 	and.w	r3, r3, #8
 802cc12:	2b00      	cmp	r3, #0
 802cc14:	d009      	beq.n	802cc2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 802cc16:	4b12      	ldr	r3, [pc, #72]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cc18:	689b      	ldr	r3, [r3, #8]
 802cc1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 802cc1e:	687b      	ldr	r3, [r7, #4]
 802cc20:	691b      	ldr	r3, [r3, #16]
 802cc22:	00db      	lsls	r3, r3, #3
 802cc24:	490e      	ldr	r1, [pc, #56]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cc26:	4313      	orrs	r3, r2
 802cc28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 802cc2a:	f000 f821 	bl	802cc70 <HAL_RCC_GetSysClockFreq>
 802cc2e:	4602      	mov	r2, r0
 802cc30:	4b0b      	ldr	r3, [pc, #44]	@ (802cc60 <HAL_RCC_ClockConfig+0x1bc>)
 802cc32:	689b      	ldr	r3, [r3, #8]
 802cc34:	091b      	lsrs	r3, r3, #4
 802cc36:	f003 030f 	and.w	r3, r3, #15
 802cc3a:	490a      	ldr	r1, [pc, #40]	@ (802cc64 <HAL_RCC_ClockConfig+0x1c0>)
 802cc3c:	5ccb      	ldrb	r3, [r1, r3]
 802cc3e:	fa22 f303 	lsr.w	r3, r2, r3
 802cc42:	4a09      	ldr	r2, [pc, #36]	@ (802cc68 <HAL_RCC_ClockConfig+0x1c4>)
 802cc44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 802cc46:	4b09      	ldr	r3, [pc, #36]	@ (802cc6c <HAL_RCC_ClockConfig+0x1c8>)
 802cc48:	681b      	ldr	r3, [r3, #0]
 802cc4a:	4618      	mov	r0, r3
 802cc4c:	f7fe faf4 	bl	802b238 <HAL_InitTick>

  return HAL_OK;
 802cc50:	2300      	movs	r3, #0
}
 802cc52:	4618      	mov	r0, r3
 802cc54:	3710      	adds	r7, #16
 802cc56:	46bd      	mov	sp, r7
 802cc58:	bd80      	pop	{r7, pc}
 802cc5a:	bf00      	nop
 802cc5c:	40023c00 	.word	0x40023c00
 802cc60:	40023800 	.word	0x40023800
 802cc64:	08031d00 	.word	0x08031d00
 802cc68:	20000020 	.word	0x20000020
 802cc6c:	20000024 	.word	0x20000024

0802cc70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 802cc70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 802cc74:	b094      	sub	sp, #80	@ 0x50
 802cc76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 802cc78:	2300      	movs	r3, #0
 802cc7a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 802cc7c:	2300      	movs	r3, #0
 802cc7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 802cc80:	2300      	movs	r3, #0
 802cc82:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 802cc84:	2300      	movs	r3, #0
 802cc86:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 802cc88:	4b79      	ldr	r3, [pc, #484]	@ (802ce70 <HAL_RCC_GetSysClockFreq+0x200>)
 802cc8a:	689b      	ldr	r3, [r3, #8]
 802cc8c:	f003 030c 	and.w	r3, r3, #12
 802cc90:	2b08      	cmp	r3, #8
 802cc92:	d00d      	beq.n	802ccb0 <HAL_RCC_GetSysClockFreq+0x40>
 802cc94:	2b08      	cmp	r3, #8
 802cc96:	f200 80e1 	bhi.w	802ce5c <HAL_RCC_GetSysClockFreq+0x1ec>
 802cc9a:	2b00      	cmp	r3, #0
 802cc9c:	d002      	beq.n	802cca4 <HAL_RCC_GetSysClockFreq+0x34>
 802cc9e:	2b04      	cmp	r3, #4
 802cca0:	d003      	beq.n	802ccaa <HAL_RCC_GetSysClockFreq+0x3a>
 802cca2:	e0db      	b.n	802ce5c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 802cca4:	4b73      	ldr	r3, [pc, #460]	@ (802ce74 <HAL_RCC_GetSysClockFreq+0x204>)
 802cca6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 802cca8:	e0db      	b.n	802ce62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 802ccaa:	4b73      	ldr	r3, [pc, #460]	@ (802ce78 <HAL_RCC_GetSysClockFreq+0x208>)
 802ccac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 802ccae:	e0d8      	b.n	802ce62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 802ccb0:	4b6f      	ldr	r3, [pc, #444]	@ (802ce70 <HAL_RCC_GetSysClockFreq+0x200>)
 802ccb2:	685b      	ldr	r3, [r3, #4]
 802ccb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 802ccb8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 802ccba:	4b6d      	ldr	r3, [pc, #436]	@ (802ce70 <HAL_RCC_GetSysClockFreq+0x200>)
 802ccbc:	685b      	ldr	r3, [r3, #4]
 802ccbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 802ccc2:	2b00      	cmp	r3, #0
 802ccc4:	d063      	beq.n	802cd8e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 802ccc6:	4b6a      	ldr	r3, [pc, #424]	@ (802ce70 <HAL_RCC_GetSysClockFreq+0x200>)
 802ccc8:	685b      	ldr	r3, [r3, #4]
 802ccca:	099b      	lsrs	r3, r3, #6
 802cccc:	2200      	movs	r2, #0
 802ccce:	63bb      	str	r3, [r7, #56]	@ 0x38
 802ccd0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 802ccd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802ccd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802ccd8:	633b      	str	r3, [r7, #48]	@ 0x30
 802ccda:	2300      	movs	r3, #0
 802ccdc:	637b      	str	r3, [r7, #52]	@ 0x34
 802ccde:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 802cce2:	4622      	mov	r2, r4
 802cce4:	462b      	mov	r3, r5
 802cce6:	f04f 0000 	mov.w	r0, #0
 802ccea:	f04f 0100 	mov.w	r1, #0
 802ccee:	0159      	lsls	r1, r3, #5
 802ccf0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 802ccf4:	0150      	lsls	r0, r2, #5
 802ccf6:	4602      	mov	r2, r0
 802ccf8:	460b      	mov	r3, r1
 802ccfa:	4621      	mov	r1, r4
 802ccfc:	1a51      	subs	r1, r2, r1
 802ccfe:	6139      	str	r1, [r7, #16]
 802cd00:	4629      	mov	r1, r5
 802cd02:	eb63 0301 	sbc.w	r3, r3, r1
 802cd06:	617b      	str	r3, [r7, #20]
 802cd08:	f04f 0200 	mov.w	r2, #0
 802cd0c:	f04f 0300 	mov.w	r3, #0
 802cd10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 802cd14:	4659      	mov	r1, fp
 802cd16:	018b      	lsls	r3, r1, #6
 802cd18:	4651      	mov	r1, sl
 802cd1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 802cd1e:	4651      	mov	r1, sl
 802cd20:	018a      	lsls	r2, r1, #6
 802cd22:	4651      	mov	r1, sl
 802cd24:	ebb2 0801 	subs.w	r8, r2, r1
 802cd28:	4659      	mov	r1, fp
 802cd2a:	eb63 0901 	sbc.w	r9, r3, r1
 802cd2e:	f04f 0200 	mov.w	r2, #0
 802cd32:	f04f 0300 	mov.w	r3, #0
 802cd36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 802cd3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 802cd3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 802cd42:	4690      	mov	r8, r2
 802cd44:	4699      	mov	r9, r3
 802cd46:	4623      	mov	r3, r4
 802cd48:	eb18 0303 	adds.w	r3, r8, r3
 802cd4c:	60bb      	str	r3, [r7, #8]
 802cd4e:	462b      	mov	r3, r5
 802cd50:	eb49 0303 	adc.w	r3, r9, r3
 802cd54:	60fb      	str	r3, [r7, #12]
 802cd56:	f04f 0200 	mov.w	r2, #0
 802cd5a:	f04f 0300 	mov.w	r3, #0
 802cd5e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 802cd62:	4629      	mov	r1, r5
 802cd64:	024b      	lsls	r3, r1, #9
 802cd66:	4621      	mov	r1, r4
 802cd68:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 802cd6c:	4621      	mov	r1, r4
 802cd6e:	024a      	lsls	r2, r1, #9
 802cd70:	4610      	mov	r0, r2
 802cd72:	4619      	mov	r1, r3
 802cd74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 802cd76:	2200      	movs	r2, #0
 802cd78:	62bb      	str	r3, [r7, #40]	@ 0x28
 802cd7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 802cd7c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 802cd80:	f7f4 f924 	bl	8020fcc <__aeabi_uldivmod>
 802cd84:	4602      	mov	r2, r0
 802cd86:	460b      	mov	r3, r1
 802cd88:	4613      	mov	r3, r2
 802cd8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 802cd8c:	e058      	b.n	802ce40 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 802cd8e:	4b38      	ldr	r3, [pc, #224]	@ (802ce70 <HAL_RCC_GetSysClockFreq+0x200>)
 802cd90:	685b      	ldr	r3, [r3, #4]
 802cd92:	099b      	lsrs	r3, r3, #6
 802cd94:	2200      	movs	r2, #0
 802cd96:	4618      	mov	r0, r3
 802cd98:	4611      	mov	r1, r2
 802cd9a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 802cd9e:	623b      	str	r3, [r7, #32]
 802cda0:	2300      	movs	r3, #0
 802cda2:	627b      	str	r3, [r7, #36]	@ 0x24
 802cda4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 802cda8:	4642      	mov	r2, r8
 802cdaa:	464b      	mov	r3, r9
 802cdac:	f04f 0000 	mov.w	r0, #0
 802cdb0:	f04f 0100 	mov.w	r1, #0
 802cdb4:	0159      	lsls	r1, r3, #5
 802cdb6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 802cdba:	0150      	lsls	r0, r2, #5
 802cdbc:	4602      	mov	r2, r0
 802cdbe:	460b      	mov	r3, r1
 802cdc0:	4641      	mov	r1, r8
 802cdc2:	ebb2 0a01 	subs.w	sl, r2, r1
 802cdc6:	4649      	mov	r1, r9
 802cdc8:	eb63 0b01 	sbc.w	fp, r3, r1
 802cdcc:	f04f 0200 	mov.w	r2, #0
 802cdd0:	f04f 0300 	mov.w	r3, #0
 802cdd4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 802cdd8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 802cddc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 802cde0:	ebb2 040a 	subs.w	r4, r2, sl
 802cde4:	eb63 050b 	sbc.w	r5, r3, fp
 802cde8:	f04f 0200 	mov.w	r2, #0
 802cdec:	f04f 0300 	mov.w	r3, #0
 802cdf0:	00eb      	lsls	r3, r5, #3
 802cdf2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 802cdf6:	00e2      	lsls	r2, r4, #3
 802cdf8:	4614      	mov	r4, r2
 802cdfa:	461d      	mov	r5, r3
 802cdfc:	4643      	mov	r3, r8
 802cdfe:	18e3      	adds	r3, r4, r3
 802ce00:	603b      	str	r3, [r7, #0]
 802ce02:	464b      	mov	r3, r9
 802ce04:	eb45 0303 	adc.w	r3, r5, r3
 802ce08:	607b      	str	r3, [r7, #4]
 802ce0a:	f04f 0200 	mov.w	r2, #0
 802ce0e:	f04f 0300 	mov.w	r3, #0
 802ce12:	e9d7 4500 	ldrd	r4, r5, [r7]
 802ce16:	4629      	mov	r1, r5
 802ce18:	028b      	lsls	r3, r1, #10
 802ce1a:	4621      	mov	r1, r4
 802ce1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 802ce20:	4621      	mov	r1, r4
 802ce22:	028a      	lsls	r2, r1, #10
 802ce24:	4610      	mov	r0, r2
 802ce26:	4619      	mov	r1, r3
 802ce28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 802ce2a:	2200      	movs	r2, #0
 802ce2c:	61bb      	str	r3, [r7, #24]
 802ce2e:	61fa      	str	r2, [r7, #28]
 802ce30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 802ce34:	f7f4 f8ca 	bl	8020fcc <__aeabi_uldivmod>
 802ce38:	4602      	mov	r2, r0
 802ce3a:	460b      	mov	r3, r1
 802ce3c:	4613      	mov	r3, r2
 802ce3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 802ce40:	4b0b      	ldr	r3, [pc, #44]	@ (802ce70 <HAL_RCC_GetSysClockFreq+0x200>)
 802ce42:	685b      	ldr	r3, [r3, #4]
 802ce44:	0c1b      	lsrs	r3, r3, #16
 802ce46:	f003 0303 	and.w	r3, r3, #3
 802ce4a:	3301      	adds	r3, #1
 802ce4c:	005b      	lsls	r3, r3, #1
 802ce4e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 802ce50:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 802ce52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 802ce54:	fbb2 f3f3 	udiv	r3, r2, r3
 802ce58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 802ce5a:	e002      	b.n	802ce62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 802ce5c:	4b05      	ldr	r3, [pc, #20]	@ (802ce74 <HAL_RCC_GetSysClockFreq+0x204>)
 802ce5e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 802ce60:	bf00      	nop
    }
  }
  return sysclockfreq;
 802ce62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 802ce64:	4618      	mov	r0, r3
 802ce66:	3750      	adds	r7, #80	@ 0x50
 802ce68:	46bd      	mov	sp, r7
 802ce6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 802ce6e:	bf00      	nop
 802ce70:	40023800 	.word	0x40023800
 802ce74:	00f42400 	.word	0x00f42400
 802ce78:	007a1200 	.word	0x007a1200

0802ce7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 802ce7c:	b480      	push	{r7}
 802ce7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 802ce80:	4b03      	ldr	r3, [pc, #12]	@ (802ce90 <HAL_RCC_GetHCLKFreq+0x14>)
 802ce82:	681b      	ldr	r3, [r3, #0]
}
 802ce84:	4618      	mov	r0, r3
 802ce86:	46bd      	mov	sp, r7
 802ce88:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ce8c:	4770      	bx	lr
 802ce8e:	bf00      	nop
 802ce90:	20000020 	.word	0x20000020

0802ce94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 802ce94:	b580      	push	{r7, lr}
 802ce96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 802ce98:	f7ff fff0 	bl	802ce7c <HAL_RCC_GetHCLKFreq>
 802ce9c:	4602      	mov	r2, r0
 802ce9e:	4b05      	ldr	r3, [pc, #20]	@ (802ceb4 <HAL_RCC_GetPCLK1Freq+0x20>)
 802cea0:	689b      	ldr	r3, [r3, #8]
 802cea2:	0a9b      	lsrs	r3, r3, #10
 802cea4:	f003 0307 	and.w	r3, r3, #7
 802cea8:	4903      	ldr	r1, [pc, #12]	@ (802ceb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 802ceaa:	5ccb      	ldrb	r3, [r1, r3]
 802ceac:	fa22 f303 	lsr.w	r3, r2, r3
}
 802ceb0:	4618      	mov	r0, r3
 802ceb2:	bd80      	pop	{r7, pc}
 802ceb4:	40023800 	.word	0x40023800
 802ceb8:	08031d10 	.word	0x08031d10

0802cebc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 802cebc:	b580      	push	{r7, lr}
 802cebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 802cec0:	f7ff ffdc 	bl	802ce7c <HAL_RCC_GetHCLKFreq>
 802cec4:	4602      	mov	r2, r0
 802cec6:	4b05      	ldr	r3, [pc, #20]	@ (802cedc <HAL_RCC_GetPCLK2Freq+0x20>)
 802cec8:	689b      	ldr	r3, [r3, #8]
 802ceca:	0b5b      	lsrs	r3, r3, #13
 802cecc:	f003 0307 	and.w	r3, r3, #7
 802ced0:	4903      	ldr	r1, [pc, #12]	@ (802cee0 <HAL_RCC_GetPCLK2Freq+0x24>)
 802ced2:	5ccb      	ldrb	r3, [r1, r3]
 802ced4:	fa22 f303 	lsr.w	r3, r2, r3
}
 802ced8:	4618      	mov	r0, r3
 802ceda:	bd80      	pop	{r7, pc}
 802cedc:	40023800 	.word	0x40023800
 802cee0:	08031d10 	.word	0x08031d10

0802cee4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 802cee4:	b580      	push	{r7, lr}
 802cee6:	b082      	sub	sp, #8
 802cee8:	af00      	add	r7, sp, #0
 802ceea:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 802ceec:	687b      	ldr	r3, [r7, #4]
 802ceee:	2b00      	cmp	r3, #0
 802cef0:	d101      	bne.n	802cef6 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 802cef2:	2301      	movs	r3, #1
 802cef4:	e01c      	b.n	802cf30 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 802cef6:	687b      	ldr	r3, [r7, #4]
 802cef8:	795b      	ldrb	r3, [r3, #5]
 802cefa:	b2db      	uxtb	r3, r3
 802cefc:	2b00      	cmp	r3, #0
 802cefe:	d105      	bne.n	802cf0c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 802cf00:	687b      	ldr	r3, [r7, #4]
 802cf02:	2200      	movs	r2, #0
 802cf04:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 802cf06:	6878      	ldr	r0, [r7, #4]
 802cf08:	f7fd fd42 	bl	802a990 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 802cf0c:	687b      	ldr	r3, [r7, #4]
 802cf0e:	2202      	movs	r2, #2
 802cf10:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 802cf12:	687b      	ldr	r3, [r7, #4]
 802cf14:	681b      	ldr	r3, [r3, #0]
 802cf16:	681a      	ldr	r2, [r3, #0]
 802cf18:	687b      	ldr	r3, [r7, #4]
 802cf1a:	681b      	ldr	r3, [r3, #0]
 802cf1c:	f042 0204 	orr.w	r2, r2, #4
 802cf20:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 802cf22:	687b      	ldr	r3, [r7, #4]
 802cf24:	2201      	movs	r2, #1
 802cf26:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 802cf28:	687b      	ldr	r3, [r7, #4]
 802cf2a:	2200      	movs	r2, #0
 802cf2c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 802cf2e:	2300      	movs	r3, #0
}
 802cf30:	4618      	mov	r0, r3
 802cf32:	3708      	adds	r7, #8
 802cf34:	46bd      	mov	sp, r7
 802cf36:	bd80      	pop	{r7, pc}

0802cf38 <HAL_RNG_DeInit>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_DeInit(RNG_HandleTypeDef *hrng)
{
 802cf38:	b580      	push	{r7, lr}
 802cf3a:	b082      	sub	sp, #8
 802cf3c:	af00      	add	r7, sp, #0
 802cf3e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 802cf40:	687b      	ldr	r3, [r7, #4]
 802cf42:	2b00      	cmp	r3, #0
 802cf44:	d101      	bne.n	802cf4a <HAL_RNG_DeInit+0x12>
  {
    return HAL_ERROR;
 802cf46:	2301      	movs	r3, #1
 802cf48:	e01c      	b.n	802cf84 <HAL_RNG_DeInit+0x4c>
  }

  /* Disable the RNG Peripheral */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_IE | RNG_CR_RNGEN);
 802cf4a:	687b      	ldr	r3, [r7, #4]
 802cf4c:	681b      	ldr	r3, [r3, #0]
 802cf4e:	681a      	ldr	r2, [r3, #0]
 802cf50:	687b      	ldr	r3, [r7, #4]
 802cf52:	681b      	ldr	r3, [r3, #0]
 802cf54:	f022 020c 	bic.w	r2, r2, #12
 802cf58:	601a      	str	r2, [r3, #0]

  /* Clear RNG interrupt status flags */
  CLEAR_BIT(hrng->Instance->SR, RNG_SR_CEIS | RNG_SR_SEIS);
 802cf5a:	687b      	ldr	r3, [r7, #4]
 802cf5c:	681b      	ldr	r3, [r3, #0]
 802cf5e:	685a      	ldr	r2, [r3, #4]
 802cf60:	687b      	ldr	r3, [r7, #4]
 802cf62:	681b      	ldr	r3, [r3, #0]
 802cf64:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 802cf68:	605a      	str	r2, [r3, #4]

  /* DeInit the low level hardware */
  hrng->MspDeInitCallback(hrng);
#else
  /* DeInit the low level hardware */
  HAL_RNG_MspDeInit(hrng);
 802cf6a:	6878      	ldr	r0, [r7, #4]
 802cf6c:	f7fd fd32 	bl	802a9d4 <HAL_RNG_MspDeInit>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Update the RNG state */
  hrng->State = HAL_RNG_STATE_RESET;
 802cf70:	687b      	ldr	r3, [r7, #4]
 802cf72:	2200      	movs	r2, #0
 802cf74:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 802cf76:	687b      	ldr	r3, [r7, #4]
 802cf78:	2200      	movs	r2, #0
 802cf7a:	609a      	str	r2, [r3, #8]

  /* Release Lock */
  __HAL_UNLOCK(hrng);
 802cf7c:	687b      	ldr	r3, [r7, #4]
 802cf7e:	2200      	movs	r2, #0
 802cf80:	711a      	strb	r2, [r3, #4]

  /* Return the function status */
  return HAL_OK;
 802cf82:	2300      	movs	r3, #0
}
 802cf84:	4618      	mov	r0, r3
 802cf86:	3708      	adds	r7, #8
 802cf88:	46bd      	mov	sp, r7
 802cf8a:	bd80      	pop	{r7, pc}

0802cf8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 802cf8c:	b580      	push	{r7, lr}
 802cf8e:	b082      	sub	sp, #8
 802cf90:	af00      	add	r7, sp, #0
 802cf92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 802cf94:	687b      	ldr	r3, [r7, #4]
 802cf96:	2b00      	cmp	r3, #0
 802cf98:	d101      	bne.n	802cf9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 802cf9a:	2301      	movs	r3, #1
 802cf9c:	e07b      	b.n	802d096 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 802cf9e:	687b      	ldr	r3, [r7, #4]
 802cfa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802cfa2:	2b00      	cmp	r3, #0
 802cfa4:	d108      	bne.n	802cfb8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 802cfa6:	687b      	ldr	r3, [r7, #4]
 802cfa8:	685b      	ldr	r3, [r3, #4]
 802cfaa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 802cfae:	d009      	beq.n	802cfc4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 802cfb0:	687b      	ldr	r3, [r7, #4]
 802cfb2:	2200      	movs	r2, #0
 802cfb4:	61da      	str	r2, [r3, #28]
 802cfb6:	e005      	b.n	802cfc4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 802cfb8:	687b      	ldr	r3, [r7, #4]
 802cfba:	2200      	movs	r2, #0
 802cfbc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 802cfbe:	687b      	ldr	r3, [r7, #4]
 802cfc0:	2200      	movs	r2, #0
 802cfc2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 802cfc4:	687b      	ldr	r3, [r7, #4]
 802cfc6:	2200      	movs	r2, #0
 802cfc8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 802cfca:	687b      	ldr	r3, [r7, #4]
 802cfcc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 802cfd0:	b2db      	uxtb	r3, r3
 802cfd2:	2b00      	cmp	r3, #0
 802cfd4:	d106      	bne.n	802cfe4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 802cfd6:	687b      	ldr	r3, [r7, #4]
 802cfd8:	2200      	movs	r2, #0
 802cfda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 802cfde:	6878      	ldr	r0, [r7, #4]
 802cfe0:	f7fd fd48 	bl	802aa74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 802cfe4:	687b      	ldr	r3, [r7, #4]
 802cfe6:	2202      	movs	r2, #2
 802cfe8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 802cfec:	687b      	ldr	r3, [r7, #4]
 802cfee:	681b      	ldr	r3, [r3, #0]
 802cff0:	681a      	ldr	r2, [r3, #0]
 802cff2:	687b      	ldr	r3, [r7, #4]
 802cff4:	681b      	ldr	r3, [r3, #0]
 802cff6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 802cffa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 802cffc:	687b      	ldr	r3, [r7, #4]
 802cffe:	685b      	ldr	r3, [r3, #4]
 802d000:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 802d004:	687b      	ldr	r3, [r7, #4]
 802d006:	689b      	ldr	r3, [r3, #8]
 802d008:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 802d00c:	431a      	orrs	r2, r3
 802d00e:	687b      	ldr	r3, [r7, #4]
 802d010:	68db      	ldr	r3, [r3, #12]
 802d012:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 802d016:	431a      	orrs	r2, r3
 802d018:	687b      	ldr	r3, [r7, #4]
 802d01a:	691b      	ldr	r3, [r3, #16]
 802d01c:	f003 0302 	and.w	r3, r3, #2
 802d020:	431a      	orrs	r2, r3
 802d022:	687b      	ldr	r3, [r7, #4]
 802d024:	695b      	ldr	r3, [r3, #20]
 802d026:	f003 0301 	and.w	r3, r3, #1
 802d02a:	431a      	orrs	r2, r3
 802d02c:	687b      	ldr	r3, [r7, #4]
 802d02e:	699b      	ldr	r3, [r3, #24]
 802d030:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802d034:	431a      	orrs	r2, r3
 802d036:	687b      	ldr	r3, [r7, #4]
 802d038:	69db      	ldr	r3, [r3, #28]
 802d03a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 802d03e:	431a      	orrs	r2, r3
 802d040:	687b      	ldr	r3, [r7, #4]
 802d042:	6a1b      	ldr	r3, [r3, #32]
 802d044:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802d048:	ea42 0103 	orr.w	r1, r2, r3
 802d04c:	687b      	ldr	r3, [r7, #4]
 802d04e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802d050:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 802d054:	687b      	ldr	r3, [r7, #4]
 802d056:	681b      	ldr	r3, [r3, #0]
 802d058:	430a      	orrs	r2, r1
 802d05a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 802d05c:	687b      	ldr	r3, [r7, #4]
 802d05e:	699b      	ldr	r3, [r3, #24]
 802d060:	0c1b      	lsrs	r3, r3, #16
 802d062:	f003 0104 	and.w	r1, r3, #4
 802d066:	687b      	ldr	r3, [r7, #4]
 802d068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802d06a:	f003 0210 	and.w	r2, r3, #16
 802d06e:	687b      	ldr	r3, [r7, #4]
 802d070:	681b      	ldr	r3, [r3, #0]
 802d072:	430a      	orrs	r2, r1
 802d074:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 802d076:	687b      	ldr	r3, [r7, #4]
 802d078:	681b      	ldr	r3, [r3, #0]
 802d07a:	69da      	ldr	r2, [r3, #28]
 802d07c:	687b      	ldr	r3, [r7, #4]
 802d07e:	681b      	ldr	r3, [r3, #0]
 802d080:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 802d084:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 802d086:	687b      	ldr	r3, [r7, #4]
 802d088:	2200      	movs	r2, #0
 802d08a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 802d08c:	687b      	ldr	r3, [r7, #4]
 802d08e:	2201      	movs	r2, #1
 802d090:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 802d094:	2300      	movs	r3, #0
}
 802d096:	4618      	mov	r0, r3
 802d098:	3708      	adds	r7, #8
 802d09a:	46bd      	mov	sp, r7
 802d09c:	bd80      	pop	{r7, pc}

0802d09e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 802d09e:	b580      	push	{r7, lr}
 802d0a0:	b088      	sub	sp, #32
 802d0a2:	af00      	add	r7, sp, #0
 802d0a4:	60f8      	str	r0, [r7, #12]
 802d0a6:	60b9      	str	r1, [r7, #8]
 802d0a8:	603b      	str	r3, [r7, #0]
 802d0aa:	4613      	mov	r3, r2
 802d0ac:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 802d0ae:	f7fe f907 	bl	802b2c0 <HAL_GetTick>
 802d0b2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 802d0b4:	88fb      	ldrh	r3, [r7, #6]
 802d0b6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 802d0b8:	68fb      	ldr	r3, [r7, #12]
 802d0ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 802d0be:	b2db      	uxtb	r3, r3
 802d0c0:	2b01      	cmp	r3, #1
 802d0c2:	d001      	beq.n	802d0c8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 802d0c4:	2302      	movs	r3, #2
 802d0c6:	e12a      	b.n	802d31e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 802d0c8:	68bb      	ldr	r3, [r7, #8]
 802d0ca:	2b00      	cmp	r3, #0
 802d0cc:	d002      	beq.n	802d0d4 <HAL_SPI_Transmit+0x36>
 802d0ce:	88fb      	ldrh	r3, [r7, #6]
 802d0d0:	2b00      	cmp	r3, #0
 802d0d2:	d101      	bne.n	802d0d8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 802d0d4:	2301      	movs	r3, #1
 802d0d6:	e122      	b.n	802d31e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 802d0d8:	68fb      	ldr	r3, [r7, #12]
 802d0da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 802d0de:	2b01      	cmp	r3, #1
 802d0e0:	d101      	bne.n	802d0e6 <HAL_SPI_Transmit+0x48>
 802d0e2:	2302      	movs	r3, #2
 802d0e4:	e11b      	b.n	802d31e <HAL_SPI_Transmit+0x280>
 802d0e6:	68fb      	ldr	r3, [r7, #12]
 802d0e8:	2201      	movs	r2, #1
 802d0ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 802d0ee:	68fb      	ldr	r3, [r7, #12]
 802d0f0:	2203      	movs	r2, #3
 802d0f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 802d0f6:	68fb      	ldr	r3, [r7, #12]
 802d0f8:	2200      	movs	r2, #0
 802d0fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 802d0fc:	68fb      	ldr	r3, [r7, #12]
 802d0fe:	68ba      	ldr	r2, [r7, #8]
 802d100:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 802d102:	68fb      	ldr	r3, [r7, #12]
 802d104:	88fa      	ldrh	r2, [r7, #6]
 802d106:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 802d108:	68fb      	ldr	r3, [r7, #12]
 802d10a:	88fa      	ldrh	r2, [r7, #6]
 802d10c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 802d10e:	68fb      	ldr	r3, [r7, #12]
 802d110:	2200      	movs	r2, #0
 802d112:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 802d114:	68fb      	ldr	r3, [r7, #12]
 802d116:	2200      	movs	r2, #0
 802d118:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 802d11a:	68fb      	ldr	r3, [r7, #12]
 802d11c:	2200      	movs	r2, #0
 802d11e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 802d120:	68fb      	ldr	r3, [r7, #12]
 802d122:	2200      	movs	r2, #0
 802d124:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 802d126:	68fb      	ldr	r3, [r7, #12]
 802d128:	2200      	movs	r2, #0
 802d12a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 802d12c:	68fb      	ldr	r3, [r7, #12]
 802d12e:	689b      	ldr	r3, [r3, #8]
 802d130:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 802d134:	d10f      	bne.n	802d156 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 802d136:	68fb      	ldr	r3, [r7, #12]
 802d138:	681b      	ldr	r3, [r3, #0]
 802d13a:	681a      	ldr	r2, [r3, #0]
 802d13c:	68fb      	ldr	r3, [r7, #12]
 802d13e:	681b      	ldr	r3, [r3, #0]
 802d140:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 802d144:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 802d146:	68fb      	ldr	r3, [r7, #12]
 802d148:	681b      	ldr	r3, [r3, #0]
 802d14a:	681a      	ldr	r2, [r3, #0]
 802d14c:	68fb      	ldr	r3, [r7, #12]
 802d14e:	681b      	ldr	r3, [r3, #0]
 802d150:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 802d154:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 802d156:	68fb      	ldr	r3, [r7, #12]
 802d158:	681b      	ldr	r3, [r3, #0]
 802d15a:	681b      	ldr	r3, [r3, #0]
 802d15c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802d160:	2b40      	cmp	r3, #64	@ 0x40
 802d162:	d007      	beq.n	802d174 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 802d164:	68fb      	ldr	r3, [r7, #12]
 802d166:	681b      	ldr	r3, [r3, #0]
 802d168:	681a      	ldr	r2, [r3, #0]
 802d16a:	68fb      	ldr	r3, [r7, #12]
 802d16c:	681b      	ldr	r3, [r3, #0]
 802d16e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 802d172:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 802d174:	68fb      	ldr	r3, [r7, #12]
 802d176:	68db      	ldr	r3, [r3, #12]
 802d178:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 802d17c:	d152      	bne.n	802d224 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 802d17e:	68fb      	ldr	r3, [r7, #12]
 802d180:	685b      	ldr	r3, [r3, #4]
 802d182:	2b00      	cmp	r3, #0
 802d184:	d002      	beq.n	802d18c <HAL_SPI_Transmit+0xee>
 802d186:	8b7b      	ldrh	r3, [r7, #26]
 802d188:	2b01      	cmp	r3, #1
 802d18a:	d145      	bne.n	802d218 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 802d18c:	68fb      	ldr	r3, [r7, #12]
 802d18e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802d190:	881a      	ldrh	r2, [r3, #0]
 802d192:	68fb      	ldr	r3, [r7, #12]
 802d194:	681b      	ldr	r3, [r3, #0]
 802d196:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 802d198:	68fb      	ldr	r3, [r7, #12]
 802d19a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802d19c:	1c9a      	adds	r2, r3, #2
 802d19e:	68fb      	ldr	r3, [r7, #12]
 802d1a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 802d1a2:	68fb      	ldr	r3, [r7, #12]
 802d1a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d1a6:	b29b      	uxth	r3, r3
 802d1a8:	3b01      	subs	r3, #1
 802d1aa:	b29a      	uxth	r2, r3
 802d1ac:	68fb      	ldr	r3, [r7, #12]
 802d1ae:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 802d1b0:	e032      	b.n	802d218 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 802d1b2:	68fb      	ldr	r3, [r7, #12]
 802d1b4:	681b      	ldr	r3, [r3, #0]
 802d1b6:	689b      	ldr	r3, [r3, #8]
 802d1b8:	f003 0302 	and.w	r3, r3, #2
 802d1bc:	2b02      	cmp	r3, #2
 802d1be:	d112      	bne.n	802d1e6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 802d1c0:	68fb      	ldr	r3, [r7, #12]
 802d1c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802d1c4:	881a      	ldrh	r2, [r3, #0]
 802d1c6:	68fb      	ldr	r3, [r7, #12]
 802d1c8:	681b      	ldr	r3, [r3, #0]
 802d1ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 802d1cc:	68fb      	ldr	r3, [r7, #12]
 802d1ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802d1d0:	1c9a      	adds	r2, r3, #2
 802d1d2:	68fb      	ldr	r3, [r7, #12]
 802d1d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 802d1d6:	68fb      	ldr	r3, [r7, #12]
 802d1d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d1da:	b29b      	uxth	r3, r3
 802d1dc:	3b01      	subs	r3, #1
 802d1de:	b29a      	uxth	r2, r3
 802d1e0:	68fb      	ldr	r3, [r7, #12]
 802d1e2:	86da      	strh	r2, [r3, #54]	@ 0x36
 802d1e4:	e018      	b.n	802d218 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 802d1e6:	f7fe f86b 	bl	802b2c0 <HAL_GetTick>
 802d1ea:	4602      	mov	r2, r0
 802d1ec:	69fb      	ldr	r3, [r7, #28]
 802d1ee:	1ad3      	subs	r3, r2, r3
 802d1f0:	683a      	ldr	r2, [r7, #0]
 802d1f2:	429a      	cmp	r2, r3
 802d1f4:	d803      	bhi.n	802d1fe <HAL_SPI_Transmit+0x160>
 802d1f6:	683b      	ldr	r3, [r7, #0]
 802d1f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802d1fc:	d102      	bne.n	802d204 <HAL_SPI_Transmit+0x166>
 802d1fe:	683b      	ldr	r3, [r7, #0]
 802d200:	2b00      	cmp	r3, #0
 802d202:	d109      	bne.n	802d218 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 802d204:	68fb      	ldr	r3, [r7, #12]
 802d206:	2201      	movs	r2, #1
 802d208:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 802d20c:	68fb      	ldr	r3, [r7, #12]
 802d20e:	2200      	movs	r2, #0
 802d210:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 802d214:	2303      	movs	r3, #3
 802d216:	e082      	b.n	802d31e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 802d218:	68fb      	ldr	r3, [r7, #12]
 802d21a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d21c:	b29b      	uxth	r3, r3
 802d21e:	2b00      	cmp	r3, #0
 802d220:	d1c7      	bne.n	802d1b2 <HAL_SPI_Transmit+0x114>
 802d222:	e053      	b.n	802d2cc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 802d224:	68fb      	ldr	r3, [r7, #12]
 802d226:	685b      	ldr	r3, [r3, #4]
 802d228:	2b00      	cmp	r3, #0
 802d22a:	d002      	beq.n	802d232 <HAL_SPI_Transmit+0x194>
 802d22c:	8b7b      	ldrh	r3, [r7, #26]
 802d22e:	2b01      	cmp	r3, #1
 802d230:	d147      	bne.n	802d2c2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 802d232:	68fb      	ldr	r3, [r7, #12]
 802d234:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 802d236:	68fb      	ldr	r3, [r7, #12]
 802d238:	681b      	ldr	r3, [r3, #0]
 802d23a:	330c      	adds	r3, #12
 802d23c:	7812      	ldrb	r2, [r2, #0]
 802d23e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 802d240:	68fb      	ldr	r3, [r7, #12]
 802d242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802d244:	1c5a      	adds	r2, r3, #1
 802d246:	68fb      	ldr	r3, [r7, #12]
 802d248:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 802d24a:	68fb      	ldr	r3, [r7, #12]
 802d24c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d24e:	b29b      	uxth	r3, r3
 802d250:	3b01      	subs	r3, #1
 802d252:	b29a      	uxth	r2, r3
 802d254:	68fb      	ldr	r3, [r7, #12]
 802d256:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 802d258:	e033      	b.n	802d2c2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 802d25a:	68fb      	ldr	r3, [r7, #12]
 802d25c:	681b      	ldr	r3, [r3, #0]
 802d25e:	689b      	ldr	r3, [r3, #8]
 802d260:	f003 0302 	and.w	r3, r3, #2
 802d264:	2b02      	cmp	r3, #2
 802d266:	d113      	bne.n	802d290 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 802d268:	68fb      	ldr	r3, [r7, #12]
 802d26a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 802d26c:	68fb      	ldr	r3, [r7, #12]
 802d26e:	681b      	ldr	r3, [r3, #0]
 802d270:	330c      	adds	r3, #12
 802d272:	7812      	ldrb	r2, [r2, #0]
 802d274:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 802d276:	68fb      	ldr	r3, [r7, #12]
 802d278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802d27a:	1c5a      	adds	r2, r3, #1
 802d27c:	68fb      	ldr	r3, [r7, #12]
 802d27e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 802d280:	68fb      	ldr	r3, [r7, #12]
 802d282:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d284:	b29b      	uxth	r3, r3
 802d286:	3b01      	subs	r3, #1
 802d288:	b29a      	uxth	r2, r3
 802d28a:	68fb      	ldr	r3, [r7, #12]
 802d28c:	86da      	strh	r2, [r3, #54]	@ 0x36
 802d28e:	e018      	b.n	802d2c2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 802d290:	f7fe f816 	bl	802b2c0 <HAL_GetTick>
 802d294:	4602      	mov	r2, r0
 802d296:	69fb      	ldr	r3, [r7, #28]
 802d298:	1ad3      	subs	r3, r2, r3
 802d29a:	683a      	ldr	r2, [r7, #0]
 802d29c:	429a      	cmp	r2, r3
 802d29e:	d803      	bhi.n	802d2a8 <HAL_SPI_Transmit+0x20a>
 802d2a0:	683b      	ldr	r3, [r7, #0]
 802d2a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802d2a6:	d102      	bne.n	802d2ae <HAL_SPI_Transmit+0x210>
 802d2a8:	683b      	ldr	r3, [r7, #0]
 802d2aa:	2b00      	cmp	r3, #0
 802d2ac:	d109      	bne.n	802d2c2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 802d2ae:	68fb      	ldr	r3, [r7, #12]
 802d2b0:	2201      	movs	r2, #1
 802d2b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 802d2b6:	68fb      	ldr	r3, [r7, #12]
 802d2b8:	2200      	movs	r2, #0
 802d2ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 802d2be:	2303      	movs	r3, #3
 802d2c0:	e02d      	b.n	802d31e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 802d2c2:	68fb      	ldr	r3, [r7, #12]
 802d2c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d2c6:	b29b      	uxth	r3, r3
 802d2c8:	2b00      	cmp	r3, #0
 802d2ca:	d1c6      	bne.n	802d25a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 802d2cc:	69fa      	ldr	r2, [r7, #28]
 802d2ce:	6839      	ldr	r1, [r7, #0]
 802d2d0:	68f8      	ldr	r0, [r7, #12]
 802d2d2:	f000 fbd9 	bl	802da88 <SPI_EndRxTxTransaction>
 802d2d6:	4603      	mov	r3, r0
 802d2d8:	2b00      	cmp	r3, #0
 802d2da:	d002      	beq.n	802d2e2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 802d2dc:	68fb      	ldr	r3, [r7, #12]
 802d2de:	2220      	movs	r2, #32
 802d2e0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 802d2e2:	68fb      	ldr	r3, [r7, #12]
 802d2e4:	689b      	ldr	r3, [r3, #8]
 802d2e6:	2b00      	cmp	r3, #0
 802d2e8:	d10a      	bne.n	802d300 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 802d2ea:	2300      	movs	r3, #0
 802d2ec:	617b      	str	r3, [r7, #20]
 802d2ee:	68fb      	ldr	r3, [r7, #12]
 802d2f0:	681b      	ldr	r3, [r3, #0]
 802d2f2:	68db      	ldr	r3, [r3, #12]
 802d2f4:	617b      	str	r3, [r7, #20]
 802d2f6:	68fb      	ldr	r3, [r7, #12]
 802d2f8:	681b      	ldr	r3, [r3, #0]
 802d2fa:	689b      	ldr	r3, [r3, #8]
 802d2fc:	617b      	str	r3, [r7, #20]
 802d2fe:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 802d300:	68fb      	ldr	r3, [r7, #12]
 802d302:	2201      	movs	r2, #1
 802d304:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 802d308:	68fb      	ldr	r3, [r7, #12]
 802d30a:	2200      	movs	r2, #0
 802d30c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 802d310:	68fb      	ldr	r3, [r7, #12]
 802d312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802d314:	2b00      	cmp	r3, #0
 802d316:	d001      	beq.n	802d31c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 802d318:	2301      	movs	r3, #1
 802d31a:	e000      	b.n	802d31e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 802d31c:	2300      	movs	r3, #0
  }
}
 802d31e:	4618      	mov	r0, r3
 802d320:	3720      	adds	r7, #32
 802d322:	46bd      	mov	sp, r7
 802d324:	bd80      	pop	{r7, pc}

0802d326 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 802d326:	b580      	push	{r7, lr}
 802d328:	b088      	sub	sp, #32
 802d32a:	af02      	add	r7, sp, #8
 802d32c:	60f8      	str	r0, [r7, #12]
 802d32e:	60b9      	str	r1, [r7, #8]
 802d330:	603b      	str	r3, [r7, #0]
 802d332:	4613      	mov	r3, r2
 802d334:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 802d336:	68fb      	ldr	r3, [r7, #12]
 802d338:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 802d33c:	b2db      	uxtb	r3, r3
 802d33e:	2b01      	cmp	r3, #1
 802d340:	d001      	beq.n	802d346 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 802d342:	2302      	movs	r3, #2
 802d344:	e104      	b.n	802d550 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 802d346:	68bb      	ldr	r3, [r7, #8]
 802d348:	2b00      	cmp	r3, #0
 802d34a:	d002      	beq.n	802d352 <HAL_SPI_Receive+0x2c>
 802d34c:	88fb      	ldrh	r3, [r7, #6]
 802d34e:	2b00      	cmp	r3, #0
 802d350:	d101      	bne.n	802d356 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 802d352:	2301      	movs	r3, #1
 802d354:	e0fc      	b.n	802d550 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 802d356:	68fb      	ldr	r3, [r7, #12]
 802d358:	685b      	ldr	r3, [r3, #4]
 802d35a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 802d35e:	d112      	bne.n	802d386 <HAL_SPI_Receive+0x60>
 802d360:	68fb      	ldr	r3, [r7, #12]
 802d362:	689b      	ldr	r3, [r3, #8]
 802d364:	2b00      	cmp	r3, #0
 802d366:	d10e      	bne.n	802d386 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 802d368:	68fb      	ldr	r3, [r7, #12]
 802d36a:	2204      	movs	r2, #4
 802d36c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 802d370:	88fa      	ldrh	r2, [r7, #6]
 802d372:	683b      	ldr	r3, [r7, #0]
 802d374:	9300      	str	r3, [sp, #0]
 802d376:	4613      	mov	r3, r2
 802d378:	68ba      	ldr	r2, [r7, #8]
 802d37a:	68b9      	ldr	r1, [r7, #8]
 802d37c:	68f8      	ldr	r0, [r7, #12]
 802d37e:	f000 f8eb 	bl	802d558 <HAL_SPI_TransmitReceive>
 802d382:	4603      	mov	r3, r0
 802d384:	e0e4      	b.n	802d550 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 802d386:	f7fd ff9b 	bl	802b2c0 <HAL_GetTick>
 802d38a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 802d38c:	68fb      	ldr	r3, [r7, #12]
 802d38e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 802d392:	2b01      	cmp	r3, #1
 802d394:	d101      	bne.n	802d39a <HAL_SPI_Receive+0x74>
 802d396:	2302      	movs	r3, #2
 802d398:	e0da      	b.n	802d550 <HAL_SPI_Receive+0x22a>
 802d39a:	68fb      	ldr	r3, [r7, #12]
 802d39c:	2201      	movs	r2, #1
 802d39e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 802d3a2:	68fb      	ldr	r3, [r7, #12]
 802d3a4:	2204      	movs	r2, #4
 802d3a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 802d3aa:	68fb      	ldr	r3, [r7, #12]
 802d3ac:	2200      	movs	r2, #0
 802d3ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 802d3b0:	68fb      	ldr	r3, [r7, #12]
 802d3b2:	68ba      	ldr	r2, [r7, #8]
 802d3b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 802d3b6:	68fb      	ldr	r3, [r7, #12]
 802d3b8:	88fa      	ldrh	r2, [r7, #6]
 802d3ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 802d3bc:	68fb      	ldr	r3, [r7, #12]
 802d3be:	88fa      	ldrh	r2, [r7, #6]
 802d3c0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 802d3c2:	68fb      	ldr	r3, [r7, #12]
 802d3c4:	2200      	movs	r2, #0
 802d3c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 802d3c8:	68fb      	ldr	r3, [r7, #12]
 802d3ca:	2200      	movs	r2, #0
 802d3cc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 802d3ce:	68fb      	ldr	r3, [r7, #12]
 802d3d0:	2200      	movs	r2, #0
 802d3d2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 802d3d4:	68fb      	ldr	r3, [r7, #12]
 802d3d6:	2200      	movs	r2, #0
 802d3d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 802d3da:	68fb      	ldr	r3, [r7, #12]
 802d3dc:	2200      	movs	r2, #0
 802d3de:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 802d3e0:	68fb      	ldr	r3, [r7, #12]
 802d3e2:	689b      	ldr	r3, [r3, #8]
 802d3e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 802d3e8:	d10f      	bne.n	802d40a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 802d3ea:	68fb      	ldr	r3, [r7, #12]
 802d3ec:	681b      	ldr	r3, [r3, #0]
 802d3ee:	681a      	ldr	r2, [r3, #0]
 802d3f0:	68fb      	ldr	r3, [r7, #12]
 802d3f2:	681b      	ldr	r3, [r3, #0]
 802d3f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 802d3f8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 802d3fa:	68fb      	ldr	r3, [r7, #12]
 802d3fc:	681b      	ldr	r3, [r3, #0]
 802d3fe:	681a      	ldr	r2, [r3, #0]
 802d400:	68fb      	ldr	r3, [r7, #12]
 802d402:	681b      	ldr	r3, [r3, #0]
 802d404:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 802d408:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 802d40a:	68fb      	ldr	r3, [r7, #12]
 802d40c:	681b      	ldr	r3, [r3, #0]
 802d40e:	681b      	ldr	r3, [r3, #0]
 802d410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802d414:	2b40      	cmp	r3, #64	@ 0x40
 802d416:	d007      	beq.n	802d428 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 802d418:	68fb      	ldr	r3, [r7, #12]
 802d41a:	681b      	ldr	r3, [r3, #0]
 802d41c:	681a      	ldr	r2, [r3, #0]
 802d41e:	68fb      	ldr	r3, [r7, #12]
 802d420:	681b      	ldr	r3, [r3, #0]
 802d422:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 802d426:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 802d428:	68fb      	ldr	r3, [r7, #12]
 802d42a:	68db      	ldr	r3, [r3, #12]
 802d42c:	2b00      	cmp	r3, #0
 802d42e:	d170      	bne.n	802d512 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 802d430:	e035      	b.n	802d49e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 802d432:	68fb      	ldr	r3, [r7, #12]
 802d434:	681b      	ldr	r3, [r3, #0]
 802d436:	689b      	ldr	r3, [r3, #8]
 802d438:	f003 0301 	and.w	r3, r3, #1
 802d43c:	2b01      	cmp	r3, #1
 802d43e:	d115      	bne.n	802d46c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 802d440:	68fb      	ldr	r3, [r7, #12]
 802d442:	681b      	ldr	r3, [r3, #0]
 802d444:	f103 020c 	add.w	r2, r3, #12
 802d448:	68fb      	ldr	r3, [r7, #12]
 802d44a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802d44c:	7812      	ldrb	r2, [r2, #0]
 802d44e:	b2d2      	uxtb	r2, r2
 802d450:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 802d452:	68fb      	ldr	r3, [r7, #12]
 802d454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802d456:	1c5a      	adds	r2, r3, #1
 802d458:	68fb      	ldr	r3, [r7, #12]
 802d45a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 802d45c:	68fb      	ldr	r3, [r7, #12]
 802d45e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 802d460:	b29b      	uxth	r3, r3
 802d462:	3b01      	subs	r3, #1
 802d464:	b29a      	uxth	r2, r3
 802d466:	68fb      	ldr	r3, [r7, #12]
 802d468:	87da      	strh	r2, [r3, #62]	@ 0x3e
 802d46a:	e018      	b.n	802d49e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 802d46c:	f7fd ff28 	bl	802b2c0 <HAL_GetTick>
 802d470:	4602      	mov	r2, r0
 802d472:	697b      	ldr	r3, [r7, #20]
 802d474:	1ad3      	subs	r3, r2, r3
 802d476:	683a      	ldr	r2, [r7, #0]
 802d478:	429a      	cmp	r2, r3
 802d47a:	d803      	bhi.n	802d484 <HAL_SPI_Receive+0x15e>
 802d47c:	683b      	ldr	r3, [r7, #0]
 802d47e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802d482:	d102      	bne.n	802d48a <HAL_SPI_Receive+0x164>
 802d484:	683b      	ldr	r3, [r7, #0]
 802d486:	2b00      	cmp	r3, #0
 802d488:	d109      	bne.n	802d49e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 802d48a:	68fb      	ldr	r3, [r7, #12]
 802d48c:	2201      	movs	r2, #1
 802d48e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 802d492:	68fb      	ldr	r3, [r7, #12]
 802d494:	2200      	movs	r2, #0
 802d496:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 802d49a:	2303      	movs	r3, #3
 802d49c:	e058      	b.n	802d550 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 802d49e:	68fb      	ldr	r3, [r7, #12]
 802d4a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 802d4a2:	b29b      	uxth	r3, r3
 802d4a4:	2b00      	cmp	r3, #0
 802d4a6:	d1c4      	bne.n	802d432 <HAL_SPI_Receive+0x10c>
 802d4a8:	e038      	b.n	802d51c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 802d4aa:	68fb      	ldr	r3, [r7, #12]
 802d4ac:	681b      	ldr	r3, [r3, #0]
 802d4ae:	689b      	ldr	r3, [r3, #8]
 802d4b0:	f003 0301 	and.w	r3, r3, #1
 802d4b4:	2b01      	cmp	r3, #1
 802d4b6:	d113      	bne.n	802d4e0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 802d4b8:	68fb      	ldr	r3, [r7, #12]
 802d4ba:	681b      	ldr	r3, [r3, #0]
 802d4bc:	68da      	ldr	r2, [r3, #12]
 802d4be:	68fb      	ldr	r3, [r7, #12]
 802d4c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802d4c2:	b292      	uxth	r2, r2
 802d4c4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 802d4c6:	68fb      	ldr	r3, [r7, #12]
 802d4c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802d4ca:	1c9a      	adds	r2, r3, #2
 802d4cc:	68fb      	ldr	r3, [r7, #12]
 802d4ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 802d4d0:	68fb      	ldr	r3, [r7, #12]
 802d4d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 802d4d4:	b29b      	uxth	r3, r3
 802d4d6:	3b01      	subs	r3, #1
 802d4d8:	b29a      	uxth	r2, r3
 802d4da:	68fb      	ldr	r3, [r7, #12]
 802d4dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 802d4de:	e018      	b.n	802d512 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 802d4e0:	f7fd feee 	bl	802b2c0 <HAL_GetTick>
 802d4e4:	4602      	mov	r2, r0
 802d4e6:	697b      	ldr	r3, [r7, #20]
 802d4e8:	1ad3      	subs	r3, r2, r3
 802d4ea:	683a      	ldr	r2, [r7, #0]
 802d4ec:	429a      	cmp	r2, r3
 802d4ee:	d803      	bhi.n	802d4f8 <HAL_SPI_Receive+0x1d2>
 802d4f0:	683b      	ldr	r3, [r7, #0]
 802d4f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802d4f6:	d102      	bne.n	802d4fe <HAL_SPI_Receive+0x1d8>
 802d4f8:	683b      	ldr	r3, [r7, #0]
 802d4fa:	2b00      	cmp	r3, #0
 802d4fc:	d109      	bne.n	802d512 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 802d4fe:	68fb      	ldr	r3, [r7, #12]
 802d500:	2201      	movs	r2, #1
 802d502:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 802d506:	68fb      	ldr	r3, [r7, #12]
 802d508:	2200      	movs	r2, #0
 802d50a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 802d50e:	2303      	movs	r3, #3
 802d510:	e01e      	b.n	802d550 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 802d512:	68fb      	ldr	r3, [r7, #12]
 802d514:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 802d516:	b29b      	uxth	r3, r3
 802d518:	2b00      	cmp	r3, #0
 802d51a:	d1c6      	bne.n	802d4aa <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 802d51c:	697a      	ldr	r2, [r7, #20]
 802d51e:	6839      	ldr	r1, [r7, #0]
 802d520:	68f8      	ldr	r0, [r7, #12]
 802d522:	f000 fa4b 	bl	802d9bc <SPI_EndRxTransaction>
 802d526:	4603      	mov	r3, r0
 802d528:	2b00      	cmp	r3, #0
 802d52a:	d002      	beq.n	802d532 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 802d52c:	68fb      	ldr	r3, [r7, #12]
 802d52e:	2220      	movs	r2, #32
 802d530:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 802d532:	68fb      	ldr	r3, [r7, #12]
 802d534:	2201      	movs	r2, #1
 802d536:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 802d53a:	68fb      	ldr	r3, [r7, #12]
 802d53c:	2200      	movs	r2, #0
 802d53e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 802d542:	68fb      	ldr	r3, [r7, #12]
 802d544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802d546:	2b00      	cmp	r3, #0
 802d548:	d001      	beq.n	802d54e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 802d54a:	2301      	movs	r3, #1
 802d54c:	e000      	b.n	802d550 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 802d54e:	2300      	movs	r3, #0
  }
}
 802d550:	4618      	mov	r0, r3
 802d552:	3718      	adds	r7, #24
 802d554:	46bd      	mov	sp, r7
 802d556:	bd80      	pop	{r7, pc}

0802d558 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 802d558:	b580      	push	{r7, lr}
 802d55a:	b08a      	sub	sp, #40	@ 0x28
 802d55c:	af00      	add	r7, sp, #0
 802d55e:	60f8      	str	r0, [r7, #12]
 802d560:	60b9      	str	r1, [r7, #8]
 802d562:	607a      	str	r2, [r7, #4]
 802d564:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 802d566:	2301      	movs	r3, #1
 802d568:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 802d56a:	f7fd fea9 	bl	802b2c0 <HAL_GetTick>
 802d56e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 802d570:	68fb      	ldr	r3, [r7, #12]
 802d572:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 802d576:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 802d578:	68fb      	ldr	r3, [r7, #12]
 802d57a:	685b      	ldr	r3, [r3, #4]
 802d57c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 802d57e:	887b      	ldrh	r3, [r7, #2]
 802d580:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 802d582:	7ffb      	ldrb	r3, [r7, #31]
 802d584:	2b01      	cmp	r3, #1
 802d586:	d00c      	beq.n	802d5a2 <HAL_SPI_TransmitReceive+0x4a>
 802d588:	69bb      	ldr	r3, [r7, #24]
 802d58a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 802d58e:	d106      	bne.n	802d59e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 802d590:	68fb      	ldr	r3, [r7, #12]
 802d592:	689b      	ldr	r3, [r3, #8]
 802d594:	2b00      	cmp	r3, #0
 802d596:	d102      	bne.n	802d59e <HAL_SPI_TransmitReceive+0x46>
 802d598:	7ffb      	ldrb	r3, [r7, #31]
 802d59a:	2b04      	cmp	r3, #4
 802d59c:	d001      	beq.n	802d5a2 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 802d59e:	2302      	movs	r3, #2
 802d5a0:	e17f      	b.n	802d8a2 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 802d5a2:	68bb      	ldr	r3, [r7, #8]
 802d5a4:	2b00      	cmp	r3, #0
 802d5a6:	d005      	beq.n	802d5b4 <HAL_SPI_TransmitReceive+0x5c>
 802d5a8:	687b      	ldr	r3, [r7, #4]
 802d5aa:	2b00      	cmp	r3, #0
 802d5ac:	d002      	beq.n	802d5b4 <HAL_SPI_TransmitReceive+0x5c>
 802d5ae:	887b      	ldrh	r3, [r7, #2]
 802d5b0:	2b00      	cmp	r3, #0
 802d5b2:	d101      	bne.n	802d5b8 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 802d5b4:	2301      	movs	r3, #1
 802d5b6:	e174      	b.n	802d8a2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 802d5b8:	68fb      	ldr	r3, [r7, #12]
 802d5ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 802d5be:	2b01      	cmp	r3, #1
 802d5c0:	d101      	bne.n	802d5c6 <HAL_SPI_TransmitReceive+0x6e>
 802d5c2:	2302      	movs	r3, #2
 802d5c4:	e16d      	b.n	802d8a2 <HAL_SPI_TransmitReceive+0x34a>
 802d5c6:	68fb      	ldr	r3, [r7, #12]
 802d5c8:	2201      	movs	r2, #1
 802d5ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 802d5ce:	68fb      	ldr	r3, [r7, #12]
 802d5d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 802d5d4:	b2db      	uxtb	r3, r3
 802d5d6:	2b04      	cmp	r3, #4
 802d5d8:	d003      	beq.n	802d5e2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 802d5da:	68fb      	ldr	r3, [r7, #12]
 802d5dc:	2205      	movs	r2, #5
 802d5de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 802d5e2:	68fb      	ldr	r3, [r7, #12]
 802d5e4:	2200      	movs	r2, #0
 802d5e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 802d5e8:	68fb      	ldr	r3, [r7, #12]
 802d5ea:	687a      	ldr	r2, [r7, #4]
 802d5ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 802d5ee:	68fb      	ldr	r3, [r7, #12]
 802d5f0:	887a      	ldrh	r2, [r7, #2]
 802d5f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 802d5f4:	68fb      	ldr	r3, [r7, #12]
 802d5f6:	887a      	ldrh	r2, [r7, #2]
 802d5f8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 802d5fa:	68fb      	ldr	r3, [r7, #12]
 802d5fc:	68ba      	ldr	r2, [r7, #8]
 802d5fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 802d600:	68fb      	ldr	r3, [r7, #12]
 802d602:	887a      	ldrh	r2, [r7, #2]
 802d604:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 802d606:	68fb      	ldr	r3, [r7, #12]
 802d608:	887a      	ldrh	r2, [r7, #2]
 802d60a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 802d60c:	68fb      	ldr	r3, [r7, #12]
 802d60e:	2200      	movs	r2, #0
 802d610:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 802d612:	68fb      	ldr	r3, [r7, #12]
 802d614:	2200      	movs	r2, #0
 802d616:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 802d618:	68fb      	ldr	r3, [r7, #12]
 802d61a:	681b      	ldr	r3, [r3, #0]
 802d61c:	681b      	ldr	r3, [r3, #0]
 802d61e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802d622:	2b40      	cmp	r3, #64	@ 0x40
 802d624:	d007      	beq.n	802d636 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 802d626:	68fb      	ldr	r3, [r7, #12]
 802d628:	681b      	ldr	r3, [r3, #0]
 802d62a:	681a      	ldr	r2, [r3, #0]
 802d62c:	68fb      	ldr	r3, [r7, #12]
 802d62e:	681b      	ldr	r3, [r3, #0]
 802d630:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 802d634:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 802d636:	68fb      	ldr	r3, [r7, #12]
 802d638:	68db      	ldr	r3, [r3, #12]
 802d63a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 802d63e:	d17e      	bne.n	802d73e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 802d640:	68fb      	ldr	r3, [r7, #12]
 802d642:	685b      	ldr	r3, [r3, #4]
 802d644:	2b00      	cmp	r3, #0
 802d646:	d002      	beq.n	802d64e <HAL_SPI_TransmitReceive+0xf6>
 802d648:	8afb      	ldrh	r3, [r7, #22]
 802d64a:	2b01      	cmp	r3, #1
 802d64c:	d16c      	bne.n	802d728 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 802d64e:	68fb      	ldr	r3, [r7, #12]
 802d650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802d652:	881a      	ldrh	r2, [r3, #0]
 802d654:	68fb      	ldr	r3, [r7, #12]
 802d656:	681b      	ldr	r3, [r3, #0]
 802d658:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 802d65a:	68fb      	ldr	r3, [r7, #12]
 802d65c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802d65e:	1c9a      	adds	r2, r3, #2
 802d660:	68fb      	ldr	r3, [r7, #12]
 802d662:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 802d664:	68fb      	ldr	r3, [r7, #12]
 802d666:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d668:	b29b      	uxth	r3, r3
 802d66a:	3b01      	subs	r3, #1
 802d66c:	b29a      	uxth	r2, r3
 802d66e:	68fb      	ldr	r3, [r7, #12]
 802d670:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 802d672:	e059      	b.n	802d728 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 802d674:	68fb      	ldr	r3, [r7, #12]
 802d676:	681b      	ldr	r3, [r3, #0]
 802d678:	689b      	ldr	r3, [r3, #8]
 802d67a:	f003 0302 	and.w	r3, r3, #2
 802d67e:	2b02      	cmp	r3, #2
 802d680:	d11b      	bne.n	802d6ba <HAL_SPI_TransmitReceive+0x162>
 802d682:	68fb      	ldr	r3, [r7, #12]
 802d684:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d686:	b29b      	uxth	r3, r3
 802d688:	2b00      	cmp	r3, #0
 802d68a:	d016      	beq.n	802d6ba <HAL_SPI_TransmitReceive+0x162>
 802d68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802d68e:	2b01      	cmp	r3, #1
 802d690:	d113      	bne.n	802d6ba <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 802d692:	68fb      	ldr	r3, [r7, #12]
 802d694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802d696:	881a      	ldrh	r2, [r3, #0]
 802d698:	68fb      	ldr	r3, [r7, #12]
 802d69a:	681b      	ldr	r3, [r3, #0]
 802d69c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 802d69e:	68fb      	ldr	r3, [r7, #12]
 802d6a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802d6a2:	1c9a      	adds	r2, r3, #2
 802d6a4:	68fb      	ldr	r3, [r7, #12]
 802d6a6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 802d6a8:	68fb      	ldr	r3, [r7, #12]
 802d6aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d6ac:	b29b      	uxth	r3, r3
 802d6ae:	3b01      	subs	r3, #1
 802d6b0:	b29a      	uxth	r2, r3
 802d6b2:	68fb      	ldr	r3, [r7, #12]
 802d6b4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 802d6b6:	2300      	movs	r3, #0
 802d6b8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 802d6ba:	68fb      	ldr	r3, [r7, #12]
 802d6bc:	681b      	ldr	r3, [r3, #0]
 802d6be:	689b      	ldr	r3, [r3, #8]
 802d6c0:	f003 0301 	and.w	r3, r3, #1
 802d6c4:	2b01      	cmp	r3, #1
 802d6c6:	d119      	bne.n	802d6fc <HAL_SPI_TransmitReceive+0x1a4>
 802d6c8:	68fb      	ldr	r3, [r7, #12]
 802d6ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 802d6cc:	b29b      	uxth	r3, r3
 802d6ce:	2b00      	cmp	r3, #0
 802d6d0:	d014      	beq.n	802d6fc <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 802d6d2:	68fb      	ldr	r3, [r7, #12]
 802d6d4:	681b      	ldr	r3, [r3, #0]
 802d6d6:	68da      	ldr	r2, [r3, #12]
 802d6d8:	68fb      	ldr	r3, [r7, #12]
 802d6da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802d6dc:	b292      	uxth	r2, r2
 802d6de:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 802d6e0:	68fb      	ldr	r3, [r7, #12]
 802d6e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802d6e4:	1c9a      	adds	r2, r3, #2
 802d6e6:	68fb      	ldr	r3, [r7, #12]
 802d6e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 802d6ea:	68fb      	ldr	r3, [r7, #12]
 802d6ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 802d6ee:	b29b      	uxth	r3, r3
 802d6f0:	3b01      	subs	r3, #1
 802d6f2:	b29a      	uxth	r2, r3
 802d6f4:	68fb      	ldr	r3, [r7, #12]
 802d6f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 802d6f8:	2301      	movs	r3, #1
 802d6fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 802d6fc:	f7fd fde0 	bl	802b2c0 <HAL_GetTick>
 802d700:	4602      	mov	r2, r0
 802d702:	6a3b      	ldr	r3, [r7, #32]
 802d704:	1ad3      	subs	r3, r2, r3
 802d706:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 802d708:	429a      	cmp	r2, r3
 802d70a:	d80d      	bhi.n	802d728 <HAL_SPI_TransmitReceive+0x1d0>
 802d70c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802d70e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802d712:	d009      	beq.n	802d728 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 802d714:	68fb      	ldr	r3, [r7, #12]
 802d716:	2201      	movs	r2, #1
 802d718:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 802d71c:	68fb      	ldr	r3, [r7, #12]
 802d71e:	2200      	movs	r2, #0
 802d720:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 802d724:	2303      	movs	r3, #3
 802d726:	e0bc      	b.n	802d8a2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 802d728:	68fb      	ldr	r3, [r7, #12]
 802d72a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d72c:	b29b      	uxth	r3, r3
 802d72e:	2b00      	cmp	r3, #0
 802d730:	d1a0      	bne.n	802d674 <HAL_SPI_TransmitReceive+0x11c>
 802d732:	68fb      	ldr	r3, [r7, #12]
 802d734:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 802d736:	b29b      	uxth	r3, r3
 802d738:	2b00      	cmp	r3, #0
 802d73a:	d19b      	bne.n	802d674 <HAL_SPI_TransmitReceive+0x11c>
 802d73c:	e082      	b.n	802d844 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 802d73e:	68fb      	ldr	r3, [r7, #12]
 802d740:	685b      	ldr	r3, [r3, #4]
 802d742:	2b00      	cmp	r3, #0
 802d744:	d002      	beq.n	802d74c <HAL_SPI_TransmitReceive+0x1f4>
 802d746:	8afb      	ldrh	r3, [r7, #22]
 802d748:	2b01      	cmp	r3, #1
 802d74a:	d171      	bne.n	802d830 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 802d74c:	68fb      	ldr	r3, [r7, #12]
 802d74e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 802d750:	68fb      	ldr	r3, [r7, #12]
 802d752:	681b      	ldr	r3, [r3, #0]
 802d754:	330c      	adds	r3, #12
 802d756:	7812      	ldrb	r2, [r2, #0]
 802d758:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 802d75a:	68fb      	ldr	r3, [r7, #12]
 802d75c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802d75e:	1c5a      	adds	r2, r3, #1
 802d760:	68fb      	ldr	r3, [r7, #12]
 802d762:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 802d764:	68fb      	ldr	r3, [r7, #12]
 802d766:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d768:	b29b      	uxth	r3, r3
 802d76a:	3b01      	subs	r3, #1
 802d76c:	b29a      	uxth	r2, r3
 802d76e:	68fb      	ldr	r3, [r7, #12]
 802d770:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 802d772:	e05d      	b.n	802d830 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 802d774:	68fb      	ldr	r3, [r7, #12]
 802d776:	681b      	ldr	r3, [r3, #0]
 802d778:	689b      	ldr	r3, [r3, #8]
 802d77a:	f003 0302 	and.w	r3, r3, #2
 802d77e:	2b02      	cmp	r3, #2
 802d780:	d11c      	bne.n	802d7bc <HAL_SPI_TransmitReceive+0x264>
 802d782:	68fb      	ldr	r3, [r7, #12]
 802d784:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d786:	b29b      	uxth	r3, r3
 802d788:	2b00      	cmp	r3, #0
 802d78a:	d017      	beq.n	802d7bc <HAL_SPI_TransmitReceive+0x264>
 802d78c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802d78e:	2b01      	cmp	r3, #1
 802d790:	d114      	bne.n	802d7bc <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 802d792:	68fb      	ldr	r3, [r7, #12]
 802d794:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 802d796:	68fb      	ldr	r3, [r7, #12]
 802d798:	681b      	ldr	r3, [r3, #0]
 802d79a:	330c      	adds	r3, #12
 802d79c:	7812      	ldrb	r2, [r2, #0]
 802d79e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 802d7a0:	68fb      	ldr	r3, [r7, #12]
 802d7a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802d7a4:	1c5a      	adds	r2, r3, #1
 802d7a6:	68fb      	ldr	r3, [r7, #12]
 802d7a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 802d7aa:	68fb      	ldr	r3, [r7, #12]
 802d7ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d7ae:	b29b      	uxth	r3, r3
 802d7b0:	3b01      	subs	r3, #1
 802d7b2:	b29a      	uxth	r2, r3
 802d7b4:	68fb      	ldr	r3, [r7, #12]
 802d7b6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 802d7b8:	2300      	movs	r3, #0
 802d7ba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 802d7bc:	68fb      	ldr	r3, [r7, #12]
 802d7be:	681b      	ldr	r3, [r3, #0]
 802d7c0:	689b      	ldr	r3, [r3, #8]
 802d7c2:	f003 0301 	and.w	r3, r3, #1
 802d7c6:	2b01      	cmp	r3, #1
 802d7c8:	d119      	bne.n	802d7fe <HAL_SPI_TransmitReceive+0x2a6>
 802d7ca:	68fb      	ldr	r3, [r7, #12]
 802d7cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 802d7ce:	b29b      	uxth	r3, r3
 802d7d0:	2b00      	cmp	r3, #0
 802d7d2:	d014      	beq.n	802d7fe <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 802d7d4:	68fb      	ldr	r3, [r7, #12]
 802d7d6:	681b      	ldr	r3, [r3, #0]
 802d7d8:	68da      	ldr	r2, [r3, #12]
 802d7da:	68fb      	ldr	r3, [r7, #12]
 802d7dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802d7de:	b2d2      	uxtb	r2, r2
 802d7e0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 802d7e2:	68fb      	ldr	r3, [r7, #12]
 802d7e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802d7e6:	1c5a      	adds	r2, r3, #1
 802d7e8:	68fb      	ldr	r3, [r7, #12]
 802d7ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 802d7ec:	68fb      	ldr	r3, [r7, #12]
 802d7ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 802d7f0:	b29b      	uxth	r3, r3
 802d7f2:	3b01      	subs	r3, #1
 802d7f4:	b29a      	uxth	r2, r3
 802d7f6:	68fb      	ldr	r3, [r7, #12]
 802d7f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 802d7fa:	2301      	movs	r3, #1
 802d7fc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 802d7fe:	f7fd fd5f 	bl	802b2c0 <HAL_GetTick>
 802d802:	4602      	mov	r2, r0
 802d804:	6a3b      	ldr	r3, [r7, #32]
 802d806:	1ad3      	subs	r3, r2, r3
 802d808:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 802d80a:	429a      	cmp	r2, r3
 802d80c:	d803      	bhi.n	802d816 <HAL_SPI_TransmitReceive+0x2be>
 802d80e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802d810:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802d814:	d102      	bne.n	802d81c <HAL_SPI_TransmitReceive+0x2c4>
 802d816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802d818:	2b00      	cmp	r3, #0
 802d81a:	d109      	bne.n	802d830 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 802d81c:	68fb      	ldr	r3, [r7, #12]
 802d81e:	2201      	movs	r2, #1
 802d820:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 802d824:	68fb      	ldr	r3, [r7, #12]
 802d826:	2200      	movs	r2, #0
 802d828:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 802d82c:	2303      	movs	r3, #3
 802d82e:	e038      	b.n	802d8a2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 802d830:	68fb      	ldr	r3, [r7, #12]
 802d832:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 802d834:	b29b      	uxth	r3, r3
 802d836:	2b00      	cmp	r3, #0
 802d838:	d19c      	bne.n	802d774 <HAL_SPI_TransmitReceive+0x21c>
 802d83a:	68fb      	ldr	r3, [r7, #12]
 802d83c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 802d83e:	b29b      	uxth	r3, r3
 802d840:	2b00      	cmp	r3, #0
 802d842:	d197      	bne.n	802d774 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 802d844:	6a3a      	ldr	r2, [r7, #32]
 802d846:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 802d848:	68f8      	ldr	r0, [r7, #12]
 802d84a:	f000 f91d 	bl	802da88 <SPI_EndRxTxTransaction>
 802d84e:	4603      	mov	r3, r0
 802d850:	2b00      	cmp	r3, #0
 802d852:	d008      	beq.n	802d866 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 802d854:	68fb      	ldr	r3, [r7, #12]
 802d856:	2220      	movs	r2, #32
 802d858:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 802d85a:	68fb      	ldr	r3, [r7, #12]
 802d85c:	2200      	movs	r2, #0
 802d85e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 802d862:	2301      	movs	r3, #1
 802d864:	e01d      	b.n	802d8a2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 802d866:	68fb      	ldr	r3, [r7, #12]
 802d868:	689b      	ldr	r3, [r3, #8]
 802d86a:	2b00      	cmp	r3, #0
 802d86c:	d10a      	bne.n	802d884 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 802d86e:	2300      	movs	r3, #0
 802d870:	613b      	str	r3, [r7, #16]
 802d872:	68fb      	ldr	r3, [r7, #12]
 802d874:	681b      	ldr	r3, [r3, #0]
 802d876:	68db      	ldr	r3, [r3, #12]
 802d878:	613b      	str	r3, [r7, #16]
 802d87a:	68fb      	ldr	r3, [r7, #12]
 802d87c:	681b      	ldr	r3, [r3, #0]
 802d87e:	689b      	ldr	r3, [r3, #8]
 802d880:	613b      	str	r3, [r7, #16]
 802d882:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 802d884:	68fb      	ldr	r3, [r7, #12]
 802d886:	2201      	movs	r2, #1
 802d888:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 802d88c:	68fb      	ldr	r3, [r7, #12]
 802d88e:	2200      	movs	r2, #0
 802d890:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 802d894:	68fb      	ldr	r3, [r7, #12]
 802d896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802d898:	2b00      	cmp	r3, #0
 802d89a:	d001      	beq.n	802d8a0 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 802d89c:	2301      	movs	r3, #1
 802d89e:	e000      	b.n	802d8a2 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 802d8a0:	2300      	movs	r3, #0
  }
}
 802d8a2:	4618      	mov	r0, r3
 802d8a4:	3728      	adds	r7, #40	@ 0x28
 802d8a6:	46bd      	mov	sp, r7
 802d8a8:	bd80      	pop	{r7, pc}
	...

0802d8ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 802d8ac:	b580      	push	{r7, lr}
 802d8ae:	b088      	sub	sp, #32
 802d8b0:	af00      	add	r7, sp, #0
 802d8b2:	60f8      	str	r0, [r7, #12]
 802d8b4:	60b9      	str	r1, [r7, #8]
 802d8b6:	603b      	str	r3, [r7, #0]
 802d8b8:	4613      	mov	r3, r2
 802d8ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 802d8bc:	f7fd fd00 	bl	802b2c0 <HAL_GetTick>
 802d8c0:	4602      	mov	r2, r0
 802d8c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802d8c4:	1a9b      	subs	r3, r3, r2
 802d8c6:	683a      	ldr	r2, [r7, #0]
 802d8c8:	4413      	add	r3, r2
 802d8ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 802d8cc:	f7fd fcf8 	bl	802b2c0 <HAL_GetTick>
 802d8d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 802d8d2:	4b39      	ldr	r3, [pc, #228]	@ (802d9b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 802d8d4:	681b      	ldr	r3, [r3, #0]
 802d8d6:	015b      	lsls	r3, r3, #5
 802d8d8:	0d1b      	lsrs	r3, r3, #20
 802d8da:	69fa      	ldr	r2, [r7, #28]
 802d8dc:	fb02 f303 	mul.w	r3, r2, r3
 802d8e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 802d8e2:	e055      	b.n	802d990 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 802d8e4:	683b      	ldr	r3, [r7, #0]
 802d8e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802d8ea:	d051      	beq.n	802d990 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 802d8ec:	f7fd fce8 	bl	802b2c0 <HAL_GetTick>
 802d8f0:	4602      	mov	r2, r0
 802d8f2:	69bb      	ldr	r3, [r7, #24]
 802d8f4:	1ad3      	subs	r3, r2, r3
 802d8f6:	69fa      	ldr	r2, [r7, #28]
 802d8f8:	429a      	cmp	r2, r3
 802d8fa:	d902      	bls.n	802d902 <SPI_WaitFlagStateUntilTimeout+0x56>
 802d8fc:	69fb      	ldr	r3, [r7, #28]
 802d8fe:	2b00      	cmp	r3, #0
 802d900:	d13d      	bne.n	802d97e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 802d902:	68fb      	ldr	r3, [r7, #12]
 802d904:	681b      	ldr	r3, [r3, #0]
 802d906:	685a      	ldr	r2, [r3, #4]
 802d908:	68fb      	ldr	r3, [r7, #12]
 802d90a:	681b      	ldr	r3, [r3, #0]
 802d90c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 802d910:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 802d912:	68fb      	ldr	r3, [r7, #12]
 802d914:	685b      	ldr	r3, [r3, #4]
 802d916:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 802d91a:	d111      	bne.n	802d940 <SPI_WaitFlagStateUntilTimeout+0x94>
 802d91c:	68fb      	ldr	r3, [r7, #12]
 802d91e:	689b      	ldr	r3, [r3, #8]
 802d920:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 802d924:	d004      	beq.n	802d930 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 802d926:	68fb      	ldr	r3, [r7, #12]
 802d928:	689b      	ldr	r3, [r3, #8]
 802d92a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 802d92e:	d107      	bne.n	802d940 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 802d930:	68fb      	ldr	r3, [r7, #12]
 802d932:	681b      	ldr	r3, [r3, #0]
 802d934:	681a      	ldr	r2, [r3, #0]
 802d936:	68fb      	ldr	r3, [r7, #12]
 802d938:	681b      	ldr	r3, [r3, #0]
 802d93a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 802d93e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 802d940:	68fb      	ldr	r3, [r7, #12]
 802d942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802d944:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802d948:	d10f      	bne.n	802d96a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 802d94a:	68fb      	ldr	r3, [r7, #12]
 802d94c:	681b      	ldr	r3, [r3, #0]
 802d94e:	681a      	ldr	r2, [r3, #0]
 802d950:	68fb      	ldr	r3, [r7, #12]
 802d952:	681b      	ldr	r3, [r3, #0]
 802d954:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 802d958:	601a      	str	r2, [r3, #0]
 802d95a:	68fb      	ldr	r3, [r7, #12]
 802d95c:	681b      	ldr	r3, [r3, #0]
 802d95e:	681a      	ldr	r2, [r3, #0]
 802d960:	68fb      	ldr	r3, [r7, #12]
 802d962:	681b      	ldr	r3, [r3, #0]
 802d964:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 802d968:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 802d96a:	68fb      	ldr	r3, [r7, #12]
 802d96c:	2201      	movs	r2, #1
 802d96e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 802d972:	68fb      	ldr	r3, [r7, #12]
 802d974:	2200      	movs	r2, #0
 802d976:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 802d97a:	2303      	movs	r3, #3
 802d97c:	e018      	b.n	802d9b0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 802d97e:	697b      	ldr	r3, [r7, #20]
 802d980:	2b00      	cmp	r3, #0
 802d982:	d102      	bne.n	802d98a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 802d984:	2300      	movs	r3, #0
 802d986:	61fb      	str	r3, [r7, #28]
 802d988:	e002      	b.n	802d990 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 802d98a:	697b      	ldr	r3, [r7, #20]
 802d98c:	3b01      	subs	r3, #1
 802d98e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 802d990:	68fb      	ldr	r3, [r7, #12]
 802d992:	681b      	ldr	r3, [r3, #0]
 802d994:	689a      	ldr	r2, [r3, #8]
 802d996:	68bb      	ldr	r3, [r7, #8]
 802d998:	4013      	ands	r3, r2
 802d99a:	68ba      	ldr	r2, [r7, #8]
 802d99c:	429a      	cmp	r2, r3
 802d99e:	bf0c      	ite	eq
 802d9a0:	2301      	moveq	r3, #1
 802d9a2:	2300      	movne	r3, #0
 802d9a4:	b2db      	uxtb	r3, r3
 802d9a6:	461a      	mov	r2, r3
 802d9a8:	79fb      	ldrb	r3, [r7, #7]
 802d9aa:	429a      	cmp	r2, r3
 802d9ac:	d19a      	bne.n	802d8e4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 802d9ae:	2300      	movs	r3, #0
}
 802d9b0:	4618      	mov	r0, r3
 802d9b2:	3720      	adds	r7, #32
 802d9b4:	46bd      	mov	sp, r7
 802d9b6:	bd80      	pop	{r7, pc}
 802d9b8:	20000020 	.word	0x20000020

0802d9bc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 802d9bc:	b580      	push	{r7, lr}
 802d9be:	b086      	sub	sp, #24
 802d9c0:	af02      	add	r7, sp, #8
 802d9c2:	60f8      	str	r0, [r7, #12]
 802d9c4:	60b9      	str	r1, [r7, #8]
 802d9c6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 802d9c8:	68fb      	ldr	r3, [r7, #12]
 802d9ca:	685b      	ldr	r3, [r3, #4]
 802d9cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 802d9d0:	d111      	bne.n	802d9f6 <SPI_EndRxTransaction+0x3a>
 802d9d2:	68fb      	ldr	r3, [r7, #12]
 802d9d4:	689b      	ldr	r3, [r3, #8]
 802d9d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 802d9da:	d004      	beq.n	802d9e6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 802d9dc:	68fb      	ldr	r3, [r7, #12]
 802d9de:	689b      	ldr	r3, [r3, #8]
 802d9e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 802d9e4:	d107      	bne.n	802d9f6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 802d9e6:	68fb      	ldr	r3, [r7, #12]
 802d9e8:	681b      	ldr	r3, [r3, #0]
 802d9ea:	681a      	ldr	r2, [r3, #0]
 802d9ec:	68fb      	ldr	r3, [r7, #12]
 802d9ee:	681b      	ldr	r3, [r3, #0]
 802d9f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 802d9f4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 802d9f6:	68fb      	ldr	r3, [r7, #12]
 802d9f8:	685b      	ldr	r3, [r3, #4]
 802d9fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 802d9fe:	d12a      	bne.n	802da56 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 802da00:	68fb      	ldr	r3, [r7, #12]
 802da02:	689b      	ldr	r3, [r3, #8]
 802da04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 802da08:	d012      	beq.n	802da30 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 802da0a:	687b      	ldr	r3, [r7, #4]
 802da0c:	9300      	str	r3, [sp, #0]
 802da0e:	68bb      	ldr	r3, [r7, #8]
 802da10:	2200      	movs	r2, #0
 802da12:	2180      	movs	r1, #128	@ 0x80
 802da14:	68f8      	ldr	r0, [r7, #12]
 802da16:	f7ff ff49 	bl	802d8ac <SPI_WaitFlagStateUntilTimeout>
 802da1a:	4603      	mov	r3, r0
 802da1c:	2b00      	cmp	r3, #0
 802da1e:	d02d      	beq.n	802da7c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 802da20:	68fb      	ldr	r3, [r7, #12]
 802da22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802da24:	f043 0220 	orr.w	r2, r3, #32
 802da28:	68fb      	ldr	r3, [r7, #12]
 802da2a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 802da2c:	2303      	movs	r3, #3
 802da2e:	e026      	b.n	802da7e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 802da30:	687b      	ldr	r3, [r7, #4]
 802da32:	9300      	str	r3, [sp, #0]
 802da34:	68bb      	ldr	r3, [r7, #8]
 802da36:	2200      	movs	r2, #0
 802da38:	2101      	movs	r1, #1
 802da3a:	68f8      	ldr	r0, [r7, #12]
 802da3c:	f7ff ff36 	bl	802d8ac <SPI_WaitFlagStateUntilTimeout>
 802da40:	4603      	mov	r3, r0
 802da42:	2b00      	cmp	r3, #0
 802da44:	d01a      	beq.n	802da7c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 802da46:	68fb      	ldr	r3, [r7, #12]
 802da48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802da4a:	f043 0220 	orr.w	r2, r3, #32
 802da4e:	68fb      	ldr	r3, [r7, #12]
 802da50:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 802da52:	2303      	movs	r3, #3
 802da54:	e013      	b.n	802da7e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 802da56:	687b      	ldr	r3, [r7, #4]
 802da58:	9300      	str	r3, [sp, #0]
 802da5a:	68bb      	ldr	r3, [r7, #8]
 802da5c:	2200      	movs	r2, #0
 802da5e:	2101      	movs	r1, #1
 802da60:	68f8      	ldr	r0, [r7, #12]
 802da62:	f7ff ff23 	bl	802d8ac <SPI_WaitFlagStateUntilTimeout>
 802da66:	4603      	mov	r3, r0
 802da68:	2b00      	cmp	r3, #0
 802da6a:	d007      	beq.n	802da7c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 802da6c:	68fb      	ldr	r3, [r7, #12]
 802da6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802da70:	f043 0220 	orr.w	r2, r3, #32
 802da74:	68fb      	ldr	r3, [r7, #12]
 802da76:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 802da78:	2303      	movs	r3, #3
 802da7a:	e000      	b.n	802da7e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 802da7c:	2300      	movs	r3, #0
}
 802da7e:	4618      	mov	r0, r3
 802da80:	3710      	adds	r7, #16
 802da82:	46bd      	mov	sp, r7
 802da84:	bd80      	pop	{r7, pc}
	...

0802da88 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 802da88:	b580      	push	{r7, lr}
 802da8a:	b088      	sub	sp, #32
 802da8c:	af02      	add	r7, sp, #8
 802da8e:	60f8      	str	r0, [r7, #12]
 802da90:	60b9      	str	r1, [r7, #8]
 802da92:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 802da94:	687b      	ldr	r3, [r7, #4]
 802da96:	9300      	str	r3, [sp, #0]
 802da98:	68bb      	ldr	r3, [r7, #8]
 802da9a:	2201      	movs	r2, #1
 802da9c:	2102      	movs	r1, #2
 802da9e:	68f8      	ldr	r0, [r7, #12]
 802daa0:	f7ff ff04 	bl	802d8ac <SPI_WaitFlagStateUntilTimeout>
 802daa4:	4603      	mov	r3, r0
 802daa6:	2b00      	cmp	r3, #0
 802daa8:	d007      	beq.n	802daba <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 802daaa:	68fb      	ldr	r3, [r7, #12]
 802daac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802daae:	f043 0220 	orr.w	r2, r3, #32
 802dab2:	68fb      	ldr	r3, [r7, #12]
 802dab4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 802dab6:	2303      	movs	r3, #3
 802dab8:	e032      	b.n	802db20 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 802daba:	4b1b      	ldr	r3, [pc, #108]	@ (802db28 <SPI_EndRxTxTransaction+0xa0>)
 802dabc:	681b      	ldr	r3, [r3, #0]
 802dabe:	4a1b      	ldr	r2, [pc, #108]	@ (802db2c <SPI_EndRxTxTransaction+0xa4>)
 802dac0:	fba2 2303 	umull	r2, r3, r2, r3
 802dac4:	0d5b      	lsrs	r3, r3, #21
 802dac6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 802daca:	fb02 f303 	mul.w	r3, r2, r3
 802dace:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 802dad0:	68fb      	ldr	r3, [r7, #12]
 802dad2:	685b      	ldr	r3, [r3, #4]
 802dad4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 802dad8:	d112      	bne.n	802db00 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 802dada:	687b      	ldr	r3, [r7, #4]
 802dadc:	9300      	str	r3, [sp, #0]
 802dade:	68bb      	ldr	r3, [r7, #8]
 802dae0:	2200      	movs	r2, #0
 802dae2:	2180      	movs	r1, #128	@ 0x80
 802dae4:	68f8      	ldr	r0, [r7, #12]
 802dae6:	f7ff fee1 	bl	802d8ac <SPI_WaitFlagStateUntilTimeout>
 802daea:	4603      	mov	r3, r0
 802daec:	2b00      	cmp	r3, #0
 802daee:	d016      	beq.n	802db1e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 802daf0:	68fb      	ldr	r3, [r7, #12]
 802daf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802daf4:	f043 0220 	orr.w	r2, r3, #32
 802daf8:	68fb      	ldr	r3, [r7, #12]
 802dafa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 802dafc:	2303      	movs	r3, #3
 802dafe:	e00f      	b.n	802db20 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 802db00:	697b      	ldr	r3, [r7, #20]
 802db02:	2b00      	cmp	r3, #0
 802db04:	d00a      	beq.n	802db1c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 802db06:	697b      	ldr	r3, [r7, #20]
 802db08:	3b01      	subs	r3, #1
 802db0a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 802db0c:	68fb      	ldr	r3, [r7, #12]
 802db0e:	681b      	ldr	r3, [r3, #0]
 802db10:	689b      	ldr	r3, [r3, #8]
 802db12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802db16:	2b80      	cmp	r3, #128	@ 0x80
 802db18:	d0f2      	beq.n	802db00 <SPI_EndRxTxTransaction+0x78>
 802db1a:	e000      	b.n	802db1e <SPI_EndRxTxTransaction+0x96>
        break;
 802db1c:	bf00      	nop
  }

  return HAL_OK;
 802db1e:	2300      	movs	r3, #0
}
 802db20:	4618      	mov	r0, r3
 802db22:	3718      	adds	r7, #24
 802db24:	46bd      	mov	sp, r7
 802db26:	bd80      	pop	{r7, pc}
 802db28:	20000020 	.word	0x20000020
 802db2c:	165e9f81 	.word	0x165e9f81

0802db30 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 802db30:	b580      	push	{r7, lr}
 802db32:	b082      	sub	sp, #8
 802db34:	af00      	add	r7, sp, #0
 802db36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 802db38:	687b      	ldr	r3, [r7, #4]
 802db3a:	2b00      	cmp	r3, #0
 802db3c:	d101      	bne.n	802db42 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 802db3e:	2301      	movs	r3, #1
 802db40:	e041      	b.n	802dbc6 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 802db42:	687b      	ldr	r3, [r7, #4]
 802db44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 802db48:	b2db      	uxtb	r3, r3
 802db4a:	2b00      	cmp	r3, #0
 802db4c:	d106      	bne.n	802db5c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 802db4e:	687b      	ldr	r3, [r7, #4]
 802db50:	2200      	movs	r2, #0
 802db52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 802db56:	6878      	ldr	r0, [r7, #4]
 802db58:	f7fd f988 	bl	802ae6c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 802db5c:	687b      	ldr	r3, [r7, #4]
 802db5e:	2202      	movs	r2, #2
 802db60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 802db64:	687b      	ldr	r3, [r7, #4]
 802db66:	681a      	ldr	r2, [r3, #0]
 802db68:	687b      	ldr	r3, [r7, #4]
 802db6a:	3304      	adds	r3, #4
 802db6c:	4619      	mov	r1, r3
 802db6e:	4610      	mov	r0, r2
 802db70:	f000 f974 	bl	802de5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 802db74:	687b      	ldr	r3, [r7, #4]
 802db76:	2201      	movs	r2, #1
 802db78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 802db7c:	687b      	ldr	r3, [r7, #4]
 802db7e:	2201      	movs	r2, #1
 802db80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 802db84:	687b      	ldr	r3, [r7, #4]
 802db86:	2201      	movs	r2, #1
 802db88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 802db8c:	687b      	ldr	r3, [r7, #4]
 802db8e:	2201      	movs	r2, #1
 802db90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 802db94:	687b      	ldr	r3, [r7, #4]
 802db96:	2201      	movs	r2, #1
 802db98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 802db9c:	687b      	ldr	r3, [r7, #4]
 802db9e:	2201      	movs	r2, #1
 802dba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 802dba4:	687b      	ldr	r3, [r7, #4]
 802dba6:	2201      	movs	r2, #1
 802dba8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 802dbac:	687b      	ldr	r3, [r7, #4]
 802dbae:	2201      	movs	r2, #1
 802dbb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 802dbb4:	687b      	ldr	r3, [r7, #4]
 802dbb6:	2201      	movs	r2, #1
 802dbb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 802dbbc:	687b      	ldr	r3, [r7, #4]
 802dbbe:	2201      	movs	r2, #1
 802dbc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 802dbc4:	2300      	movs	r3, #0
}
 802dbc6:	4618      	mov	r0, r3
 802dbc8:	3708      	adds	r7, #8
 802dbca:	46bd      	mov	sp, r7
 802dbcc:	bd80      	pop	{r7, pc}

0802dbce <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 802dbce:	b580      	push	{r7, lr}
 802dbd0:	b082      	sub	sp, #8
 802dbd2:	af00      	add	r7, sp, #0
 802dbd4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 802dbd6:	687b      	ldr	r3, [r7, #4]
 802dbd8:	2b00      	cmp	r3, #0
 802dbda:	d101      	bne.n	802dbe0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 802dbdc:	2301      	movs	r3, #1
 802dbde:	e041      	b.n	802dc64 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 802dbe0:	687b      	ldr	r3, [r7, #4]
 802dbe2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 802dbe6:	b2db      	uxtb	r3, r3
 802dbe8:	2b00      	cmp	r3, #0
 802dbea:	d106      	bne.n	802dbfa <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 802dbec:	687b      	ldr	r3, [r7, #4]
 802dbee:	2200      	movs	r2, #0
 802dbf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 802dbf4:	6878      	ldr	r0, [r7, #4]
 802dbf6:	f7fd f8f3 	bl	802ade0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 802dbfa:	687b      	ldr	r3, [r7, #4]
 802dbfc:	2202      	movs	r2, #2
 802dbfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 802dc02:	687b      	ldr	r3, [r7, #4]
 802dc04:	681a      	ldr	r2, [r3, #0]
 802dc06:	687b      	ldr	r3, [r7, #4]
 802dc08:	3304      	adds	r3, #4
 802dc0a:	4619      	mov	r1, r3
 802dc0c:	4610      	mov	r0, r2
 802dc0e:	f000 f925 	bl	802de5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 802dc12:	687b      	ldr	r3, [r7, #4]
 802dc14:	2201      	movs	r2, #1
 802dc16:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 802dc1a:	687b      	ldr	r3, [r7, #4]
 802dc1c:	2201      	movs	r2, #1
 802dc1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 802dc22:	687b      	ldr	r3, [r7, #4]
 802dc24:	2201      	movs	r2, #1
 802dc26:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 802dc2a:	687b      	ldr	r3, [r7, #4]
 802dc2c:	2201      	movs	r2, #1
 802dc2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 802dc32:	687b      	ldr	r3, [r7, #4]
 802dc34:	2201      	movs	r2, #1
 802dc36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 802dc3a:	687b      	ldr	r3, [r7, #4]
 802dc3c:	2201      	movs	r2, #1
 802dc3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 802dc42:	687b      	ldr	r3, [r7, #4]
 802dc44:	2201      	movs	r2, #1
 802dc46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 802dc4a:	687b      	ldr	r3, [r7, #4]
 802dc4c:	2201      	movs	r2, #1
 802dc4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 802dc52:	687b      	ldr	r3, [r7, #4]
 802dc54:	2201      	movs	r2, #1
 802dc56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 802dc5a:	687b      	ldr	r3, [r7, #4]
 802dc5c:	2201      	movs	r2, #1
 802dc5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 802dc62:	2300      	movs	r3, #0
}
 802dc64:	4618      	mov	r0, r3
 802dc66:	3708      	adds	r7, #8
 802dc68:	46bd      	mov	sp, r7
 802dc6a:	bd80      	pop	{r7, pc}

0802dc6c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 802dc6c:	b580      	push	{r7, lr}
 802dc6e:	b086      	sub	sp, #24
 802dc70:	af00      	add	r7, sp, #0
 802dc72:	60f8      	str	r0, [r7, #12]
 802dc74:	60b9      	str	r1, [r7, #8]
 802dc76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 802dc78:	2300      	movs	r3, #0
 802dc7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 802dc7c:	68fb      	ldr	r3, [r7, #12]
 802dc7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 802dc82:	2b01      	cmp	r3, #1
 802dc84:	d101      	bne.n	802dc8a <HAL_TIM_OC_ConfigChannel+0x1e>
 802dc86:	2302      	movs	r3, #2
 802dc88:	e048      	b.n	802dd1c <HAL_TIM_OC_ConfigChannel+0xb0>
 802dc8a:	68fb      	ldr	r3, [r7, #12]
 802dc8c:	2201      	movs	r2, #1
 802dc8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 802dc92:	687b      	ldr	r3, [r7, #4]
 802dc94:	2b0c      	cmp	r3, #12
 802dc96:	d839      	bhi.n	802dd0c <HAL_TIM_OC_ConfigChannel+0xa0>
 802dc98:	a201      	add	r2, pc, #4	@ (adr r2, 802dca0 <HAL_TIM_OC_ConfigChannel+0x34>)
 802dc9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802dc9e:	bf00      	nop
 802dca0:	0802dcd5 	.word	0x0802dcd5
 802dca4:	0802dd0d 	.word	0x0802dd0d
 802dca8:	0802dd0d 	.word	0x0802dd0d
 802dcac:	0802dd0d 	.word	0x0802dd0d
 802dcb0:	0802dce3 	.word	0x0802dce3
 802dcb4:	0802dd0d 	.word	0x0802dd0d
 802dcb8:	0802dd0d 	.word	0x0802dd0d
 802dcbc:	0802dd0d 	.word	0x0802dd0d
 802dcc0:	0802dcf1 	.word	0x0802dcf1
 802dcc4:	0802dd0d 	.word	0x0802dd0d
 802dcc8:	0802dd0d 	.word	0x0802dd0d
 802dccc:	0802dd0d 	.word	0x0802dd0d
 802dcd0:	0802dcff 	.word	0x0802dcff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 802dcd4:	68fb      	ldr	r3, [r7, #12]
 802dcd6:	681b      	ldr	r3, [r3, #0]
 802dcd8:	68b9      	ldr	r1, [r7, #8]
 802dcda:	4618      	mov	r0, r3
 802dcdc:	f000 f964 	bl	802dfa8 <TIM_OC1_SetConfig>
      break;
 802dce0:	e017      	b.n	802dd12 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 802dce2:	68fb      	ldr	r3, [r7, #12]
 802dce4:	681b      	ldr	r3, [r3, #0]
 802dce6:	68b9      	ldr	r1, [r7, #8]
 802dce8:	4618      	mov	r0, r3
 802dcea:	f000 f9cd 	bl	802e088 <TIM_OC2_SetConfig>
      break;
 802dcee:	e010      	b.n	802dd12 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 802dcf0:	68fb      	ldr	r3, [r7, #12]
 802dcf2:	681b      	ldr	r3, [r3, #0]
 802dcf4:	68b9      	ldr	r1, [r7, #8]
 802dcf6:	4618      	mov	r0, r3
 802dcf8:	f000 fa3c 	bl	802e174 <TIM_OC3_SetConfig>
      break;
 802dcfc:	e009      	b.n	802dd12 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 802dcfe:	68fb      	ldr	r3, [r7, #12]
 802dd00:	681b      	ldr	r3, [r3, #0]
 802dd02:	68b9      	ldr	r1, [r7, #8]
 802dd04:	4618      	mov	r0, r3
 802dd06:	f000 faa9 	bl	802e25c <TIM_OC4_SetConfig>
      break;
 802dd0a:	e002      	b.n	802dd12 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 802dd0c:	2301      	movs	r3, #1
 802dd0e:	75fb      	strb	r3, [r7, #23]
      break;
 802dd10:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 802dd12:	68fb      	ldr	r3, [r7, #12]
 802dd14:	2200      	movs	r2, #0
 802dd16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 802dd1a:	7dfb      	ldrb	r3, [r7, #23]
}
 802dd1c:	4618      	mov	r0, r3
 802dd1e:	3718      	adds	r7, #24
 802dd20:	46bd      	mov	sp, r7
 802dd22:	bd80      	pop	{r7, pc}

0802dd24 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 802dd24:	b580      	push	{r7, lr}
 802dd26:	b086      	sub	sp, #24
 802dd28:	af00      	add	r7, sp, #0
 802dd2a:	60f8      	str	r0, [r7, #12]
 802dd2c:	60b9      	str	r1, [r7, #8]
 802dd2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 802dd30:	2300      	movs	r3, #0
 802dd32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 802dd34:	68fb      	ldr	r3, [r7, #12]
 802dd36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 802dd3a:	2b01      	cmp	r3, #1
 802dd3c:	d101      	bne.n	802dd42 <HAL_TIM_IC_ConfigChannel+0x1e>
 802dd3e:	2302      	movs	r3, #2
 802dd40:	e088      	b.n	802de54 <HAL_TIM_IC_ConfigChannel+0x130>
 802dd42:	68fb      	ldr	r3, [r7, #12]
 802dd44:	2201      	movs	r2, #1
 802dd46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 802dd4a:	687b      	ldr	r3, [r7, #4]
 802dd4c:	2b00      	cmp	r3, #0
 802dd4e:	d11b      	bne.n	802dd88 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 802dd50:	68fb      	ldr	r3, [r7, #12]
 802dd52:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 802dd54:	68bb      	ldr	r3, [r7, #8]
 802dd56:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 802dd58:	68bb      	ldr	r3, [r7, #8]
 802dd5a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 802dd5c:	68bb      	ldr	r3, [r7, #8]
 802dd5e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 802dd60:	f000 fad2 	bl	802e308 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 802dd64:	68fb      	ldr	r3, [r7, #12]
 802dd66:	681b      	ldr	r3, [r3, #0]
 802dd68:	699a      	ldr	r2, [r3, #24]
 802dd6a:	68fb      	ldr	r3, [r7, #12]
 802dd6c:	681b      	ldr	r3, [r3, #0]
 802dd6e:	f022 020c 	bic.w	r2, r2, #12
 802dd72:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 802dd74:	68fb      	ldr	r3, [r7, #12]
 802dd76:	681b      	ldr	r3, [r3, #0]
 802dd78:	6999      	ldr	r1, [r3, #24]
 802dd7a:	68bb      	ldr	r3, [r7, #8]
 802dd7c:	689a      	ldr	r2, [r3, #8]
 802dd7e:	68fb      	ldr	r3, [r7, #12]
 802dd80:	681b      	ldr	r3, [r3, #0]
 802dd82:	430a      	orrs	r2, r1
 802dd84:	619a      	str	r2, [r3, #24]
 802dd86:	e060      	b.n	802de4a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 802dd88:	687b      	ldr	r3, [r7, #4]
 802dd8a:	2b04      	cmp	r3, #4
 802dd8c:	d11c      	bne.n	802ddc8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 802dd8e:	68fb      	ldr	r3, [r7, #12]
 802dd90:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 802dd92:	68bb      	ldr	r3, [r7, #8]
 802dd94:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 802dd96:	68bb      	ldr	r3, [r7, #8]
 802dd98:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 802dd9a:	68bb      	ldr	r3, [r7, #8]
 802dd9c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 802dd9e:	f000 fb27 	bl	802e3f0 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 802dda2:	68fb      	ldr	r3, [r7, #12]
 802dda4:	681b      	ldr	r3, [r3, #0]
 802dda6:	699a      	ldr	r2, [r3, #24]
 802dda8:	68fb      	ldr	r3, [r7, #12]
 802ddaa:	681b      	ldr	r3, [r3, #0]
 802ddac:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 802ddb0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 802ddb2:	68fb      	ldr	r3, [r7, #12]
 802ddb4:	681b      	ldr	r3, [r3, #0]
 802ddb6:	6999      	ldr	r1, [r3, #24]
 802ddb8:	68bb      	ldr	r3, [r7, #8]
 802ddba:	689b      	ldr	r3, [r3, #8]
 802ddbc:	021a      	lsls	r2, r3, #8
 802ddbe:	68fb      	ldr	r3, [r7, #12]
 802ddc0:	681b      	ldr	r3, [r3, #0]
 802ddc2:	430a      	orrs	r2, r1
 802ddc4:	619a      	str	r2, [r3, #24]
 802ddc6:	e040      	b.n	802de4a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 802ddc8:	687b      	ldr	r3, [r7, #4]
 802ddca:	2b08      	cmp	r3, #8
 802ddcc:	d11b      	bne.n	802de06 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 802ddce:	68fb      	ldr	r3, [r7, #12]
 802ddd0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 802ddd2:	68bb      	ldr	r3, [r7, #8]
 802ddd4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 802ddd6:	68bb      	ldr	r3, [r7, #8]
 802ddd8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 802ddda:	68bb      	ldr	r3, [r7, #8]
 802dddc:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 802ddde:	f000 fb44 	bl	802e46a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 802dde2:	68fb      	ldr	r3, [r7, #12]
 802dde4:	681b      	ldr	r3, [r3, #0]
 802dde6:	69da      	ldr	r2, [r3, #28]
 802dde8:	68fb      	ldr	r3, [r7, #12]
 802ddea:	681b      	ldr	r3, [r3, #0]
 802ddec:	f022 020c 	bic.w	r2, r2, #12
 802ddf0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 802ddf2:	68fb      	ldr	r3, [r7, #12]
 802ddf4:	681b      	ldr	r3, [r3, #0]
 802ddf6:	69d9      	ldr	r1, [r3, #28]
 802ddf8:	68bb      	ldr	r3, [r7, #8]
 802ddfa:	689a      	ldr	r2, [r3, #8]
 802ddfc:	68fb      	ldr	r3, [r7, #12]
 802ddfe:	681b      	ldr	r3, [r3, #0]
 802de00:	430a      	orrs	r2, r1
 802de02:	61da      	str	r2, [r3, #28]
 802de04:	e021      	b.n	802de4a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 802de06:	687b      	ldr	r3, [r7, #4]
 802de08:	2b0c      	cmp	r3, #12
 802de0a:	d11c      	bne.n	802de46 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 802de0c:	68fb      	ldr	r3, [r7, #12]
 802de0e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 802de10:	68bb      	ldr	r3, [r7, #8]
 802de12:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 802de14:	68bb      	ldr	r3, [r7, #8]
 802de16:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 802de18:	68bb      	ldr	r3, [r7, #8]
 802de1a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 802de1c:	f000 fb61 	bl	802e4e2 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 802de20:	68fb      	ldr	r3, [r7, #12]
 802de22:	681b      	ldr	r3, [r3, #0]
 802de24:	69da      	ldr	r2, [r3, #28]
 802de26:	68fb      	ldr	r3, [r7, #12]
 802de28:	681b      	ldr	r3, [r3, #0]
 802de2a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 802de2e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 802de30:	68fb      	ldr	r3, [r7, #12]
 802de32:	681b      	ldr	r3, [r3, #0]
 802de34:	69d9      	ldr	r1, [r3, #28]
 802de36:	68bb      	ldr	r3, [r7, #8]
 802de38:	689b      	ldr	r3, [r3, #8]
 802de3a:	021a      	lsls	r2, r3, #8
 802de3c:	68fb      	ldr	r3, [r7, #12]
 802de3e:	681b      	ldr	r3, [r3, #0]
 802de40:	430a      	orrs	r2, r1
 802de42:	61da      	str	r2, [r3, #28]
 802de44:	e001      	b.n	802de4a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 802de46:	2301      	movs	r3, #1
 802de48:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 802de4a:	68fb      	ldr	r3, [r7, #12]
 802de4c:	2200      	movs	r2, #0
 802de4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 802de52:	7dfb      	ldrb	r3, [r7, #23]
}
 802de54:	4618      	mov	r0, r3
 802de56:	3718      	adds	r7, #24
 802de58:	46bd      	mov	sp, r7
 802de5a:	bd80      	pop	{r7, pc}

0802de5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 802de5c:	b480      	push	{r7}
 802de5e:	b085      	sub	sp, #20
 802de60:	af00      	add	r7, sp, #0
 802de62:	6078      	str	r0, [r7, #4]
 802de64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 802de66:	687b      	ldr	r3, [r7, #4]
 802de68:	681b      	ldr	r3, [r3, #0]
 802de6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 802de6c:	687b      	ldr	r3, [r7, #4]
 802de6e:	4a43      	ldr	r2, [pc, #268]	@ (802df7c <TIM_Base_SetConfig+0x120>)
 802de70:	4293      	cmp	r3, r2
 802de72:	d013      	beq.n	802de9c <TIM_Base_SetConfig+0x40>
 802de74:	687b      	ldr	r3, [r7, #4]
 802de76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802de7a:	d00f      	beq.n	802de9c <TIM_Base_SetConfig+0x40>
 802de7c:	687b      	ldr	r3, [r7, #4]
 802de7e:	4a40      	ldr	r2, [pc, #256]	@ (802df80 <TIM_Base_SetConfig+0x124>)
 802de80:	4293      	cmp	r3, r2
 802de82:	d00b      	beq.n	802de9c <TIM_Base_SetConfig+0x40>
 802de84:	687b      	ldr	r3, [r7, #4]
 802de86:	4a3f      	ldr	r2, [pc, #252]	@ (802df84 <TIM_Base_SetConfig+0x128>)
 802de88:	4293      	cmp	r3, r2
 802de8a:	d007      	beq.n	802de9c <TIM_Base_SetConfig+0x40>
 802de8c:	687b      	ldr	r3, [r7, #4]
 802de8e:	4a3e      	ldr	r2, [pc, #248]	@ (802df88 <TIM_Base_SetConfig+0x12c>)
 802de90:	4293      	cmp	r3, r2
 802de92:	d003      	beq.n	802de9c <TIM_Base_SetConfig+0x40>
 802de94:	687b      	ldr	r3, [r7, #4]
 802de96:	4a3d      	ldr	r2, [pc, #244]	@ (802df8c <TIM_Base_SetConfig+0x130>)
 802de98:	4293      	cmp	r3, r2
 802de9a:	d108      	bne.n	802deae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 802de9c:	68fb      	ldr	r3, [r7, #12]
 802de9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802dea2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 802dea4:	683b      	ldr	r3, [r7, #0]
 802dea6:	685b      	ldr	r3, [r3, #4]
 802dea8:	68fa      	ldr	r2, [r7, #12]
 802deaa:	4313      	orrs	r3, r2
 802deac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 802deae:	687b      	ldr	r3, [r7, #4]
 802deb0:	4a32      	ldr	r2, [pc, #200]	@ (802df7c <TIM_Base_SetConfig+0x120>)
 802deb2:	4293      	cmp	r3, r2
 802deb4:	d02b      	beq.n	802df0e <TIM_Base_SetConfig+0xb2>
 802deb6:	687b      	ldr	r3, [r7, #4]
 802deb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802debc:	d027      	beq.n	802df0e <TIM_Base_SetConfig+0xb2>
 802debe:	687b      	ldr	r3, [r7, #4]
 802dec0:	4a2f      	ldr	r2, [pc, #188]	@ (802df80 <TIM_Base_SetConfig+0x124>)
 802dec2:	4293      	cmp	r3, r2
 802dec4:	d023      	beq.n	802df0e <TIM_Base_SetConfig+0xb2>
 802dec6:	687b      	ldr	r3, [r7, #4]
 802dec8:	4a2e      	ldr	r2, [pc, #184]	@ (802df84 <TIM_Base_SetConfig+0x128>)
 802deca:	4293      	cmp	r3, r2
 802decc:	d01f      	beq.n	802df0e <TIM_Base_SetConfig+0xb2>
 802dece:	687b      	ldr	r3, [r7, #4]
 802ded0:	4a2d      	ldr	r2, [pc, #180]	@ (802df88 <TIM_Base_SetConfig+0x12c>)
 802ded2:	4293      	cmp	r3, r2
 802ded4:	d01b      	beq.n	802df0e <TIM_Base_SetConfig+0xb2>
 802ded6:	687b      	ldr	r3, [r7, #4]
 802ded8:	4a2c      	ldr	r2, [pc, #176]	@ (802df8c <TIM_Base_SetConfig+0x130>)
 802deda:	4293      	cmp	r3, r2
 802dedc:	d017      	beq.n	802df0e <TIM_Base_SetConfig+0xb2>
 802dede:	687b      	ldr	r3, [r7, #4]
 802dee0:	4a2b      	ldr	r2, [pc, #172]	@ (802df90 <TIM_Base_SetConfig+0x134>)
 802dee2:	4293      	cmp	r3, r2
 802dee4:	d013      	beq.n	802df0e <TIM_Base_SetConfig+0xb2>
 802dee6:	687b      	ldr	r3, [r7, #4]
 802dee8:	4a2a      	ldr	r2, [pc, #168]	@ (802df94 <TIM_Base_SetConfig+0x138>)
 802deea:	4293      	cmp	r3, r2
 802deec:	d00f      	beq.n	802df0e <TIM_Base_SetConfig+0xb2>
 802deee:	687b      	ldr	r3, [r7, #4]
 802def0:	4a29      	ldr	r2, [pc, #164]	@ (802df98 <TIM_Base_SetConfig+0x13c>)
 802def2:	4293      	cmp	r3, r2
 802def4:	d00b      	beq.n	802df0e <TIM_Base_SetConfig+0xb2>
 802def6:	687b      	ldr	r3, [r7, #4]
 802def8:	4a28      	ldr	r2, [pc, #160]	@ (802df9c <TIM_Base_SetConfig+0x140>)
 802defa:	4293      	cmp	r3, r2
 802defc:	d007      	beq.n	802df0e <TIM_Base_SetConfig+0xb2>
 802defe:	687b      	ldr	r3, [r7, #4]
 802df00:	4a27      	ldr	r2, [pc, #156]	@ (802dfa0 <TIM_Base_SetConfig+0x144>)
 802df02:	4293      	cmp	r3, r2
 802df04:	d003      	beq.n	802df0e <TIM_Base_SetConfig+0xb2>
 802df06:	687b      	ldr	r3, [r7, #4]
 802df08:	4a26      	ldr	r2, [pc, #152]	@ (802dfa4 <TIM_Base_SetConfig+0x148>)
 802df0a:	4293      	cmp	r3, r2
 802df0c:	d108      	bne.n	802df20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 802df0e:	68fb      	ldr	r3, [r7, #12]
 802df10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802df14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 802df16:	683b      	ldr	r3, [r7, #0]
 802df18:	68db      	ldr	r3, [r3, #12]
 802df1a:	68fa      	ldr	r2, [r7, #12]
 802df1c:	4313      	orrs	r3, r2
 802df1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 802df20:	68fb      	ldr	r3, [r7, #12]
 802df22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 802df26:	683b      	ldr	r3, [r7, #0]
 802df28:	695b      	ldr	r3, [r3, #20]
 802df2a:	4313      	orrs	r3, r2
 802df2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 802df2e:	683b      	ldr	r3, [r7, #0]
 802df30:	689a      	ldr	r2, [r3, #8]
 802df32:	687b      	ldr	r3, [r7, #4]
 802df34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 802df36:	683b      	ldr	r3, [r7, #0]
 802df38:	681a      	ldr	r2, [r3, #0]
 802df3a:	687b      	ldr	r3, [r7, #4]
 802df3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 802df3e:	687b      	ldr	r3, [r7, #4]
 802df40:	4a0e      	ldr	r2, [pc, #56]	@ (802df7c <TIM_Base_SetConfig+0x120>)
 802df42:	4293      	cmp	r3, r2
 802df44:	d003      	beq.n	802df4e <TIM_Base_SetConfig+0xf2>
 802df46:	687b      	ldr	r3, [r7, #4]
 802df48:	4a10      	ldr	r2, [pc, #64]	@ (802df8c <TIM_Base_SetConfig+0x130>)
 802df4a:	4293      	cmp	r3, r2
 802df4c:	d103      	bne.n	802df56 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 802df4e:	683b      	ldr	r3, [r7, #0]
 802df50:	691a      	ldr	r2, [r3, #16]
 802df52:	687b      	ldr	r3, [r7, #4]
 802df54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 802df56:	687b      	ldr	r3, [r7, #4]
 802df58:	681b      	ldr	r3, [r3, #0]
 802df5a:	f043 0204 	orr.w	r2, r3, #4
 802df5e:	687b      	ldr	r3, [r7, #4]
 802df60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 802df62:	687b      	ldr	r3, [r7, #4]
 802df64:	2201      	movs	r2, #1
 802df66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 802df68:	687b      	ldr	r3, [r7, #4]
 802df6a:	68fa      	ldr	r2, [r7, #12]
 802df6c:	601a      	str	r2, [r3, #0]
}
 802df6e:	bf00      	nop
 802df70:	3714      	adds	r7, #20
 802df72:	46bd      	mov	sp, r7
 802df74:	f85d 7b04 	ldr.w	r7, [sp], #4
 802df78:	4770      	bx	lr
 802df7a:	bf00      	nop
 802df7c:	40010000 	.word	0x40010000
 802df80:	40000400 	.word	0x40000400
 802df84:	40000800 	.word	0x40000800
 802df88:	40000c00 	.word	0x40000c00
 802df8c:	40010400 	.word	0x40010400
 802df90:	40014000 	.word	0x40014000
 802df94:	40014400 	.word	0x40014400
 802df98:	40014800 	.word	0x40014800
 802df9c:	40001800 	.word	0x40001800
 802dfa0:	40001c00 	.word	0x40001c00
 802dfa4:	40002000 	.word	0x40002000

0802dfa8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 802dfa8:	b480      	push	{r7}
 802dfaa:	b087      	sub	sp, #28
 802dfac:	af00      	add	r7, sp, #0
 802dfae:	6078      	str	r0, [r7, #4]
 802dfb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802dfb2:	687b      	ldr	r3, [r7, #4]
 802dfb4:	6a1b      	ldr	r3, [r3, #32]
 802dfb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 802dfb8:	687b      	ldr	r3, [r7, #4]
 802dfba:	6a1b      	ldr	r3, [r3, #32]
 802dfbc:	f023 0201 	bic.w	r2, r3, #1
 802dfc0:	687b      	ldr	r3, [r7, #4]
 802dfc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802dfc4:	687b      	ldr	r3, [r7, #4]
 802dfc6:	685b      	ldr	r3, [r3, #4]
 802dfc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 802dfca:	687b      	ldr	r3, [r7, #4]
 802dfcc:	699b      	ldr	r3, [r3, #24]
 802dfce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 802dfd0:	68fb      	ldr	r3, [r7, #12]
 802dfd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802dfd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 802dfd8:	68fb      	ldr	r3, [r7, #12]
 802dfda:	f023 0303 	bic.w	r3, r3, #3
 802dfde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 802dfe0:	683b      	ldr	r3, [r7, #0]
 802dfe2:	681b      	ldr	r3, [r3, #0]
 802dfe4:	68fa      	ldr	r2, [r7, #12]
 802dfe6:	4313      	orrs	r3, r2
 802dfe8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 802dfea:	697b      	ldr	r3, [r7, #20]
 802dfec:	f023 0302 	bic.w	r3, r3, #2
 802dff0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 802dff2:	683b      	ldr	r3, [r7, #0]
 802dff4:	689b      	ldr	r3, [r3, #8]
 802dff6:	697a      	ldr	r2, [r7, #20]
 802dff8:	4313      	orrs	r3, r2
 802dffa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 802dffc:	687b      	ldr	r3, [r7, #4]
 802dffe:	4a20      	ldr	r2, [pc, #128]	@ (802e080 <TIM_OC1_SetConfig+0xd8>)
 802e000:	4293      	cmp	r3, r2
 802e002:	d003      	beq.n	802e00c <TIM_OC1_SetConfig+0x64>
 802e004:	687b      	ldr	r3, [r7, #4]
 802e006:	4a1f      	ldr	r2, [pc, #124]	@ (802e084 <TIM_OC1_SetConfig+0xdc>)
 802e008:	4293      	cmp	r3, r2
 802e00a:	d10c      	bne.n	802e026 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 802e00c:	697b      	ldr	r3, [r7, #20]
 802e00e:	f023 0308 	bic.w	r3, r3, #8
 802e012:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 802e014:	683b      	ldr	r3, [r7, #0]
 802e016:	68db      	ldr	r3, [r3, #12]
 802e018:	697a      	ldr	r2, [r7, #20]
 802e01a:	4313      	orrs	r3, r2
 802e01c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 802e01e:	697b      	ldr	r3, [r7, #20]
 802e020:	f023 0304 	bic.w	r3, r3, #4
 802e024:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802e026:	687b      	ldr	r3, [r7, #4]
 802e028:	4a15      	ldr	r2, [pc, #84]	@ (802e080 <TIM_OC1_SetConfig+0xd8>)
 802e02a:	4293      	cmp	r3, r2
 802e02c:	d003      	beq.n	802e036 <TIM_OC1_SetConfig+0x8e>
 802e02e:	687b      	ldr	r3, [r7, #4]
 802e030:	4a14      	ldr	r2, [pc, #80]	@ (802e084 <TIM_OC1_SetConfig+0xdc>)
 802e032:	4293      	cmp	r3, r2
 802e034:	d111      	bne.n	802e05a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 802e036:	693b      	ldr	r3, [r7, #16]
 802e038:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 802e03c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 802e03e:	693b      	ldr	r3, [r7, #16]
 802e040:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 802e044:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 802e046:	683b      	ldr	r3, [r7, #0]
 802e048:	695b      	ldr	r3, [r3, #20]
 802e04a:	693a      	ldr	r2, [r7, #16]
 802e04c:	4313      	orrs	r3, r2
 802e04e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 802e050:	683b      	ldr	r3, [r7, #0]
 802e052:	699b      	ldr	r3, [r3, #24]
 802e054:	693a      	ldr	r2, [r7, #16]
 802e056:	4313      	orrs	r3, r2
 802e058:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802e05a:	687b      	ldr	r3, [r7, #4]
 802e05c:	693a      	ldr	r2, [r7, #16]
 802e05e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 802e060:	687b      	ldr	r3, [r7, #4]
 802e062:	68fa      	ldr	r2, [r7, #12]
 802e064:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 802e066:	683b      	ldr	r3, [r7, #0]
 802e068:	685a      	ldr	r2, [r3, #4]
 802e06a:	687b      	ldr	r3, [r7, #4]
 802e06c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802e06e:	687b      	ldr	r3, [r7, #4]
 802e070:	697a      	ldr	r2, [r7, #20]
 802e072:	621a      	str	r2, [r3, #32]
}
 802e074:	bf00      	nop
 802e076:	371c      	adds	r7, #28
 802e078:	46bd      	mov	sp, r7
 802e07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e07e:	4770      	bx	lr
 802e080:	40010000 	.word	0x40010000
 802e084:	40010400 	.word	0x40010400

0802e088 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 802e088:	b480      	push	{r7}
 802e08a:	b087      	sub	sp, #28
 802e08c:	af00      	add	r7, sp, #0
 802e08e:	6078      	str	r0, [r7, #4]
 802e090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802e092:	687b      	ldr	r3, [r7, #4]
 802e094:	6a1b      	ldr	r3, [r3, #32]
 802e096:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 802e098:	687b      	ldr	r3, [r7, #4]
 802e09a:	6a1b      	ldr	r3, [r3, #32]
 802e09c:	f023 0210 	bic.w	r2, r3, #16
 802e0a0:	687b      	ldr	r3, [r7, #4]
 802e0a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802e0a4:	687b      	ldr	r3, [r7, #4]
 802e0a6:	685b      	ldr	r3, [r3, #4]
 802e0a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 802e0aa:	687b      	ldr	r3, [r7, #4]
 802e0ac:	699b      	ldr	r3, [r3, #24]
 802e0ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 802e0b0:	68fb      	ldr	r3, [r7, #12]
 802e0b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 802e0b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 802e0b8:	68fb      	ldr	r3, [r7, #12]
 802e0ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802e0be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 802e0c0:	683b      	ldr	r3, [r7, #0]
 802e0c2:	681b      	ldr	r3, [r3, #0]
 802e0c4:	021b      	lsls	r3, r3, #8
 802e0c6:	68fa      	ldr	r2, [r7, #12]
 802e0c8:	4313      	orrs	r3, r2
 802e0ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 802e0cc:	697b      	ldr	r3, [r7, #20]
 802e0ce:	f023 0320 	bic.w	r3, r3, #32
 802e0d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 802e0d4:	683b      	ldr	r3, [r7, #0]
 802e0d6:	689b      	ldr	r3, [r3, #8]
 802e0d8:	011b      	lsls	r3, r3, #4
 802e0da:	697a      	ldr	r2, [r7, #20]
 802e0dc:	4313      	orrs	r3, r2
 802e0de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 802e0e0:	687b      	ldr	r3, [r7, #4]
 802e0e2:	4a22      	ldr	r2, [pc, #136]	@ (802e16c <TIM_OC2_SetConfig+0xe4>)
 802e0e4:	4293      	cmp	r3, r2
 802e0e6:	d003      	beq.n	802e0f0 <TIM_OC2_SetConfig+0x68>
 802e0e8:	687b      	ldr	r3, [r7, #4]
 802e0ea:	4a21      	ldr	r2, [pc, #132]	@ (802e170 <TIM_OC2_SetConfig+0xe8>)
 802e0ec:	4293      	cmp	r3, r2
 802e0ee:	d10d      	bne.n	802e10c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 802e0f0:	697b      	ldr	r3, [r7, #20]
 802e0f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 802e0f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 802e0f8:	683b      	ldr	r3, [r7, #0]
 802e0fa:	68db      	ldr	r3, [r3, #12]
 802e0fc:	011b      	lsls	r3, r3, #4
 802e0fe:	697a      	ldr	r2, [r7, #20]
 802e100:	4313      	orrs	r3, r2
 802e102:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 802e104:	697b      	ldr	r3, [r7, #20]
 802e106:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 802e10a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802e10c:	687b      	ldr	r3, [r7, #4]
 802e10e:	4a17      	ldr	r2, [pc, #92]	@ (802e16c <TIM_OC2_SetConfig+0xe4>)
 802e110:	4293      	cmp	r3, r2
 802e112:	d003      	beq.n	802e11c <TIM_OC2_SetConfig+0x94>
 802e114:	687b      	ldr	r3, [r7, #4]
 802e116:	4a16      	ldr	r2, [pc, #88]	@ (802e170 <TIM_OC2_SetConfig+0xe8>)
 802e118:	4293      	cmp	r3, r2
 802e11a:	d113      	bne.n	802e144 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 802e11c:	693b      	ldr	r3, [r7, #16]
 802e11e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 802e122:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 802e124:	693b      	ldr	r3, [r7, #16]
 802e126:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 802e12a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 802e12c:	683b      	ldr	r3, [r7, #0]
 802e12e:	695b      	ldr	r3, [r3, #20]
 802e130:	009b      	lsls	r3, r3, #2
 802e132:	693a      	ldr	r2, [r7, #16]
 802e134:	4313      	orrs	r3, r2
 802e136:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 802e138:	683b      	ldr	r3, [r7, #0]
 802e13a:	699b      	ldr	r3, [r3, #24]
 802e13c:	009b      	lsls	r3, r3, #2
 802e13e:	693a      	ldr	r2, [r7, #16]
 802e140:	4313      	orrs	r3, r2
 802e142:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802e144:	687b      	ldr	r3, [r7, #4]
 802e146:	693a      	ldr	r2, [r7, #16]
 802e148:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 802e14a:	687b      	ldr	r3, [r7, #4]
 802e14c:	68fa      	ldr	r2, [r7, #12]
 802e14e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 802e150:	683b      	ldr	r3, [r7, #0]
 802e152:	685a      	ldr	r2, [r3, #4]
 802e154:	687b      	ldr	r3, [r7, #4]
 802e156:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802e158:	687b      	ldr	r3, [r7, #4]
 802e15a:	697a      	ldr	r2, [r7, #20]
 802e15c:	621a      	str	r2, [r3, #32]
}
 802e15e:	bf00      	nop
 802e160:	371c      	adds	r7, #28
 802e162:	46bd      	mov	sp, r7
 802e164:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e168:	4770      	bx	lr
 802e16a:	bf00      	nop
 802e16c:	40010000 	.word	0x40010000
 802e170:	40010400 	.word	0x40010400

0802e174 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 802e174:	b480      	push	{r7}
 802e176:	b087      	sub	sp, #28
 802e178:	af00      	add	r7, sp, #0
 802e17a:	6078      	str	r0, [r7, #4]
 802e17c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802e17e:	687b      	ldr	r3, [r7, #4]
 802e180:	6a1b      	ldr	r3, [r3, #32]
 802e182:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 802e184:	687b      	ldr	r3, [r7, #4]
 802e186:	6a1b      	ldr	r3, [r3, #32]
 802e188:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 802e18c:	687b      	ldr	r3, [r7, #4]
 802e18e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802e190:	687b      	ldr	r3, [r7, #4]
 802e192:	685b      	ldr	r3, [r3, #4]
 802e194:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 802e196:	687b      	ldr	r3, [r7, #4]
 802e198:	69db      	ldr	r3, [r3, #28]
 802e19a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 802e19c:	68fb      	ldr	r3, [r7, #12]
 802e19e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802e1a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 802e1a4:	68fb      	ldr	r3, [r7, #12]
 802e1a6:	f023 0303 	bic.w	r3, r3, #3
 802e1aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 802e1ac:	683b      	ldr	r3, [r7, #0]
 802e1ae:	681b      	ldr	r3, [r3, #0]
 802e1b0:	68fa      	ldr	r2, [r7, #12]
 802e1b2:	4313      	orrs	r3, r2
 802e1b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 802e1b6:	697b      	ldr	r3, [r7, #20]
 802e1b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 802e1bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 802e1be:	683b      	ldr	r3, [r7, #0]
 802e1c0:	689b      	ldr	r3, [r3, #8]
 802e1c2:	021b      	lsls	r3, r3, #8
 802e1c4:	697a      	ldr	r2, [r7, #20]
 802e1c6:	4313      	orrs	r3, r2
 802e1c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 802e1ca:	687b      	ldr	r3, [r7, #4]
 802e1cc:	4a21      	ldr	r2, [pc, #132]	@ (802e254 <TIM_OC3_SetConfig+0xe0>)
 802e1ce:	4293      	cmp	r3, r2
 802e1d0:	d003      	beq.n	802e1da <TIM_OC3_SetConfig+0x66>
 802e1d2:	687b      	ldr	r3, [r7, #4]
 802e1d4:	4a20      	ldr	r2, [pc, #128]	@ (802e258 <TIM_OC3_SetConfig+0xe4>)
 802e1d6:	4293      	cmp	r3, r2
 802e1d8:	d10d      	bne.n	802e1f6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 802e1da:	697b      	ldr	r3, [r7, #20]
 802e1dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 802e1e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 802e1e2:	683b      	ldr	r3, [r7, #0]
 802e1e4:	68db      	ldr	r3, [r3, #12]
 802e1e6:	021b      	lsls	r3, r3, #8
 802e1e8:	697a      	ldr	r2, [r7, #20]
 802e1ea:	4313      	orrs	r3, r2
 802e1ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 802e1ee:	697b      	ldr	r3, [r7, #20]
 802e1f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 802e1f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802e1f6:	687b      	ldr	r3, [r7, #4]
 802e1f8:	4a16      	ldr	r2, [pc, #88]	@ (802e254 <TIM_OC3_SetConfig+0xe0>)
 802e1fa:	4293      	cmp	r3, r2
 802e1fc:	d003      	beq.n	802e206 <TIM_OC3_SetConfig+0x92>
 802e1fe:	687b      	ldr	r3, [r7, #4]
 802e200:	4a15      	ldr	r2, [pc, #84]	@ (802e258 <TIM_OC3_SetConfig+0xe4>)
 802e202:	4293      	cmp	r3, r2
 802e204:	d113      	bne.n	802e22e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 802e206:	693b      	ldr	r3, [r7, #16]
 802e208:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 802e20c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 802e20e:	693b      	ldr	r3, [r7, #16]
 802e210:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 802e214:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 802e216:	683b      	ldr	r3, [r7, #0]
 802e218:	695b      	ldr	r3, [r3, #20]
 802e21a:	011b      	lsls	r3, r3, #4
 802e21c:	693a      	ldr	r2, [r7, #16]
 802e21e:	4313      	orrs	r3, r2
 802e220:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 802e222:	683b      	ldr	r3, [r7, #0]
 802e224:	699b      	ldr	r3, [r3, #24]
 802e226:	011b      	lsls	r3, r3, #4
 802e228:	693a      	ldr	r2, [r7, #16]
 802e22a:	4313      	orrs	r3, r2
 802e22c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802e22e:	687b      	ldr	r3, [r7, #4]
 802e230:	693a      	ldr	r2, [r7, #16]
 802e232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 802e234:	687b      	ldr	r3, [r7, #4]
 802e236:	68fa      	ldr	r2, [r7, #12]
 802e238:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 802e23a:	683b      	ldr	r3, [r7, #0]
 802e23c:	685a      	ldr	r2, [r3, #4]
 802e23e:	687b      	ldr	r3, [r7, #4]
 802e240:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802e242:	687b      	ldr	r3, [r7, #4]
 802e244:	697a      	ldr	r2, [r7, #20]
 802e246:	621a      	str	r2, [r3, #32]
}
 802e248:	bf00      	nop
 802e24a:	371c      	adds	r7, #28
 802e24c:	46bd      	mov	sp, r7
 802e24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e252:	4770      	bx	lr
 802e254:	40010000 	.word	0x40010000
 802e258:	40010400 	.word	0x40010400

0802e25c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 802e25c:	b480      	push	{r7}
 802e25e:	b087      	sub	sp, #28
 802e260:	af00      	add	r7, sp, #0
 802e262:	6078      	str	r0, [r7, #4]
 802e264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802e266:	687b      	ldr	r3, [r7, #4]
 802e268:	6a1b      	ldr	r3, [r3, #32]
 802e26a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 802e26c:	687b      	ldr	r3, [r7, #4]
 802e26e:	6a1b      	ldr	r3, [r3, #32]
 802e270:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 802e274:	687b      	ldr	r3, [r7, #4]
 802e276:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802e278:	687b      	ldr	r3, [r7, #4]
 802e27a:	685b      	ldr	r3, [r3, #4]
 802e27c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 802e27e:	687b      	ldr	r3, [r7, #4]
 802e280:	69db      	ldr	r3, [r3, #28]
 802e282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 802e284:	68fb      	ldr	r3, [r7, #12]
 802e286:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 802e28a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 802e28c:	68fb      	ldr	r3, [r7, #12]
 802e28e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802e292:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 802e294:	683b      	ldr	r3, [r7, #0]
 802e296:	681b      	ldr	r3, [r3, #0]
 802e298:	021b      	lsls	r3, r3, #8
 802e29a:	68fa      	ldr	r2, [r7, #12]
 802e29c:	4313      	orrs	r3, r2
 802e29e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 802e2a0:	693b      	ldr	r3, [r7, #16]
 802e2a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 802e2a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 802e2a8:	683b      	ldr	r3, [r7, #0]
 802e2aa:	689b      	ldr	r3, [r3, #8]
 802e2ac:	031b      	lsls	r3, r3, #12
 802e2ae:	693a      	ldr	r2, [r7, #16]
 802e2b0:	4313      	orrs	r3, r2
 802e2b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802e2b4:	687b      	ldr	r3, [r7, #4]
 802e2b6:	4a12      	ldr	r2, [pc, #72]	@ (802e300 <TIM_OC4_SetConfig+0xa4>)
 802e2b8:	4293      	cmp	r3, r2
 802e2ba:	d003      	beq.n	802e2c4 <TIM_OC4_SetConfig+0x68>
 802e2bc:	687b      	ldr	r3, [r7, #4]
 802e2be:	4a11      	ldr	r2, [pc, #68]	@ (802e304 <TIM_OC4_SetConfig+0xa8>)
 802e2c0:	4293      	cmp	r3, r2
 802e2c2:	d109      	bne.n	802e2d8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 802e2c4:	697b      	ldr	r3, [r7, #20]
 802e2c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 802e2ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 802e2cc:	683b      	ldr	r3, [r7, #0]
 802e2ce:	695b      	ldr	r3, [r3, #20]
 802e2d0:	019b      	lsls	r3, r3, #6
 802e2d2:	697a      	ldr	r2, [r7, #20]
 802e2d4:	4313      	orrs	r3, r2
 802e2d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802e2d8:	687b      	ldr	r3, [r7, #4]
 802e2da:	697a      	ldr	r2, [r7, #20]
 802e2dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 802e2de:	687b      	ldr	r3, [r7, #4]
 802e2e0:	68fa      	ldr	r2, [r7, #12]
 802e2e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 802e2e4:	683b      	ldr	r3, [r7, #0]
 802e2e6:	685a      	ldr	r2, [r3, #4]
 802e2e8:	687b      	ldr	r3, [r7, #4]
 802e2ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802e2ec:	687b      	ldr	r3, [r7, #4]
 802e2ee:	693a      	ldr	r2, [r7, #16]
 802e2f0:	621a      	str	r2, [r3, #32]
}
 802e2f2:	bf00      	nop
 802e2f4:	371c      	adds	r7, #28
 802e2f6:	46bd      	mov	sp, r7
 802e2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e2fc:	4770      	bx	lr
 802e2fe:	bf00      	nop
 802e300:	40010000 	.word	0x40010000
 802e304:	40010400 	.word	0x40010400

0802e308 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 802e308:	b480      	push	{r7}
 802e30a:	b087      	sub	sp, #28
 802e30c:	af00      	add	r7, sp, #0
 802e30e:	60f8      	str	r0, [r7, #12]
 802e310:	60b9      	str	r1, [r7, #8]
 802e312:	607a      	str	r2, [r7, #4]
 802e314:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 802e316:	68fb      	ldr	r3, [r7, #12]
 802e318:	6a1b      	ldr	r3, [r3, #32]
 802e31a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 802e31c:	68fb      	ldr	r3, [r7, #12]
 802e31e:	6a1b      	ldr	r3, [r3, #32]
 802e320:	f023 0201 	bic.w	r2, r3, #1
 802e324:	68fb      	ldr	r3, [r7, #12]
 802e326:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 802e328:	68fb      	ldr	r3, [r7, #12]
 802e32a:	699b      	ldr	r3, [r3, #24]
 802e32c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 802e32e:	68fb      	ldr	r3, [r7, #12]
 802e330:	4a28      	ldr	r2, [pc, #160]	@ (802e3d4 <TIM_TI1_SetConfig+0xcc>)
 802e332:	4293      	cmp	r3, r2
 802e334:	d01b      	beq.n	802e36e <TIM_TI1_SetConfig+0x66>
 802e336:	68fb      	ldr	r3, [r7, #12]
 802e338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802e33c:	d017      	beq.n	802e36e <TIM_TI1_SetConfig+0x66>
 802e33e:	68fb      	ldr	r3, [r7, #12]
 802e340:	4a25      	ldr	r2, [pc, #148]	@ (802e3d8 <TIM_TI1_SetConfig+0xd0>)
 802e342:	4293      	cmp	r3, r2
 802e344:	d013      	beq.n	802e36e <TIM_TI1_SetConfig+0x66>
 802e346:	68fb      	ldr	r3, [r7, #12]
 802e348:	4a24      	ldr	r2, [pc, #144]	@ (802e3dc <TIM_TI1_SetConfig+0xd4>)
 802e34a:	4293      	cmp	r3, r2
 802e34c:	d00f      	beq.n	802e36e <TIM_TI1_SetConfig+0x66>
 802e34e:	68fb      	ldr	r3, [r7, #12]
 802e350:	4a23      	ldr	r2, [pc, #140]	@ (802e3e0 <TIM_TI1_SetConfig+0xd8>)
 802e352:	4293      	cmp	r3, r2
 802e354:	d00b      	beq.n	802e36e <TIM_TI1_SetConfig+0x66>
 802e356:	68fb      	ldr	r3, [r7, #12]
 802e358:	4a22      	ldr	r2, [pc, #136]	@ (802e3e4 <TIM_TI1_SetConfig+0xdc>)
 802e35a:	4293      	cmp	r3, r2
 802e35c:	d007      	beq.n	802e36e <TIM_TI1_SetConfig+0x66>
 802e35e:	68fb      	ldr	r3, [r7, #12]
 802e360:	4a21      	ldr	r2, [pc, #132]	@ (802e3e8 <TIM_TI1_SetConfig+0xe0>)
 802e362:	4293      	cmp	r3, r2
 802e364:	d003      	beq.n	802e36e <TIM_TI1_SetConfig+0x66>
 802e366:	68fb      	ldr	r3, [r7, #12]
 802e368:	4a20      	ldr	r2, [pc, #128]	@ (802e3ec <TIM_TI1_SetConfig+0xe4>)
 802e36a:	4293      	cmp	r3, r2
 802e36c:	d101      	bne.n	802e372 <TIM_TI1_SetConfig+0x6a>
 802e36e:	2301      	movs	r3, #1
 802e370:	e000      	b.n	802e374 <TIM_TI1_SetConfig+0x6c>
 802e372:	2300      	movs	r3, #0
 802e374:	2b00      	cmp	r3, #0
 802e376:	d008      	beq.n	802e38a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 802e378:	697b      	ldr	r3, [r7, #20]
 802e37a:	f023 0303 	bic.w	r3, r3, #3
 802e37e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 802e380:	697a      	ldr	r2, [r7, #20]
 802e382:	687b      	ldr	r3, [r7, #4]
 802e384:	4313      	orrs	r3, r2
 802e386:	617b      	str	r3, [r7, #20]
 802e388:	e003      	b.n	802e392 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 802e38a:	697b      	ldr	r3, [r7, #20]
 802e38c:	f043 0301 	orr.w	r3, r3, #1
 802e390:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 802e392:	697b      	ldr	r3, [r7, #20]
 802e394:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 802e398:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 802e39a:	683b      	ldr	r3, [r7, #0]
 802e39c:	011b      	lsls	r3, r3, #4
 802e39e:	b2db      	uxtb	r3, r3
 802e3a0:	697a      	ldr	r2, [r7, #20]
 802e3a2:	4313      	orrs	r3, r2
 802e3a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 802e3a6:	693b      	ldr	r3, [r7, #16]
 802e3a8:	f023 030a 	bic.w	r3, r3, #10
 802e3ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 802e3ae:	68bb      	ldr	r3, [r7, #8]
 802e3b0:	f003 030a 	and.w	r3, r3, #10
 802e3b4:	693a      	ldr	r2, [r7, #16]
 802e3b6:	4313      	orrs	r3, r2
 802e3b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 802e3ba:	68fb      	ldr	r3, [r7, #12]
 802e3bc:	697a      	ldr	r2, [r7, #20]
 802e3be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 802e3c0:	68fb      	ldr	r3, [r7, #12]
 802e3c2:	693a      	ldr	r2, [r7, #16]
 802e3c4:	621a      	str	r2, [r3, #32]
}
 802e3c6:	bf00      	nop
 802e3c8:	371c      	adds	r7, #28
 802e3ca:	46bd      	mov	sp, r7
 802e3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e3d0:	4770      	bx	lr
 802e3d2:	bf00      	nop
 802e3d4:	40010000 	.word	0x40010000
 802e3d8:	40000400 	.word	0x40000400
 802e3dc:	40000800 	.word	0x40000800
 802e3e0:	40000c00 	.word	0x40000c00
 802e3e4:	40010400 	.word	0x40010400
 802e3e8:	40014000 	.word	0x40014000
 802e3ec:	40001800 	.word	0x40001800

0802e3f0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 802e3f0:	b480      	push	{r7}
 802e3f2:	b087      	sub	sp, #28
 802e3f4:	af00      	add	r7, sp, #0
 802e3f6:	60f8      	str	r0, [r7, #12]
 802e3f8:	60b9      	str	r1, [r7, #8]
 802e3fa:	607a      	str	r2, [r7, #4]
 802e3fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 802e3fe:	68fb      	ldr	r3, [r7, #12]
 802e400:	6a1b      	ldr	r3, [r3, #32]
 802e402:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 802e404:	68fb      	ldr	r3, [r7, #12]
 802e406:	6a1b      	ldr	r3, [r3, #32]
 802e408:	f023 0210 	bic.w	r2, r3, #16
 802e40c:	68fb      	ldr	r3, [r7, #12]
 802e40e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 802e410:	68fb      	ldr	r3, [r7, #12]
 802e412:	699b      	ldr	r3, [r3, #24]
 802e414:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 802e416:	693b      	ldr	r3, [r7, #16]
 802e418:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802e41c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 802e41e:	687b      	ldr	r3, [r7, #4]
 802e420:	021b      	lsls	r3, r3, #8
 802e422:	693a      	ldr	r2, [r7, #16]
 802e424:	4313      	orrs	r3, r2
 802e426:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 802e428:	693b      	ldr	r3, [r7, #16]
 802e42a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 802e42e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 802e430:	683b      	ldr	r3, [r7, #0]
 802e432:	031b      	lsls	r3, r3, #12
 802e434:	b29b      	uxth	r3, r3
 802e436:	693a      	ldr	r2, [r7, #16]
 802e438:	4313      	orrs	r3, r2
 802e43a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 802e43c:	697b      	ldr	r3, [r7, #20]
 802e43e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 802e442:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 802e444:	68bb      	ldr	r3, [r7, #8]
 802e446:	011b      	lsls	r3, r3, #4
 802e448:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 802e44c:	697a      	ldr	r2, [r7, #20]
 802e44e:	4313      	orrs	r3, r2
 802e450:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 802e452:	68fb      	ldr	r3, [r7, #12]
 802e454:	693a      	ldr	r2, [r7, #16]
 802e456:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 802e458:	68fb      	ldr	r3, [r7, #12]
 802e45a:	697a      	ldr	r2, [r7, #20]
 802e45c:	621a      	str	r2, [r3, #32]
}
 802e45e:	bf00      	nop
 802e460:	371c      	adds	r7, #28
 802e462:	46bd      	mov	sp, r7
 802e464:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e468:	4770      	bx	lr

0802e46a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 802e46a:	b480      	push	{r7}
 802e46c:	b087      	sub	sp, #28
 802e46e:	af00      	add	r7, sp, #0
 802e470:	60f8      	str	r0, [r7, #12]
 802e472:	60b9      	str	r1, [r7, #8]
 802e474:	607a      	str	r2, [r7, #4]
 802e476:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 802e478:	68fb      	ldr	r3, [r7, #12]
 802e47a:	6a1b      	ldr	r3, [r3, #32]
 802e47c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 802e47e:	68fb      	ldr	r3, [r7, #12]
 802e480:	6a1b      	ldr	r3, [r3, #32]
 802e482:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 802e486:	68fb      	ldr	r3, [r7, #12]
 802e488:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 802e48a:	68fb      	ldr	r3, [r7, #12]
 802e48c:	69db      	ldr	r3, [r3, #28]
 802e48e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 802e490:	693b      	ldr	r3, [r7, #16]
 802e492:	f023 0303 	bic.w	r3, r3, #3
 802e496:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 802e498:	693a      	ldr	r2, [r7, #16]
 802e49a:	687b      	ldr	r3, [r7, #4]
 802e49c:	4313      	orrs	r3, r2
 802e49e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 802e4a0:	693b      	ldr	r3, [r7, #16]
 802e4a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 802e4a6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 802e4a8:	683b      	ldr	r3, [r7, #0]
 802e4aa:	011b      	lsls	r3, r3, #4
 802e4ac:	b2db      	uxtb	r3, r3
 802e4ae:	693a      	ldr	r2, [r7, #16]
 802e4b0:	4313      	orrs	r3, r2
 802e4b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 802e4b4:	697b      	ldr	r3, [r7, #20]
 802e4b6:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 802e4ba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 802e4bc:	68bb      	ldr	r3, [r7, #8]
 802e4be:	021b      	lsls	r3, r3, #8
 802e4c0:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 802e4c4:	697a      	ldr	r2, [r7, #20]
 802e4c6:	4313      	orrs	r3, r2
 802e4c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 802e4ca:	68fb      	ldr	r3, [r7, #12]
 802e4cc:	693a      	ldr	r2, [r7, #16]
 802e4ce:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 802e4d0:	68fb      	ldr	r3, [r7, #12]
 802e4d2:	697a      	ldr	r2, [r7, #20]
 802e4d4:	621a      	str	r2, [r3, #32]
}
 802e4d6:	bf00      	nop
 802e4d8:	371c      	adds	r7, #28
 802e4da:	46bd      	mov	sp, r7
 802e4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e4e0:	4770      	bx	lr

0802e4e2 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 802e4e2:	b480      	push	{r7}
 802e4e4:	b087      	sub	sp, #28
 802e4e6:	af00      	add	r7, sp, #0
 802e4e8:	60f8      	str	r0, [r7, #12]
 802e4ea:	60b9      	str	r1, [r7, #8]
 802e4ec:	607a      	str	r2, [r7, #4]
 802e4ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 802e4f0:	68fb      	ldr	r3, [r7, #12]
 802e4f2:	6a1b      	ldr	r3, [r3, #32]
 802e4f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 802e4f6:	68fb      	ldr	r3, [r7, #12]
 802e4f8:	6a1b      	ldr	r3, [r3, #32]
 802e4fa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 802e4fe:	68fb      	ldr	r3, [r7, #12]
 802e500:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 802e502:	68fb      	ldr	r3, [r7, #12]
 802e504:	69db      	ldr	r3, [r3, #28]
 802e506:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 802e508:	693b      	ldr	r3, [r7, #16]
 802e50a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802e50e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 802e510:	687b      	ldr	r3, [r7, #4]
 802e512:	021b      	lsls	r3, r3, #8
 802e514:	693a      	ldr	r2, [r7, #16]
 802e516:	4313      	orrs	r3, r2
 802e518:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 802e51a:	693b      	ldr	r3, [r7, #16]
 802e51c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 802e520:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 802e522:	683b      	ldr	r3, [r7, #0]
 802e524:	031b      	lsls	r3, r3, #12
 802e526:	b29b      	uxth	r3, r3
 802e528:	693a      	ldr	r2, [r7, #16]
 802e52a:	4313      	orrs	r3, r2
 802e52c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 802e52e:	697b      	ldr	r3, [r7, #20]
 802e530:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 802e534:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 802e536:	68bb      	ldr	r3, [r7, #8]
 802e538:	031b      	lsls	r3, r3, #12
 802e53a:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 802e53e:	697a      	ldr	r2, [r7, #20]
 802e540:	4313      	orrs	r3, r2
 802e542:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 802e544:	68fb      	ldr	r3, [r7, #12]
 802e546:	693a      	ldr	r2, [r7, #16]
 802e548:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 802e54a:	68fb      	ldr	r3, [r7, #12]
 802e54c:	697a      	ldr	r2, [r7, #20]
 802e54e:	621a      	str	r2, [r3, #32]
}
 802e550:	bf00      	nop
 802e552:	371c      	adds	r7, #28
 802e554:	46bd      	mov	sp, r7
 802e556:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e55a:	4770      	bx	lr

0802e55c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 802e55c:	b480      	push	{r7}
 802e55e:	b085      	sub	sp, #20
 802e560:	af00      	add	r7, sp, #0
 802e562:	6078      	str	r0, [r7, #4]
 802e564:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 802e566:	687b      	ldr	r3, [r7, #4]
 802e568:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 802e56c:	2b01      	cmp	r3, #1
 802e56e:	d101      	bne.n	802e574 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 802e570:	2302      	movs	r3, #2
 802e572:	e05a      	b.n	802e62a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 802e574:	687b      	ldr	r3, [r7, #4]
 802e576:	2201      	movs	r2, #1
 802e578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 802e57c:	687b      	ldr	r3, [r7, #4]
 802e57e:	2202      	movs	r2, #2
 802e580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 802e584:	687b      	ldr	r3, [r7, #4]
 802e586:	681b      	ldr	r3, [r3, #0]
 802e588:	685b      	ldr	r3, [r3, #4]
 802e58a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 802e58c:	687b      	ldr	r3, [r7, #4]
 802e58e:	681b      	ldr	r3, [r3, #0]
 802e590:	689b      	ldr	r3, [r3, #8]
 802e592:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 802e594:	68fb      	ldr	r3, [r7, #12]
 802e596:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802e59a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 802e59c:	683b      	ldr	r3, [r7, #0]
 802e59e:	681b      	ldr	r3, [r3, #0]
 802e5a0:	68fa      	ldr	r2, [r7, #12]
 802e5a2:	4313      	orrs	r3, r2
 802e5a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 802e5a6:	687b      	ldr	r3, [r7, #4]
 802e5a8:	681b      	ldr	r3, [r3, #0]
 802e5aa:	68fa      	ldr	r2, [r7, #12]
 802e5ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 802e5ae:	687b      	ldr	r3, [r7, #4]
 802e5b0:	681b      	ldr	r3, [r3, #0]
 802e5b2:	4a21      	ldr	r2, [pc, #132]	@ (802e638 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 802e5b4:	4293      	cmp	r3, r2
 802e5b6:	d022      	beq.n	802e5fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802e5b8:	687b      	ldr	r3, [r7, #4]
 802e5ba:	681b      	ldr	r3, [r3, #0]
 802e5bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802e5c0:	d01d      	beq.n	802e5fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802e5c2:	687b      	ldr	r3, [r7, #4]
 802e5c4:	681b      	ldr	r3, [r3, #0]
 802e5c6:	4a1d      	ldr	r2, [pc, #116]	@ (802e63c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 802e5c8:	4293      	cmp	r3, r2
 802e5ca:	d018      	beq.n	802e5fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802e5cc:	687b      	ldr	r3, [r7, #4]
 802e5ce:	681b      	ldr	r3, [r3, #0]
 802e5d0:	4a1b      	ldr	r2, [pc, #108]	@ (802e640 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 802e5d2:	4293      	cmp	r3, r2
 802e5d4:	d013      	beq.n	802e5fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802e5d6:	687b      	ldr	r3, [r7, #4]
 802e5d8:	681b      	ldr	r3, [r3, #0]
 802e5da:	4a1a      	ldr	r2, [pc, #104]	@ (802e644 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 802e5dc:	4293      	cmp	r3, r2
 802e5de:	d00e      	beq.n	802e5fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802e5e0:	687b      	ldr	r3, [r7, #4]
 802e5e2:	681b      	ldr	r3, [r3, #0]
 802e5e4:	4a18      	ldr	r2, [pc, #96]	@ (802e648 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 802e5e6:	4293      	cmp	r3, r2
 802e5e8:	d009      	beq.n	802e5fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802e5ea:	687b      	ldr	r3, [r7, #4]
 802e5ec:	681b      	ldr	r3, [r3, #0]
 802e5ee:	4a17      	ldr	r2, [pc, #92]	@ (802e64c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 802e5f0:	4293      	cmp	r3, r2
 802e5f2:	d004      	beq.n	802e5fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802e5f4:	687b      	ldr	r3, [r7, #4]
 802e5f6:	681b      	ldr	r3, [r3, #0]
 802e5f8:	4a15      	ldr	r2, [pc, #84]	@ (802e650 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 802e5fa:	4293      	cmp	r3, r2
 802e5fc:	d10c      	bne.n	802e618 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 802e5fe:	68bb      	ldr	r3, [r7, #8]
 802e600:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 802e604:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 802e606:	683b      	ldr	r3, [r7, #0]
 802e608:	685b      	ldr	r3, [r3, #4]
 802e60a:	68ba      	ldr	r2, [r7, #8]
 802e60c:	4313      	orrs	r3, r2
 802e60e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 802e610:	687b      	ldr	r3, [r7, #4]
 802e612:	681b      	ldr	r3, [r3, #0]
 802e614:	68ba      	ldr	r2, [r7, #8]
 802e616:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 802e618:	687b      	ldr	r3, [r7, #4]
 802e61a:	2201      	movs	r2, #1
 802e61c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 802e620:	687b      	ldr	r3, [r7, #4]
 802e622:	2200      	movs	r2, #0
 802e624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 802e628:	2300      	movs	r3, #0
}
 802e62a:	4618      	mov	r0, r3
 802e62c:	3714      	adds	r7, #20
 802e62e:	46bd      	mov	sp, r7
 802e630:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e634:	4770      	bx	lr
 802e636:	bf00      	nop
 802e638:	40010000 	.word	0x40010000
 802e63c:	40000400 	.word	0x40000400
 802e640:	40000800 	.word	0x40000800
 802e644:	40000c00 	.word	0x40000c00
 802e648:	40010400 	.word	0x40010400
 802e64c:	40014000 	.word	0x40014000
 802e650:	40001800 	.word	0x40001800

0802e654 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 802e654:	b580      	push	{r7, lr}
 802e656:	b082      	sub	sp, #8
 802e658:	af00      	add	r7, sp, #0
 802e65a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 802e65c:	687b      	ldr	r3, [r7, #4]
 802e65e:	2b00      	cmp	r3, #0
 802e660:	d101      	bne.n	802e666 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 802e662:	2301      	movs	r3, #1
 802e664:	e042      	b.n	802e6ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 802e666:	687b      	ldr	r3, [r7, #4]
 802e668:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 802e66c:	b2db      	uxtb	r3, r3
 802e66e:	2b00      	cmp	r3, #0
 802e670:	d106      	bne.n	802e680 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 802e672:	687b      	ldr	r3, [r7, #4]
 802e674:	2200      	movs	r2, #0
 802e676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 802e67a:	6878      	ldr	r0, [r7, #4]
 802e67c:	f7fc fca6 	bl	802afcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 802e680:	687b      	ldr	r3, [r7, #4]
 802e682:	2224      	movs	r2, #36	@ 0x24
 802e684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 802e688:	687b      	ldr	r3, [r7, #4]
 802e68a:	681b      	ldr	r3, [r3, #0]
 802e68c:	68da      	ldr	r2, [r3, #12]
 802e68e:	687b      	ldr	r3, [r7, #4]
 802e690:	681b      	ldr	r3, [r3, #0]
 802e692:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 802e696:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 802e698:	6878      	ldr	r0, [r7, #4]
 802e69a:	f000 fe15 	bl	802f2c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 802e69e:	687b      	ldr	r3, [r7, #4]
 802e6a0:	681b      	ldr	r3, [r3, #0]
 802e6a2:	691a      	ldr	r2, [r3, #16]
 802e6a4:	687b      	ldr	r3, [r7, #4]
 802e6a6:	681b      	ldr	r3, [r3, #0]
 802e6a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 802e6ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 802e6ae:	687b      	ldr	r3, [r7, #4]
 802e6b0:	681b      	ldr	r3, [r3, #0]
 802e6b2:	695a      	ldr	r2, [r3, #20]
 802e6b4:	687b      	ldr	r3, [r7, #4]
 802e6b6:	681b      	ldr	r3, [r3, #0]
 802e6b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 802e6bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 802e6be:	687b      	ldr	r3, [r7, #4]
 802e6c0:	681b      	ldr	r3, [r3, #0]
 802e6c2:	68da      	ldr	r2, [r3, #12]
 802e6c4:	687b      	ldr	r3, [r7, #4]
 802e6c6:	681b      	ldr	r3, [r3, #0]
 802e6c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 802e6cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 802e6ce:	687b      	ldr	r3, [r7, #4]
 802e6d0:	2200      	movs	r2, #0
 802e6d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 802e6d4:	687b      	ldr	r3, [r7, #4]
 802e6d6:	2220      	movs	r2, #32
 802e6d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 802e6dc:	687b      	ldr	r3, [r7, #4]
 802e6de:	2220      	movs	r2, #32
 802e6e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 802e6e4:	687b      	ldr	r3, [r7, #4]
 802e6e6:	2200      	movs	r2, #0
 802e6e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 802e6ea:	2300      	movs	r3, #0
}
 802e6ec:	4618      	mov	r0, r3
 802e6ee:	3708      	adds	r7, #8
 802e6f0:	46bd      	mov	sp, r7
 802e6f2:	bd80      	pop	{r7, pc}

0802e6f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 802e6f4:	b580      	push	{r7, lr}
 802e6f6:	b08a      	sub	sp, #40	@ 0x28
 802e6f8:	af02      	add	r7, sp, #8
 802e6fa:	60f8      	str	r0, [r7, #12]
 802e6fc:	60b9      	str	r1, [r7, #8]
 802e6fe:	603b      	str	r3, [r7, #0]
 802e700:	4613      	mov	r3, r2
 802e702:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 802e704:	2300      	movs	r3, #0
 802e706:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 802e708:	68fb      	ldr	r3, [r7, #12]
 802e70a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 802e70e:	b2db      	uxtb	r3, r3
 802e710:	2b20      	cmp	r3, #32
 802e712:	d175      	bne.n	802e800 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 802e714:	68bb      	ldr	r3, [r7, #8]
 802e716:	2b00      	cmp	r3, #0
 802e718:	d002      	beq.n	802e720 <HAL_UART_Transmit+0x2c>
 802e71a:	88fb      	ldrh	r3, [r7, #6]
 802e71c:	2b00      	cmp	r3, #0
 802e71e:	d101      	bne.n	802e724 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 802e720:	2301      	movs	r3, #1
 802e722:	e06e      	b.n	802e802 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 802e724:	68fb      	ldr	r3, [r7, #12]
 802e726:	2200      	movs	r2, #0
 802e728:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 802e72a:	68fb      	ldr	r3, [r7, #12]
 802e72c:	2221      	movs	r2, #33	@ 0x21
 802e72e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 802e732:	f7fc fdc5 	bl	802b2c0 <HAL_GetTick>
 802e736:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 802e738:	68fb      	ldr	r3, [r7, #12]
 802e73a:	88fa      	ldrh	r2, [r7, #6]
 802e73c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 802e73e:	68fb      	ldr	r3, [r7, #12]
 802e740:	88fa      	ldrh	r2, [r7, #6]
 802e742:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802e744:	68fb      	ldr	r3, [r7, #12]
 802e746:	689b      	ldr	r3, [r3, #8]
 802e748:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802e74c:	d108      	bne.n	802e760 <HAL_UART_Transmit+0x6c>
 802e74e:	68fb      	ldr	r3, [r7, #12]
 802e750:	691b      	ldr	r3, [r3, #16]
 802e752:	2b00      	cmp	r3, #0
 802e754:	d104      	bne.n	802e760 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 802e756:	2300      	movs	r3, #0
 802e758:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 802e75a:	68bb      	ldr	r3, [r7, #8]
 802e75c:	61bb      	str	r3, [r7, #24]
 802e75e:	e003      	b.n	802e768 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 802e760:	68bb      	ldr	r3, [r7, #8]
 802e762:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 802e764:	2300      	movs	r3, #0
 802e766:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 802e768:	e02e      	b.n	802e7c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 802e76a:	683b      	ldr	r3, [r7, #0]
 802e76c:	9300      	str	r3, [sp, #0]
 802e76e:	697b      	ldr	r3, [r7, #20]
 802e770:	2200      	movs	r2, #0
 802e772:	2180      	movs	r1, #128	@ 0x80
 802e774:	68f8      	ldr	r0, [r7, #12]
 802e776:	f000 fbb3 	bl	802eee0 <UART_WaitOnFlagUntilTimeout>
 802e77a:	4603      	mov	r3, r0
 802e77c:	2b00      	cmp	r3, #0
 802e77e:	d005      	beq.n	802e78c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 802e780:	68fb      	ldr	r3, [r7, #12]
 802e782:	2220      	movs	r2, #32
 802e784:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 802e788:	2303      	movs	r3, #3
 802e78a:	e03a      	b.n	802e802 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 802e78c:	69fb      	ldr	r3, [r7, #28]
 802e78e:	2b00      	cmp	r3, #0
 802e790:	d10b      	bne.n	802e7aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 802e792:	69bb      	ldr	r3, [r7, #24]
 802e794:	881b      	ldrh	r3, [r3, #0]
 802e796:	461a      	mov	r2, r3
 802e798:	68fb      	ldr	r3, [r7, #12]
 802e79a:	681b      	ldr	r3, [r3, #0]
 802e79c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 802e7a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 802e7a2:	69bb      	ldr	r3, [r7, #24]
 802e7a4:	3302      	adds	r3, #2
 802e7a6:	61bb      	str	r3, [r7, #24]
 802e7a8:	e007      	b.n	802e7ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 802e7aa:	69fb      	ldr	r3, [r7, #28]
 802e7ac:	781a      	ldrb	r2, [r3, #0]
 802e7ae:	68fb      	ldr	r3, [r7, #12]
 802e7b0:	681b      	ldr	r3, [r3, #0]
 802e7b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 802e7b4:	69fb      	ldr	r3, [r7, #28]
 802e7b6:	3301      	adds	r3, #1
 802e7b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 802e7ba:	68fb      	ldr	r3, [r7, #12]
 802e7bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 802e7be:	b29b      	uxth	r3, r3
 802e7c0:	3b01      	subs	r3, #1
 802e7c2:	b29a      	uxth	r2, r3
 802e7c4:	68fb      	ldr	r3, [r7, #12]
 802e7c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 802e7c8:	68fb      	ldr	r3, [r7, #12]
 802e7ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 802e7cc:	b29b      	uxth	r3, r3
 802e7ce:	2b00      	cmp	r3, #0
 802e7d0:	d1cb      	bne.n	802e76a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 802e7d2:	683b      	ldr	r3, [r7, #0]
 802e7d4:	9300      	str	r3, [sp, #0]
 802e7d6:	697b      	ldr	r3, [r7, #20]
 802e7d8:	2200      	movs	r2, #0
 802e7da:	2140      	movs	r1, #64	@ 0x40
 802e7dc:	68f8      	ldr	r0, [r7, #12]
 802e7de:	f000 fb7f 	bl	802eee0 <UART_WaitOnFlagUntilTimeout>
 802e7e2:	4603      	mov	r3, r0
 802e7e4:	2b00      	cmp	r3, #0
 802e7e6:	d005      	beq.n	802e7f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 802e7e8:	68fb      	ldr	r3, [r7, #12]
 802e7ea:	2220      	movs	r2, #32
 802e7ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 802e7f0:	2303      	movs	r3, #3
 802e7f2:	e006      	b.n	802e802 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 802e7f4:	68fb      	ldr	r3, [r7, #12]
 802e7f6:	2220      	movs	r2, #32
 802e7f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 802e7fc:	2300      	movs	r3, #0
 802e7fe:	e000      	b.n	802e802 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 802e800:	2302      	movs	r3, #2
  }
}
 802e802:	4618      	mov	r0, r3
 802e804:	3720      	adds	r7, #32
 802e806:	46bd      	mov	sp, r7
 802e808:	bd80      	pop	{r7, pc}

0802e80a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 802e80a:	b580      	push	{r7, lr}
 802e80c:	b08a      	sub	sp, #40	@ 0x28
 802e80e:	af02      	add	r7, sp, #8
 802e810:	60f8      	str	r0, [r7, #12]
 802e812:	60b9      	str	r1, [r7, #8]
 802e814:	603b      	str	r3, [r7, #0]
 802e816:	4613      	mov	r3, r2
 802e818:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 802e81a:	2300      	movs	r3, #0
 802e81c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 802e81e:	68fb      	ldr	r3, [r7, #12]
 802e820:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 802e824:	b2db      	uxtb	r3, r3
 802e826:	2b20      	cmp	r3, #32
 802e828:	f040 8081 	bne.w	802e92e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 802e82c:	68bb      	ldr	r3, [r7, #8]
 802e82e:	2b00      	cmp	r3, #0
 802e830:	d002      	beq.n	802e838 <HAL_UART_Receive+0x2e>
 802e832:	88fb      	ldrh	r3, [r7, #6]
 802e834:	2b00      	cmp	r3, #0
 802e836:	d101      	bne.n	802e83c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 802e838:	2301      	movs	r3, #1
 802e83a:	e079      	b.n	802e930 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 802e83c:	68fb      	ldr	r3, [r7, #12]
 802e83e:	2200      	movs	r2, #0
 802e840:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 802e842:	68fb      	ldr	r3, [r7, #12]
 802e844:	2222      	movs	r2, #34	@ 0x22
 802e846:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802e84a:	68fb      	ldr	r3, [r7, #12]
 802e84c:	2200      	movs	r2, #0
 802e84e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 802e850:	f7fc fd36 	bl	802b2c0 <HAL_GetTick>
 802e854:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 802e856:	68fb      	ldr	r3, [r7, #12]
 802e858:	88fa      	ldrh	r2, [r7, #6]
 802e85a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 802e85c:	68fb      	ldr	r3, [r7, #12]
 802e85e:	88fa      	ldrh	r2, [r7, #6]
 802e860:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802e862:	68fb      	ldr	r3, [r7, #12]
 802e864:	689b      	ldr	r3, [r3, #8]
 802e866:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802e86a:	d108      	bne.n	802e87e <HAL_UART_Receive+0x74>
 802e86c:	68fb      	ldr	r3, [r7, #12]
 802e86e:	691b      	ldr	r3, [r3, #16]
 802e870:	2b00      	cmp	r3, #0
 802e872:	d104      	bne.n	802e87e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 802e874:	2300      	movs	r3, #0
 802e876:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 802e878:	68bb      	ldr	r3, [r7, #8]
 802e87a:	61bb      	str	r3, [r7, #24]
 802e87c:	e003      	b.n	802e886 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 802e87e:	68bb      	ldr	r3, [r7, #8]
 802e880:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 802e882:	2300      	movs	r3, #0
 802e884:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 802e886:	e047      	b.n	802e918 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 802e888:	683b      	ldr	r3, [r7, #0]
 802e88a:	9300      	str	r3, [sp, #0]
 802e88c:	697b      	ldr	r3, [r7, #20]
 802e88e:	2200      	movs	r2, #0
 802e890:	2120      	movs	r1, #32
 802e892:	68f8      	ldr	r0, [r7, #12]
 802e894:	f000 fb24 	bl	802eee0 <UART_WaitOnFlagUntilTimeout>
 802e898:	4603      	mov	r3, r0
 802e89a:	2b00      	cmp	r3, #0
 802e89c:	d005      	beq.n	802e8aa <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 802e89e:	68fb      	ldr	r3, [r7, #12]
 802e8a0:	2220      	movs	r2, #32
 802e8a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 802e8a6:	2303      	movs	r3, #3
 802e8a8:	e042      	b.n	802e930 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 802e8aa:	69fb      	ldr	r3, [r7, #28]
 802e8ac:	2b00      	cmp	r3, #0
 802e8ae:	d10c      	bne.n	802e8ca <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 802e8b0:	68fb      	ldr	r3, [r7, #12]
 802e8b2:	681b      	ldr	r3, [r3, #0]
 802e8b4:	685b      	ldr	r3, [r3, #4]
 802e8b6:	b29b      	uxth	r3, r3
 802e8b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802e8bc:	b29a      	uxth	r2, r3
 802e8be:	69bb      	ldr	r3, [r7, #24]
 802e8c0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 802e8c2:	69bb      	ldr	r3, [r7, #24]
 802e8c4:	3302      	adds	r3, #2
 802e8c6:	61bb      	str	r3, [r7, #24]
 802e8c8:	e01f      	b.n	802e90a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 802e8ca:	68fb      	ldr	r3, [r7, #12]
 802e8cc:	689b      	ldr	r3, [r3, #8]
 802e8ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802e8d2:	d007      	beq.n	802e8e4 <HAL_UART_Receive+0xda>
 802e8d4:	68fb      	ldr	r3, [r7, #12]
 802e8d6:	689b      	ldr	r3, [r3, #8]
 802e8d8:	2b00      	cmp	r3, #0
 802e8da:	d10a      	bne.n	802e8f2 <HAL_UART_Receive+0xe8>
 802e8dc:	68fb      	ldr	r3, [r7, #12]
 802e8de:	691b      	ldr	r3, [r3, #16]
 802e8e0:	2b00      	cmp	r3, #0
 802e8e2:	d106      	bne.n	802e8f2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 802e8e4:	68fb      	ldr	r3, [r7, #12]
 802e8e6:	681b      	ldr	r3, [r3, #0]
 802e8e8:	685b      	ldr	r3, [r3, #4]
 802e8ea:	b2da      	uxtb	r2, r3
 802e8ec:	69fb      	ldr	r3, [r7, #28]
 802e8ee:	701a      	strb	r2, [r3, #0]
 802e8f0:	e008      	b.n	802e904 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 802e8f2:	68fb      	ldr	r3, [r7, #12]
 802e8f4:	681b      	ldr	r3, [r3, #0]
 802e8f6:	685b      	ldr	r3, [r3, #4]
 802e8f8:	b2db      	uxtb	r3, r3
 802e8fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 802e8fe:	b2da      	uxtb	r2, r3
 802e900:	69fb      	ldr	r3, [r7, #28]
 802e902:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 802e904:	69fb      	ldr	r3, [r7, #28]
 802e906:	3301      	adds	r3, #1
 802e908:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 802e90a:	68fb      	ldr	r3, [r7, #12]
 802e90c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 802e90e:	b29b      	uxth	r3, r3
 802e910:	3b01      	subs	r3, #1
 802e912:	b29a      	uxth	r2, r3
 802e914:	68fb      	ldr	r3, [r7, #12]
 802e916:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 802e918:	68fb      	ldr	r3, [r7, #12]
 802e91a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 802e91c:	b29b      	uxth	r3, r3
 802e91e:	2b00      	cmp	r3, #0
 802e920:	d1b2      	bne.n	802e888 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 802e922:	68fb      	ldr	r3, [r7, #12]
 802e924:	2220      	movs	r2, #32
 802e926:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 802e92a:	2300      	movs	r3, #0
 802e92c:	e000      	b.n	802e930 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 802e92e:	2302      	movs	r3, #2
  }
}
 802e930:	4618      	mov	r0, r3
 802e932:	3720      	adds	r7, #32
 802e934:	46bd      	mov	sp, r7
 802e936:	bd80      	pop	{r7, pc}

0802e938 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 802e938:	b580      	push	{r7, lr}
 802e93a:	b0ba      	sub	sp, #232	@ 0xe8
 802e93c:	af00      	add	r7, sp, #0
 802e93e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 802e940:	687b      	ldr	r3, [r7, #4]
 802e942:	681b      	ldr	r3, [r3, #0]
 802e944:	681b      	ldr	r3, [r3, #0]
 802e946:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 802e94a:	687b      	ldr	r3, [r7, #4]
 802e94c:	681b      	ldr	r3, [r3, #0]
 802e94e:	68db      	ldr	r3, [r3, #12]
 802e950:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 802e954:	687b      	ldr	r3, [r7, #4]
 802e956:	681b      	ldr	r3, [r3, #0]
 802e958:	695b      	ldr	r3, [r3, #20]
 802e95a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 802e95e:	2300      	movs	r3, #0
 802e960:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 802e964:	2300      	movs	r3, #0
 802e966:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 802e96a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 802e96e:	f003 030f 	and.w	r3, r3, #15
 802e972:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 802e976:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 802e97a:	2b00      	cmp	r3, #0
 802e97c:	d10f      	bne.n	802e99e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 802e97e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 802e982:	f003 0320 	and.w	r3, r3, #32
 802e986:	2b00      	cmp	r3, #0
 802e988:	d009      	beq.n	802e99e <HAL_UART_IRQHandler+0x66>
 802e98a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 802e98e:	f003 0320 	and.w	r3, r3, #32
 802e992:	2b00      	cmp	r3, #0
 802e994:	d003      	beq.n	802e99e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 802e996:	6878      	ldr	r0, [r7, #4]
 802e998:	f000 fbd7 	bl	802f14a <UART_Receive_IT>
      return;
 802e99c:	e273      	b.n	802ee86 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 802e99e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 802e9a2:	2b00      	cmp	r3, #0
 802e9a4:	f000 80de 	beq.w	802eb64 <HAL_UART_IRQHandler+0x22c>
 802e9a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 802e9ac:	f003 0301 	and.w	r3, r3, #1
 802e9b0:	2b00      	cmp	r3, #0
 802e9b2:	d106      	bne.n	802e9c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 802e9b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 802e9b8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 802e9bc:	2b00      	cmp	r3, #0
 802e9be:	f000 80d1 	beq.w	802eb64 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 802e9c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 802e9c6:	f003 0301 	and.w	r3, r3, #1
 802e9ca:	2b00      	cmp	r3, #0
 802e9cc:	d00b      	beq.n	802e9e6 <HAL_UART_IRQHandler+0xae>
 802e9ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 802e9d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 802e9d6:	2b00      	cmp	r3, #0
 802e9d8:	d005      	beq.n	802e9e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 802e9da:	687b      	ldr	r3, [r7, #4]
 802e9dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802e9de:	f043 0201 	orr.w	r2, r3, #1
 802e9e2:	687b      	ldr	r3, [r7, #4]
 802e9e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 802e9e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 802e9ea:	f003 0304 	and.w	r3, r3, #4
 802e9ee:	2b00      	cmp	r3, #0
 802e9f0:	d00b      	beq.n	802ea0a <HAL_UART_IRQHandler+0xd2>
 802e9f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 802e9f6:	f003 0301 	and.w	r3, r3, #1
 802e9fa:	2b00      	cmp	r3, #0
 802e9fc:	d005      	beq.n	802ea0a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 802e9fe:	687b      	ldr	r3, [r7, #4]
 802ea00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802ea02:	f043 0202 	orr.w	r2, r3, #2
 802ea06:	687b      	ldr	r3, [r7, #4]
 802ea08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 802ea0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 802ea0e:	f003 0302 	and.w	r3, r3, #2
 802ea12:	2b00      	cmp	r3, #0
 802ea14:	d00b      	beq.n	802ea2e <HAL_UART_IRQHandler+0xf6>
 802ea16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 802ea1a:	f003 0301 	and.w	r3, r3, #1
 802ea1e:	2b00      	cmp	r3, #0
 802ea20:	d005      	beq.n	802ea2e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 802ea22:	687b      	ldr	r3, [r7, #4]
 802ea24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802ea26:	f043 0204 	orr.w	r2, r3, #4
 802ea2a:	687b      	ldr	r3, [r7, #4]
 802ea2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 802ea2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 802ea32:	f003 0308 	and.w	r3, r3, #8
 802ea36:	2b00      	cmp	r3, #0
 802ea38:	d011      	beq.n	802ea5e <HAL_UART_IRQHandler+0x126>
 802ea3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 802ea3e:	f003 0320 	and.w	r3, r3, #32
 802ea42:	2b00      	cmp	r3, #0
 802ea44:	d105      	bne.n	802ea52 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 802ea46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 802ea4a:	f003 0301 	and.w	r3, r3, #1
 802ea4e:	2b00      	cmp	r3, #0
 802ea50:	d005      	beq.n	802ea5e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 802ea52:	687b      	ldr	r3, [r7, #4]
 802ea54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802ea56:	f043 0208 	orr.w	r2, r3, #8
 802ea5a:	687b      	ldr	r3, [r7, #4]
 802ea5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 802ea5e:	687b      	ldr	r3, [r7, #4]
 802ea60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802ea62:	2b00      	cmp	r3, #0
 802ea64:	f000 820a 	beq.w	802ee7c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 802ea68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 802ea6c:	f003 0320 	and.w	r3, r3, #32
 802ea70:	2b00      	cmp	r3, #0
 802ea72:	d008      	beq.n	802ea86 <HAL_UART_IRQHandler+0x14e>
 802ea74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 802ea78:	f003 0320 	and.w	r3, r3, #32
 802ea7c:	2b00      	cmp	r3, #0
 802ea7e:	d002      	beq.n	802ea86 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 802ea80:	6878      	ldr	r0, [r7, #4]
 802ea82:	f000 fb62 	bl	802f14a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 802ea86:	687b      	ldr	r3, [r7, #4]
 802ea88:	681b      	ldr	r3, [r3, #0]
 802ea8a:	695b      	ldr	r3, [r3, #20]
 802ea8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802ea90:	2b40      	cmp	r3, #64	@ 0x40
 802ea92:	bf0c      	ite	eq
 802ea94:	2301      	moveq	r3, #1
 802ea96:	2300      	movne	r3, #0
 802ea98:	b2db      	uxtb	r3, r3
 802ea9a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 802ea9e:	687b      	ldr	r3, [r7, #4]
 802eaa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802eaa2:	f003 0308 	and.w	r3, r3, #8
 802eaa6:	2b00      	cmp	r3, #0
 802eaa8:	d103      	bne.n	802eab2 <HAL_UART_IRQHandler+0x17a>
 802eaaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 802eaae:	2b00      	cmp	r3, #0
 802eab0:	d04f      	beq.n	802eb52 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 802eab2:	6878      	ldr	r0, [r7, #4]
 802eab4:	f000 fa6d 	bl	802ef92 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802eab8:	687b      	ldr	r3, [r7, #4]
 802eaba:	681b      	ldr	r3, [r3, #0]
 802eabc:	695b      	ldr	r3, [r3, #20]
 802eabe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802eac2:	2b40      	cmp	r3, #64	@ 0x40
 802eac4:	d141      	bne.n	802eb4a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 802eac6:	687b      	ldr	r3, [r7, #4]
 802eac8:	681b      	ldr	r3, [r3, #0]
 802eaca:	3314      	adds	r3, #20
 802eacc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802ead0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 802ead4:	e853 3f00 	ldrex	r3, [r3]
 802ead8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 802eadc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 802eae0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 802eae4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 802eae8:	687b      	ldr	r3, [r7, #4]
 802eaea:	681b      	ldr	r3, [r3, #0]
 802eaec:	3314      	adds	r3, #20
 802eaee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 802eaf2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 802eaf6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802eafa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 802eafe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 802eb02:	e841 2300 	strex	r3, r2, [r1]
 802eb06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 802eb0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 802eb0e:	2b00      	cmp	r3, #0
 802eb10:	d1d9      	bne.n	802eac6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 802eb12:	687b      	ldr	r3, [r7, #4]
 802eb14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802eb16:	2b00      	cmp	r3, #0
 802eb18:	d013      	beq.n	802eb42 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 802eb1a:	687b      	ldr	r3, [r7, #4]
 802eb1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802eb1e:	4a8a      	ldr	r2, [pc, #552]	@ (802ed48 <HAL_UART_IRQHandler+0x410>)
 802eb20:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 802eb22:	687b      	ldr	r3, [r7, #4]
 802eb24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802eb26:	4618      	mov	r0, r3
 802eb28:	f7fc fe2a 	bl	802b780 <HAL_DMA_Abort_IT>
 802eb2c:	4603      	mov	r3, r0
 802eb2e:	2b00      	cmp	r3, #0
 802eb30:	d016      	beq.n	802eb60 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 802eb32:	687b      	ldr	r3, [r7, #4]
 802eb34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802eb36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 802eb38:	687a      	ldr	r2, [r7, #4]
 802eb3a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 802eb3c:	4610      	mov	r0, r2
 802eb3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802eb40:	e00e      	b.n	802eb60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 802eb42:	6878      	ldr	r0, [r7, #4]
 802eb44:	f000 f9b6 	bl	802eeb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802eb48:	e00a      	b.n	802eb60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 802eb4a:	6878      	ldr	r0, [r7, #4]
 802eb4c:	f000 f9b2 	bl	802eeb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802eb50:	e006      	b.n	802eb60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 802eb52:	6878      	ldr	r0, [r7, #4]
 802eb54:	f000 f9ae 	bl	802eeb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 802eb58:	687b      	ldr	r3, [r7, #4]
 802eb5a:	2200      	movs	r2, #0
 802eb5c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 802eb5e:	e18d      	b.n	802ee7c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802eb60:	bf00      	nop
    return;
 802eb62:	e18b      	b.n	802ee7c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802eb64:	687b      	ldr	r3, [r7, #4]
 802eb66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802eb68:	2b01      	cmp	r3, #1
 802eb6a:	f040 8167 	bne.w	802ee3c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 802eb6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 802eb72:	f003 0310 	and.w	r3, r3, #16
 802eb76:	2b00      	cmp	r3, #0
 802eb78:	f000 8160 	beq.w	802ee3c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 802eb7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 802eb80:	f003 0310 	and.w	r3, r3, #16
 802eb84:	2b00      	cmp	r3, #0
 802eb86:	f000 8159 	beq.w	802ee3c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 802eb8a:	2300      	movs	r3, #0
 802eb8c:	60bb      	str	r3, [r7, #8]
 802eb8e:	687b      	ldr	r3, [r7, #4]
 802eb90:	681b      	ldr	r3, [r3, #0]
 802eb92:	681b      	ldr	r3, [r3, #0]
 802eb94:	60bb      	str	r3, [r7, #8]
 802eb96:	687b      	ldr	r3, [r7, #4]
 802eb98:	681b      	ldr	r3, [r3, #0]
 802eb9a:	685b      	ldr	r3, [r3, #4]
 802eb9c:	60bb      	str	r3, [r7, #8]
 802eb9e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802eba0:	687b      	ldr	r3, [r7, #4]
 802eba2:	681b      	ldr	r3, [r3, #0]
 802eba4:	695b      	ldr	r3, [r3, #20]
 802eba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802ebaa:	2b40      	cmp	r3, #64	@ 0x40
 802ebac:	f040 80ce 	bne.w	802ed4c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 802ebb0:	687b      	ldr	r3, [r7, #4]
 802ebb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802ebb4:	681b      	ldr	r3, [r3, #0]
 802ebb6:	685b      	ldr	r3, [r3, #4]
 802ebb8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 802ebbc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 802ebc0:	2b00      	cmp	r3, #0
 802ebc2:	f000 80a9 	beq.w	802ed18 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 802ebc6:	687b      	ldr	r3, [r7, #4]
 802ebc8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 802ebca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 802ebce:	429a      	cmp	r2, r3
 802ebd0:	f080 80a2 	bcs.w	802ed18 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 802ebd4:	687b      	ldr	r3, [r7, #4]
 802ebd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 802ebda:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 802ebdc:	687b      	ldr	r3, [r7, #4]
 802ebde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802ebe0:	69db      	ldr	r3, [r3, #28]
 802ebe2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 802ebe6:	f000 8088 	beq.w	802ecfa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 802ebea:	687b      	ldr	r3, [r7, #4]
 802ebec:	681b      	ldr	r3, [r3, #0]
 802ebee:	330c      	adds	r3, #12
 802ebf0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802ebf4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 802ebf8:	e853 3f00 	ldrex	r3, [r3]
 802ebfc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 802ec00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 802ec04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 802ec08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 802ec0c:	687b      	ldr	r3, [r7, #4]
 802ec0e:	681b      	ldr	r3, [r3, #0]
 802ec10:	330c      	adds	r3, #12
 802ec12:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 802ec16:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 802ec1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802ec1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 802ec22:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 802ec26:	e841 2300 	strex	r3, r2, [r1]
 802ec2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 802ec2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 802ec32:	2b00      	cmp	r3, #0
 802ec34:	d1d9      	bne.n	802ebea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802ec36:	687b      	ldr	r3, [r7, #4]
 802ec38:	681b      	ldr	r3, [r3, #0]
 802ec3a:	3314      	adds	r3, #20
 802ec3c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802ec3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 802ec40:	e853 3f00 	ldrex	r3, [r3]
 802ec44:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 802ec46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 802ec48:	f023 0301 	bic.w	r3, r3, #1
 802ec4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 802ec50:	687b      	ldr	r3, [r7, #4]
 802ec52:	681b      	ldr	r3, [r3, #0]
 802ec54:	3314      	adds	r3, #20
 802ec56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 802ec5a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 802ec5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802ec60:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 802ec62:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 802ec66:	e841 2300 	strex	r3, r2, [r1]
 802ec6a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 802ec6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 802ec6e:	2b00      	cmp	r3, #0
 802ec70:	d1e1      	bne.n	802ec36 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 802ec72:	687b      	ldr	r3, [r7, #4]
 802ec74:	681b      	ldr	r3, [r3, #0]
 802ec76:	3314      	adds	r3, #20
 802ec78:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802ec7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 802ec7c:	e853 3f00 	ldrex	r3, [r3]
 802ec80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 802ec82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 802ec84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 802ec88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 802ec8c:	687b      	ldr	r3, [r7, #4]
 802ec8e:	681b      	ldr	r3, [r3, #0]
 802ec90:	3314      	adds	r3, #20
 802ec92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 802ec96:	66fa      	str	r2, [r7, #108]	@ 0x6c
 802ec98:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802ec9a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 802ec9c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 802ec9e:	e841 2300 	strex	r3, r2, [r1]
 802eca2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 802eca4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 802eca6:	2b00      	cmp	r3, #0
 802eca8:	d1e3      	bne.n	802ec72 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 802ecaa:	687b      	ldr	r3, [r7, #4]
 802ecac:	2220      	movs	r2, #32
 802ecae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802ecb2:	687b      	ldr	r3, [r7, #4]
 802ecb4:	2200      	movs	r2, #0
 802ecb6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802ecb8:	687b      	ldr	r3, [r7, #4]
 802ecba:	681b      	ldr	r3, [r3, #0]
 802ecbc:	330c      	adds	r3, #12
 802ecbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802ecc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802ecc2:	e853 3f00 	ldrex	r3, [r3]
 802ecc6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 802ecc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 802ecca:	f023 0310 	bic.w	r3, r3, #16
 802ecce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 802ecd2:	687b      	ldr	r3, [r7, #4]
 802ecd4:	681b      	ldr	r3, [r3, #0]
 802ecd6:	330c      	adds	r3, #12
 802ecd8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 802ecdc:	65ba      	str	r2, [r7, #88]	@ 0x58
 802ecde:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802ece0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 802ece2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 802ece4:	e841 2300 	strex	r3, r2, [r1]
 802ece8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 802ecea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 802ecec:	2b00      	cmp	r3, #0
 802ecee:	d1e3      	bne.n	802ecb8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 802ecf0:	687b      	ldr	r3, [r7, #4]
 802ecf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802ecf4:	4618      	mov	r0, r3
 802ecf6:	f7fc fcd3 	bl	802b6a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 802ecfa:	687b      	ldr	r3, [r7, #4]
 802ecfc:	2202      	movs	r2, #2
 802ecfe:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 802ed00:	687b      	ldr	r3, [r7, #4]
 802ed02:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 802ed04:	687b      	ldr	r3, [r7, #4]
 802ed06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 802ed08:	b29b      	uxth	r3, r3
 802ed0a:	1ad3      	subs	r3, r2, r3
 802ed0c:	b29b      	uxth	r3, r3
 802ed0e:	4619      	mov	r1, r3
 802ed10:	6878      	ldr	r0, [r7, #4]
 802ed12:	f000 f8d9 	bl	802eec8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 802ed16:	e0b3      	b.n	802ee80 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 802ed18:	687b      	ldr	r3, [r7, #4]
 802ed1a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 802ed1c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 802ed20:	429a      	cmp	r2, r3
 802ed22:	f040 80ad 	bne.w	802ee80 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 802ed26:	687b      	ldr	r3, [r7, #4]
 802ed28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802ed2a:	69db      	ldr	r3, [r3, #28]
 802ed2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 802ed30:	f040 80a6 	bne.w	802ee80 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 802ed34:	687b      	ldr	r3, [r7, #4]
 802ed36:	2202      	movs	r2, #2
 802ed38:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 802ed3a:	687b      	ldr	r3, [r7, #4]
 802ed3c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 802ed3e:	4619      	mov	r1, r3
 802ed40:	6878      	ldr	r0, [r7, #4]
 802ed42:	f000 f8c1 	bl	802eec8 <HAL_UARTEx_RxEventCallback>
      return;
 802ed46:	e09b      	b.n	802ee80 <HAL_UART_IRQHandler+0x548>
 802ed48:	0802f059 	.word	0x0802f059
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 802ed4c:	687b      	ldr	r3, [r7, #4]
 802ed4e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 802ed50:	687b      	ldr	r3, [r7, #4]
 802ed52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 802ed54:	b29b      	uxth	r3, r3
 802ed56:	1ad3      	subs	r3, r2, r3
 802ed58:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 802ed5c:	687b      	ldr	r3, [r7, #4]
 802ed5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 802ed60:	b29b      	uxth	r3, r3
 802ed62:	2b00      	cmp	r3, #0
 802ed64:	f000 808e 	beq.w	802ee84 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 802ed68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 802ed6c:	2b00      	cmp	r3, #0
 802ed6e:	f000 8089 	beq.w	802ee84 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 802ed72:	687b      	ldr	r3, [r7, #4]
 802ed74:	681b      	ldr	r3, [r3, #0]
 802ed76:	330c      	adds	r3, #12
 802ed78:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802ed7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802ed7c:	e853 3f00 	ldrex	r3, [r3]
 802ed80:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 802ed82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802ed84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 802ed88:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 802ed8c:	687b      	ldr	r3, [r7, #4]
 802ed8e:	681b      	ldr	r3, [r3, #0]
 802ed90:	330c      	adds	r3, #12
 802ed92:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 802ed96:	647a      	str	r2, [r7, #68]	@ 0x44
 802ed98:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802ed9a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 802ed9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 802ed9e:	e841 2300 	strex	r3, r2, [r1]
 802eda2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 802eda4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802eda6:	2b00      	cmp	r3, #0
 802eda8:	d1e3      	bne.n	802ed72 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802edaa:	687b      	ldr	r3, [r7, #4]
 802edac:	681b      	ldr	r3, [r3, #0]
 802edae:	3314      	adds	r3, #20
 802edb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802edb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802edb4:	e853 3f00 	ldrex	r3, [r3]
 802edb8:	623b      	str	r3, [r7, #32]
   return(result);
 802edba:	6a3b      	ldr	r3, [r7, #32]
 802edbc:	f023 0301 	bic.w	r3, r3, #1
 802edc0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 802edc4:	687b      	ldr	r3, [r7, #4]
 802edc6:	681b      	ldr	r3, [r3, #0]
 802edc8:	3314      	adds	r3, #20
 802edca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 802edce:	633a      	str	r2, [r7, #48]	@ 0x30
 802edd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802edd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 802edd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 802edd6:	e841 2300 	strex	r3, r2, [r1]
 802edda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 802eddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802edde:	2b00      	cmp	r3, #0
 802ede0:	d1e3      	bne.n	802edaa <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 802ede2:	687b      	ldr	r3, [r7, #4]
 802ede4:	2220      	movs	r2, #32
 802ede6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802edea:	687b      	ldr	r3, [r7, #4]
 802edec:	2200      	movs	r2, #0
 802edee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802edf0:	687b      	ldr	r3, [r7, #4]
 802edf2:	681b      	ldr	r3, [r3, #0]
 802edf4:	330c      	adds	r3, #12
 802edf6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802edf8:	693b      	ldr	r3, [r7, #16]
 802edfa:	e853 3f00 	ldrex	r3, [r3]
 802edfe:	60fb      	str	r3, [r7, #12]
   return(result);
 802ee00:	68fb      	ldr	r3, [r7, #12]
 802ee02:	f023 0310 	bic.w	r3, r3, #16
 802ee06:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 802ee0a:	687b      	ldr	r3, [r7, #4]
 802ee0c:	681b      	ldr	r3, [r3, #0]
 802ee0e:	330c      	adds	r3, #12
 802ee10:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 802ee14:	61fa      	str	r2, [r7, #28]
 802ee16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802ee18:	69b9      	ldr	r1, [r7, #24]
 802ee1a:	69fa      	ldr	r2, [r7, #28]
 802ee1c:	e841 2300 	strex	r3, r2, [r1]
 802ee20:	617b      	str	r3, [r7, #20]
   return(result);
 802ee22:	697b      	ldr	r3, [r7, #20]
 802ee24:	2b00      	cmp	r3, #0
 802ee26:	d1e3      	bne.n	802edf0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 802ee28:	687b      	ldr	r3, [r7, #4]
 802ee2a:	2202      	movs	r2, #2
 802ee2c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 802ee2e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 802ee32:	4619      	mov	r1, r3
 802ee34:	6878      	ldr	r0, [r7, #4]
 802ee36:	f000 f847 	bl	802eec8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 802ee3a:	e023      	b.n	802ee84 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 802ee3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 802ee40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802ee44:	2b00      	cmp	r3, #0
 802ee46:	d009      	beq.n	802ee5c <HAL_UART_IRQHandler+0x524>
 802ee48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 802ee4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802ee50:	2b00      	cmp	r3, #0
 802ee52:	d003      	beq.n	802ee5c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 802ee54:	6878      	ldr	r0, [r7, #4]
 802ee56:	f000 f910 	bl	802f07a <UART_Transmit_IT>
    return;
 802ee5a:	e014      	b.n	802ee86 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 802ee5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 802ee60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802ee64:	2b00      	cmp	r3, #0
 802ee66:	d00e      	beq.n	802ee86 <HAL_UART_IRQHandler+0x54e>
 802ee68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 802ee6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802ee70:	2b00      	cmp	r3, #0
 802ee72:	d008      	beq.n	802ee86 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 802ee74:	6878      	ldr	r0, [r7, #4]
 802ee76:	f000 f950 	bl	802f11a <UART_EndTransmit_IT>
    return;
 802ee7a:	e004      	b.n	802ee86 <HAL_UART_IRQHandler+0x54e>
    return;
 802ee7c:	bf00      	nop
 802ee7e:	e002      	b.n	802ee86 <HAL_UART_IRQHandler+0x54e>
      return;
 802ee80:	bf00      	nop
 802ee82:	e000      	b.n	802ee86 <HAL_UART_IRQHandler+0x54e>
      return;
 802ee84:	bf00      	nop
  }
}
 802ee86:	37e8      	adds	r7, #232	@ 0xe8
 802ee88:	46bd      	mov	sp, r7
 802ee8a:	bd80      	pop	{r7, pc}

0802ee8c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 802ee8c:	b480      	push	{r7}
 802ee8e:	b083      	sub	sp, #12
 802ee90:	af00      	add	r7, sp, #0
 802ee92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 802ee94:	bf00      	nop
 802ee96:	370c      	adds	r7, #12
 802ee98:	46bd      	mov	sp, r7
 802ee9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ee9e:	4770      	bx	lr

0802eea0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 802eea0:	b480      	push	{r7}
 802eea2:	b083      	sub	sp, #12
 802eea4:	af00      	add	r7, sp, #0
 802eea6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 802eea8:	bf00      	nop
 802eeaa:	370c      	adds	r7, #12
 802eeac:	46bd      	mov	sp, r7
 802eeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 802eeb2:	4770      	bx	lr

0802eeb4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 802eeb4:	b480      	push	{r7}
 802eeb6:	b083      	sub	sp, #12
 802eeb8:	af00      	add	r7, sp, #0
 802eeba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 802eebc:	bf00      	nop
 802eebe:	370c      	adds	r7, #12
 802eec0:	46bd      	mov	sp, r7
 802eec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802eec6:	4770      	bx	lr

0802eec8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 802eec8:	b480      	push	{r7}
 802eeca:	b083      	sub	sp, #12
 802eecc:	af00      	add	r7, sp, #0
 802eece:	6078      	str	r0, [r7, #4]
 802eed0:	460b      	mov	r3, r1
 802eed2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 802eed4:	bf00      	nop
 802eed6:	370c      	adds	r7, #12
 802eed8:	46bd      	mov	sp, r7
 802eeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 802eede:	4770      	bx	lr

0802eee0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 802eee0:	b580      	push	{r7, lr}
 802eee2:	b086      	sub	sp, #24
 802eee4:	af00      	add	r7, sp, #0
 802eee6:	60f8      	str	r0, [r7, #12]
 802eee8:	60b9      	str	r1, [r7, #8]
 802eeea:	603b      	str	r3, [r7, #0]
 802eeec:	4613      	mov	r3, r2
 802eeee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 802eef0:	e03b      	b.n	802ef6a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802eef2:	6a3b      	ldr	r3, [r7, #32]
 802eef4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802eef8:	d037      	beq.n	802ef6a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 802eefa:	f7fc f9e1 	bl	802b2c0 <HAL_GetTick>
 802eefe:	4602      	mov	r2, r0
 802ef00:	683b      	ldr	r3, [r7, #0]
 802ef02:	1ad3      	subs	r3, r2, r3
 802ef04:	6a3a      	ldr	r2, [r7, #32]
 802ef06:	429a      	cmp	r2, r3
 802ef08:	d302      	bcc.n	802ef10 <UART_WaitOnFlagUntilTimeout+0x30>
 802ef0a:	6a3b      	ldr	r3, [r7, #32]
 802ef0c:	2b00      	cmp	r3, #0
 802ef0e:	d101      	bne.n	802ef14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 802ef10:	2303      	movs	r3, #3
 802ef12:	e03a      	b.n	802ef8a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 802ef14:	68fb      	ldr	r3, [r7, #12]
 802ef16:	681b      	ldr	r3, [r3, #0]
 802ef18:	68db      	ldr	r3, [r3, #12]
 802ef1a:	f003 0304 	and.w	r3, r3, #4
 802ef1e:	2b00      	cmp	r3, #0
 802ef20:	d023      	beq.n	802ef6a <UART_WaitOnFlagUntilTimeout+0x8a>
 802ef22:	68bb      	ldr	r3, [r7, #8]
 802ef24:	2b80      	cmp	r3, #128	@ 0x80
 802ef26:	d020      	beq.n	802ef6a <UART_WaitOnFlagUntilTimeout+0x8a>
 802ef28:	68bb      	ldr	r3, [r7, #8]
 802ef2a:	2b40      	cmp	r3, #64	@ 0x40
 802ef2c:	d01d      	beq.n	802ef6a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 802ef2e:	68fb      	ldr	r3, [r7, #12]
 802ef30:	681b      	ldr	r3, [r3, #0]
 802ef32:	681b      	ldr	r3, [r3, #0]
 802ef34:	f003 0308 	and.w	r3, r3, #8
 802ef38:	2b08      	cmp	r3, #8
 802ef3a:	d116      	bne.n	802ef6a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 802ef3c:	2300      	movs	r3, #0
 802ef3e:	617b      	str	r3, [r7, #20]
 802ef40:	68fb      	ldr	r3, [r7, #12]
 802ef42:	681b      	ldr	r3, [r3, #0]
 802ef44:	681b      	ldr	r3, [r3, #0]
 802ef46:	617b      	str	r3, [r7, #20]
 802ef48:	68fb      	ldr	r3, [r7, #12]
 802ef4a:	681b      	ldr	r3, [r3, #0]
 802ef4c:	685b      	ldr	r3, [r3, #4]
 802ef4e:	617b      	str	r3, [r7, #20]
 802ef50:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 802ef52:	68f8      	ldr	r0, [r7, #12]
 802ef54:	f000 f81d 	bl	802ef92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 802ef58:	68fb      	ldr	r3, [r7, #12]
 802ef5a:	2208      	movs	r2, #8
 802ef5c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 802ef5e:	68fb      	ldr	r3, [r7, #12]
 802ef60:	2200      	movs	r2, #0
 802ef62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 802ef66:	2301      	movs	r3, #1
 802ef68:	e00f      	b.n	802ef8a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 802ef6a:	68fb      	ldr	r3, [r7, #12]
 802ef6c:	681b      	ldr	r3, [r3, #0]
 802ef6e:	681a      	ldr	r2, [r3, #0]
 802ef70:	68bb      	ldr	r3, [r7, #8]
 802ef72:	4013      	ands	r3, r2
 802ef74:	68ba      	ldr	r2, [r7, #8]
 802ef76:	429a      	cmp	r2, r3
 802ef78:	bf0c      	ite	eq
 802ef7a:	2301      	moveq	r3, #1
 802ef7c:	2300      	movne	r3, #0
 802ef7e:	b2db      	uxtb	r3, r3
 802ef80:	461a      	mov	r2, r3
 802ef82:	79fb      	ldrb	r3, [r7, #7]
 802ef84:	429a      	cmp	r2, r3
 802ef86:	d0b4      	beq.n	802eef2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 802ef88:	2300      	movs	r3, #0
}
 802ef8a:	4618      	mov	r0, r3
 802ef8c:	3718      	adds	r7, #24
 802ef8e:	46bd      	mov	sp, r7
 802ef90:	bd80      	pop	{r7, pc}

0802ef92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 802ef92:	b480      	push	{r7}
 802ef94:	b095      	sub	sp, #84	@ 0x54
 802ef96:	af00      	add	r7, sp, #0
 802ef98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 802ef9a:	687b      	ldr	r3, [r7, #4]
 802ef9c:	681b      	ldr	r3, [r3, #0]
 802ef9e:	330c      	adds	r3, #12
 802efa0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802efa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802efa4:	e853 3f00 	ldrex	r3, [r3]
 802efa8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 802efaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802efac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 802efb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 802efb2:	687b      	ldr	r3, [r7, #4]
 802efb4:	681b      	ldr	r3, [r3, #0]
 802efb6:	330c      	adds	r3, #12
 802efb8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 802efba:	643a      	str	r2, [r7, #64]	@ 0x40
 802efbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802efbe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 802efc0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 802efc2:	e841 2300 	strex	r3, r2, [r1]
 802efc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 802efc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802efca:	2b00      	cmp	r3, #0
 802efcc:	d1e5      	bne.n	802ef9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802efce:	687b      	ldr	r3, [r7, #4]
 802efd0:	681b      	ldr	r3, [r3, #0]
 802efd2:	3314      	adds	r3, #20
 802efd4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802efd6:	6a3b      	ldr	r3, [r7, #32]
 802efd8:	e853 3f00 	ldrex	r3, [r3]
 802efdc:	61fb      	str	r3, [r7, #28]
   return(result);
 802efde:	69fb      	ldr	r3, [r7, #28]
 802efe0:	f023 0301 	bic.w	r3, r3, #1
 802efe4:	64bb      	str	r3, [r7, #72]	@ 0x48
 802efe6:	687b      	ldr	r3, [r7, #4]
 802efe8:	681b      	ldr	r3, [r3, #0]
 802efea:	3314      	adds	r3, #20
 802efec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 802efee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 802eff0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802eff2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 802eff4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 802eff6:	e841 2300 	strex	r3, r2, [r1]
 802effa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 802effc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802effe:	2b00      	cmp	r3, #0
 802f000:	d1e5      	bne.n	802efce <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802f002:	687b      	ldr	r3, [r7, #4]
 802f004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802f006:	2b01      	cmp	r3, #1
 802f008:	d119      	bne.n	802f03e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802f00a:	687b      	ldr	r3, [r7, #4]
 802f00c:	681b      	ldr	r3, [r3, #0]
 802f00e:	330c      	adds	r3, #12
 802f010:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802f012:	68fb      	ldr	r3, [r7, #12]
 802f014:	e853 3f00 	ldrex	r3, [r3]
 802f018:	60bb      	str	r3, [r7, #8]
   return(result);
 802f01a:	68bb      	ldr	r3, [r7, #8]
 802f01c:	f023 0310 	bic.w	r3, r3, #16
 802f020:	647b      	str	r3, [r7, #68]	@ 0x44
 802f022:	687b      	ldr	r3, [r7, #4]
 802f024:	681b      	ldr	r3, [r3, #0]
 802f026:	330c      	adds	r3, #12
 802f028:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 802f02a:	61ba      	str	r2, [r7, #24]
 802f02c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802f02e:	6979      	ldr	r1, [r7, #20]
 802f030:	69ba      	ldr	r2, [r7, #24]
 802f032:	e841 2300 	strex	r3, r2, [r1]
 802f036:	613b      	str	r3, [r7, #16]
   return(result);
 802f038:	693b      	ldr	r3, [r7, #16]
 802f03a:	2b00      	cmp	r3, #0
 802f03c:	d1e5      	bne.n	802f00a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 802f03e:	687b      	ldr	r3, [r7, #4]
 802f040:	2220      	movs	r2, #32
 802f042:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802f046:	687b      	ldr	r3, [r7, #4]
 802f048:	2200      	movs	r2, #0
 802f04a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 802f04c:	bf00      	nop
 802f04e:	3754      	adds	r7, #84	@ 0x54
 802f050:	46bd      	mov	sp, r7
 802f052:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f056:	4770      	bx	lr

0802f058 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 802f058:	b580      	push	{r7, lr}
 802f05a:	b084      	sub	sp, #16
 802f05c:	af00      	add	r7, sp, #0
 802f05e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 802f060:	687b      	ldr	r3, [r7, #4]
 802f062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802f064:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 802f066:	68fb      	ldr	r3, [r7, #12]
 802f068:	2200      	movs	r2, #0
 802f06a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 802f06c:	68f8      	ldr	r0, [r7, #12]
 802f06e:	f7ff ff21 	bl	802eeb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 802f072:	bf00      	nop
 802f074:	3710      	adds	r7, #16
 802f076:	46bd      	mov	sp, r7
 802f078:	bd80      	pop	{r7, pc}

0802f07a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 802f07a:	b480      	push	{r7}
 802f07c:	b085      	sub	sp, #20
 802f07e:	af00      	add	r7, sp, #0
 802f080:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 802f082:	687b      	ldr	r3, [r7, #4]
 802f084:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 802f088:	b2db      	uxtb	r3, r3
 802f08a:	2b21      	cmp	r3, #33	@ 0x21
 802f08c:	d13e      	bne.n	802f10c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802f08e:	687b      	ldr	r3, [r7, #4]
 802f090:	689b      	ldr	r3, [r3, #8]
 802f092:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802f096:	d114      	bne.n	802f0c2 <UART_Transmit_IT+0x48>
 802f098:	687b      	ldr	r3, [r7, #4]
 802f09a:	691b      	ldr	r3, [r3, #16]
 802f09c:	2b00      	cmp	r3, #0
 802f09e:	d110      	bne.n	802f0c2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 802f0a0:	687b      	ldr	r3, [r7, #4]
 802f0a2:	6a1b      	ldr	r3, [r3, #32]
 802f0a4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 802f0a6:	68fb      	ldr	r3, [r7, #12]
 802f0a8:	881b      	ldrh	r3, [r3, #0]
 802f0aa:	461a      	mov	r2, r3
 802f0ac:	687b      	ldr	r3, [r7, #4]
 802f0ae:	681b      	ldr	r3, [r3, #0]
 802f0b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 802f0b4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 802f0b6:	687b      	ldr	r3, [r7, #4]
 802f0b8:	6a1b      	ldr	r3, [r3, #32]
 802f0ba:	1c9a      	adds	r2, r3, #2
 802f0bc:	687b      	ldr	r3, [r7, #4]
 802f0be:	621a      	str	r2, [r3, #32]
 802f0c0:	e008      	b.n	802f0d4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 802f0c2:	687b      	ldr	r3, [r7, #4]
 802f0c4:	6a1b      	ldr	r3, [r3, #32]
 802f0c6:	1c59      	adds	r1, r3, #1
 802f0c8:	687a      	ldr	r2, [r7, #4]
 802f0ca:	6211      	str	r1, [r2, #32]
 802f0cc:	781a      	ldrb	r2, [r3, #0]
 802f0ce:	687b      	ldr	r3, [r7, #4]
 802f0d0:	681b      	ldr	r3, [r3, #0]
 802f0d2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 802f0d4:	687b      	ldr	r3, [r7, #4]
 802f0d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 802f0d8:	b29b      	uxth	r3, r3
 802f0da:	3b01      	subs	r3, #1
 802f0dc:	b29b      	uxth	r3, r3
 802f0de:	687a      	ldr	r2, [r7, #4]
 802f0e0:	4619      	mov	r1, r3
 802f0e2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 802f0e4:	2b00      	cmp	r3, #0
 802f0e6:	d10f      	bne.n	802f108 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 802f0e8:	687b      	ldr	r3, [r7, #4]
 802f0ea:	681b      	ldr	r3, [r3, #0]
 802f0ec:	68da      	ldr	r2, [r3, #12]
 802f0ee:	687b      	ldr	r3, [r7, #4]
 802f0f0:	681b      	ldr	r3, [r3, #0]
 802f0f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 802f0f6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 802f0f8:	687b      	ldr	r3, [r7, #4]
 802f0fa:	681b      	ldr	r3, [r3, #0]
 802f0fc:	68da      	ldr	r2, [r3, #12]
 802f0fe:	687b      	ldr	r3, [r7, #4]
 802f100:	681b      	ldr	r3, [r3, #0]
 802f102:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 802f106:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 802f108:	2300      	movs	r3, #0
 802f10a:	e000      	b.n	802f10e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 802f10c:	2302      	movs	r3, #2
  }
}
 802f10e:	4618      	mov	r0, r3
 802f110:	3714      	adds	r7, #20
 802f112:	46bd      	mov	sp, r7
 802f114:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f118:	4770      	bx	lr

0802f11a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 802f11a:	b580      	push	{r7, lr}
 802f11c:	b082      	sub	sp, #8
 802f11e:	af00      	add	r7, sp, #0
 802f120:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 802f122:	687b      	ldr	r3, [r7, #4]
 802f124:	681b      	ldr	r3, [r3, #0]
 802f126:	68da      	ldr	r2, [r3, #12]
 802f128:	687b      	ldr	r3, [r7, #4]
 802f12a:	681b      	ldr	r3, [r3, #0]
 802f12c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 802f130:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 802f132:	687b      	ldr	r3, [r7, #4]
 802f134:	2220      	movs	r2, #32
 802f136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 802f13a:	6878      	ldr	r0, [r7, #4]
 802f13c:	f7ff fea6 	bl	802ee8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 802f140:	2300      	movs	r3, #0
}
 802f142:	4618      	mov	r0, r3
 802f144:	3708      	adds	r7, #8
 802f146:	46bd      	mov	sp, r7
 802f148:	bd80      	pop	{r7, pc}

0802f14a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 802f14a:	b580      	push	{r7, lr}
 802f14c:	b08c      	sub	sp, #48	@ 0x30
 802f14e:	af00      	add	r7, sp, #0
 802f150:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 802f152:	2300      	movs	r3, #0
 802f154:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 802f156:	2300      	movs	r3, #0
 802f158:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 802f15a:	687b      	ldr	r3, [r7, #4]
 802f15c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 802f160:	b2db      	uxtb	r3, r3
 802f162:	2b22      	cmp	r3, #34	@ 0x22
 802f164:	f040 80aa 	bne.w	802f2bc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802f168:	687b      	ldr	r3, [r7, #4]
 802f16a:	689b      	ldr	r3, [r3, #8]
 802f16c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802f170:	d115      	bne.n	802f19e <UART_Receive_IT+0x54>
 802f172:	687b      	ldr	r3, [r7, #4]
 802f174:	691b      	ldr	r3, [r3, #16]
 802f176:	2b00      	cmp	r3, #0
 802f178:	d111      	bne.n	802f19e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 802f17a:	687b      	ldr	r3, [r7, #4]
 802f17c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802f17e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 802f180:	687b      	ldr	r3, [r7, #4]
 802f182:	681b      	ldr	r3, [r3, #0]
 802f184:	685b      	ldr	r3, [r3, #4]
 802f186:	b29b      	uxth	r3, r3
 802f188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802f18c:	b29a      	uxth	r2, r3
 802f18e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802f190:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 802f192:	687b      	ldr	r3, [r7, #4]
 802f194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802f196:	1c9a      	adds	r2, r3, #2
 802f198:	687b      	ldr	r3, [r7, #4]
 802f19a:	629a      	str	r2, [r3, #40]	@ 0x28
 802f19c:	e024      	b.n	802f1e8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 802f19e:	687b      	ldr	r3, [r7, #4]
 802f1a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802f1a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 802f1a4:	687b      	ldr	r3, [r7, #4]
 802f1a6:	689b      	ldr	r3, [r3, #8]
 802f1a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802f1ac:	d007      	beq.n	802f1be <UART_Receive_IT+0x74>
 802f1ae:	687b      	ldr	r3, [r7, #4]
 802f1b0:	689b      	ldr	r3, [r3, #8]
 802f1b2:	2b00      	cmp	r3, #0
 802f1b4:	d10a      	bne.n	802f1cc <UART_Receive_IT+0x82>
 802f1b6:	687b      	ldr	r3, [r7, #4]
 802f1b8:	691b      	ldr	r3, [r3, #16]
 802f1ba:	2b00      	cmp	r3, #0
 802f1bc:	d106      	bne.n	802f1cc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 802f1be:	687b      	ldr	r3, [r7, #4]
 802f1c0:	681b      	ldr	r3, [r3, #0]
 802f1c2:	685b      	ldr	r3, [r3, #4]
 802f1c4:	b2da      	uxtb	r2, r3
 802f1c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802f1c8:	701a      	strb	r2, [r3, #0]
 802f1ca:	e008      	b.n	802f1de <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 802f1cc:	687b      	ldr	r3, [r7, #4]
 802f1ce:	681b      	ldr	r3, [r3, #0]
 802f1d0:	685b      	ldr	r3, [r3, #4]
 802f1d2:	b2db      	uxtb	r3, r3
 802f1d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 802f1d8:	b2da      	uxtb	r2, r3
 802f1da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802f1dc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 802f1de:	687b      	ldr	r3, [r7, #4]
 802f1e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802f1e2:	1c5a      	adds	r2, r3, #1
 802f1e4:	687b      	ldr	r3, [r7, #4]
 802f1e6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 802f1e8:	687b      	ldr	r3, [r7, #4]
 802f1ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 802f1ec:	b29b      	uxth	r3, r3
 802f1ee:	3b01      	subs	r3, #1
 802f1f0:	b29b      	uxth	r3, r3
 802f1f2:	687a      	ldr	r2, [r7, #4]
 802f1f4:	4619      	mov	r1, r3
 802f1f6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 802f1f8:	2b00      	cmp	r3, #0
 802f1fa:	d15d      	bne.n	802f2b8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 802f1fc:	687b      	ldr	r3, [r7, #4]
 802f1fe:	681b      	ldr	r3, [r3, #0]
 802f200:	68da      	ldr	r2, [r3, #12]
 802f202:	687b      	ldr	r3, [r7, #4]
 802f204:	681b      	ldr	r3, [r3, #0]
 802f206:	f022 0220 	bic.w	r2, r2, #32
 802f20a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 802f20c:	687b      	ldr	r3, [r7, #4]
 802f20e:	681b      	ldr	r3, [r3, #0]
 802f210:	68da      	ldr	r2, [r3, #12]
 802f212:	687b      	ldr	r3, [r7, #4]
 802f214:	681b      	ldr	r3, [r3, #0]
 802f216:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 802f21a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 802f21c:	687b      	ldr	r3, [r7, #4]
 802f21e:	681b      	ldr	r3, [r3, #0]
 802f220:	695a      	ldr	r2, [r3, #20]
 802f222:	687b      	ldr	r3, [r7, #4]
 802f224:	681b      	ldr	r3, [r3, #0]
 802f226:	f022 0201 	bic.w	r2, r2, #1
 802f22a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 802f22c:	687b      	ldr	r3, [r7, #4]
 802f22e:	2220      	movs	r2, #32
 802f230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 802f234:	687b      	ldr	r3, [r7, #4]
 802f236:	2200      	movs	r2, #0
 802f238:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802f23a:	687b      	ldr	r3, [r7, #4]
 802f23c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802f23e:	2b01      	cmp	r3, #1
 802f240:	d135      	bne.n	802f2ae <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802f242:	687b      	ldr	r3, [r7, #4]
 802f244:	2200      	movs	r2, #0
 802f246:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802f248:	687b      	ldr	r3, [r7, #4]
 802f24a:	681b      	ldr	r3, [r3, #0]
 802f24c:	330c      	adds	r3, #12
 802f24e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802f250:	697b      	ldr	r3, [r7, #20]
 802f252:	e853 3f00 	ldrex	r3, [r3]
 802f256:	613b      	str	r3, [r7, #16]
   return(result);
 802f258:	693b      	ldr	r3, [r7, #16]
 802f25a:	f023 0310 	bic.w	r3, r3, #16
 802f25e:	627b      	str	r3, [r7, #36]	@ 0x24
 802f260:	687b      	ldr	r3, [r7, #4]
 802f262:	681b      	ldr	r3, [r3, #0]
 802f264:	330c      	adds	r3, #12
 802f266:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 802f268:	623a      	str	r2, [r7, #32]
 802f26a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802f26c:	69f9      	ldr	r1, [r7, #28]
 802f26e:	6a3a      	ldr	r2, [r7, #32]
 802f270:	e841 2300 	strex	r3, r2, [r1]
 802f274:	61bb      	str	r3, [r7, #24]
   return(result);
 802f276:	69bb      	ldr	r3, [r7, #24]
 802f278:	2b00      	cmp	r3, #0
 802f27a:	d1e5      	bne.n	802f248 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 802f27c:	687b      	ldr	r3, [r7, #4]
 802f27e:	681b      	ldr	r3, [r3, #0]
 802f280:	681b      	ldr	r3, [r3, #0]
 802f282:	f003 0310 	and.w	r3, r3, #16
 802f286:	2b10      	cmp	r3, #16
 802f288:	d10a      	bne.n	802f2a0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 802f28a:	2300      	movs	r3, #0
 802f28c:	60fb      	str	r3, [r7, #12]
 802f28e:	687b      	ldr	r3, [r7, #4]
 802f290:	681b      	ldr	r3, [r3, #0]
 802f292:	681b      	ldr	r3, [r3, #0]
 802f294:	60fb      	str	r3, [r7, #12]
 802f296:	687b      	ldr	r3, [r7, #4]
 802f298:	681b      	ldr	r3, [r3, #0]
 802f29a:	685b      	ldr	r3, [r3, #4]
 802f29c:	60fb      	str	r3, [r7, #12]
 802f29e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 802f2a0:	687b      	ldr	r3, [r7, #4]
 802f2a2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 802f2a4:	4619      	mov	r1, r3
 802f2a6:	6878      	ldr	r0, [r7, #4]
 802f2a8:	f7ff fe0e 	bl	802eec8 <HAL_UARTEx_RxEventCallback>
 802f2ac:	e002      	b.n	802f2b4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 802f2ae:	6878      	ldr	r0, [r7, #4]
 802f2b0:	f7ff fdf6 	bl	802eea0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 802f2b4:	2300      	movs	r3, #0
 802f2b6:	e002      	b.n	802f2be <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 802f2b8:	2300      	movs	r3, #0
 802f2ba:	e000      	b.n	802f2be <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 802f2bc:	2302      	movs	r3, #2
  }
}
 802f2be:	4618      	mov	r0, r3
 802f2c0:	3730      	adds	r7, #48	@ 0x30
 802f2c2:	46bd      	mov	sp, r7
 802f2c4:	bd80      	pop	{r7, pc}
	...

0802f2c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 802f2c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 802f2cc:	b0c0      	sub	sp, #256	@ 0x100
 802f2ce:	af00      	add	r7, sp, #0
 802f2d0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 802f2d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f2d8:	681b      	ldr	r3, [r3, #0]
 802f2da:	691b      	ldr	r3, [r3, #16]
 802f2dc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 802f2e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f2e4:	68d9      	ldr	r1, [r3, #12]
 802f2e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f2ea:	681a      	ldr	r2, [r3, #0]
 802f2ec:	ea40 0301 	orr.w	r3, r0, r1
 802f2f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 802f2f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f2f6:	689a      	ldr	r2, [r3, #8]
 802f2f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f2fc:	691b      	ldr	r3, [r3, #16]
 802f2fe:	431a      	orrs	r2, r3
 802f300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f304:	695b      	ldr	r3, [r3, #20]
 802f306:	431a      	orrs	r2, r3
 802f308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f30c:	69db      	ldr	r3, [r3, #28]
 802f30e:	4313      	orrs	r3, r2
 802f310:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 802f314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f318:	681b      	ldr	r3, [r3, #0]
 802f31a:	68db      	ldr	r3, [r3, #12]
 802f31c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 802f320:	f021 010c 	bic.w	r1, r1, #12
 802f324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f328:	681a      	ldr	r2, [r3, #0]
 802f32a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 802f32e:	430b      	orrs	r3, r1
 802f330:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 802f332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f336:	681b      	ldr	r3, [r3, #0]
 802f338:	695b      	ldr	r3, [r3, #20]
 802f33a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 802f33e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f342:	6999      	ldr	r1, [r3, #24]
 802f344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f348:	681a      	ldr	r2, [r3, #0]
 802f34a:	ea40 0301 	orr.w	r3, r0, r1
 802f34e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 802f350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f354:	681a      	ldr	r2, [r3, #0]
 802f356:	4b8f      	ldr	r3, [pc, #572]	@ (802f594 <UART_SetConfig+0x2cc>)
 802f358:	429a      	cmp	r2, r3
 802f35a:	d005      	beq.n	802f368 <UART_SetConfig+0xa0>
 802f35c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f360:	681a      	ldr	r2, [r3, #0]
 802f362:	4b8d      	ldr	r3, [pc, #564]	@ (802f598 <UART_SetConfig+0x2d0>)
 802f364:	429a      	cmp	r2, r3
 802f366:	d104      	bne.n	802f372 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 802f368:	f7fd fda8 	bl	802cebc <HAL_RCC_GetPCLK2Freq>
 802f36c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 802f370:	e003      	b.n	802f37a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 802f372:	f7fd fd8f 	bl	802ce94 <HAL_RCC_GetPCLK1Freq>
 802f376:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 802f37a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f37e:	69db      	ldr	r3, [r3, #28]
 802f380:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 802f384:	f040 810c 	bne.w	802f5a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 802f388:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 802f38c:	2200      	movs	r2, #0
 802f38e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 802f392:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 802f396:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 802f39a:	4622      	mov	r2, r4
 802f39c:	462b      	mov	r3, r5
 802f39e:	1891      	adds	r1, r2, r2
 802f3a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 802f3a2:	415b      	adcs	r3, r3
 802f3a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 802f3a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 802f3aa:	4621      	mov	r1, r4
 802f3ac:	eb12 0801 	adds.w	r8, r2, r1
 802f3b0:	4629      	mov	r1, r5
 802f3b2:	eb43 0901 	adc.w	r9, r3, r1
 802f3b6:	f04f 0200 	mov.w	r2, #0
 802f3ba:	f04f 0300 	mov.w	r3, #0
 802f3be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 802f3c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 802f3c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 802f3ca:	4690      	mov	r8, r2
 802f3cc:	4699      	mov	r9, r3
 802f3ce:	4623      	mov	r3, r4
 802f3d0:	eb18 0303 	adds.w	r3, r8, r3
 802f3d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 802f3d8:	462b      	mov	r3, r5
 802f3da:	eb49 0303 	adc.w	r3, r9, r3
 802f3de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 802f3e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f3e6:	685b      	ldr	r3, [r3, #4]
 802f3e8:	2200      	movs	r2, #0
 802f3ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 802f3ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 802f3f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 802f3f6:	460b      	mov	r3, r1
 802f3f8:	18db      	adds	r3, r3, r3
 802f3fa:	653b      	str	r3, [r7, #80]	@ 0x50
 802f3fc:	4613      	mov	r3, r2
 802f3fe:	eb42 0303 	adc.w	r3, r2, r3
 802f402:	657b      	str	r3, [r7, #84]	@ 0x54
 802f404:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 802f408:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 802f40c:	f7f1 fdde 	bl	8020fcc <__aeabi_uldivmod>
 802f410:	4602      	mov	r2, r0
 802f412:	460b      	mov	r3, r1
 802f414:	4b61      	ldr	r3, [pc, #388]	@ (802f59c <UART_SetConfig+0x2d4>)
 802f416:	fba3 2302 	umull	r2, r3, r3, r2
 802f41a:	095b      	lsrs	r3, r3, #5
 802f41c:	011c      	lsls	r4, r3, #4
 802f41e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 802f422:	2200      	movs	r2, #0
 802f424:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 802f428:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 802f42c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 802f430:	4642      	mov	r2, r8
 802f432:	464b      	mov	r3, r9
 802f434:	1891      	adds	r1, r2, r2
 802f436:	64b9      	str	r1, [r7, #72]	@ 0x48
 802f438:	415b      	adcs	r3, r3
 802f43a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 802f43c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 802f440:	4641      	mov	r1, r8
 802f442:	eb12 0a01 	adds.w	sl, r2, r1
 802f446:	4649      	mov	r1, r9
 802f448:	eb43 0b01 	adc.w	fp, r3, r1
 802f44c:	f04f 0200 	mov.w	r2, #0
 802f450:	f04f 0300 	mov.w	r3, #0
 802f454:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 802f458:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 802f45c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802f460:	4692      	mov	sl, r2
 802f462:	469b      	mov	fp, r3
 802f464:	4643      	mov	r3, r8
 802f466:	eb1a 0303 	adds.w	r3, sl, r3
 802f46a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 802f46e:	464b      	mov	r3, r9
 802f470:	eb4b 0303 	adc.w	r3, fp, r3
 802f474:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 802f478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f47c:	685b      	ldr	r3, [r3, #4]
 802f47e:	2200      	movs	r2, #0
 802f480:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 802f484:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 802f488:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 802f48c:	460b      	mov	r3, r1
 802f48e:	18db      	adds	r3, r3, r3
 802f490:	643b      	str	r3, [r7, #64]	@ 0x40
 802f492:	4613      	mov	r3, r2
 802f494:	eb42 0303 	adc.w	r3, r2, r3
 802f498:	647b      	str	r3, [r7, #68]	@ 0x44
 802f49a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 802f49e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 802f4a2:	f7f1 fd93 	bl	8020fcc <__aeabi_uldivmod>
 802f4a6:	4602      	mov	r2, r0
 802f4a8:	460b      	mov	r3, r1
 802f4aa:	4611      	mov	r1, r2
 802f4ac:	4b3b      	ldr	r3, [pc, #236]	@ (802f59c <UART_SetConfig+0x2d4>)
 802f4ae:	fba3 2301 	umull	r2, r3, r3, r1
 802f4b2:	095b      	lsrs	r3, r3, #5
 802f4b4:	2264      	movs	r2, #100	@ 0x64
 802f4b6:	fb02 f303 	mul.w	r3, r2, r3
 802f4ba:	1acb      	subs	r3, r1, r3
 802f4bc:	00db      	lsls	r3, r3, #3
 802f4be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 802f4c2:	4b36      	ldr	r3, [pc, #216]	@ (802f59c <UART_SetConfig+0x2d4>)
 802f4c4:	fba3 2302 	umull	r2, r3, r3, r2
 802f4c8:	095b      	lsrs	r3, r3, #5
 802f4ca:	005b      	lsls	r3, r3, #1
 802f4cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 802f4d0:	441c      	add	r4, r3
 802f4d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 802f4d6:	2200      	movs	r2, #0
 802f4d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 802f4dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 802f4e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 802f4e4:	4642      	mov	r2, r8
 802f4e6:	464b      	mov	r3, r9
 802f4e8:	1891      	adds	r1, r2, r2
 802f4ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 802f4ec:	415b      	adcs	r3, r3
 802f4ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 802f4f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 802f4f4:	4641      	mov	r1, r8
 802f4f6:	1851      	adds	r1, r2, r1
 802f4f8:	6339      	str	r1, [r7, #48]	@ 0x30
 802f4fa:	4649      	mov	r1, r9
 802f4fc:	414b      	adcs	r3, r1
 802f4fe:	637b      	str	r3, [r7, #52]	@ 0x34
 802f500:	f04f 0200 	mov.w	r2, #0
 802f504:	f04f 0300 	mov.w	r3, #0
 802f508:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 802f50c:	4659      	mov	r1, fp
 802f50e:	00cb      	lsls	r3, r1, #3
 802f510:	4651      	mov	r1, sl
 802f512:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802f516:	4651      	mov	r1, sl
 802f518:	00ca      	lsls	r2, r1, #3
 802f51a:	4610      	mov	r0, r2
 802f51c:	4619      	mov	r1, r3
 802f51e:	4603      	mov	r3, r0
 802f520:	4642      	mov	r2, r8
 802f522:	189b      	adds	r3, r3, r2
 802f524:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 802f528:	464b      	mov	r3, r9
 802f52a:	460a      	mov	r2, r1
 802f52c:	eb42 0303 	adc.w	r3, r2, r3
 802f530:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 802f534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f538:	685b      	ldr	r3, [r3, #4]
 802f53a:	2200      	movs	r2, #0
 802f53c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 802f540:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 802f544:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 802f548:	460b      	mov	r3, r1
 802f54a:	18db      	adds	r3, r3, r3
 802f54c:	62bb      	str	r3, [r7, #40]	@ 0x28
 802f54e:	4613      	mov	r3, r2
 802f550:	eb42 0303 	adc.w	r3, r2, r3
 802f554:	62fb      	str	r3, [r7, #44]	@ 0x2c
 802f556:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 802f55a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 802f55e:	f7f1 fd35 	bl	8020fcc <__aeabi_uldivmod>
 802f562:	4602      	mov	r2, r0
 802f564:	460b      	mov	r3, r1
 802f566:	4b0d      	ldr	r3, [pc, #52]	@ (802f59c <UART_SetConfig+0x2d4>)
 802f568:	fba3 1302 	umull	r1, r3, r3, r2
 802f56c:	095b      	lsrs	r3, r3, #5
 802f56e:	2164      	movs	r1, #100	@ 0x64
 802f570:	fb01 f303 	mul.w	r3, r1, r3
 802f574:	1ad3      	subs	r3, r2, r3
 802f576:	00db      	lsls	r3, r3, #3
 802f578:	3332      	adds	r3, #50	@ 0x32
 802f57a:	4a08      	ldr	r2, [pc, #32]	@ (802f59c <UART_SetConfig+0x2d4>)
 802f57c:	fba2 2303 	umull	r2, r3, r2, r3
 802f580:	095b      	lsrs	r3, r3, #5
 802f582:	f003 0207 	and.w	r2, r3, #7
 802f586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f58a:	681b      	ldr	r3, [r3, #0]
 802f58c:	4422      	add	r2, r4
 802f58e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 802f590:	e106      	b.n	802f7a0 <UART_SetConfig+0x4d8>
 802f592:	bf00      	nop
 802f594:	40011000 	.word	0x40011000
 802f598:	40011400 	.word	0x40011400
 802f59c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 802f5a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 802f5a4:	2200      	movs	r2, #0
 802f5a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 802f5aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 802f5ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 802f5b2:	4642      	mov	r2, r8
 802f5b4:	464b      	mov	r3, r9
 802f5b6:	1891      	adds	r1, r2, r2
 802f5b8:	6239      	str	r1, [r7, #32]
 802f5ba:	415b      	adcs	r3, r3
 802f5bc:	627b      	str	r3, [r7, #36]	@ 0x24
 802f5be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802f5c2:	4641      	mov	r1, r8
 802f5c4:	1854      	adds	r4, r2, r1
 802f5c6:	4649      	mov	r1, r9
 802f5c8:	eb43 0501 	adc.w	r5, r3, r1
 802f5cc:	f04f 0200 	mov.w	r2, #0
 802f5d0:	f04f 0300 	mov.w	r3, #0
 802f5d4:	00eb      	lsls	r3, r5, #3
 802f5d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 802f5da:	00e2      	lsls	r2, r4, #3
 802f5dc:	4614      	mov	r4, r2
 802f5de:	461d      	mov	r5, r3
 802f5e0:	4643      	mov	r3, r8
 802f5e2:	18e3      	adds	r3, r4, r3
 802f5e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 802f5e8:	464b      	mov	r3, r9
 802f5ea:	eb45 0303 	adc.w	r3, r5, r3
 802f5ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 802f5f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f5f6:	685b      	ldr	r3, [r3, #4]
 802f5f8:	2200      	movs	r2, #0
 802f5fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 802f5fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 802f602:	f04f 0200 	mov.w	r2, #0
 802f606:	f04f 0300 	mov.w	r3, #0
 802f60a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 802f60e:	4629      	mov	r1, r5
 802f610:	008b      	lsls	r3, r1, #2
 802f612:	4621      	mov	r1, r4
 802f614:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802f618:	4621      	mov	r1, r4
 802f61a:	008a      	lsls	r2, r1, #2
 802f61c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 802f620:	f7f1 fcd4 	bl	8020fcc <__aeabi_uldivmod>
 802f624:	4602      	mov	r2, r0
 802f626:	460b      	mov	r3, r1
 802f628:	4b60      	ldr	r3, [pc, #384]	@ (802f7ac <UART_SetConfig+0x4e4>)
 802f62a:	fba3 2302 	umull	r2, r3, r3, r2
 802f62e:	095b      	lsrs	r3, r3, #5
 802f630:	011c      	lsls	r4, r3, #4
 802f632:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 802f636:	2200      	movs	r2, #0
 802f638:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 802f63c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 802f640:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 802f644:	4642      	mov	r2, r8
 802f646:	464b      	mov	r3, r9
 802f648:	1891      	adds	r1, r2, r2
 802f64a:	61b9      	str	r1, [r7, #24]
 802f64c:	415b      	adcs	r3, r3
 802f64e:	61fb      	str	r3, [r7, #28]
 802f650:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 802f654:	4641      	mov	r1, r8
 802f656:	1851      	adds	r1, r2, r1
 802f658:	6139      	str	r1, [r7, #16]
 802f65a:	4649      	mov	r1, r9
 802f65c:	414b      	adcs	r3, r1
 802f65e:	617b      	str	r3, [r7, #20]
 802f660:	f04f 0200 	mov.w	r2, #0
 802f664:	f04f 0300 	mov.w	r3, #0
 802f668:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 802f66c:	4659      	mov	r1, fp
 802f66e:	00cb      	lsls	r3, r1, #3
 802f670:	4651      	mov	r1, sl
 802f672:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802f676:	4651      	mov	r1, sl
 802f678:	00ca      	lsls	r2, r1, #3
 802f67a:	4610      	mov	r0, r2
 802f67c:	4619      	mov	r1, r3
 802f67e:	4603      	mov	r3, r0
 802f680:	4642      	mov	r2, r8
 802f682:	189b      	adds	r3, r3, r2
 802f684:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 802f688:	464b      	mov	r3, r9
 802f68a:	460a      	mov	r2, r1
 802f68c:	eb42 0303 	adc.w	r3, r2, r3
 802f690:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 802f694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f698:	685b      	ldr	r3, [r3, #4]
 802f69a:	2200      	movs	r2, #0
 802f69c:	67bb      	str	r3, [r7, #120]	@ 0x78
 802f69e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 802f6a0:	f04f 0200 	mov.w	r2, #0
 802f6a4:	f04f 0300 	mov.w	r3, #0
 802f6a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 802f6ac:	4649      	mov	r1, r9
 802f6ae:	008b      	lsls	r3, r1, #2
 802f6b0:	4641      	mov	r1, r8
 802f6b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802f6b6:	4641      	mov	r1, r8
 802f6b8:	008a      	lsls	r2, r1, #2
 802f6ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 802f6be:	f7f1 fc85 	bl	8020fcc <__aeabi_uldivmod>
 802f6c2:	4602      	mov	r2, r0
 802f6c4:	460b      	mov	r3, r1
 802f6c6:	4611      	mov	r1, r2
 802f6c8:	4b38      	ldr	r3, [pc, #224]	@ (802f7ac <UART_SetConfig+0x4e4>)
 802f6ca:	fba3 2301 	umull	r2, r3, r3, r1
 802f6ce:	095b      	lsrs	r3, r3, #5
 802f6d0:	2264      	movs	r2, #100	@ 0x64
 802f6d2:	fb02 f303 	mul.w	r3, r2, r3
 802f6d6:	1acb      	subs	r3, r1, r3
 802f6d8:	011b      	lsls	r3, r3, #4
 802f6da:	3332      	adds	r3, #50	@ 0x32
 802f6dc:	4a33      	ldr	r2, [pc, #204]	@ (802f7ac <UART_SetConfig+0x4e4>)
 802f6de:	fba2 2303 	umull	r2, r3, r2, r3
 802f6e2:	095b      	lsrs	r3, r3, #5
 802f6e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 802f6e8:	441c      	add	r4, r3
 802f6ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 802f6ee:	2200      	movs	r2, #0
 802f6f0:	673b      	str	r3, [r7, #112]	@ 0x70
 802f6f2:	677a      	str	r2, [r7, #116]	@ 0x74
 802f6f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 802f6f8:	4642      	mov	r2, r8
 802f6fa:	464b      	mov	r3, r9
 802f6fc:	1891      	adds	r1, r2, r2
 802f6fe:	60b9      	str	r1, [r7, #8]
 802f700:	415b      	adcs	r3, r3
 802f702:	60fb      	str	r3, [r7, #12]
 802f704:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802f708:	4641      	mov	r1, r8
 802f70a:	1851      	adds	r1, r2, r1
 802f70c:	6039      	str	r1, [r7, #0]
 802f70e:	4649      	mov	r1, r9
 802f710:	414b      	adcs	r3, r1
 802f712:	607b      	str	r3, [r7, #4]
 802f714:	f04f 0200 	mov.w	r2, #0
 802f718:	f04f 0300 	mov.w	r3, #0
 802f71c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 802f720:	4659      	mov	r1, fp
 802f722:	00cb      	lsls	r3, r1, #3
 802f724:	4651      	mov	r1, sl
 802f726:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802f72a:	4651      	mov	r1, sl
 802f72c:	00ca      	lsls	r2, r1, #3
 802f72e:	4610      	mov	r0, r2
 802f730:	4619      	mov	r1, r3
 802f732:	4603      	mov	r3, r0
 802f734:	4642      	mov	r2, r8
 802f736:	189b      	adds	r3, r3, r2
 802f738:	66bb      	str	r3, [r7, #104]	@ 0x68
 802f73a:	464b      	mov	r3, r9
 802f73c:	460a      	mov	r2, r1
 802f73e:	eb42 0303 	adc.w	r3, r2, r3
 802f742:	66fb      	str	r3, [r7, #108]	@ 0x6c
 802f744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f748:	685b      	ldr	r3, [r3, #4]
 802f74a:	2200      	movs	r2, #0
 802f74c:	663b      	str	r3, [r7, #96]	@ 0x60
 802f74e:	667a      	str	r2, [r7, #100]	@ 0x64
 802f750:	f04f 0200 	mov.w	r2, #0
 802f754:	f04f 0300 	mov.w	r3, #0
 802f758:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 802f75c:	4649      	mov	r1, r9
 802f75e:	008b      	lsls	r3, r1, #2
 802f760:	4641      	mov	r1, r8
 802f762:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802f766:	4641      	mov	r1, r8
 802f768:	008a      	lsls	r2, r1, #2
 802f76a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 802f76e:	f7f1 fc2d 	bl	8020fcc <__aeabi_uldivmod>
 802f772:	4602      	mov	r2, r0
 802f774:	460b      	mov	r3, r1
 802f776:	4b0d      	ldr	r3, [pc, #52]	@ (802f7ac <UART_SetConfig+0x4e4>)
 802f778:	fba3 1302 	umull	r1, r3, r3, r2
 802f77c:	095b      	lsrs	r3, r3, #5
 802f77e:	2164      	movs	r1, #100	@ 0x64
 802f780:	fb01 f303 	mul.w	r3, r1, r3
 802f784:	1ad3      	subs	r3, r2, r3
 802f786:	011b      	lsls	r3, r3, #4
 802f788:	3332      	adds	r3, #50	@ 0x32
 802f78a:	4a08      	ldr	r2, [pc, #32]	@ (802f7ac <UART_SetConfig+0x4e4>)
 802f78c:	fba2 2303 	umull	r2, r3, r2, r3
 802f790:	095b      	lsrs	r3, r3, #5
 802f792:	f003 020f 	and.w	r2, r3, #15
 802f796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802f79a:	681b      	ldr	r3, [r3, #0]
 802f79c:	4422      	add	r2, r4
 802f79e:	609a      	str	r2, [r3, #8]
}
 802f7a0:	bf00      	nop
 802f7a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 802f7a6:	46bd      	mov	sp, r7
 802f7a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 802f7ac:	51eb851f 	.word	0x51eb851f

0802f7b0 <malloc>:
 802f7b0:	4b02      	ldr	r3, [pc, #8]	@ (802f7bc <malloc+0xc>)
 802f7b2:	4601      	mov	r1, r0
 802f7b4:	6818      	ldr	r0, [r3, #0]
 802f7b6:	f000 b82d 	b.w	802f814 <_malloc_r>
 802f7ba:	bf00      	nop
 802f7bc:	2000004c 	.word	0x2000004c

0802f7c0 <free>:
 802f7c0:	4b02      	ldr	r3, [pc, #8]	@ (802f7cc <free+0xc>)
 802f7c2:	4601      	mov	r1, r0
 802f7c4:	6818      	ldr	r0, [r3, #0]
 802f7c6:	f000 b94d 	b.w	802fa64 <_free_r>
 802f7ca:	bf00      	nop
 802f7cc:	2000004c 	.word	0x2000004c

0802f7d0 <sbrk_aligned>:
 802f7d0:	b570      	push	{r4, r5, r6, lr}
 802f7d2:	4e0f      	ldr	r6, [pc, #60]	@ (802f810 <sbrk_aligned+0x40>)
 802f7d4:	460c      	mov	r4, r1
 802f7d6:	6831      	ldr	r1, [r6, #0]
 802f7d8:	4605      	mov	r5, r0
 802f7da:	b911      	cbnz	r1, 802f7e2 <sbrk_aligned+0x12>
 802f7dc:	f000 f8f0 	bl	802f9c0 <_sbrk_r>
 802f7e0:	6030      	str	r0, [r6, #0]
 802f7e2:	4621      	mov	r1, r4
 802f7e4:	4628      	mov	r0, r5
 802f7e6:	f000 f8eb 	bl	802f9c0 <_sbrk_r>
 802f7ea:	1c43      	adds	r3, r0, #1
 802f7ec:	d103      	bne.n	802f7f6 <sbrk_aligned+0x26>
 802f7ee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 802f7f2:	4620      	mov	r0, r4
 802f7f4:	bd70      	pop	{r4, r5, r6, pc}
 802f7f6:	1cc4      	adds	r4, r0, #3
 802f7f8:	f024 0403 	bic.w	r4, r4, #3
 802f7fc:	42a0      	cmp	r0, r4
 802f7fe:	d0f8      	beq.n	802f7f2 <sbrk_aligned+0x22>
 802f800:	1a21      	subs	r1, r4, r0
 802f802:	4628      	mov	r0, r5
 802f804:	f000 f8dc 	bl	802f9c0 <_sbrk_r>
 802f808:	3001      	adds	r0, #1
 802f80a:	d1f2      	bne.n	802f7f2 <sbrk_aligned+0x22>
 802f80c:	e7ef      	b.n	802f7ee <sbrk_aligned+0x1e>
 802f80e:	bf00      	nop
 802f810:	20001524 	.word	0x20001524

0802f814 <_malloc_r>:
 802f814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802f818:	1ccd      	adds	r5, r1, #3
 802f81a:	f025 0503 	bic.w	r5, r5, #3
 802f81e:	3508      	adds	r5, #8
 802f820:	2d0c      	cmp	r5, #12
 802f822:	bf38      	it	cc
 802f824:	250c      	movcc	r5, #12
 802f826:	2d00      	cmp	r5, #0
 802f828:	4606      	mov	r6, r0
 802f82a:	db01      	blt.n	802f830 <_malloc_r+0x1c>
 802f82c:	42a9      	cmp	r1, r5
 802f82e:	d904      	bls.n	802f83a <_malloc_r+0x26>
 802f830:	230c      	movs	r3, #12
 802f832:	6033      	str	r3, [r6, #0]
 802f834:	2000      	movs	r0, #0
 802f836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802f83a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 802f910 <_malloc_r+0xfc>
 802f83e:	f000 f869 	bl	802f914 <__malloc_lock>
 802f842:	f8d8 3000 	ldr.w	r3, [r8]
 802f846:	461c      	mov	r4, r3
 802f848:	bb44      	cbnz	r4, 802f89c <_malloc_r+0x88>
 802f84a:	4629      	mov	r1, r5
 802f84c:	4630      	mov	r0, r6
 802f84e:	f7ff ffbf 	bl	802f7d0 <sbrk_aligned>
 802f852:	1c43      	adds	r3, r0, #1
 802f854:	4604      	mov	r4, r0
 802f856:	d158      	bne.n	802f90a <_malloc_r+0xf6>
 802f858:	f8d8 4000 	ldr.w	r4, [r8]
 802f85c:	4627      	mov	r7, r4
 802f85e:	2f00      	cmp	r7, #0
 802f860:	d143      	bne.n	802f8ea <_malloc_r+0xd6>
 802f862:	2c00      	cmp	r4, #0
 802f864:	d04b      	beq.n	802f8fe <_malloc_r+0xea>
 802f866:	6823      	ldr	r3, [r4, #0]
 802f868:	4639      	mov	r1, r7
 802f86a:	4630      	mov	r0, r6
 802f86c:	eb04 0903 	add.w	r9, r4, r3
 802f870:	f000 f8a6 	bl	802f9c0 <_sbrk_r>
 802f874:	4581      	cmp	r9, r0
 802f876:	d142      	bne.n	802f8fe <_malloc_r+0xea>
 802f878:	6821      	ldr	r1, [r4, #0]
 802f87a:	1a6d      	subs	r5, r5, r1
 802f87c:	4629      	mov	r1, r5
 802f87e:	4630      	mov	r0, r6
 802f880:	f7ff ffa6 	bl	802f7d0 <sbrk_aligned>
 802f884:	3001      	adds	r0, #1
 802f886:	d03a      	beq.n	802f8fe <_malloc_r+0xea>
 802f888:	6823      	ldr	r3, [r4, #0]
 802f88a:	442b      	add	r3, r5
 802f88c:	6023      	str	r3, [r4, #0]
 802f88e:	f8d8 3000 	ldr.w	r3, [r8]
 802f892:	685a      	ldr	r2, [r3, #4]
 802f894:	bb62      	cbnz	r2, 802f8f0 <_malloc_r+0xdc>
 802f896:	f8c8 7000 	str.w	r7, [r8]
 802f89a:	e00f      	b.n	802f8bc <_malloc_r+0xa8>
 802f89c:	6822      	ldr	r2, [r4, #0]
 802f89e:	1b52      	subs	r2, r2, r5
 802f8a0:	d420      	bmi.n	802f8e4 <_malloc_r+0xd0>
 802f8a2:	2a0b      	cmp	r2, #11
 802f8a4:	d917      	bls.n	802f8d6 <_malloc_r+0xc2>
 802f8a6:	1961      	adds	r1, r4, r5
 802f8a8:	42a3      	cmp	r3, r4
 802f8aa:	6025      	str	r5, [r4, #0]
 802f8ac:	bf18      	it	ne
 802f8ae:	6059      	strne	r1, [r3, #4]
 802f8b0:	6863      	ldr	r3, [r4, #4]
 802f8b2:	bf08      	it	eq
 802f8b4:	f8c8 1000 	streq.w	r1, [r8]
 802f8b8:	5162      	str	r2, [r4, r5]
 802f8ba:	604b      	str	r3, [r1, #4]
 802f8bc:	4630      	mov	r0, r6
 802f8be:	f000 f82f 	bl	802f920 <__malloc_unlock>
 802f8c2:	f104 000b 	add.w	r0, r4, #11
 802f8c6:	1d23      	adds	r3, r4, #4
 802f8c8:	f020 0007 	bic.w	r0, r0, #7
 802f8cc:	1ac2      	subs	r2, r0, r3
 802f8ce:	bf1c      	itt	ne
 802f8d0:	1a1b      	subne	r3, r3, r0
 802f8d2:	50a3      	strne	r3, [r4, r2]
 802f8d4:	e7af      	b.n	802f836 <_malloc_r+0x22>
 802f8d6:	6862      	ldr	r2, [r4, #4]
 802f8d8:	42a3      	cmp	r3, r4
 802f8da:	bf0c      	ite	eq
 802f8dc:	f8c8 2000 	streq.w	r2, [r8]
 802f8e0:	605a      	strne	r2, [r3, #4]
 802f8e2:	e7eb      	b.n	802f8bc <_malloc_r+0xa8>
 802f8e4:	4623      	mov	r3, r4
 802f8e6:	6864      	ldr	r4, [r4, #4]
 802f8e8:	e7ae      	b.n	802f848 <_malloc_r+0x34>
 802f8ea:	463c      	mov	r4, r7
 802f8ec:	687f      	ldr	r7, [r7, #4]
 802f8ee:	e7b6      	b.n	802f85e <_malloc_r+0x4a>
 802f8f0:	461a      	mov	r2, r3
 802f8f2:	685b      	ldr	r3, [r3, #4]
 802f8f4:	42a3      	cmp	r3, r4
 802f8f6:	d1fb      	bne.n	802f8f0 <_malloc_r+0xdc>
 802f8f8:	2300      	movs	r3, #0
 802f8fa:	6053      	str	r3, [r2, #4]
 802f8fc:	e7de      	b.n	802f8bc <_malloc_r+0xa8>
 802f8fe:	230c      	movs	r3, #12
 802f900:	6033      	str	r3, [r6, #0]
 802f902:	4630      	mov	r0, r6
 802f904:	f000 f80c 	bl	802f920 <__malloc_unlock>
 802f908:	e794      	b.n	802f834 <_malloc_r+0x20>
 802f90a:	6005      	str	r5, [r0, #0]
 802f90c:	e7d6      	b.n	802f8bc <_malloc_r+0xa8>
 802f90e:	bf00      	nop
 802f910:	20001528 	.word	0x20001528

0802f914 <__malloc_lock>:
 802f914:	4801      	ldr	r0, [pc, #4]	@ (802f91c <__malloc_lock+0x8>)
 802f916:	f000 b88d 	b.w	802fa34 <__retarget_lock_acquire_recursive>
 802f91a:	bf00      	nop
 802f91c:	20001668 	.word	0x20001668

0802f920 <__malloc_unlock>:
 802f920:	4801      	ldr	r0, [pc, #4]	@ (802f928 <__malloc_unlock+0x8>)
 802f922:	f000 b888 	b.w	802fa36 <__retarget_lock_release_recursive>
 802f926:	bf00      	nop
 802f928:	20001668 	.word	0x20001668

0802f92c <memcmp>:
 802f92c:	b510      	push	{r4, lr}
 802f92e:	3901      	subs	r1, #1
 802f930:	4402      	add	r2, r0
 802f932:	4290      	cmp	r0, r2
 802f934:	d101      	bne.n	802f93a <memcmp+0xe>
 802f936:	2000      	movs	r0, #0
 802f938:	e005      	b.n	802f946 <memcmp+0x1a>
 802f93a:	7803      	ldrb	r3, [r0, #0]
 802f93c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802f940:	42a3      	cmp	r3, r4
 802f942:	d001      	beq.n	802f948 <memcmp+0x1c>
 802f944:	1b18      	subs	r0, r3, r4
 802f946:	bd10      	pop	{r4, pc}
 802f948:	3001      	adds	r0, #1
 802f94a:	e7f2      	b.n	802f932 <memcmp+0x6>

0802f94c <memset>:
 802f94c:	4402      	add	r2, r0
 802f94e:	4603      	mov	r3, r0
 802f950:	4293      	cmp	r3, r2
 802f952:	d100      	bne.n	802f956 <memset+0xa>
 802f954:	4770      	bx	lr
 802f956:	f803 1b01 	strb.w	r1, [r3], #1
 802f95a:	e7f9      	b.n	802f950 <memset+0x4>

0802f95c <strncasecmp>:
 802f95c:	b570      	push	{r4, r5, r6, lr}
 802f95e:	4e0e      	ldr	r6, [pc, #56]	@ (802f998 <strncasecmp+0x3c>)
 802f960:	4605      	mov	r5, r0
 802f962:	440a      	add	r2, r1
 802f964:	428a      	cmp	r2, r1
 802f966:	d101      	bne.n	802f96c <strncasecmp+0x10>
 802f968:	2000      	movs	r0, #0
 802f96a:	e013      	b.n	802f994 <strncasecmp+0x38>
 802f96c:	f815 3b01 	ldrb.w	r3, [r5], #1
 802f970:	f811 4b01 	ldrb.w	r4, [r1], #1
 802f974:	5cf0      	ldrb	r0, [r6, r3]
 802f976:	f000 0003 	and.w	r0, r0, #3
 802f97a:	2801      	cmp	r0, #1
 802f97c:	5d30      	ldrb	r0, [r6, r4]
 802f97e:	f000 0003 	and.w	r0, r0, #3
 802f982:	bf08      	it	eq
 802f984:	3320      	addeq	r3, #32
 802f986:	2801      	cmp	r0, #1
 802f988:	bf08      	it	eq
 802f98a:	3420      	addeq	r4, #32
 802f98c:	1b18      	subs	r0, r3, r4
 802f98e:	d101      	bne.n	802f994 <strncasecmp+0x38>
 802f990:	2c00      	cmp	r4, #0
 802f992:	d1e7      	bne.n	802f964 <strncasecmp+0x8>
 802f994:	bd70      	pop	{r4, r5, r6, pc}
 802f996:	bf00      	nop
 802f998:	08031d21 	.word	0x08031d21

0802f99c <strncmp>:
 802f99c:	b510      	push	{r4, lr}
 802f99e:	b16a      	cbz	r2, 802f9bc <strncmp+0x20>
 802f9a0:	3901      	subs	r1, #1
 802f9a2:	1884      	adds	r4, r0, r2
 802f9a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 802f9a8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 802f9ac:	429a      	cmp	r2, r3
 802f9ae:	d103      	bne.n	802f9b8 <strncmp+0x1c>
 802f9b0:	42a0      	cmp	r0, r4
 802f9b2:	d001      	beq.n	802f9b8 <strncmp+0x1c>
 802f9b4:	2a00      	cmp	r2, #0
 802f9b6:	d1f5      	bne.n	802f9a4 <strncmp+0x8>
 802f9b8:	1ad0      	subs	r0, r2, r3
 802f9ba:	bd10      	pop	{r4, pc}
 802f9bc:	4610      	mov	r0, r2
 802f9be:	e7fc      	b.n	802f9ba <strncmp+0x1e>

0802f9c0 <_sbrk_r>:
 802f9c0:	b538      	push	{r3, r4, r5, lr}
 802f9c2:	4d06      	ldr	r5, [pc, #24]	@ (802f9dc <_sbrk_r+0x1c>)
 802f9c4:	2300      	movs	r3, #0
 802f9c6:	4604      	mov	r4, r0
 802f9c8:	4608      	mov	r0, r1
 802f9ca:	602b      	str	r3, [r5, #0]
 802f9cc:	f7fb f910 	bl	802abf0 <_sbrk>
 802f9d0:	1c43      	adds	r3, r0, #1
 802f9d2:	d102      	bne.n	802f9da <_sbrk_r+0x1a>
 802f9d4:	682b      	ldr	r3, [r5, #0]
 802f9d6:	b103      	cbz	r3, 802f9da <_sbrk_r+0x1a>
 802f9d8:	6023      	str	r3, [r4, #0]
 802f9da:	bd38      	pop	{r3, r4, r5, pc}
 802f9dc:	20001664 	.word	0x20001664

0802f9e0 <__errno>:
 802f9e0:	4b01      	ldr	r3, [pc, #4]	@ (802f9e8 <__errno+0x8>)
 802f9e2:	6818      	ldr	r0, [r3, #0]
 802f9e4:	4770      	bx	lr
 802f9e6:	bf00      	nop
 802f9e8:	2000004c 	.word	0x2000004c

0802f9ec <__libc_init_array>:
 802f9ec:	b570      	push	{r4, r5, r6, lr}
 802f9ee:	4d0d      	ldr	r5, [pc, #52]	@ (802fa24 <__libc_init_array+0x38>)
 802f9f0:	4c0d      	ldr	r4, [pc, #52]	@ (802fa28 <__libc_init_array+0x3c>)
 802f9f2:	1b64      	subs	r4, r4, r5
 802f9f4:	10a4      	asrs	r4, r4, #2
 802f9f6:	2600      	movs	r6, #0
 802f9f8:	42a6      	cmp	r6, r4
 802f9fa:	d109      	bne.n	802fa10 <__libc_init_array+0x24>
 802f9fc:	4d0b      	ldr	r5, [pc, #44]	@ (802fa2c <__libc_init_array+0x40>)
 802f9fe:	4c0c      	ldr	r4, [pc, #48]	@ (802fa30 <__libc_init_array+0x44>)
 802fa00:	f000 f87a 	bl	802faf8 <_init>
 802fa04:	1b64      	subs	r4, r4, r5
 802fa06:	10a4      	asrs	r4, r4, #2
 802fa08:	2600      	movs	r6, #0
 802fa0a:	42a6      	cmp	r6, r4
 802fa0c:	d105      	bne.n	802fa1a <__libc_init_array+0x2e>
 802fa0e:	bd70      	pop	{r4, r5, r6, pc}
 802fa10:	f855 3b04 	ldr.w	r3, [r5], #4
 802fa14:	4798      	blx	r3
 802fa16:	3601      	adds	r6, #1
 802fa18:	e7ee      	b.n	802f9f8 <__libc_init_array+0xc>
 802fa1a:	f855 3b04 	ldr.w	r3, [r5], #4
 802fa1e:	4798      	blx	r3
 802fa20:	3601      	adds	r6, #1
 802fa22:	e7f2      	b.n	802fa0a <__libc_init_array+0x1e>
 802fa24:	08031e2c 	.word	0x08031e2c
 802fa28:	08031e2c 	.word	0x08031e2c
 802fa2c:	08031e2c 	.word	0x08031e2c
 802fa30:	08031e30 	.word	0x08031e30

0802fa34 <__retarget_lock_acquire_recursive>:
 802fa34:	4770      	bx	lr

0802fa36 <__retarget_lock_release_recursive>:
 802fa36:	4770      	bx	lr

0802fa38 <strcpy>:
 802fa38:	4603      	mov	r3, r0
 802fa3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 802fa3e:	f803 2b01 	strb.w	r2, [r3], #1
 802fa42:	2a00      	cmp	r2, #0
 802fa44:	d1f9      	bne.n	802fa3a <strcpy+0x2>
 802fa46:	4770      	bx	lr

0802fa48 <memcpy>:
 802fa48:	440a      	add	r2, r1
 802fa4a:	4291      	cmp	r1, r2
 802fa4c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 802fa50:	d100      	bne.n	802fa54 <memcpy+0xc>
 802fa52:	4770      	bx	lr
 802fa54:	b510      	push	{r4, lr}
 802fa56:	f811 4b01 	ldrb.w	r4, [r1], #1
 802fa5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 802fa5e:	4291      	cmp	r1, r2
 802fa60:	d1f9      	bne.n	802fa56 <memcpy+0xe>
 802fa62:	bd10      	pop	{r4, pc}

0802fa64 <_free_r>:
 802fa64:	b538      	push	{r3, r4, r5, lr}
 802fa66:	4605      	mov	r5, r0
 802fa68:	2900      	cmp	r1, #0
 802fa6a:	d041      	beq.n	802faf0 <_free_r+0x8c>
 802fa6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802fa70:	1f0c      	subs	r4, r1, #4
 802fa72:	2b00      	cmp	r3, #0
 802fa74:	bfb8      	it	lt
 802fa76:	18e4      	addlt	r4, r4, r3
 802fa78:	f7ff ff4c 	bl	802f914 <__malloc_lock>
 802fa7c:	4a1d      	ldr	r2, [pc, #116]	@ (802faf4 <_free_r+0x90>)
 802fa7e:	6813      	ldr	r3, [r2, #0]
 802fa80:	b933      	cbnz	r3, 802fa90 <_free_r+0x2c>
 802fa82:	6063      	str	r3, [r4, #4]
 802fa84:	6014      	str	r4, [r2, #0]
 802fa86:	4628      	mov	r0, r5
 802fa88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802fa8c:	f7ff bf48 	b.w	802f920 <__malloc_unlock>
 802fa90:	42a3      	cmp	r3, r4
 802fa92:	d908      	bls.n	802faa6 <_free_r+0x42>
 802fa94:	6820      	ldr	r0, [r4, #0]
 802fa96:	1821      	adds	r1, r4, r0
 802fa98:	428b      	cmp	r3, r1
 802fa9a:	bf01      	itttt	eq
 802fa9c:	6819      	ldreq	r1, [r3, #0]
 802fa9e:	685b      	ldreq	r3, [r3, #4]
 802faa0:	1809      	addeq	r1, r1, r0
 802faa2:	6021      	streq	r1, [r4, #0]
 802faa4:	e7ed      	b.n	802fa82 <_free_r+0x1e>
 802faa6:	461a      	mov	r2, r3
 802faa8:	685b      	ldr	r3, [r3, #4]
 802faaa:	b10b      	cbz	r3, 802fab0 <_free_r+0x4c>
 802faac:	42a3      	cmp	r3, r4
 802faae:	d9fa      	bls.n	802faa6 <_free_r+0x42>
 802fab0:	6811      	ldr	r1, [r2, #0]
 802fab2:	1850      	adds	r0, r2, r1
 802fab4:	42a0      	cmp	r0, r4
 802fab6:	d10b      	bne.n	802fad0 <_free_r+0x6c>
 802fab8:	6820      	ldr	r0, [r4, #0]
 802faba:	4401      	add	r1, r0
 802fabc:	1850      	adds	r0, r2, r1
 802fabe:	4283      	cmp	r3, r0
 802fac0:	6011      	str	r1, [r2, #0]
 802fac2:	d1e0      	bne.n	802fa86 <_free_r+0x22>
 802fac4:	6818      	ldr	r0, [r3, #0]
 802fac6:	685b      	ldr	r3, [r3, #4]
 802fac8:	6053      	str	r3, [r2, #4]
 802faca:	4408      	add	r0, r1
 802facc:	6010      	str	r0, [r2, #0]
 802face:	e7da      	b.n	802fa86 <_free_r+0x22>
 802fad0:	d902      	bls.n	802fad8 <_free_r+0x74>
 802fad2:	230c      	movs	r3, #12
 802fad4:	602b      	str	r3, [r5, #0]
 802fad6:	e7d6      	b.n	802fa86 <_free_r+0x22>
 802fad8:	6820      	ldr	r0, [r4, #0]
 802fada:	1821      	adds	r1, r4, r0
 802fadc:	428b      	cmp	r3, r1
 802fade:	bf04      	itt	eq
 802fae0:	6819      	ldreq	r1, [r3, #0]
 802fae2:	685b      	ldreq	r3, [r3, #4]
 802fae4:	6063      	str	r3, [r4, #4]
 802fae6:	bf04      	itt	eq
 802fae8:	1809      	addeq	r1, r1, r0
 802faea:	6021      	streq	r1, [r4, #0]
 802faec:	6054      	str	r4, [r2, #4]
 802faee:	e7ca      	b.n	802fa86 <_free_r+0x22>
 802faf0:	bd38      	pop	{r3, r4, r5, pc}
 802faf2:	bf00      	nop
 802faf4:	20001528 	.word	0x20001528

0802faf8 <_init>:
 802faf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802fafa:	bf00      	nop
 802fafc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802fafe:	bc08      	pop	{r3}
 802fb00:	469e      	mov	lr, r3
 802fb02:	4770      	bx	lr

0802fb04 <_fini>:
 802fb04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802fb06:	bf00      	nop
 802fb08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802fb0a:	bc08      	pop	{r3}
 802fb0c:	469e      	mov	lr, r3
 802fb0e:	4770      	bx	lr
