<profile>
    <ReportVersion>
        <Version>2023.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-i</Part>
        <TopModelName>atax</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.114</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>21912</Best-caseLatency>
            <Average-caseLatency>21912</Average-caseLatency>
            <Worst-caseLatency>21912</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.219 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.219 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.219 ms</Worst-caseRealTimeLatency>
            <Interval-min>21913</Interval-min>
            <Interval-max>21913</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <lprd_1>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>4416</Latency>
                <AbsoluteTimeLatency>44160</AbsoluteTimeLatency>
                <IterationLatency>69</IterationLatency>
                <InstanceList/>
            </lprd_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/atax.c:5</SourceLocation>
            <SummaryOfLoopViolations>
                <lprd_1>
                    <Name>lprd_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/atax.c:11</SourceLocation>
                </lprd_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>13</BRAM_18K>
            <DSP>20</DSP>
            <FF>2967</FF>
            <LUT>3097</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_address0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_ce0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_q0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_out_din</name>
            <Object>y_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_out_full_n</name>
            <Object>y_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_out_write</name>
            <Object>y_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>atax</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_atax_Pipeline_lp1_lp2_fu_216</InstName>
                    <ModuleName>atax_Pipeline_lp1_lp2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>216</ID>
                    <BindInstances>add_ln20_1_fu_236_p2 add_ln20_fu_248_p2 add_ln21_fu_367_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_atax_Pipeline_lprd_2_fu_225</InstName>
                    <ModuleName>atax_Pipeline_lprd_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>225</ID>
                    <BindInstances>add_ln15_fu_119_p2 add_ln16_fu_129_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_atax_Pipeline_lp3_lp4_fu_235</InstName>
                    <ModuleName>atax_Pipeline_lp3_lp4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>235</ID>
                    <BindInstances>add_ln26_1_fu_269_p2 add_ln26_fu_281_p2 fmul_32ns_32ns_32_3_max_dsp_1_U18 fmul_32ns_32ns_32_3_max_dsp_1_U19 fmul_32ns_32ns_32_3_max_dsp_1_U20 fadd_32ns_32ns_32_4_full_dsp_1_U14 fadd_32ns_32ns_32_4_full_dsp_1_U15 fadd_32ns_32ns_32_4_full_dsp_1_U16 add_ln27_fu_374_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_atax_Pipeline_lpwr_1_fu_246</InstName>
                    <ModuleName>atax_Pipeline_lpwr_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>246</ID>
                    <BindInstances>add_ln32_fu_137_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>buff_A_U buff_A_1_U buff_x_U buff_x_1_U buff_y_out_U buff_y_out_1_U buff_y_out_2_U buff_y_out_3_U tmp1_U add_ln11_fu_274_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>atax_Pipeline_lprd_2</Name>
            <Loops>
                <lprd_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lprd_2>
                        <Name>lprd_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lprd_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/atax.c:5</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lprd_2>
                            <Name>lprd_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/atax.c:15</SourceLocation>
                        </lprd_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_119_p2" SOURCE="src/atax.c:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_129_p2" SOURCE="src/atax.c:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>atax_Pipeline_lp1_lp2</Name>
            <Loops>
                <lp1_lp2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16391</Best-caseLatency>
                    <Average-caseLatency>16391</Average-caseLatency>
                    <Worst-caseLatency>16391</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16391</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp1_lp2>
                        <Name>lp1_lp2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>16389</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp1_lp2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/atax.c:5</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lp1_lp2>
                            <Name>lp1_lp2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/atax.c:20</SourceLocation>
                        </lp1_lp2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>547</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>378</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_236_p2" SOURCE="src/atax.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_248_p2" SOURCE="src/atax.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_367_p2" SOURCE="src/atax.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>atax_Pipeline_lp3_lp4</Name>
            <Loops>
                <lp3_lp4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.114</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1033</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp3_lp4>
                        <Name>lp3_lp4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp3_lp4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/atax.c:5</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lp3_lp4>
                            <Name>lp3_lp4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/atax.c:26</SourceLocation>
                        </lp3_lp4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1735</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1365</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3_lp4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_269_p2" SOURCE="src/atax.c:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3_lp4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_281_p2" SOURCE="src/atax.c:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp3_lp4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U18" SOURCE="src/atax.c:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp3_lp4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U19" SOURCE="src/atax.c:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul57_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp3_lp4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U20" SOURCE="src/atax.c:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul57_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp3_lp4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/atax.c:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp3_lp4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/atax.c:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp3_lp4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/atax.c:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add58_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3_lp4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_374_p2" SOURCE="src/atax.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>atax_Pipeline_lpwr_1</Name>
            <Loops>
                <lpwr_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lpwr_1>
                        <Name>lpwr_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lpwr_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/atax.c:5</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lpwr_1>
                            <Name>lpwr_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/atax.c:32</SourceLocation>
                        </lpwr_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lpwr_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_137_p2" SOURCE="src/atax.c:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>atax</Name>
            <Loops>
                <lprd_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.114</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21912</Best-caseLatency>
                    <Average-caseLatency>21912</Average-caseLatency>
                    <Worst-caseLatency>21912</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.219 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.219 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.219 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21913</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lprd_1>
                        <Name>lprd_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>4416</Latency>
                        <AbsoluteTimeLatency>44.160 us</AbsoluteTimeLatency>
                        <IterationLatency>69</IterationLatency>
                        <PipelineDepth>69</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_atax_Pipeline_lprd_2_fu_225</Instance>
                        </InstanceList>
                    </lprd_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/atax.c:5</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lprd_1>
                            <Name>lprd_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/atax.c:11</SourceLocation>
                        </lprd_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>13</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2967</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3097</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_A_U" SOURCE="src/atax.c:6" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_A"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_A_1_U" SOURCE="src/atax.c:6" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_A_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_x_U" SOURCE="src/atax.c:7" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_x"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_x_1_U" SOURCE="src/atax.c:7" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_x_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_y_out_U" SOURCE="src/atax.c:8" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_y_out"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_y_out_1_U" SOURCE="src/atax.c:8" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_y_out_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_y_out_2_U" SOURCE="src/atax.c:8" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_y_out_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_y_out_3_U" SOURCE="src/atax.c:8" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buff_y_out_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp1_U" SOURCE="src/atax.c:9" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_274_p2" SOURCE="src/atax.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x_address0" name="x_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="x_ce0" name="x_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="x_q0" name="x_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y_out" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="y_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="x_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="32" portPrefix="y_out_">
            <portMaps>
                <portMap portMapName="y_out_din">WR_DATA</portMap>
                <portMap portMapName="y_out_full_n">FULL_N</portMap>
                <portMap portMapName="y_out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>y_out_din</port>
                <port>y_out_full_n</port>
                <port>y_out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="y_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="y_out">out, 32</column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 12</column>
                    <column name="A_q0">in, 32</column>
                    <column name="x_address0">out, 6</column>
                    <column name="x_q0">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, float*</column>
                    <column name="x">in, float*</column>
                    <column name="y_out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="x">x_address0, port, offset</column>
                    <column name="x">x_ce0, port, </column>
                    <column name="x">x_q0, port, </column>
                    <column name="y_out">y_out, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="opt.tcl:3" status="valid" parentFunction="atax" variable="y_out" isDirective="1" options="ap_fifo port=y_out"/>
        <Pragma type="pipeline" location="opt.tcl:4" status="valid" parentFunction="atax" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="opt.tcl:5" status="valid" parentFunction="atax" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="opt.tcl:8" status="valid" parentFunction="atax" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="opt.tcl:11" status="valid" parentFunction="atax" variable="" isDirective="1" options=""/>
        <Pragma type="resource" location="opt.tcl:1" status="warning" parentFunction="atax" variable="A" isDirective="1" options="core=RAM_1P variable=A">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="resource" location="opt.tcl:2" status="warning" parentFunction="atax" variable="x" isDirective="1" options="core=RAM_1P variable=x">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="unroll" location="opt.tcl:9" status="valid" parentFunction="atax" variable="" isDirective="1" options="factor=4"/>
        <Pragma type="unroll" location="opt.tcl:12" status="valid" parentFunction="atax" variable="" isDirective="1" options="factor=4"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="atax" options="dim=1 type=cyclic factor=2 variable=buff_x" pragmaLocId="src/atax.c:7:0" srcPragmaType="pipeline" srcPragmaLoc="opt.tcl:8" srcPragmaSource="directive" srcIsDirective="1" variable="buff_x" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="atax" options="dim=2 type=cyclic factor=2 variable=buff_A" pragmaLocId="src/atax.c:6:0" srcPragmaType="pipeline" srcPragmaLoc="opt.tcl:11" srcPragmaSource="directive" srcIsDirective="1" variable="buff_A" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="atax" options="dim=1 type=cyclic factor=4 variable=buff_y_out" pragmaLocId="src/atax.c:8:0" srcPragmaType="pipeline" srcPragmaLoc="opt.tcl:11" srcPragmaSource="directive" srcIsDirective="1" variable="buff_y_out" varLoc=""/>
    </AutoPragmaReport>
</profile>

