#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov  7 10:46:02 2023
# Process ID: 18336
# Current directory: C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.runs/synth_1
# Command line: vivado.exe -log master.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source master.tcl
# Log file: C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.runs/synth_1/master.vds
# Journal file: C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.runs/synth_1\vivado.jou
# Running On: LAPTOP-ESNLEJG4, OS: Windows, CPU Frequency: 2894 MHz, CPU Physical cores: 16, Host memory: 16505 MB
#-----------------------------------------------------------
source master.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1039.859 ; gain = 155.457
Command: synth_design -top master -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9400
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1882.730 ; gain = 406.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'master' [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/new/master.vhd:22]
INFO: [Synth 8-638] synthesizing module 'accelerometer' [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/adxl345/adxl345.srcs/sources_1/new/accelerometer.vhd:23]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at 'C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/adxl345/adxl345.srcs/sources_1/new/spi.vhd:6' bound to instance 'spi' of component 'spi_master' [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/adxl345/adxl345.srcs/sources_1/new/accelerometer.vhd:64]
INFO: [Synth 8-638] synthesizing module 'spi_master' [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/adxl345/adxl345.srcs/sources_1/new/spi.vhd:28]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (0#1) [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/adxl345/adxl345.srcs/sources_1/new/spi.vhd:28]
INFO: [Synth 8-226] default block is never used [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/adxl345/adxl345.srcs/sources_1/new/accelerometer.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'accelerometer' (0#1) [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/adxl345/adxl345.srcs/sources_1/new/accelerometer.vhd:23]
INFO: [Synth 8-638] synthesizing module 'atan' [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/cordic_atan/cordic_atan.srcs/sources_1/new/atan.vhd:15]
WARNING: [Synth 8-614] signal 'buffer_angle' is read in the process but is not in the sensitivity list [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/cordic_atan/cordic_atan.srcs/sources_1/new/atan.vhd:35]
INFO: [Synth 8-638] synthesizing module 'cordic_0' [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.runs/synth_1/.Xil/Vivado-18336-LAPTOP-ESNLEJG4/realtime/cordic_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'atan' (0#1) [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/cordic_atan/cordic_atan.srcs/sources_1/new/atan.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'master' (0#1) [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/new/master.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element acc_z_buff_reg was removed.  [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/adxl345/adxl345.srcs/sources_1/new/accelerometer.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element acceleration_z_reg was removed.  [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/adxl345/adxl345.srcs/sources_1/new/accelerometer.vhd:95]
WARNING: [Synth 8-3848] Net thresholds in module/entity master does not have driver. [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/new/master.vhd:15]
WARNING: [Synth 8-7129] Port thresholds[3] in module master is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresholds[2] in module master is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresholds[1] in module master is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresholds[0] in module master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1977.547 ; gain = 501.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1977.547 ; gain = 501.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1977.547 ; gain = 501.254
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1977.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.gen/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'atan/cordic'
Finished Parsing XDC File [c:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.gen/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'atan/cordic'
Parsing XDC File [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/constrs_1/new/constr_zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/constrs_1/new/constr_zedboard.xdc:356]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/constrs_1/new/constr_zedboard.xdc:361]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/constrs_1/new/constr_zedboard.xdc:366]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/constrs_1/new/constr_zedboard.xdc:369]
Finished Parsing XDC File [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/constrs_1/new/constr_zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/constrs_1/new/constr_zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/master_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/master_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2037.637 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for atan/cordic. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'parameter_reg' in module 'accelerometer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'parameter_reg' using encoding 'sequential' in module 'accelerometer'
WARNING: [Synth 8-327] inferring latch for variable 'angle_reg' [C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.srcs/sources_1/imports/Progetto-FInale-ADA/cordic_atan/cordic_atan.srcs/sources_1/new/atan.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   8 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   6 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   6 Input    8 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 37    
	   6 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port thresholds[3] in module master is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresholds[2] in module master is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresholds[1] in module master is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresholds[0] in module master is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[15]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[14]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[13]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[12]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[11]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[10]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[9]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[8]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[7]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[6]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[5]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[4]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[3]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[2]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[1]) is unused and will be removed from module master.
WARNING: [Synth 8-3332] Sequential element (atan/angle_reg[0]) is unused and will be removed from module master.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cordic_0      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |cordic |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    23|
|4     |LUT1   |     4|
|5     |LUT2   |    22|
|6     |LUT3   |    28|
|7     |LUT4   |    31|
|8     |LUT5   |    16|
|9     |LUT6   |    79|
|10    |FDCE   |    53|
|11    |FDPE   |     3|
|12    |FDRE   |   130|
|13    |IBUF   |     3|
|14    |OBUF   |     2|
|15    |OBUFT  |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2037.637 ; gain = 561.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2037.637 ; gain = 501.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2037.637 ; gain = 561.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2037.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 19738bb1
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2037.637 ; gain = 957.500
INFO: [Common 17-1381] The checkpoint 'C:/Users/aless/OneDrive/Documenti/GitHub/Progetto-FInale-ADA/master/master.runs/synth_1/master.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file master_utilization_synth.rpt -pb master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 10:47:04 2023...
