Fitter Route Stage Report for fpga
Fri Nov 17 16:49:36 2023
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Delay Chain Summary
  3. Routing Usage Summary
  4. Route Messages
  5. Global Router Congestion Hotspot Summary
  6. Global Router Wire Utilization Map
  7. Peak Wire Demand Summary
  8. Peak Wire Demand Details
  9. Peak Total Grid Crossings



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                     ;
+--------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name   ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+--------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; LED    ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; BUTTON ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+--------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+-------------------------------------------------------+
; Routing Usage Summary                                 ;
+-----------------------------+-------------------------+
; Routing Resource Type       ; Usage                   ;
+-----------------------------+-------------------------+
; Block Input Mux Wrapbacks   ; 0 / 516,600 ( 0 % )     ;
; Block Input Muxes           ; 1 / 5,658,000 ( < 1 % ) ;
; Block interconnects         ; 1 / 6,625,600 ( < 1 % ) ;
; C1 interconnects            ; 0 / 2,769,200 ( 0 % )   ;
; C4 interconnects            ; 0 / 2,640,400 ( 0 % )   ;
; C8 interconnects            ; 0 / 264,040 ( 0 % )     ;
; DCM_muxes                   ; 0 / 824 ( 0 % )         ;
; DELAY_CHAINs                ; 0 / 17,290 ( 0 % )      ;
; Direct links                ; 0 / 6,625,600 ( 0 % )   ;
; HIO Buffers                 ; 0 / 45,920 ( 0 % )      ;
; Programmable Invert Buffers ; 0 / 480 ( 0 % )         ;
; Programmable Invert Inputs  ; 1 / 513,810 ( < 1 % )   ;
; Programmable Inverts        ; 1 / 513,810 ( < 1 % )   ;
; R0 interconnects            ; 1 / 4,620,700 ( < 1 % ) ;
; R1 interconnects            ; 0 / 2,640,400 ( 0 % )   ;
; R12 interconnects           ; 0 / 396,060 ( 0 % )     ;
; R2 interconnects            ; 0 / 1,324,300 ( 0 % )   ;
; R4 interconnects            ; 2 / 1,332,500 ( < 1 % ) ;
; R6 interconnects            ; 1 / 1,336,600 ( < 1 % ) ;
; Redundancy Muxes            ; 0 / 90,920 ( 0 % )      ;
; Row Clock Tap-Offs          ; 0 / 396,060 ( 0 % )     ;
; Switchbox_clock_muxes       ; 0 / 13,440 ( 0 % )      ;
; VIO Buffers                 ; 1 / 19,200 ( < 1 % )    ;
; Vertical_seam_tap_muxes     ; 0 / 6,720 ( 0 % )       ;
+-----------------------------+-------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Fri Nov 17 16:44:44 2023
    Info: System process ID: 7496
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off fpga -c fpga
Info: qfit2_default_script.tcl version: #1
Info: Project  = fpga
Info: Revision = fpga
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect demand : 0% of right directional wire in region X0_Y0 to X11_Y7
    Info (20265): Estimated peak short right directional wire demand : 0% in region X0_Y0 to X11_Y7
    Info (20265): Estimated peak short left directional wire demand : 0% in region X0_Y0 to X11_Y7
    Info (20265): Estimated peak short up directional wire demand : 0% in region X0_Y0 to X11_Y7
    Info (20265): Estimated peak short down directional wire demand : 0% in region X0_Y0 to X11_Y7
Info (20215): Router estimated peak long high speed interconnect demand : 0% of right directional wire in region X120_Y200 to X131_Y207
    Info (20265): Estimated peak long high speed right directional wire demand : 0% in region X120_Y200 to X131_Y207
    Info (20265): Estimated peak long high speed left directional wire demand : 0% in region X0_Y0 to X11_Y7
    Info (20265): Estimated peak long high speed up directional wire demand : 0% in region X0_Y0 to X11_Y7
    Info (20265): Estimated peak long high speed down directional wire demand : 0% in region X0_Y0 to X11_Y7
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (11888): Total time spent on timing analysis during Routing is 0.00 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:56


--------------------------------------------
; Global Router Congestion Hotspot Summary ;
--------------------------------------------
No congestion hotspots found where global router short wire usage exceeded 100%.
If the design is hard to route, use other techniques to analyze congestion. Refer to the Estimated Delay Added for Hold Timing section in the Fitter report and routing utilization in the Chip Planner.


--------------------------------------
; Global Router Wire Utilization Map ;
--------------------------------------
This report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Peak Wire Demand Summary                                                      ;
+-----------------+-----------+-----------------------------------+-------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ;
+-----------------+-----------+-----------------------------------+-------------+
; long high speed ; right     ; [(120, 200), (131, 207)]          ; 0.347 %     ;
+-----------------+-----------+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Peak Wire Demand Details                                                                                ;
+-----------------+-----------+-----------------------------------+-------------+-------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ; Net Names               ;
+-----------------+-----------+-----------------------------------+-------------+-------------------------+
; long high speed ; right     ; [(120, 200), (131, 207)]          ; 0.347 %     ;    High Routing Fan-Out ;
;     --          ;           ;                                   ;             ; BUTTON~input            ;
; long high speed ; right     ; [(120, 200), (131, 207)]          ; 0.347 %     ;    Long Distance        ;
;     --          ;           ;                                   ;             ; BUTTON~input            ;
+-----------------+-----------+-----------------------------------+-------------+-------------------------+


+-------------------------------------+
; Peak Total Grid Crossings           ;
+--------------+----------------------+
; Net Name     ; Total Grid Crossings ;
+--------------+----------------------+
; BUTTON~input ; 1                    ;
+--------------+----------------------+


