# FSM-demo
A Finite State Machine Lab Demo in Verilog
