
---------- Begin Simulation Statistics ----------
simSeconds                                   0.072306                       # Number of seconds simulated (Second)
simTicks                                  72306007000                       # Number of ticks simulated (Tick)
finalTick                                 72306007000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     80.83                       # Real time elapsed on the host (Second)
hostTickRate                                894518052                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     784840                       # Number of bytes of host memory used (Byte)
simInsts                                     19825709                       # Number of instructions simulated (Count)
simOps                                       32364499                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   245269                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     400389                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         72306007                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.647040                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.274195                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             19825944                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               32364813                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.647040                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.274195                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             123224                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          31557960                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          6459997                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2541678                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       401648      1.24%      1.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     22644599     69.97%     71.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       310883      0.96%     72.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1567      0.00%     72.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          447      0.00%     72.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     72.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          422      0.00%     72.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         1055      0.00%     72.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            8      0.00%     72.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         1078      0.00%     72.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         1178      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          253      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      6458810     19.96%     92.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2424559      7.49%     99.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1187      0.00%     99.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       117119      0.36%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     32364813                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2438193                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2036648                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       401505                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1731568                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       706585                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       301066                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       301061                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        8520896                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8520896                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       8520896                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8520896                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        80493                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           80493                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        80493                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          80493                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4656032000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4656032000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4656032000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4656032000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      8601389                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       8601389                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8601389                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      8601389                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.009358                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.009358                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.009358                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.009358                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 57843.936740                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 57843.936740                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 57843.936740                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 57843.936740                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        44582                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             44582                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        80493                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        80493                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        80493                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        80493                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4495046000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4495046000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4495046000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4495046000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.009358                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.009358                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.009358                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.009358                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 55843.936740                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 55843.936740                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 55843.936740                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 55843.936740                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  80469                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data       200014                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total       200014                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            8                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            8                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       436000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       436000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data       200022                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total       200022                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.000040                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.000040                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        54500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        54500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            8                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            8                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data    400884000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total    400884000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.000040                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.000040                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data     50110500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total     50110500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data       200022                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total       200022                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data       200022                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total       200022                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      6221613                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6221613                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        38316                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         38316                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2343125000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2343125000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      6259929                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6259929                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006121                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006121                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61152.651634                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61152.651634                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        38316                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        38316                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2266493000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2266493000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006121                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006121                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59152.651634                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59152.651634                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2299283                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2299283                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        42177                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        42177                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2312907000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2312907000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2341460                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2341460                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.018013                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.018013                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 54838.110819                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 54838.110819                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        42177                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        42177                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2228553000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2228553000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.018013                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.018013                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 52838.110819                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 52838.110819                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.compression.compressions            0                       # Total number of compressions (Count)
system.cpu.dcache.compression.failedCompressions            0                       # Total number of failed compressions (Count)
system.cpu.dcache.compression.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.cpu.dcache.compression.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.cpu.dcache.compression.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.cpu.dcache.compression.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.cpu.dcache.compression.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.cpu.dcache.compression.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.cpu.dcache.compression.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.cpu.dcache.compression.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.cpu.dcache.compression.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.cpu.dcache.compression.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.cpu.dcache.compression.compressionSize::512            0                       # Number of blocks that compressed to fit in 512 bits (Count)
system.cpu.dcache.compression.compressionSizeBits            0                       # Total compressed data size (Bit)
system.cpu.dcache.compression.decompressions            0                       # Total number of decompressions (Count)
system.cpu.dcache.compression.patterns::ZZZZ            0                       # Number of data entries that match pattern ZZZZ (Count)
system.cpu.dcache.compression.patterns::FFFF            0                       # Number of data entries that match pattern FFFF (Count)
system.cpu.dcache.compression.patterns::MMMMPenultimate            0                       # Number of data entries that match pattern MMMMPenultimate (Count)
system.cpu.dcache.compression.patterns::MMMMPrevious            0                       # Number of data entries that match pattern MMMMPrevious (Count)
system.cpu.dcache.compression.patterns::ZZZX            0                       # Number of data entries that match pattern ZZZX (Count)
system.cpu.dcache.compression.patterns::XZZZ            0                       # Number of data entries that match pattern XZZZ (Count)
system.cpu.dcache.compression.patterns::RRRR            0                       # Number of data entries that match pattern RRRR (Count)
system.cpu.dcache.compression.patterns::MMMXPenultimate            0                       # Number of data entries that match pattern MMMXPenultimate (Count)
system.cpu.dcache.compression.patterns::MMMXPrevious            0                       # Number of data entries that match pattern MMMXPrevious (Count)
system.cpu.dcache.compression.patterns::ZZXX            0                       # Number of data entries that match pattern ZZXX (Count)
system.cpu.dcache.compression.patterns::ZXZX            0                       # Number of data entries that match pattern ZXZX (Count)
system.cpu.dcache.compression.patterns::FFXX            0                       # Number of data entries that match pattern FFXX (Count)
system.cpu.dcache.compression.patterns::XXZZ            0                       # Number of data entries that match pattern XXZZ (Count)
system.cpu.dcache.compression.patterns::MMXXPenultimate            0                       # Number of data entries that match pattern MMXXPenultimate (Count)
system.cpu.dcache.compression.patterns::MMXXPrevious            0                       # Number of data entries that match pattern MMXXPrevious (Count)
system.cpu.dcache.compression.patterns::XXXX            0                       # Number of data entries that match pattern XXXX (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72306007000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            31.998728                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              9001433                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              80501                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             111.817654                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              150000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    31.998728                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           18083367                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          18083367                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72306007000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       602127                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 72306006.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        9001675                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses       123224                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads         126667                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          5526                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     31557960                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      38965474                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     24952721                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           9001675                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     13876532                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              19825944                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                32364813                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.274195                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2438193                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.033720                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       24850428                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          24850428                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      24850428                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         24850428                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1658                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1658                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1658                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1658                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    102220000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    102220000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    102220000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    102220000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     24852086                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      24852086                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     24852086                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     24852086                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000067                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000067                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000067                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000067                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 61652.593486                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 61652.593486                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 61652.593486                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 61652.593486                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1658                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1658                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1658                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1658                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     98904000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     98904000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     98904000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     98904000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000067                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000067                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000067                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000067                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 59652.593486                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 59652.593486                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 59652.593486                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 59652.593486                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1402                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     24850428                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        24850428                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1658                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1658                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    102220000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    102220000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     24852086                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     24852086                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000067                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000067                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 61652.593486                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 61652.593486                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1658                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1658                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     98904000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     98904000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000067                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 59652.593486                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 59652.593486                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.compression.compressions            0                       # Total number of compressions (Count)
system.cpu.icache.compression.failedCompressions            0                       # Total number of failed compressions (Count)
system.cpu.icache.compression.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.cpu.icache.compression.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.cpu.icache.compression.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.cpu.icache.compression.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.cpu.icache.compression.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.cpu.icache.compression.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.cpu.icache.compression.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.cpu.icache.compression.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.cpu.icache.compression.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.cpu.icache.compression.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.cpu.icache.compression.compressionSize::512            0                       # Number of blocks that compressed to fit in 512 bits (Count)
system.cpu.icache.compression.compressionSizeBits            0                       # Total compressed data size (Bit)
system.cpu.icache.compression.decompressions            0                       # Total number of decompressions (Count)
system.cpu.icache.compression.patterns::ZZZZ            0                       # Number of data entries that match pattern ZZZZ (Count)
system.cpu.icache.compression.patterns::FFFF            0                       # Number of data entries that match pattern FFFF (Count)
system.cpu.icache.compression.patterns::MMMMPenultimate            0                       # Number of data entries that match pattern MMMMPenultimate (Count)
system.cpu.icache.compression.patterns::MMMMPrevious            0                       # Number of data entries that match pattern MMMMPrevious (Count)
system.cpu.icache.compression.patterns::ZZZX            0                       # Number of data entries that match pattern ZZZX (Count)
system.cpu.icache.compression.patterns::XZZZ            0                       # Number of data entries that match pattern XZZZ (Count)
system.cpu.icache.compression.patterns::RRRR            0                       # Number of data entries that match pattern RRRR (Count)
system.cpu.icache.compression.patterns::MMMXPenultimate            0                       # Number of data entries that match pattern MMMXPenultimate (Count)
system.cpu.icache.compression.patterns::MMMXPrevious            0                       # Number of data entries that match pattern MMMXPrevious (Count)
system.cpu.icache.compression.patterns::ZZXX            0                       # Number of data entries that match pattern ZZXX (Count)
system.cpu.icache.compression.patterns::ZXZX            0                       # Number of data entries that match pattern ZXZX (Count)
system.cpu.icache.compression.patterns::FFXX            0                       # Number of data entries that match pattern FFXX (Count)
system.cpu.icache.compression.patterns::XXZZ            0                       # Number of data entries that match pattern XXZZ (Count)
system.cpu.icache.compression.patterns::MMXXPenultimate            0                       # Number of data entries that match pattern MMXXPenultimate (Count)
system.cpu.icache.compression.patterns::MMXXPrevious            0                       # Number of data entries that match pattern MMXXPrevious (Count)
system.cpu.icache.compression.patterns::XXXX            0                       # Number of data entries that match pattern XXXX (Count)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72306007000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.867376                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             24852086                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1658                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           14989.195416                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.867376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999482                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999482                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           66                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           53                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          135                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           49705830                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          49705830                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72306007000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                 6460014                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2541688                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       653                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       718                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72306007000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                24852144                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       235                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72306007000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  72306007000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    45                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     34390.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1658.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     69278.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.013177947750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2013                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2013                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               204027                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               32414                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        82159                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       44582                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      82159                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     44582                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   11223                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  10192                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  82159                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 44582                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    70935                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1078                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1079                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2023                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2013                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       35.226528                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      20.184836                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     281.806956                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255           2004     99.55%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            3      0.15%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767            1      0.05%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023            1      0.05%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6399            4      0.20%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2013                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2013                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.076006                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.046594                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.999346                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               929     46.15%     46.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 7      0.35%     46.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1072     53.25%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      0.25%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2013                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   718272                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  5258176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               2853248                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               72721150.26349056                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               39460732.49488109                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    72305918000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      570501.40                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       106112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      4433792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      2199936                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1467540.587602908257                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 61319829.208657585084                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 30425355.945875976235                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1658                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        80501                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        44582                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     45189000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2011064000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1692684603250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27255.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     24981.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  37967892.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       106112                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      5152064                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         5258176                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       106112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       106112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      2853248                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      2853248                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1658                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         80501                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            82159                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        44582                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           44582                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1467541                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        71253610                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           72721150                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1467541                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1467541                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     39460732                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          39460732                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     39460732                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1467541                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       71253610                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         112181883                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 70936                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                34374                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4788                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         10135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          4297                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          3874                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          3806                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          3731                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3904                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3713                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3841                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3716                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         4109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         3733                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3949                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         4058                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         4308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         4974                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          2358                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2079                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          2250                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          2049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          2048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2052                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          2049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2198                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         2049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         2058                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         2144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2786                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                726203000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              354680000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2056253000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10237.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28987.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                57612                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               31916                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             81.22                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.85                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        15777                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   427.104773                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   287.782410                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   337.913708                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2643     16.75%     16.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3819     24.21%     40.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          995      6.31%     47.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         3032     19.22%     66.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1324      8.39%     74.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          659      4.18%     79.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          487      3.09%     82.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          157      1.00%     83.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2661     16.87%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        15777                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            4539904                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         2199936                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                62.787370                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                30.425356                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.73                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.49                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.24                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                85.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  72306007000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         59097780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         31407420                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       273090720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       88369380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5707547040.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  16335602640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  14009209920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    36504324900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    504.858813                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  36273589000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2414360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  33618058000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         53585700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         28466295                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       233392320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       91062900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5707547040.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  15051756300                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  15090343680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    36256154235                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    501.426586                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  39096578500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2414360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  30795068500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  72306007000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               39974                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         44582                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             37289                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              42185                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             42185                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          39974                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port         4718                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         4718                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port       241471                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total       241471                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  246189                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port       106112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total       106112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port      8005312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total      8005312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  8111424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              82159                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    82159    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                82159                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  72306007000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           342358000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            8839000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          423058250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         164030                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        81871                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
