\hypertarget{classtop__entity}{}\section{top\+\_\+entity Class Reference}
\label{classtop__entity}\index{top\+\_\+entity@{top\+\_\+entity}}


{\ttfamily \#include $<$top\+\_\+entity.\+hpp$>$}



Inheritance diagram for top\+\_\+entity\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d3/dec/classtop__entity__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for top\+\_\+entity\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{dd/d73/classtop__entity__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classtop__entity_adc1d91ea0660baba3b103fbe053b0d30}{top\+\_\+entity} (const \hyperlink{Parameter_8hpp_a37841774a6fcb479b597fdf8955eb4ea}{Parameter\+Const\+Ref} Param, const \hyperlink{hls__manager_8hpp_acd3842b8589fe52c08fc0b2fcc813bfe}{H\+L\+S\+\_\+manager\+Ref} \hyperlink{classHLS__step_ade85003a99d34134418451ddc46a18e9}{H\+L\+S\+Mgr}, unsigned int \hyperlink{classHLSFunctionStep_a3e6434fd86c698b0c70520b859bff5b0}{fun\+Id}, const Design\+Flow\+Manager\+Const\+Ref \hyperlink{classDesignFlowStep_ab770677ddf087613add30024e16a5554}{design\+\_\+flow\+\_\+manager}, const \hyperlink{hls__step_8hpp_ada16bc22905016180e26fc7e39537f8d}{H\+L\+S\+Flow\+Step\+\_\+\+Type}=\hyperlink{hls__step_8hpp_ada16bc22905016180e26fc7e39537f8da7ad3d91f561dccd4c3beff4860b7f848}{H\+L\+S\+Flow\+Step\+\_\+\+Type\+::\+T\+O\+P\+\_\+\+E\+N\+T\+I\+T\+Y\+\_\+\+C\+R\+E\+A\+T\+I\+ON})
\begin{DoxyCompactList}\small\item\em Constructor. \end{DoxyCompactList}\item 
virtual \hyperlink{classtop__entity_a5a61bc3f8b01888887203ce9408eaddf}{$\sim$top\+\_\+entity} ()
\begin{DoxyCompactList}\small\item\em Destructor. \end{DoxyCompactList}\item 
virtual \hyperlink{design__flow__step_8hpp_afb1f0d73069c26076b8d31dbc8ebecdf}{Design\+Flow\+Step\+\_\+\+Status} \hyperlink{classtop__entity_ae3b1c2be3024a1f3abfe3066d8db12fb}{Internal\+Exec} ()
\begin{DoxyCompactList}\small\item\em Execute the step. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classtop__entity_ad63b0b997f3905f591e00e26d07f5b86}{add\+\_\+ports} (\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} circuit, \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} clock\+\_\+port, \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} reset\+\_\+port)
\begin{DoxyCompactList}\small\item\em Adds the input/output ports to the circuit. \end{DoxyCompactList}\item 
void \hyperlink{classtop__entity_afe2e448da9ea30c2b071b1c477cb5c9a}{add\+\_\+command\+\_\+signals} (\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} circuit)
\begin{DoxyCompactList}\small\item\em Adds the command signals to the circuit. \end{DoxyCompactList}\item 
virtual const \hyperlink{classCustomUnorderedSet}{Custom\+Unordered\+Set}$<$ std\+::tuple$<$ \hyperlink{hls__step_8hpp_ada16bc22905016180e26fc7e39537f8d}{H\+L\+S\+Flow\+Step\+\_\+\+Type}, \hyperlink{hls__step_8hpp_a5fdd2edf290c196531d21d68e13f0e74}{H\+L\+S\+Flow\+Step\+Specialization\+Const\+Ref}, \hyperlink{hls__step_8hpp_a3ad360b9b11e6bf0683d5562a0ceb169}{H\+L\+S\+Flow\+Step\+\_\+\+Relationship} $>$ $>$ \hyperlink{classtop__entity_a414a49e2195ed1b077e625a546f64427}{Compute\+H\+L\+S\+Relationships} (const \hyperlink{classDesignFlowStep_a723a3baf19ff2ceb77bc13e099d0b1b7}{Design\+Flow\+Step\+::\+Relationship\+Type} relationship\+\_\+type) const
\begin{DoxyCompactList}\small\item\em Return the set of analyses in relationship with this design step. \end{DoxyCompactList}\item 
virtual void \hyperlink{classtop__entity_ad1949a318419093124c6a05b5823d0b2}{add\+\_\+input\+\_\+register} (\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} port\+\_\+in, const std\+::string \&port\+\_\+prefix, \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} circuit, \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} clock\+\_\+port, \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} reset\+\_\+port, \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} e\+\_\+port)
\begin{DoxyCompactList}\small\item\em Add the register to store input parameters. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structural__manager_8hpp_ab3136f0e785d8535f8d252a7b53db5b5}{structural\+\_\+manager\+Ref} \hyperlink{classtop__entity_acc7310a6d8736a54e75462e211d2fc32}{SM}
\begin{DoxyCompactList}\small\item\em reference to the resulting circuit \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}


Definition at line 50 of file top\+\_\+entity.\+hpp.



\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classtop__entity_adc1d91ea0660baba3b103fbe053b0d30}\label{classtop__entity_adc1d91ea0660baba3b103fbe053b0d30}} 
\index{top\+\_\+entity@{top\+\_\+entity}!top\+\_\+entity@{top\+\_\+entity}}
\index{top\+\_\+entity@{top\+\_\+entity}!top\+\_\+entity@{top\+\_\+entity}}
\subsubsection{\texorpdfstring{top\+\_\+entity()}{top\_entity()}}
{\footnotesize\ttfamily top\+\_\+entity\+::top\+\_\+entity (\begin{DoxyParamCaption}\item[{const \hyperlink{Parameter_8hpp_a37841774a6fcb479b597fdf8955eb4ea}{Parameter\+Const\+Ref}}]{\+\_\+parameters,  }\item[{const \hyperlink{hls__manager_8hpp_acd3842b8589fe52c08fc0b2fcc813bfe}{H\+L\+S\+\_\+manager\+Ref}}]{\+\_\+\+H\+L\+S\+Mgr,  }\item[{unsigned int}]{\+\_\+fun\+Id,  }\item[{const Design\+Flow\+Manager\+Const\+Ref}]{\+\_\+design\+\_\+flow\+\_\+manager,  }\item[{const \hyperlink{hls__step_8hpp_ada16bc22905016180e26fc7e39537f8d}{H\+L\+S\+Flow\+Step\+\_\+\+Type}}]{\+\_\+hls\+\_\+flow\+\_\+step\+\_\+type = {\ttfamily \hyperlink{hls__step_8hpp_ada16bc22905016180e26fc7e39537f8da7ad3d91f561dccd4c3beff4860b7f848}{H\+L\+S\+Flow\+Step\+\_\+\+Type\+::\+T\+O\+P\+\_\+\+E\+N\+T\+I\+T\+Y\+\_\+\+C\+R\+E\+A\+T\+I\+ON}} }\end{DoxyParamCaption})}



Constructor. 

S\+TD include.


\begin{DoxyParams}{Parameters}
{\em design\+\_\+flow\+\_\+manager} & is the design flow manager \\
\hline
{\em top\+\_\+entity\+\_\+type} & is the type of top entity to be created\\
\hline
\end{DoxyParams}
S\+TL includes technology/physical\+\_\+library include 

Definition at line 81 of file top\+\_\+entity.\+cpp.



References Design\+Flow\+Step\+::debug\+\_\+level, G\+E\+T\+\_\+\+C\+L\+A\+SS, Design\+Flow\+Step\+::parameters, and $\sim$top\+\_\+entity().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=338pt]{d0/d0e/classtop__entity_adc1d91ea0660baba3b103fbe053b0d30_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classtop__entity_a5a61bc3f8b01888887203ce9408eaddf}\label{classtop__entity_a5a61bc3f8b01888887203ce9408eaddf}} 
\index{top\+\_\+entity@{top\+\_\+entity}!````~top\+\_\+entity@{$\sim$top\+\_\+entity}}
\index{````~top\+\_\+entity@{$\sim$top\+\_\+entity}!top\+\_\+entity@{top\+\_\+entity}}
\subsubsection{\texorpdfstring{$\sim$top\+\_\+entity()}{~top\_entity()}}
{\footnotesize\ttfamily top\+\_\+entity\+::$\sim$top\+\_\+entity (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}, {\ttfamily [default]}}



Destructor. 



Referenced by top\+\_\+entity().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=338pt]{d0/d0e/classtop__entity_a5a61bc3f8b01888887203ce9408eaddf_icgraph}
\end{center}
\end{figure}


\subsection{Member Function Documentation}
\mbox{\Hypertarget{classtop__entity_afe2e448da9ea30c2b071b1c477cb5c9a}\label{classtop__entity_afe2e448da9ea30c2b071b1c477cb5c9a}} 
\index{top\+\_\+entity@{top\+\_\+entity}!add\+\_\+command\+\_\+signals@{add\+\_\+command\+\_\+signals}}
\index{add\+\_\+command\+\_\+signals@{add\+\_\+command\+\_\+signals}!top\+\_\+entity@{top\+\_\+entity}}
\subsubsection{\texorpdfstring{add\+\_\+command\+\_\+signals()}{add\_command\_signals()}}
{\footnotesize\ttfamily void top\+\_\+entity\+::add\+\_\+command\+\_\+signals (\begin{DoxyParamCaption}\item[{\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{circuit }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Adds the command signals to the circuit. 


\begin{DoxyParams}{Parameters}
{\em circuit} & is the reference to the datastructure representing the circuit \\
\hline
\end{DoxyParams}
it means that the operation has not to be executed 

Definition at line 554 of file top\+\_\+entity.\+cpp.



References structural\+\_\+manager\+::add\+\_\+connection(), structural\+\_\+manager\+::add\+\_\+sign(), hls\+::controller, hls\+::datapath, structural\+\_\+object\+::find\+\_\+member(), structural\+\_\+manager\+::get\+\_\+circ(), structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+type\+Ref(), conn\+\_\+binding\+::\+Get\+Selectors(), H\+L\+S\+Function\+Step\+::\+H\+LS, port\+\_\+o\+\_\+K, hls\+::\+Rconn, SM, and T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT.



Referenced by Internal\+Exec().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0e/classtop__entity_afe2e448da9ea30c2b071b1c477cb5c9a_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0e/classtop__entity_afe2e448da9ea30c2b071b1c477cb5c9a_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classtop__entity_ad1949a318419093124c6a05b5823d0b2}\label{classtop__entity_ad1949a318419093124c6a05b5823d0b2}} 
\index{top\+\_\+entity@{top\+\_\+entity}!add\+\_\+input\+\_\+register@{add\+\_\+input\+\_\+register}}
\index{add\+\_\+input\+\_\+register@{add\+\_\+input\+\_\+register}!top\+\_\+entity@{top\+\_\+entity}}
\subsubsection{\texorpdfstring{add\+\_\+input\+\_\+register()}{add\_input\_register()}}
{\footnotesize\ttfamily void top\+\_\+entity\+::add\+\_\+input\+\_\+register (\begin{DoxyParamCaption}\item[{\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{port\+\_\+in,  }\item[{const std\+::string \&}]{port\+\_\+prefix,  }\item[{\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{circuit,  }\item[{\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{clock\+\_\+port,  }\item[{\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{reset\+\_\+port,  }\item[{\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{e\+\_\+port }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [virtual]}}



Add the register to store input parameters. 


\begin{DoxyParams}{Parameters}
{\em port\+\_\+in} & is the input parameter port of the datapath \\
\hline
{\em port\+\_\+prefix} & is the prefix of the port name \\
\hline
{\em circuit} & is the circuit of the top entity \\
\hline
{\em clock\+\_\+port} & is the port of the clock signal \\
\hline
{\em reset\+\_\+port} & is the port of the reset signal \\
\hline
{\em e\+\_\+port} & is the input parameter port of the top entity \\
\hline
\end{DoxyParams}


Reimplemented in \hyperlink{classtop__entity__cs_a290fda5dd0c19322fd858606b5706aec}{top\+\_\+entity\+\_\+cs}.



Definition at line 311 of file top\+\_\+entity.\+cpp.



References structural\+\_\+manager\+::add\+\_\+connection(), structural\+\_\+manager\+::add\+\_\+sign(), C\+L\+O\+C\+K\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, structural\+\_\+object\+::find\+\_\+member(), technology\+\_\+manager\+::get\+\_\+library(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, structural\+\_\+object\+::get\+\_\+type\+Ref(), H\+L\+S\+Function\+Step\+::\+H\+LS, hls\+::\+H\+L\+S\+\_\+T, port\+\_\+o\+\_\+K, register\+\_\+\+S\+TD, R\+E\+S\+E\+T\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, and SM.



Referenced by add\+\_\+ports().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0e/classtop__entity_ad1949a318419093124c6a05b5823d0b2_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0e/classtop__entity_ad1949a318419093124c6a05b5823d0b2_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classtop__entity_ad63b0b997f3905f591e00e26d07f5b86}\label{classtop__entity_ad63b0b997f3905f591e00e26d07f5b86}} 
\index{top\+\_\+entity@{top\+\_\+entity}!add\+\_\+ports@{add\+\_\+ports}}
\index{add\+\_\+ports@{add\+\_\+ports}!top\+\_\+entity@{top\+\_\+entity}}
\subsubsection{\texorpdfstring{add\+\_\+ports()}{add\_ports()}}
{\footnotesize\ttfamily void top\+\_\+entity\+::add\+\_\+ports (\begin{DoxyParamCaption}\item[{\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{circuit,  }\item[{\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{clock\+\_\+port,  }\item[{\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{reset\+\_\+port }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Adds the input/output ports to the circuit. 


\begin{DoxyParams}{Parameters}
{\em circuit} & is the reference to the datastructure representing the circuit \\
\hline
\end{DoxyParams}
creating extern IN port on top starting from extern ports on datapath and add connection

creating extern O\+UT port on top starting from extern ports on datapath and add connection

creating extern IO port on top starting from extern ports on datapath and add connection 

Definition at line 335 of file top\+\_\+entity.\+cpp.



References structural\+\_\+manager\+::add\+\_\+connection(), structural\+\_\+manager\+::add\+\_\+constant(), add\+\_\+input\+\_\+register(), structural\+\_\+manager\+::add\+\_\+port(), structural\+\_\+manager\+::add\+\_\+port\+\_\+vector(), Function\+Behavior\+::\+C\+Get\+Behavioral\+Helper(), hls\+::datapath, Design\+Flow\+Step\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, structural\+\_\+object\+::find\+\_\+member(), port\+\_\+o\+::fix\+\_\+port\+\_\+properties(), hls\+::function\+Id, H\+L\+S\+Function\+Step\+::fun\+Id, structural\+\_\+manager\+::get\+\_\+circ(), Behavioral\+Helper\+::get\+\_\+function\+\_\+index(), get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), structural\+\_\+object\+::get\+\_\+kind\+\_\+text(), Behavioral\+Helper\+::get\+\_\+parameters(), generic\+\_\+obj\+::get\+\_\+structural\+\_\+obj(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, structural\+\_\+object\+::get\+\_\+type\+Ref(), Behavioral\+Helper\+::\+Get\+Function\+Return\+Type(), H\+L\+S\+Function\+Step\+::\+H\+LS, H\+L\+S\+\_\+step\+::\+H\+L\+S\+Mgr, port\+\_\+o\+::\+IN, I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, port\+\_\+o\+::\+IO, conn\+\_\+binding\+::\+O\+UT, port\+\_\+o\+::\+O\+UT, port\+\_\+o\+\_\+K, port\+\_\+vector\+\_\+o\+\_\+K, Behavioral\+Helper\+::\+Print\+Variable(), hls\+::\+Rconn, hls\+::registered\+\_\+inputs, R\+E\+T\+U\+R\+N\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, SM, S\+TR, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR.



Referenced by top\+\_\+entity\+\_\+parallel\+\_\+cs\+::\+Internal\+Exec(), and Internal\+Exec().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d0/d0e/classtop__entity_ad63b0b997f3905f591e00e26d07f5b86_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0e/classtop__entity_ad63b0b997f3905f591e00e26d07f5b86_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classtop__entity_a414a49e2195ed1b077e625a546f64427}\label{classtop__entity_a414a49e2195ed1b077e625a546f64427}} 
\index{top\+\_\+entity@{top\+\_\+entity}!Compute\+H\+L\+S\+Relationships@{Compute\+H\+L\+S\+Relationships}}
\index{Compute\+H\+L\+S\+Relationships@{Compute\+H\+L\+S\+Relationships}!top\+\_\+entity@{top\+\_\+entity}}
\subsubsection{\texorpdfstring{Compute\+H\+L\+S\+Relationships()}{ComputeHLSRelationships()}}
{\footnotesize\ttfamily const \hyperlink{classCustomUnorderedSet}{Custom\+Unordered\+Set}$<$ std\+::tuple$<$ \hyperlink{hls__step_8hpp_ada16bc22905016180e26fc7e39537f8d}{H\+L\+S\+Flow\+Step\+\_\+\+Type}, \hyperlink{hls__step_8hpp_a5fdd2edf290c196531d21d68e13f0e74}{H\+L\+S\+Flow\+Step\+Specialization\+Const\+Ref}, \hyperlink{hls__step_8hpp_a3ad360b9b11e6bf0683d5562a0ceb169}{H\+L\+S\+Flow\+Step\+\_\+\+Relationship} $>$ $>$ top\+\_\+entity\+::\+Compute\+H\+L\+S\+Relationships (\begin{DoxyParamCaption}\item[{const \hyperlink{classDesignFlowStep_a723a3baf19ff2ceb77bc13e099d0b1b7}{Design\+Flow\+Step\+::\+Relationship\+Type}}]{relationship\+\_\+type }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [virtual]}}



Return the set of analyses in relationship with this design step. 


\begin{DoxyParams}{Parameters}
{\em relationship\+\_\+type} & is the type of relationship to be considered \\
\hline
\end{DoxyParams}


Reimplemented from \hyperlink{classHLS__step_aed0ce8cca9a1ef18e705fc1032ad4de5}{H\+L\+S\+\_\+step}.



Reimplemented in \hyperlink{classtop__entity__parallel__cs_a619b309604994e682d4f2c4f0989efde}{top\+\_\+entity\+\_\+parallel\+\_\+cs}.



Definition at line 89 of file top\+\_\+entity.\+cpp.



References Design\+Flow\+Step\+::\+D\+E\+P\+E\+N\+D\+E\+N\+C\+E\+\_\+\+R\+E\+L\+A\+T\+I\+O\+N\+S\+H\+IP, H\+L\+S\+Function\+Step\+::fun\+Id, H\+L\+S\+\_\+step\+::\+H\+L\+S\+Mgr, Design\+Flow\+Step\+::\+I\+N\+V\+A\+L\+I\+D\+A\+T\+I\+O\+N\+\_\+\+R\+E\+L\+A\+T\+I\+O\+N\+S\+H\+IP, Design\+Flow\+Step\+::parameters, Design\+Flow\+Step\+::\+P\+R\+E\+C\+E\+D\+E\+N\+C\+E\+\_\+\+R\+E\+L\+A\+T\+I\+O\+N\+S\+H\+IP, S\+A\+M\+E\+\_\+\+F\+U\+N\+C\+T\+I\+ON, and T\+H\+R\+O\+W\+\_\+\+U\+N\+R\+E\+A\+C\+H\+A\+B\+LE.

\mbox{\Hypertarget{classtop__entity_ae3b1c2be3024a1f3abfe3066d8db12fb}\label{classtop__entity_ae3b1c2be3024a1f3abfe3066d8db12fb}} 
\index{top\+\_\+entity@{top\+\_\+entity}!Internal\+Exec@{Internal\+Exec}}
\index{Internal\+Exec@{Internal\+Exec}!top\+\_\+entity@{top\+\_\+entity}}
\subsubsection{\texorpdfstring{Internal\+Exec()}{InternalExec()}}
{\footnotesize\ttfamily \hyperlink{design__flow__step_8hpp_afb1f0d73069c26076b8d31dbc8ebecdf}{Design\+Flow\+Step\+\_\+\+Status} top\+\_\+entity\+::\+Internal\+Exec (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Execute the step. 

\begin{DoxyReturn}{Returns}
the exit status of this step 
\end{DoxyReturn}
function name to be synthesized

Test on previous steps. They checks if datapath and controller have been created. If they didn\textquotesingle{}t, top circuit cannot be created.

top circuit creation

main circuit type

setting top circuit component

Set some descriptions and legal stuff

creating \hyperlink{classstructural__manager}{structural\+\_\+manager}

creating \hyperlink{classstructural__manager}{structural\+\_\+manager}

command signal type descriptor

add clock port

connect to datapath and controller clock

add reset port

connecting global reset port to the datapath one

connecting global reset port to the controller one

start port

check if datapath has a start signal

add done port

check if checker has to be added

add entry in in\+\_\+port\+\_\+map between port id and port index 

Implements \hyperlink{classHLSFunctionStep_a8db4c00d080655984d98143206fc9fa8}{H\+L\+S\+Function\+Step}.



Reimplemented in \hyperlink{classTopEntityMemoryMapped_a33c5cbfe6f3cbd462a0f48e0a000674f}{Top\+Entity\+Memory\+Mapped}, \hyperlink{classtop__entity__parallel__cs_a1df713ee7535a6ef73f1df004ca4aa43}{top\+\_\+entity\+\_\+parallel\+\_\+cs}, and \hyperlink{classtop__entity__cs_a5d81c98939f48e4bdd7fe81f651000a2}{top\+\_\+entity\+\_\+cs}.



Definition at line 117 of file top\+\_\+entity.\+cpp.



References add\+\_\+command\+\_\+signals(), structural\+\_\+manager\+::add\+\_\+connection(), structural\+\_\+manager\+::add\+\_\+port(), add\+\_\+ports(), structural\+\_\+manager\+::add\+\_\+sign(), Function\+Behavior\+::\+C\+Get\+Behavioral\+Helper(), C\+L\+O\+C\+K\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, hls\+::control\+\_\+flow\+\_\+checker, hls\+::controller, hls\+::datapath, Design\+Flow\+Step\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+B\+O\+SE, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, D\+O\+N\+E\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, D\+O\+N\+E\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+M\+E\+\_\+\+C\+FC, structural\+\_\+object\+::find\+\_\+member(), flipflop\+\_\+\+AR, flipflop\+\_\+\+SR, F\+S\+M\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+C\+R\+E\+A\+T\+OR, F\+S\+M\+\_\+\+C\+S\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+C\+R\+E\+A\+T\+OR, H\+L\+S\+Function\+Step\+::fun\+Id, G\+E\+N\+E\+R\+A\+T\+E\+D\+\_\+\+C\+O\+P\+Y\+R\+I\+G\+HT, G\+E\+N\+E\+R\+A\+T\+E\+D\+\_\+\+L\+I\+C\+E\+N\+SE, structural\+\_\+manager\+::get\+\_\+circ(), Behavioral\+Helper\+::get\+\_\+function\+\_\+index(), Behavioral\+Helper\+::get\+\_\+function\+\_\+name(), structural\+\_\+object\+::get\+\_\+type\+Ref(), H\+L\+S\+Function\+Step\+::\+H\+LS, hls\+::\+H\+L\+S\+\_\+T, H\+L\+S\+\_\+step\+::\+H\+L\+S\+Mgr, port\+\_\+o\+::\+IN, L\+I\+B\+R\+A\+R\+Y\+\_\+\+S\+TD, N\+E\+X\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, port\+\_\+o\+::\+O\+UT, Design\+Flow\+Step\+::parameters, port\+\_\+o\+\_\+K, P\+R\+E\+S\+E\+N\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, P\+R\+I\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, memory\+::propagate\+\_\+memory\+\_\+parameters(), hls\+::registered\+\_\+done\+\_\+port, R\+E\+S\+E\+T\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, structural\+\_\+object\+::set\+\_\+black\+\_\+box(), structural\+\_\+object\+::set\+\_\+owner(), structural\+\_\+manager\+::set\+\_\+top\+\_\+info(), SM, S\+T\+A\+R\+T\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, S\+T\+A\+R\+T\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+M\+E\+\_\+\+C\+FC, S\+U\+C\+C\+E\+SS, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and hls\+::top.



Referenced by top\+\_\+entity\+\_\+cs\+::\+Internal\+Exec(), and Top\+Entity\+Memory\+Mapped\+::\+Internal\+Exec().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d0/d0e/classtop__entity_ae3b1c2be3024a1f3abfe3066d8db12fb_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0e/classtop__entity_ae3b1c2be3024a1f3abfe3066d8db12fb_icgraph}
\end{center}
\end{figure}


\subsection{Field Documentation}
\mbox{\Hypertarget{classtop__entity_acc7310a6d8736a54e75462e211d2fc32}\label{classtop__entity_acc7310a6d8736a54e75462e211d2fc32}} 
\index{top\+\_\+entity@{top\+\_\+entity}!SM@{SM}}
\index{SM@{SM}!top\+\_\+entity@{top\+\_\+entity}}
\subsubsection{\texorpdfstring{SM}{SM}}
{\footnotesize\ttfamily \hyperlink{structural__manager_8hpp_ab3136f0e785d8535f8d252a7b53db5b5}{structural\+\_\+manager\+Ref} top\+\_\+entity\+::\+SM\hspace{0.3cm}{\ttfamily [protected]}}



reference to the resulting circuit 



Definition at line 54 of file top\+\_\+entity.\+hpp.



Referenced by add\+\_\+command\+\_\+signals(), top\+\_\+entity\+\_\+cs\+::add\+\_\+context\+\_\+switch\+\_\+port(), top\+\_\+entity\+\_\+cs\+::add\+\_\+context\+\_\+switch\+\_\+port\+\_\+kernel(), top\+\_\+entity\+\_\+cs\+::add\+\_\+input\+\_\+register(), add\+\_\+input\+\_\+register(), add\+\_\+ports(), top\+\_\+entity\+\_\+parallel\+\_\+cs\+::connect\+\_\+loop\+\_\+iter(), top\+\_\+entity\+\_\+parallel\+\_\+cs\+::connect\+\_\+port\+\_\+parallel(), top\+\_\+entity\+\_\+parallel\+\_\+cs\+::\+Internal\+Exec(), Internal\+Exec(), and Top\+Entity\+Memory\+Mapped\+::resizing\+\_\+\+I\+O().



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/osboxes/bambu/\+Pand\+A-\/bambu/src/\+H\+L\+S/architecture\+\_\+creation/\hyperlink{top__entity_8hpp}{top\+\_\+entity.\+hpp}\item 
/home/osboxes/bambu/\+Pand\+A-\/bambu/src/\+H\+L\+S/architecture\+\_\+creation/\hyperlink{top__entity_8cpp}{top\+\_\+entity.\+cpp}\end{DoxyCompactItemize}
