module ligar (A, B, out1, out2);

    input A, B;
    output out1, out2;

    wire not_A;

    assign out2 = A;

    not not1 (not_A, A);
    and And01 (out1, not_A, B);

endmodule