Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Aug 27 17:12:35 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-8   Critical Warning  No common period between related clocks                    1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                88          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               31          
TIMING-16  Warning           Large setup violation                                      69          
TIMING-20  Warning           Non-clocked latch                                          17          
XDCB-5     Warning           Runtime inefficient way to find pin objects                1           
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (137)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (239)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (137)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: blockdesign_i/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/clk_divider_1/U0/clk_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__1/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__1/O[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/CO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/O[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: blockdesign_i/score_counter_0/U0/game_reset_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (239)
--------------------------------------------------
 There are 239 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.220    -1365.174                     69                 2026        0.081        0.000                      0                 2026       -0.808       -3.370                       9                  1218  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
blockdesign_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_hdmi_blockdesign_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                         {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                      {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                     {0.000 0.673}        1.347           742.500         
  clkfbout_blockdesign_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
ext_clk                               {0.000 41.666}       83.333          12.000          
  clk_out1_blockdesign_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clkfbout_blockdesign_clk_wiz_0      {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
blockdesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_hdmi_blockdesign_clk_wiz_0_0_1       -2.600       -2.600                      1                  940        0.122        0.000                      0                  940        1.367        0.000                       0                   782  
    CLKFBIN_1                                                                                                                                                                           5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                        4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                      -0.808       -3.370                       9                    10  
  clkfbout_blockdesign_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  
ext_clk                                                                                                                                                                                16.667        0.000                       0                     1  
  clk_out1_blockdesign_clk_wiz_0          -23.087    -1151.168                     52                 1044        0.102        0.000                      0                 1044        4.500        0.000                       0                   406  
  clkfbout_blockdesign_clk_wiz_0                                                                                                                                                       16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_blockdesign_clk_wiz_0      clk_hdmi_blockdesign_clk_wiz_0_0_1      -37.220     -211.406                     16                   16        0.219        0.000                      0                   16  
clk_hdmi_blockdesign_clk_wiz_0_0_1  PixelClkIO_1                              1.212        0.000                      0                   38        0.081        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_hdmi_blockdesign_clk_wiz_0_0_1  clk_hdmi_blockdesign_clk_wiz_0_0_1        4.957        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              CLKFBIN_1                                                               
(none)                              SerialClkIO_1                                                           
(none)                              clk_out1_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0_0_1                                      
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  
(none)                                                                  clk_out1_blockdesign_clk_wiz_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         blockdesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -2.600ns,  Total Violation       -2.600ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.600ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 3.275ns (35.704%)  route 5.898ns (64.296%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 8.512 - 6.734 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.979     1.979    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X94Y106        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y106        FDRE (Prop_fdre_C_Q)         0.518     2.497 r  blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[2]/Q
                         net (fo=14, routed)          1.389     3.886    blockdesign_i/paint_centerline_0/U0/pxl_y_i[2]
    SLICE_X99Y116        LUT3 (Prop_lut3_I2_O)        0.124     4.010 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_11/O
                         net (fo=2, routed)           1.027     5.037    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_11_n_0
    SLICE_X96Y116        LUT5 (Prop_lut5_I1_O)        0.124     5.161 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_3/O
                         net (fo=2, routed)           0.661     5.822    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_3_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.432 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1/O[3]
                         net (fo=2, routed)           0.464     6.896    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_n_4
    SLICE_X93Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     7.450 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry/O[0]
                         net (fo=1, routed)           1.085     8.536    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry_n_7
    SLICE_X93Y111        LUT2 (Prop_lut2_I1_O)        0.299     8.835 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.835    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry_i_1_n_0
    SLICE_X93Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.236 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.236    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry_n_0
    SLICE_X93Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.458 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0/O[0]
                         net (fo=1, routed)           0.817    10.275    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0_n_7
    SLICE_X91Y112        LUT6 (Prop_lut6_I3_O)        0.299    10.574 f  blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_2/O
                         net (fo=1, routed)           0.454    11.028    blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_2_n_0
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124    11.152 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    11.152    blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_1_n_0
    SLICE_X93Y113        FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.778     8.512    blockdesign_i/paint_centerline_0/U0/clk
    SLICE_X93Y113        FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.644    
                         clock uncertainty           -0.121     8.523    
    SLICE_X93Y113        FDRE (Setup_fdre_C_D)        0.029     8.552    blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                 -2.600    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_y_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 1.507ns (26.548%)  route 4.169ns (73.452%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 8.502 - 6.734 ) 
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.966     1.966    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/clk
    SLICE_X96Y120        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_y_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y120        FDRE (Prop_fdre_C_Q)         0.518     2.484 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_y_o_reg[6]/Q
                         net (fo=5, routed)           1.526     4.010    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_y_i[6]
    SLICE_X94Y124        LUT2 (Prop_lut2_I0_O)        0.124     4.134 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o2_carry_i_5/O
                         net (fo=1, routed)           0.000     4.134    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o2_carry_i_5_n_0
    SLICE_X94Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.510 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.009     4.519    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o2_carry_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.676 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           2.634     7.310    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o2_carry__0_n_2
    SLICE_X100Y124       LUT6 (Prop_lut6_I1_O)        0.332     7.642 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.642    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y124       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.768     8.502    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/clk
    SLICE_X100Y124       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.634    
                         clock uncertainty           -0.121     8.513    
    SLICE_X100Y124       FDRE (Setup_fdre_C_D)        0.077     8.590    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.616ns (28.964%)  route 3.963ns (71.036%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 8.509 - 6.734 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.970     1.970    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/clk
    SLICE_X95Y117        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y117        FDRE (Prop_fdre_C_Q)         0.456     2.426 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_y_o_reg[3]/Q
                         net (fo=5, routed)           1.165     3.591    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_y_i[3]
    SLICE_X97Y114        LUT3 (Prop_lut3_I2_O)        0.124     3.715 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o2_carry_i_7/O
                         net (fo=1, routed)           0.000     3.715    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o2_carry_i_7_n_0
    SLICE_X97Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.265 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.265    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o2_carry_n_0
    SLICE_X97Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.422 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           2.799     7.220    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o2_carry__0_n_2
    SLICE_X102Y120       LUT6 (Prop_lut6_I1_O)        0.329     7.549 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.549    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y120       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.775     8.509    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/clk
    SLICE_X102Y120       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.641    
                         clock uncertainty           -0.121     8.520    
    SLICE_X102Y120       FDRE (Setup_fdre_C_D)        0.077     8.597    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_x_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 1.445ns (26.338%)  route 4.041ns (73.662%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 8.505 - 6.734 ) 
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.966     1.966    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/clk
    SLICE_X101Y128       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_x_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y128       FDRE (Prop_fdre_C_Q)         0.456     2.422 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_x_o_reg[6]/Q
                         net (fo=4, routed)           1.416     3.838    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_x_i[6]
    SLICE_X102Y126       LUT4 (Prop_lut4_I0_O)        0.124     3.962 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry_i_5/O
                         net (fo=1, routed)           0.000     3.962    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry_i_5_n_0
    SLICE_X102Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.338 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.338    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry_n_0
    SLICE_X102Y127       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.495 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.625     7.120    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry__0_n_2
    SLICE_X100Y127       LUT6 (Prop_lut6_I3_O)        0.332     7.452 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.452    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y127       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.771     8.505    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/clk
    SLICE_X100Y127       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.170     8.675    
                         clock uncertainty           -0.121     8.554    
    SLICE_X100Y127       FDRE (Setup_fdre_C_D)        0.079     8.633    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_centerline_0/U0/pxl_x_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.847ns (34.162%)  route 3.560ns (65.838%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 8.515 - 6.734 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.972     1.972    blockdesign_i/paint_centerline_0/U0/clk
    SLICE_X94Y115        FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_x_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_fdre_C_Q)         0.518     2.490 r  blockdesign_i/paint_centerline_0/U0/pxl_x_o_reg[1]/Q
                         net (fo=5, routed)           1.746     4.236    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_x_i[1]
    SLICE_X106Y108       LUT2 (Prop_lut2_I0_O)        0.124     4.360 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/_carry_i_3/O
                         net (fo=1, routed)           0.000     4.360    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/_carry_i_3_n_0
    SLICE_X106Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.910 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000     4.910    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/_carry_n_0
    SLICE_X106Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.024    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/_carry__0_n_0
    SLICE_X106Y110       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.252 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.814     7.066    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/_carry__1_n_1
    SLICE_X102Y113       LUT6 (Prop_lut6_I4_O)        0.313     7.379 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.379    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.781     8.515    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/clk
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.647    
                         clock uncertainty           -0.121     8.526    
    SLICE_X102Y113       FDRE (Setup_fdre_C_D)        0.077     8.603    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_x_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.740ns (32.223%)  route 3.660ns (67.777%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 8.502 - 6.734 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.960     1.960    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X105Y124       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_x_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.419     2.379 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_x_o_reg[2]/Q
                         net (fo=5, routed)           0.852     3.231    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_x_i[2]
    SLICE_X104Y125       LUT4 (Prop_lut4_I0_O)        0.299     3.530 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry_i_7/O
                         net (fo=1, routed)           0.000     3.530    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry_i_7_n_0
    SLICE_X104Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.063 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.063    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry_n_0
    SLICE_X104Y126       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.220 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.807     7.028    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4_carry__0_n_2
    SLICE_X100Y125       LUT6 (Prop_lut6_I3_O)        0.332     7.360 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.360    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.768     8.502    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.634    
                         clock uncertainty           -0.121     8.513    
    SLICE_X100Y125       FDRE (Setup_fdre_C_D)        0.079     8.592    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_x_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.400ns (26.274%)  route 3.928ns (73.726%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 8.505 - 6.734 ) 
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.968     1.968    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/clk
    SLICE_X99Y130        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_x_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y130        FDRE (Prop_fdre_C_Q)         0.456     2.424 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_x_o_reg[10]/Q
                         net (fo=5, routed)           1.414     3.838    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_x_i[10]
    SLICE_X99Y127        LUT2 (Prop_lut2_I1_O)        0.124     3.962 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.962    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o4_carry__0_i_3_n_0
    SLICE_X99Y127        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.453 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.514     6.967    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o4_carry__0_n_2
    SLICE_X100Y127       LUT6 (Prop_lut6_I3_O)        0.329     7.296 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.296    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y127       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.771     8.505    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/clk
    SLICE_X100Y127       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/C
                         clock pessimism              0.170     8.675    
                         clock uncertainty           -0.121     8.554    
    SLICE_X100Y127       FDRE (Setup_fdre_C_D)        0.081     8.635    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.602ns (30.348%)  route 3.677ns (69.652%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 8.508 - 6.734 ) 
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.968     1.968    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/clk
    SLICE_X105Y119       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.456     2.424 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[3]/Q
                         net (fo=5, routed)           0.983     3.407    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_x_i[3]
    SLICE_X104Y121       LUT3 (Prop_lut3_I1_O)        0.124     3.531 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry_i_7/O
                         net (fo=1, routed)           0.000     3.531    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry_i_7_n_0
    SLICE_X104Y121       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.064 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.064    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry_n_0
    SLICE_X104Y122       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.221 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.694     6.915    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry__0_n_2
    SLICE_X102Y121       LUT6 (Prop_lut6_I3_O)        0.332     7.247 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.247    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.774     8.508    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/clk
    SLICE_X102Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.640    
                         clock uncertainty           -0.121     8.519    
    SLICE_X102Y121       FDRE (Setup_fdre_C_D)        0.077     8.596    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_y_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.511ns (28.666%)  route 3.760ns (71.334%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 8.515 - 6.734 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.978     1.978    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/clk
    SLICE_X98Y110        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_y_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y110        FDRE (Prop_fdre_C_Q)         0.518     2.496 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_y_o_reg[5]/Q
                         net (fo=5, routed)           1.408     3.904    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_y_i[5]
    SLICE_X102Y109       LUT3 (Prop_lut3_I2_O)        0.124     4.028 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o2_carry_i_6/O
                         net (fo=1, routed)           0.000     4.028    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o2_carry_i_6_n_0
    SLICE_X102Y109       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.408 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.408    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o2_carry_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.565 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           2.352     6.917    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o2_carry__0_n_2
    SLICE_X102Y113       LUT6 (Prop_lut6_I1_O)        0.332     7.249 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.249    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.781     8.515    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/clk
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.647    
                         clock uncertainty           -0.121     8.526    
    SLICE_X102Y113       FDRE (Setup_fdre_C_D)        0.081     8.607    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_x_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.462ns (29.040%)  route 3.572ns (70.960%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 8.502 - 6.734 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.962     1.962    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X102Y126       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_x_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y126       FDRE (Prop_fdre_C_Q)         0.518     2.480 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_x_o_reg[10]/Q
                         net (fo=5, routed)           1.729     4.209    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_x_i[10]
    SLICE_X109Y125       LUT2 (Prop_lut2_I1_O)        0.124     4.333 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.333    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o4_carry__0_i_3_n_0
    SLICE_X109Y125       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.824 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.844     6.667    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o4_carry__0_n_2
    SLICE_X100Y125       LUT6 (Prop_lut6_I3_O)        0.329     6.996 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.996    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.768     8.502    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.634    
                         clock uncertainty           -0.121     8.513    
    SLICE_X100Y125       FDRE (Setup_fdre_C_D)        0.081     8.594    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                  1.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.837    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.075     0.716    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.707     0.707    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.141     0.848 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.904    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.980     0.980    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.273     0.707    
    SLICE_X113Y124       FDPE (Hold_fdpe_C_D)         0.075     0.782    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_x_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_x_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.679     0.679    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X105Y124       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_x_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.141     0.820 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_x_o_reg[2]/Q
                         net (fo=5, routed)           0.068     0.888    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_x_i[2]
    SLICE_X105Y124       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_x_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.951     0.951    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X105Y124       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_x_o_reg[2]/C
                         clock pessimism             -0.272     0.679    
    SLICE_X105Y124       FDRE (Hold_fdre_C_D)         0.078     0.757    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_x_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.655     0.655    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X87Y126        FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.141     0.796 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]/Q
                         net (fo=1, routed)           0.087     0.883    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg_n_0_[4]
    SLICE_X86Y126        LUT2 (Prop_lut2_I0_O)        0.045     0.928 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_i_1/O
                         net (fo=1, routed)           0.000     0.928    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_i_1_n_0
    SLICE_X86Y126        FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.926     0.926    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X86Y126        FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
                         clock pessimism             -0.258     0.668    
    SLICE_X86Y126        FDRE (Hold_fdre_C_D)         0.120     0.788    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/hsync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.679     0.679    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/clk
    SLICE_X97Y126        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDRE (Prop_fdre_C_Q)         0.141     0.820 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/hsync_o_reg/Q
                         net (fo=1, routed)           0.113     0.933    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/hsync_i
    SLICE_X99Y126        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/hsync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.951     0.951    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/clk
    SLICE_X99Y126        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/hsync_o_reg/C
                         clock pessimism             -0.238     0.713    
    SLICE_X99Y126        FDRE (Hold_fdre_C_D)         0.070     0.783    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/hsync_o_reg
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.711     0.711    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y120       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.141     0.852 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.098     0.951    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.045     0.996 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.996    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X112Y121       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.984     0.984    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism             -0.260     0.724    
    SLICE_X112Y121       FDSE (Hold_fdse_C_D)         0.121     0.845    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.531%)  route 0.074ns (28.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.711     0.711    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y120       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDRE (Prop_fdre_C_Q)         0.141     0.852 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=4, routed)           0.074     0.926    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_5_in
    SLICE_X111Y120       LUT3 (Prop_lut3_I2_O)        0.045     0.971 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.971    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X111Y120       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.985     0.985    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y120       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism             -0.261     0.724    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.092     0.816    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.164     0.805 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.860    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X112Y47        FDPE (Hold_fdpe_C_D)         0.060     0.701    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/U0/Vdata_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.687     0.687    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X105Y133       FDRE                                         r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y133       FDRE (Prop_fdre_C_Q)         0.141     0.828 r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[10]/Q
                         net (fo=6, routed)           0.111     0.940    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X104Y133       LUT6 (Prop_lut6_I4_O)        0.045     0.985 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.985    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X104Y133       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.960     0.960    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X104Y133       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.260     0.700    
    SLICE_X104Y133       FDRE (Hold_fdre_C_D)         0.120     0.820    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/hsync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.680     0.680    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/clk
    SLICE_X99Y126        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y126        FDRE (Prop_fdre_C_Q)         0.141     0.821 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/hsync_o_reg/Q
                         net (fo=1, routed)           0.112     0.933    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/hsync_i
    SLICE_X99Y127        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/hsync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.953     0.953    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X99Y127        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/hsync_o_reg/C
                         clock pessimism             -0.258     0.695    
    SLICE_X99Y127        FDRE (Hold_fdre_C_D)         0.070     0.765    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/hsync_o_reg
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    blockdesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X87Y127    blockdesign_i/paint_ball/U0/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X85Y113    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X85Y117    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X86Y118    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X83Y117    blockdesign_i/paint_ball/U0/pxl_x_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X83Y117    blockdesign_i/paint_ball/U0/pxl_x_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X83Y117    blockdesign_i/paint_ball/U0/pxl_x_o_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y127    blockdesign_i/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y127    blockdesign_i/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X85Y113    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X85Y113    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X85Y117    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X85Y117    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X86Y118    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X86Y118    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y127    blockdesign_i/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X87Y127    blockdesign_i/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X85Y113    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X85Y113    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X85Y117    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X85Y117    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X86Y118    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X86Y118    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y128   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y127   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y126   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y125   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y130   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y129   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y122   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y121   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y128   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y127   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y126   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y125   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y130   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y129   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y122   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y121   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  clkfbout_blockdesign_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6    blockdesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ext_clk
  To Clock:  ext_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { ext_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Setup :           52  Failing Endpoints,  Worst Slack      -23.087ns,  Total Violation    -1151.168ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.087ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.758ns  (logic 14.440ns (44.081%)  route 18.318ns (55.919%))
  Logic Levels:           47  (CARRY4=29 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.783    -0.774    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y86        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/Q
                         net (fo=26, routed)          1.487     1.169    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]
    SLICE_X106Y76        LUT3 (Prop_lut3_I1_O)        0.152     1.321 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.486     1.807    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X108Y76        LUT4 (Prop_lut4_I0_O)        0.326     2.133 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.133    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X108Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X108Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.783    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.900    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.017 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.017    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.332 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[3]
                         net (fo=2, routed)           0.830     4.162    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_4
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.332     4.494 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313/O
                         net (fo=2, routed)           0.645     5.140    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313_n_0
    SLICE_X109Y82        LUT4 (Prop_lut4_I3_O)        0.332     5.472 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317/O
                         net (fo=1, routed)           0.000     5.472    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.004 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     6.004    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.317 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[3]
                         net (fo=3, routed)           0.746     7.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_4
    SLICE_X105Y89        LUT3 (Prop_lut3_I2_O)        0.306     7.368 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212/O
                         net (fo=2, routed)           0.814     8.182    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     8.306 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142/O
                         net (fo=2, routed)           0.606     8.912    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.124     9.036 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146/O
                         net (fo=1, routed)           0.000     9.036    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.434 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/O[1]
                         net (fo=13, routed)          0.752    10.519    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_6
    SLICE_X111Y89        LUT2 (Prop_lut2_I0_O)        0.303    10.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382/O
                         net (fo=1, routed)           0.000    10.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317/CO[3]
                         net (fo=1, routed)           0.000    11.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.486    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.820 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           0.869    12.690    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_6
    SLICE_X108Y88        LUT4 (Prop_lut4_I2_O)        0.303    12.993 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    12.993    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.526 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.526    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.643    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.760    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.014 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.452    14.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.367    14.833 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.199    16.032    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    16.156 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321/O
                         net (fo=2, routed)           0.911    17.067    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.574 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.574    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.688 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.688    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.802 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.001    17.803    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.116 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           1.129    19.245    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.332    19.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.223    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X109Y96        LUT4 (Prop_lut4_I3_O)        0.332    20.555 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.555    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.087 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.087    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.421 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.081    22.502    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.297    22.799 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.859    23.657    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X109Y108       LUT4 (Prop_lut4_I3_O)        0.326    23.983 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.983    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.533 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.533    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.846 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/O[3]
                         net (fo=11, routed)          1.261    26.108    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_4
    SLICE_X104Y101       LUT3 (Prop_lut3_I2_O)        0.306    26.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.379    26.793    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.300 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.300    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.414    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X105Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.636 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[0]
                         net (fo=3, routed)           0.688    28.323    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_7
    SLICE_X107Y105       LUT6 (Prop_lut6_I0_O)        0.299    28.622 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33/O
                         net (fo=1, routed)           0.661    29.283    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33_n_0
    SLICE_X107Y103       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.681 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.681    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X107Y104       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.095    30.933    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.329    31.262 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[1]_i_1/O
                         net (fo=2, routed)           0.723    31.985    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[1]
    SLICE_X98Y93         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.611     8.591    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X98Y93         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica/C
                         clock pessimism              0.577     9.168    
                         clock uncertainty           -0.243     8.926    
    SLICE_X98Y93         FDRE (Setup_fdre_C_D)       -0.028     8.898    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                         -31.985    
  -------------------------------------------------------------------
                         slack                                -23.087    

Slack (VIOLATED) :        -23.017ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.696ns  (logic 14.440ns (44.165%)  route 18.256ns (55.835%))
  Logic Levels:           47  (CARRY4=29 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.783    -0.774    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y86        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/Q
                         net (fo=26, routed)          1.487     1.169    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]
    SLICE_X106Y76        LUT3 (Prop_lut3_I1_O)        0.152     1.321 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.486     1.807    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X108Y76        LUT4 (Prop_lut4_I0_O)        0.326     2.133 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.133    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X108Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X108Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.783    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.900    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.017 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.017    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.332 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[3]
                         net (fo=2, routed)           0.830     4.162    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_4
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.332     4.494 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313/O
                         net (fo=2, routed)           0.645     5.140    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313_n_0
    SLICE_X109Y82        LUT4 (Prop_lut4_I3_O)        0.332     5.472 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317/O
                         net (fo=1, routed)           0.000     5.472    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.004 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     6.004    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.317 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[3]
                         net (fo=3, routed)           0.746     7.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_4
    SLICE_X105Y89        LUT3 (Prop_lut3_I2_O)        0.306     7.368 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212/O
                         net (fo=2, routed)           0.814     8.182    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     8.306 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142/O
                         net (fo=2, routed)           0.606     8.912    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.124     9.036 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146/O
                         net (fo=1, routed)           0.000     9.036    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.434 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/O[1]
                         net (fo=13, routed)          0.752    10.519    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_6
    SLICE_X111Y89        LUT2 (Prop_lut2_I0_O)        0.303    10.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382/O
                         net (fo=1, routed)           0.000    10.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317/CO[3]
                         net (fo=1, routed)           0.000    11.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.486    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.820 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           0.869    12.690    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_6
    SLICE_X108Y88        LUT4 (Prop_lut4_I2_O)        0.303    12.993 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    12.993    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.526 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.526    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.643    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.760    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.014 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.452    14.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.367    14.833 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.199    16.032    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    16.156 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321/O
                         net (fo=2, routed)           0.911    17.067    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.574 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.574    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.688 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.688    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.802 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.001    17.803    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.116 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           1.129    19.245    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.332    19.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.223    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X109Y96        LUT4 (Prop_lut4_I3_O)        0.332    20.555 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.555    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.087 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.087    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.421 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.081    22.502    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.297    22.799 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.859    23.657    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X109Y108       LUT4 (Prop_lut4_I3_O)        0.326    23.983 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.983    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.533 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.533    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.846 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/O[3]
                         net (fo=11, routed)          1.261    26.108    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_4
    SLICE_X104Y101       LUT3 (Prop_lut3_I2_O)        0.306    26.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.379    26.793    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.300 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.300    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.414    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X105Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.636 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[0]
                         net (fo=3, routed)           0.688    28.323    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_7
    SLICE_X107Y105       LUT6 (Prop_lut6_I0_O)        0.299    28.622 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33/O
                         net (fo=1, routed)           0.661    29.283    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33_n_0
    SLICE_X107Y103       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.681 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.681    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X107Y104       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.864    30.702    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X104Y98        LUT5 (Prop_lut5_I1_O)        0.329    31.031 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_1/O
                         net (fo=2, routed)           0.891    31.922    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[6]
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.611     8.591    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_replica/C
                         clock pessimism              0.614     9.205    
                         clock uncertainty           -0.243     8.963    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)       -0.058     8.905    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_replica
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                         -31.922    
  -------------------------------------------------------------------
                         slack                                -23.017    

Slack (VIOLATED) :        -23.016ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.657ns  (logic 14.440ns (44.217%)  route 18.217ns (55.783%))
  Logic Levels:           47  (CARRY4=29 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.783    -0.774    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y86        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/Q
                         net (fo=26, routed)          1.487     1.169    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]
    SLICE_X106Y76        LUT3 (Prop_lut3_I1_O)        0.152     1.321 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.486     1.807    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X108Y76        LUT4 (Prop_lut4_I0_O)        0.326     2.133 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.133    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X108Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X108Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.783    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.900    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.017 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.017    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.332 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[3]
                         net (fo=2, routed)           0.830     4.162    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_4
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.332     4.494 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313/O
                         net (fo=2, routed)           0.645     5.140    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313_n_0
    SLICE_X109Y82        LUT4 (Prop_lut4_I3_O)        0.332     5.472 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317/O
                         net (fo=1, routed)           0.000     5.472    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.004 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     6.004    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.317 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[3]
                         net (fo=3, routed)           0.746     7.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_4
    SLICE_X105Y89        LUT3 (Prop_lut3_I2_O)        0.306     7.368 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212/O
                         net (fo=2, routed)           0.814     8.182    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     8.306 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142/O
                         net (fo=2, routed)           0.606     8.912    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.124     9.036 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146/O
                         net (fo=1, routed)           0.000     9.036    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.434 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/O[1]
                         net (fo=13, routed)          0.752    10.519    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_6
    SLICE_X111Y89        LUT2 (Prop_lut2_I0_O)        0.303    10.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382/O
                         net (fo=1, routed)           0.000    10.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317/CO[3]
                         net (fo=1, routed)           0.000    11.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.486    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.820 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           0.869    12.690    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_6
    SLICE_X108Y88        LUT4 (Prop_lut4_I2_O)        0.303    12.993 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    12.993    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.526 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.526    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.643    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.760    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.014 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.452    14.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.367    14.833 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.199    16.032    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    16.156 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321/O
                         net (fo=2, routed)           0.911    17.067    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.574 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.574    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.688 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.688    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.802 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.001    17.803    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.116 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           1.129    19.245    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.332    19.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.223    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X109Y96        LUT4 (Prop_lut4_I3_O)        0.332    20.555 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.555    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.087 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.087    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.421 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.081    22.502    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.297    22.799 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.859    23.657    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X109Y108       LUT4 (Prop_lut4_I3_O)        0.326    23.983 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.983    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.533 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.533    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.846 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/O[3]
                         net (fo=11, routed)          1.261    26.108    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_4
    SLICE_X104Y101       LUT3 (Prop_lut3_I2_O)        0.306    26.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.379    26.793    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.300 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.300    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.414    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X105Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.636 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[0]
                         net (fo=3, routed)           0.688    28.323    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_7
    SLICE_X107Y105       LUT6 (Prop_lut6_I0_O)        0.299    28.622 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33/O
                         net (fo=1, routed)           0.661    29.283    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33_n_0
    SLICE_X107Y103       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.681 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.681    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X107Y104       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.947    30.785    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X103Y104       LUT5 (Prop_lut5_I1_O)        0.329    31.114 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[3]_i_1/O
                         net (fo=2, routed)           0.770    31.884    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[3]
    SLICE_X101Y93        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.611     8.591    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X101Y93        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]_replica/C
                         clock pessimism              0.577     9.168    
                         clock uncertainty           -0.243     8.926    
    SLICE_X101Y93        FDRE (Setup_fdre_C_D)       -0.058     8.868    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]_replica
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                         -31.884    
  -------------------------------------------------------------------
                         slack                                -23.016    

Slack (VIOLATED) :        -22.999ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.642ns  (logic 14.440ns (44.238%)  route 18.202ns (55.762%))
  Logic Levels:           47  (CARRY4=29 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.783    -0.774    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y86        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/Q
                         net (fo=26, routed)          1.487     1.169    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]
    SLICE_X106Y76        LUT3 (Prop_lut3_I1_O)        0.152     1.321 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.486     1.807    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X108Y76        LUT4 (Prop_lut4_I0_O)        0.326     2.133 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.133    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X108Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X108Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.783    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.900    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.017 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.017    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.332 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[3]
                         net (fo=2, routed)           0.830     4.162    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_4
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.332     4.494 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313/O
                         net (fo=2, routed)           0.645     5.140    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313_n_0
    SLICE_X109Y82        LUT4 (Prop_lut4_I3_O)        0.332     5.472 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317/O
                         net (fo=1, routed)           0.000     5.472    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.004 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     6.004    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.317 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[3]
                         net (fo=3, routed)           0.746     7.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_4
    SLICE_X105Y89        LUT3 (Prop_lut3_I2_O)        0.306     7.368 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212/O
                         net (fo=2, routed)           0.814     8.182    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     8.306 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142/O
                         net (fo=2, routed)           0.606     8.912    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.124     9.036 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146/O
                         net (fo=1, routed)           0.000     9.036    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.434 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/O[1]
                         net (fo=13, routed)          0.752    10.519    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_6
    SLICE_X111Y89        LUT2 (Prop_lut2_I0_O)        0.303    10.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382/O
                         net (fo=1, routed)           0.000    10.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317/CO[3]
                         net (fo=1, routed)           0.000    11.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.486    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.820 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           0.869    12.690    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_6
    SLICE_X108Y88        LUT4 (Prop_lut4_I2_O)        0.303    12.993 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    12.993    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.526 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.526    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.643    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.760    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.014 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.452    14.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.367    14.833 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.199    16.032    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    16.156 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321/O
                         net (fo=2, routed)           0.911    17.067    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.574 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.574    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.688 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.688    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.802 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.001    17.803    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.116 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           1.129    19.245    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.332    19.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.223    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X109Y96        LUT4 (Prop_lut4_I3_O)        0.332    20.555 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.555    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.087 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.087    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.421 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.081    22.502    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.297    22.799 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.859    23.657    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X109Y108       LUT4 (Prop_lut4_I3_O)        0.326    23.983 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.983    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.533 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.533    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.846 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/O[3]
                         net (fo=11, routed)          1.261    26.108    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_4
    SLICE_X104Y101       LUT3 (Prop_lut3_I2_O)        0.306    26.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.379    26.793    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.300 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.300    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.414    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X105Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.636 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[0]
                         net (fo=3, routed)           0.688    28.323    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_7
    SLICE_X107Y105       LUT6 (Prop_lut6_I0_O)        0.299    28.622 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33/O
                         net (fo=1, routed)           0.661    29.283    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33_n_0
    SLICE_X107Y103       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.681 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.681    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X107Y104       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.947    30.785    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X103Y104       LUT5 (Prop_lut5_I1_O)        0.329    31.114 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[3]_i_1/O
                         net (fo=2, routed)           0.754    31.868    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[3]
    SLICE_X105Y93        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.612     8.592    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X105Y93        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                         clock pessimism              0.577     9.169    
                         clock uncertainty           -0.243     8.927    
    SLICE_X105Y93        FDRE (Setup_fdre_C_D)       -0.058     8.869    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                         -31.868    
  -------------------------------------------------------------------
                         slack                                -22.999    

Slack (VIOLATED) :        -22.912ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.620ns  (logic 14.440ns (44.267%)  route 18.180ns (55.733%))
  Logic Levels:           47  (CARRY4=29 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.783    -0.774    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y86        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/Q
                         net (fo=26, routed)          1.487     1.169    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]
    SLICE_X106Y76        LUT3 (Prop_lut3_I1_O)        0.152     1.321 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.486     1.807    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X108Y76        LUT4 (Prop_lut4_I0_O)        0.326     2.133 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.133    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X108Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X108Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.783    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.900    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.017 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.017    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.332 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[3]
                         net (fo=2, routed)           0.830     4.162    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_4
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.332     4.494 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313/O
                         net (fo=2, routed)           0.645     5.140    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313_n_0
    SLICE_X109Y82        LUT4 (Prop_lut4_I3_O)        0.332     5.472 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317/O
                         net (fo=1, routed)           0.000     5.472    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.004 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     6.004    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.317 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[3]
                         net (fo=3, routed)           0.746     7.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_4
    SLICE_X105Y89        LUT3 (Prop_lut3_I2_O)        0.306     7.368 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212/O
                         net (fo=2, routed)           0.814     8.182    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     8.306 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142/O
                         net (fo=2, routed)           0.606     8.912    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.124     9.036 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146/O
                         net (fo=1, routed)           0.000     9.036    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.434 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/O[1]
                         net (fo=13, routed)          0.752    10.519    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_6
    SLICE_X111Y89        LUT2 (Prop_lut2_I0_O)        0.303    10.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382/O
                         net (fo=1, routed)           0.000    10.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317/CO[3]
                         net (fo=1, routed)           0.000    11.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.486    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.820 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           0.869    12.690    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_6
    SLICE_X108Y88        LUT4 (Prop_lut4_I2_O)        0.303    12.993 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    12.993    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.526 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.526    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.643    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.760    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.014 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.452    14.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.367    14.833 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.199    16.032    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    16.156 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321/O
                         net (fo=2, routed)           0.911    17.067    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.574 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.574    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.688 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.688    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.802 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.001    17.803    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.116 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           1.129    19.245    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.332    19.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.223    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X109Y96        LUT4 (Prop_lut4_I3_O)        0.332    20.555 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.555    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.087 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.087    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.421 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.081    22.502    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.297    22.799 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.859    23.657    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X109Y108       LUT4 (Prop_lut4_I3_O)        0.326    23.983 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.983    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.533 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.533    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.846 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/O[3]
                         net (fo=11, routed)          1.261    26.108    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_4
    SLICE_X104Y101       LUT3 (Prop_lut3_I2_O)        0.306    26.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.379    26.793    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.300 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.300    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.414    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X105Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.636 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[0]
                         net (fo=3, routed)           0.688    28.323    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_7
    SLICE_X107Y105       LUT6 (Prop_lut6_I0_O)        0.299    28.622 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33/O
                         net (fo=1, routed)           0.661    29.283    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33_n_0
    SLICE_X107Y103       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.681 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.681    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X107Y104       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.133    30.971    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X105Y97        LUT5 (Prop_lut5_I1_O)        0.329    31.300 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[5]_i_1/O
                         net (fo=2, routed)           0.547    31.847    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[5]
    SLICE_X102Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.611     8.591    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X102Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]/C
                         clock pessimism              0.614     9.205    
                         clock uncertainty           -0.243     8.963    
    SLICE_X102Y92        FDRE (Setup_fdre_C_D)       -0.028     8.935    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                         -31.847    
  -------------------------------------------------------------------
                         slack                                -22.912    

Slack (VIOLATED) :        -22.853ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.530ns  (logic 14.440ns (44.390%)  route 18.090ns (55.610%))
  Logic Levels:           47  (CARRY4=29 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.783    -0.774    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y86        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/Q
                         net (fo=26, routed)          1.487     1.169    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]
    SLICE_X106Y76        LUT3 (Prop_lut3_I1_O)        0.152     1.321 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.486     1.807    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X108Y76        LUT4 (Prop_lut4_I0_O)        0.326     2.133 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.133    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X108Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X108Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.783    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.900    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.017 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.017    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.332 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[3]
                         net (fo=2, routed)           0.830     4.162    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_4
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.332     4.494 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313/O
                         net (fo=2, routed)           0.645     5.140    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313_n_0
    SLICE_X109Y82        LUT4 (Prop_lut4_I3_O)        0.332     5.472 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317/O
                         net (fo=1, routed)           0.000     5.472    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.004 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     6.004    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.317 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[3]
                         net (fo=3, routed)           0.746     7.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_4
    SLICE_X105Y89        LUT3 (Prop_lut3_I2_O)        0.306     7.368 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212/O
                         net (fo=2, routed)           0.814     8.182    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     8.306 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142/O
                         net (fo=2, routed)           0.606     8.912    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.124     9.036 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146/O
                         net (fo=1, routed)           0.000     9.036    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.434 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/O[1]
                         net (fo=13, routed)          0.752    10.519    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_6
    SLICE_X111Y89        LUT2 (Prop_lut2_I0_O)        0.303    10.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382/O
                         net (fo=1, routed)           0.000    10.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317/CO[3]
                         net (fo=1, routed)           0.000    11.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.486    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.820 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           0.869    12.690    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_6
    SLICE_X108Y88        LUT4 (Prop_lut4_I2_O)        0.303    12.993 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    12.993    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.526 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.526    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.643    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.760    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.014 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.452    14.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.367    14.833 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.199    16.032    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    16.156 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321/O
                         net (fo=2, routed)           0.911    17.067    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.574 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.574    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.688 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.688    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.802 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.001    17.803    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.116 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           1.129    19.245    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.332    19.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.223    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X109Y96        LUT4 (Prop_lut4_I3_O)        0.332    20.555 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.555    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.087 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.087    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.421 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.081    22.502    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.297    22.799 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.859    23.657    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X109Y108       LUT4 (Prop_lut4_I3_O)        0.326    23.983 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.983    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.533 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.533    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.846 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/O[3]
                         net (fo=11, routed)          1.261    26.108    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_4
    SLICE_X104Y101       LUT3 (Prop_lut3_I2_O)        0.306    26.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.379    26.793    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.300 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.300    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.414    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X105Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.636 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[0]
                         net (fo=3, routed)           0.688    28.323    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_7
    SLICE_X107Y105       LUT6 (Prop_lut6_I0_O)        0.299    28.622 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33/O
                         net (fo=1, routed)           0.661    29.283    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33_n_0
    SLICE_X107Y103       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.681 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.681    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X107Y104       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.095    30.933    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.329    31.262 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[1]_i_1/O
                         net (fo=2, routed)           0.494    31.756    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[1]
    SLICE_X103Y93        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.612     8.592    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y93        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]/C
                         clock pessimism              0.614     9.206    
                         clock uncertainty           -0.243     8.964    
    SLICE_X103Y93        FDRE (Setup_fdre_C_D)       -0.061     8.903    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[1]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                         -31.756    
  -------------------------------------------------------------------
                         slack                                -22.853    

Slack (VIOLATED) :        -22.841ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.512ns  (logic 14.440ns (44.414%)  route 18.072ns (55.586%))
  Logic Levels:           47  (CARRY4=29 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.783    -0.774    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y86        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/Q
                         net (fo=26, routed)          1.487     1.169    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]
    SLICE_X106Y76        LUT3 (Prop_lut3_I1_O)        0.152     1.321 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.486     1.807    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X108Y76        LUT4 (Prop_lut4_I0_O)        0.326     2.133 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.133    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X108Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X108Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.783    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.900    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.017 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.017    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.332 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[3]
                         net (fo=2, routed)           0.830     4.162    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_4
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.332     4.494 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313/O
                         net (fo=2, routed)           0.645     5.140    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313_n_0
    SLICE_X109Y82        LUT4 (Prop_lut4_I3_O)        0.332     5.472 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317/O
                         net (fo=1, routed)           0.000     5.472    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.004 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     6.004    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.317 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[3]
                         net (fo=3, routed)           0.746     7.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_4
    SLICE_X105Y89        LUT3 (Prop_lut3_I2_O)        0.306     7.368 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212/O
                         net (fo=2, routed)           0.814     8.182    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     8.306 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142/O
                         net (fo=2, routed)           0.606     8.912    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.124     9.036 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146/O
                         net (fo=1, routed)           0.000     9.036    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.434 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/O[1]
                         net (fo=13, routed)          0.752    10.519    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_6
    SLICE_X111Y89        LUT2 (Prop_lut2_I0_O)        0.303    10.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382/O
                         net (fo=1, routed)           0.000    10.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317/CO[3]
                         net (fo=1, routed)           0.000    11.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.486    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.820 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           0.869    12.690    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_6
    SLICE_X108Y88        LUT4 (Prop_lut4_I2_O)        0.303    12.993 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    12.993    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.526 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.526    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.643    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.760    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.014 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.452    14.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.367    14.833 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.199    16.032    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    16.156 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321/O
                         net (fo=2, routed)           0.911    17.067    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.574 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.574    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.688 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.688    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.802 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.001    17.803    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.116 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           1.129    19.245    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.332    19.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.223    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X109Y96        LUT4 (Prop_lut4_I3_O)        0.332    20.555 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.555    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.087 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.087    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.421 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.081    22.502    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.297    22.799 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.859    23.657    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X109Y108       LUT4 (Prop_lut4_I3_O)        0.326    23.983 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.983    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.533 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.533    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.846 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/O[3]
                         net (fo=11, routed)          1.261    26.108    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_4
    SLICE_X104Y101       LUT3 (Prop_lut3_I2_O)        0.306    26.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.379    26.793    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.300 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.300    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.414    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X105Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.636 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[0]
                         net (fo=3, routed)           0.688    28.323    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_7
    SLICE_X107Y105       LUT6 (Prop_lut6_I0_O)        0.299    28.622 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33/O
                         net (fo=1, routed)           0.661    29.283    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33_n_0
    SLICE_X107Y103       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.681 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.681    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X107Y104       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.863    30.702    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X103Y99        LUT5 (Prop_lut5_I1_O)        0.329    31.031 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[0]_i_1/O
                         net (fo=3, routed)           0.708    31.739    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[0]
    SLICE_X98Y93         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.611     8.591    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X98Y93         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]_replica_1/C
                         clock pessimism              0.577     9.168    
                         clock uncertainty           -0.243     8.926    
    SLICE_X98Y93         FDRE (Setup_fdre_C_D)       -0.028     8.898    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                         -31.739    
  -------------------------------------------------------------------
                         slack                                -22.841    

Slack (VIOLATED) :        -22.831ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.506ns  (logic 14.440ns (44.422%)  route 18.066ns (55.578%))
  Logic Levels:           47  (CARRY4=29 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.783    -0.774    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y86        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/Q
                         net (fo=26, routed)          1.487     1.169    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]
    SLICE_X106Y76        LUT3 (Prop_lut3_I1_O)        0.152     1.321 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.486     1.807    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X108Y76        LUT4 (Prop_lut4_I0_O)        0.326     2.133 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.133    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X108Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X108Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.783    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.900    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.017 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.017    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.332 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[3]
                         net (fo=2, routed)           0.830     4.162    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_4
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.332     4.494 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313/O
                         net (fo=2, routed)           0.645     5.140    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313_n_0
    SLICE_X109Y82        LUT4 (Prop_lut4_I3_O)        0.332     5.472 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317/O
                         net (fo=1, routed)           0.000     5.472    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.004 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     6.004    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.317 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[3]
                         net (fo=3, routed)           0.746     7.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_4
    SLICE_X105Y89        LUT3 (Prop_lut3_I2_O)        0.306     7.368 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212/O
                         net (fo=2, routed)           0.814     8.182    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     8.306 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142/O
                         net (fo=2, routed)           0.606     8.912    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.124     9.036 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146/O
                         net (fo=1, routed)           0.000     9.036    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.434 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/O[1]
                         net (fo=13, routed)          0.752    10.519    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_6
    SLICE_X111Y89        LUT2 (Prop_lut2_I0_O)        0.303    10.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382/O
                         net (fo=1, routed)           0.000    10.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317/CO[3]
                         net (fo=1, routed)           0.000    11.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.486    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.820 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           0.869    12.690    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_6
    SLICE_X108Y88        LUT4 (Prop_lut4_I2_O)        0.303    12.993 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    12.993    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.526 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.526    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.643    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.760    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.014 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.452    14.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.367    14.833 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.199    16.032    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    16.156 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321/O
                         net (fo=2, routed)           0.911    17.067    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.574 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.574    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.688 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.688    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.802 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.001    17.803    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.116 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           1.129    19.245    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.332    19.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.223    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X109Y96        LUT4 (Prop_lut4_I3_O)        0.332    20.555 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.555    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.087 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.087    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.421 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.081    22.502    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.297    22.799 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.859    23.657    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X109Y108       LUT4 (Prop_lut4_I3_O)        0.326    23.983 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.983    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.533 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.533    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.846 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/O[3]
                         net (fo=11, routed)          1.261    26.108    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_4
    SLICE_X104Y101       LUT3 (Prop_lut3_I2_O)        0.306    26.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.379    26.793    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.300 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.300    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.414    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X105Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.636 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[0]
                         net (fo=3, routed)           0.688    28.323    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_7
    SLICE_X107Y105       LUT6 (Prop_lut6_I0_O)        0.299    28.622 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33/O
                         net (fo=1, routed)           0.661    29.283    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33_n_0
    SLICE_X107Y103       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.681 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.681    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X107Y104       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.864    30.702    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X104Y98        LUT5 (Prop_lut5_I1_O)        0.329    31.031 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_1/O
                         net (fo=2, routed)           0.702    31.733    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[6]
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.611     8.591    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
                         clock pessimism              0.614     9.205    
                         clock uncertainty           -0.243     8.963    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)       -0.061     8.902    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                         -31.733    
  -------------------------------------------------------------------
                         slack                                -22.831    

Slack (VIOLATED) :        -22.802ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.507ns  (logic 14.440ns (44.421%)  route 18.067ns (55.579%))
  Logic Levels:           47  (CARRY4=29 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.783    -0.774    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y86        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/Q
                         net (fo=26, routed)          1.487     1.169    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]
    SLICE_X106Y76        LUT3 (Prop_lut3_I1_O)        0.152     1.321 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.486     1.807    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X108Y76        LUT4 (Prop_lut4_I0_O)        0.326     2.133 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.133    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X108Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X108Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.783    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.900    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.017 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.017    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.332 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[3]
                         net (fo=2, routed)           0.830     4.162    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_4
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.332     4.494 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313/O
                         net (fo=2, routed)           0.645     5.140    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313_n_0
    SLICE_X109Y82        LUT4 (Prop_lut4_I3_O)        0.332     5.472 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317/O
                         net (fo=1, routed)           0.000     5.472    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.004 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     6.004    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.317 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[3]
                         net (fo=3, routed)           0.746     7.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_4
    SLICE_X105Y89        LUT3 (Prop_lut3_I2_O)        0.306     7.368 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212/O
                         net (fo=2, routed)           0.814     8.182    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     8.306 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142/O
                         net (fo=2, routed)           0.606     8.912    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.124     9.036 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146/O
                         net (fo=1, routed)           0.000     9.036    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.434 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/O[1]
                         net (fo=13, routed)          0.752    10.519    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_6
    SLICE_X111Y89        LUT2 (Prop_lut2_I0_O)        0.303    10.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382/O
                         net (fo=1, routed)           0.000    10.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317/CO[3]
                         net (fo=1, routed)           0.000    11.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.486    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.820 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           0.869    12.690    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_6
    SLICE_X108Y88        LUT4 (Prop_lut4_I2_O)        0.303    12.993 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    12.993    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.526 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.526    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.643    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.760    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.014 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.452    14.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.367    14.833 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.199    16.032    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    16.156 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321/O
                         net (fo=2, routed)           0.911    17.067    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.574 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.574    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.688 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.688    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.802 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.001    17.803    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.116 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           1.129    19.245    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.332    19.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.223    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X109Y96        LUT4 (Prop_lut4_I3_O)        0.332    20.555 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.555    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.087 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.087    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.421 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.081    22.502    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.297    22.799 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.859    23.657    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X109Y108       LUT4 (Prop_lut4_I3_O)        0.326    23.983 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.983    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.533 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.533    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.846 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/O[3]
                         net (fo=11, routed)          1.261    26.108    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_4
    SLICE_X104Y101       LUT3 (Prop_lut3_I2_O)        0.306    26.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.379    26.793    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.300 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.300    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.414    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X105Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.636 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[0]
                         net (fo=3, routed)           0.688    28.323    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_7
    SLICE_X107Y105       LUT6 (Prop_lut6_I0_O)        0.299    28.622 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33/O
                         net (fo=1, routed)           0.661    29.283    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33_n_0
    SLICE_X107Y103       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.681 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.681    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X107Y104       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.863    30.702    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X103Y99        LUT5 (Prop_lut5_I1_O)        0.329    31.031 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[0]_i_1/O
                         net (fo=3, routed)           0.703    31.733    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[0]
    SLICE_X102Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.611     8.591    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X102Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]/C
                         clock pessimism              0.614     9.205    
                         clock uncertainty           -0.243     8.963    
    SLICE_X102Y92        FDRE (Setup_fdre_C_D)       -0.031     8.932    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[0]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                         -31.733    
  -------------------------------------------------------------------
                         slack                                -22.802    

Slack (VIOLATED) :        -22.780ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.419ns  (logic 14.440ns (44.541%)  route 17.979ns (55.459%))
  Logic Levels:           47  (CARRY4=29 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.783    -0.774    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y86        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]/Q
                         net (fo=26, routed)          1.487     1.169    blockdesign_i/controllers/controller_ultrasoni_0/U0/echo_counter_reg[8]
    SLICE_X106Y76        LUT3 (Prop_lut3_I1_O)        0.152     1.321 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.486     1.807    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X108Y76        LUT4 (Prop_lut4_I0_O)        0.326     2.133 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.133    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X108Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X108Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.783 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.783    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.900 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.900    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.017 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.017    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.332 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[3]
                         net (fo=2, routed)           0.830     4.162    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_4
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.332     4.494 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313/O
                         net (fo=2, routed)           0.645     5.140    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_313_n_0
    SLICE_X109Y82        LUT4 (Prop_lut4_I3_O)        0.332     5.472 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317/O
                         net (fo=1, routed)           0.000     5.472    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_317_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.004 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     6.004    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.317 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210/O[3]
                         net (fo=3, routed)           0.746     7.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_210_n_4
    SLICE_X105Y89        LUT3 (Prop_lut3_I2_O)        0.306     7.368 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212/O
                         net (fo=2, routed)           0.814     8.182    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_212_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     8.306 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142/O
                         net (fo=2, routed)           0.606     8.912    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_142_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.124     9.036 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146/O
                         net (fo=1, routed)           0.000     9.036    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_146_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.434 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.434    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/O[1]
                         net (fo=13, routed)          0.752    10.519    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_6
    SLICE_X111Y89        LUT2 (Prop_lut2_I0_O)        0.303    10.822 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382/O
                         net (fo=1, routed)           0.000    10.822    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_382_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317/CO[3]
                         net (fo=1, routed)           0.000    11.372    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_317_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.486    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_246_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.820 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           0.869    12.690    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_168_n_6
    SLICE_X108Y88        LUT4 (Prop_lut4_I2_O)        0.303    12.993 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    12.993    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_244_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.526 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.526    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_159_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    13.643    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_104_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.760    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.014 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.452    14.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.367    14.833 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.199    16.032    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    16.156 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321/O
                         net (fo=2, routed)           0.911    17.067    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_321_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.574 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.574    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.688 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.688    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.802 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.001    17.803    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.116 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           1.129    19.245    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.332    19.577 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.223    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X109Y96        LUT4 (Prop_lut4_I3_O)        0.332    20.555 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.555    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.087 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.087    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.421 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[1]
                         net (fo=2, routed)           1.081    22.502    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_6
    SLICE_X109Y108       LUT3 (Prop_lut3_I0_O)        0.297    22.799 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5/O
                         net (fo=2, routed)           0.859    23.657    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0
    SLICE_X109Y108       LUT4 (Prop_lut4_I3_O)        0.326    23.983 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9/O
                         net (fo=1, routed)           0.000    23.983    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.533 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.533    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.846 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/O[3]
                         net (fo=11, routed)          1.261    26.108    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_4
    SLICE_X104Y101       LUT3 (Prop_lut3_I2_O)        0.306    26.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.379    26.793    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.300 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.300    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.414 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.414    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0
    SLICE_X105Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.636 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[0]
                         net (fo=3, routed)           0.688    28.323    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_7
    SLICE_X107Y105       LUT6 (Prop_lut6_I0_O)        0.299    28.622 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33/O
                         net (fo=1, routed)           0.661    29.283    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_33_n_0
    SLICE_X107Y103       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.681 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.681    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0
    SLICE_X107Y104       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.838 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.133    30.971    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X105Y97        LUT5 (Prop_lut5_I1_O)        0.329    31.300 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[5]_i_1/O
                         net (fo=2, routed)           0.346    31.646    blockdesign_i/controllers/controller_ultrasoni_0/U0/p_1_in[5]
    SLICE_X105Y96        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.612     8.592    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X105Y96        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica/C
                         clock pessimism              0.577     9.169    
                         clock uncertainty           -0.243     8.927    
    SLICE_X105Y96        FDRE (Setup_fdre_C_D)       -0.061     8.866    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]_replica
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                         -31.646    
  -------------------------------------------------------------------
                         slack                                -22.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.561    -0.563    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.090 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.827    -0.803    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    blockdesign_i/clk_divider_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.561    -0.563    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.079 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.079    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_5
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.827    -0.803    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    blockdesign_i/clk_divider_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.572    -0.552    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X88Y75         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.346    blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg_n_0_[0]
    SLICE_X88Y75         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.839    -0.791    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X88Y75         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[0]/C
                         clock pessimism              0.239    -0.552    
    SLICE_X88Y75         FDRE (Hold_fdre_C_D)         0.075    -0.477    blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.561    -0.563    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.054 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.054    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_6
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.827    -0.803    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    blockdesign_i/clk_divider_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.561    -0.563    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.054 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.054    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_4
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.827    -0.803    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    blockdesign_i/clk_divider_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595    -0.529    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X90Y75         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.309    blockdesign_i/controllers/controller_ultrasoni_1/U0/next_state_reg_n_0_[1]
    SLICE_X90Y75         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862    -0.768    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X90Y75         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[1]/C
                         clock pessimism              0.239    -0.529    
    SLICE_X90Y75         FDRE (Hold_fdre_C_D)         0.060    -0.469    blockdesign_i/controllers/controller_ultrasoni_1/U0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.901%)  route 0.159ns (46.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.560    -0.564    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y44         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  blockdesign_i/clk_divider_0/U0/count_reg[5]/Q
                         net (fo=3, routed)           0.159    -0.264    blockdesign_i/clk_divider_0/U0/count_reg[5]
    SLICE_X46Y45         LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  blockdesign_i/clk_divider_0/U0/clk_o_i_1/O
                         net (fo=1, routed)           0.000    -0.219    blockdesign_i/clk_divider_0/U0/clk_o_i_1_n_0
    SLICE_X46Y45         FDRE                                         r  blockdesign_i/clk_divider_0/U0/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.827    -0.803    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X46Y45         FDRE                                         r  blockdesign_i/clk_divider_0/U0/clk_o_reg/C
                         clock pessimism              0.255    -0.548    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.120    -0.428    blockdesign_i/clk_divider_0/U0/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.604    -0.520    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X95Y83         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.203    blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg_n_0_[1]
    SLICE_X95Y83         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.872    -0.758    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X95Y83         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/state_reg[1]/C
                         clock pessimism              0.238    -0.520    
    SLICE_X95Y83         FDRE (Hold_fdre_C_D)         0.070    -0.450    blockdesign_i/controllers/controller_ultrasoni_0/U0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.579    -0.545    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X85Y67         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.296    blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg_n_0_[3]
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.188 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.188    blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[0]_i_2_n_4
    SLICE_X85Y67         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.846    -0.784    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X85Y67         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[3]/C
                         clock pessimism              0.239    -0.545    
    SLICE_X85Y67         FDRE (Hold_fdre_C_D)         0.105    -0.440    blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.579    -0.545    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X85Y67         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.295    blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg_n_0_[2]
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.184 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.184    blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[0]_i_2_n_5
    SLICE_X85Y67         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.846    -0.784    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X85Y67         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[2]/C
                         clock pessimism              0.239    -0.545    
    SLICE_X85Y67         FDRE (Hold_fdre_C_D)         0.105    -0.440    blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    blockdesign_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  clkfbout_blockdesign_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    blockdesign_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :           16  Failing Endpoints,  Worst Slack      -37.220ns,  Total Violation     -211.406ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.220ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        38.954ns  (logic 18.785ns (48.223%)  route 20.169ns (51.777%))
  Logic Levels:           51  (CARRY4=27 DSP48E1=1 LUT2=4 LUT3=6 LUT4=6 LUT5=2 LUT6=5)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 2001.785 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.771ns = ( 1999.221 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.786  1999.221    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X97Y92         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y92         FDRE (Prop_fdre_C_Q)         0.456  1999.677 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/Q
                         net (fo=4, routed)           1.052  2000.729    blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]
    SLICE_X96Y92         LUT5 (Prop_lut5_I0_O)        0.124  2000.853 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=17, routed)          0.803  2001.655    blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X96Y85         LUT6 (Prop_lut6_I4_O)        0.124  2001.779 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2_carry__0_i_3_comp/O
                         net (fo=5, routed)           0.762  2002.542    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2_carry__0_i_3_n_0
    SLICE_X94Y85         LUT3 (Prop_lut3_I2_O)        0.153  2002.694 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_i_1/O
                         net (fo=2, routed)           0.679  2003.374    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_i_1_n_0
    SLICE_X94Y85         LUT4 (Prop_lut4_I3_O)        0.331  2003.705 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000  2003.705    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_i_4_n_0
    SLICE_X94Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2004.081 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2004.081    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_n_0
    SLICE_X94Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2004.300 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__1/O[0]
                         net (fo=2, routed)           1.036  2005.336    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__1_n_7
    SLICE_X90Y90         LUT3 (Prop_lut3_I0_O)        0.328  2005.664 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__1_i_4/O
                         net (fo=2, routed)           0.816  2006.480    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__1_i_4_n_0
    SLICE_X90Y91         LUT4 (Prop_lut4_I3_O)        0.355  2006.835 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__1_i_8/O
                         net (fo=1, routed)           0.000  2006.835    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__1_i_8_n_0
    SLICE_X90Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  2007.348 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__1/CO[3]
                         net (fo=1, routed)           0.000  2007.348    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__1_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2007.465 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__2/CO[3]
                         net (fo=1, routed)           0.000  2007.465    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__2_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2007.788 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/O[1]
                         net (fo=17, routed)          1.111  2008.899    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_6
    SLICE_X89Y94         LUT3 (Prop_lut3_I1_O)        0.331  2009.230 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__0_i_4/O
                         net (fo=2, routed)           0.645  2009.875    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__0_i_4_n_0
    SLICE_X89Y95         LUT4 (Prop_lut4_I3_O)        0.332  2010.207 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__0_i_8/O
                         net (fo=1, routed)           0.000  2010.207    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__0_i_8_n_0
    SLICE_X89Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2010.739 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2010.739    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__0_n_0
    SLICE_X89Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223  2010.962 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__1/O[0]
                         net (fo=2, routed)           0.670  2011.632    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__1_n_7
    SLICE_X88Y96         LUT3 (Prop_lut3_I1_O)        0.329  2011.961 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_i_1/O
                         net (fo=2, routed)           0.690  2012.651    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_i_1_n_0
    SLICE_X88Y96         LUT4 (Prop_lut4_I3_O)        0.327  2012.978 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_i_5/O
                         net (fo=1, routed)           0.000  2012.978    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_i_5_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2013.379 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2013.379    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2013.713 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__1/O[1]
                         net (fo=2, routed)           0.821  2014.534    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__1_n_6
    SLICE_X88Y90         LUT2 (Prop_lut2_I0_O)        0.296  2014.830 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_4/O
                         net (fo=2, routed)           0.681  2015.511    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_4_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734  2016.245 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2/CO[3]
                         net (fo=1, routed)           0.000  2016.245    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2016.359 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2016.359    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2016.473 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__4/CO[3]
                         net (fo=1, routed)           0.000  2016.473    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__4_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2016.587 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.921  2017.507    blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X93Y94         LUT6 (Prop_lut6_I3_O)        0.124  2017.631 f  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.661  2018.293    blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_10_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I5_O)        0.124  2018.417 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.475  2018.891    blockdesign_i/controllers/controller_ultrasoni_1/U0/data[3]_INST_0_i_1_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124  2019.015 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[3]_INST_0/O
                         net (fo=1, routed)           0.592  2019.607    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[3]
    SLICE_X97Y94         LUT3 (Prop_lut3_I0_O)        0.124  2019.731 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[3]_INST_0/O
                         net (fo=1, routed)           0.536  2020.267    blockdesign_i/position_paddles_0/U0/controller_value_r[3]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[3]_P[9])
                                                      3.656  2023.923 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.798  2024.721    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.124  2024.845 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000  2024.845    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2025.395 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000  2025.395    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2025.509 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  2025.509    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2025.623 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  2025.623    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2025.737 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001  2025.738    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2026.072 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.868  2026.940    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1_n_6
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.303  2027.243 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000  2027.243    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118_n_0
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2027.619 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000  2027.619    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2027.838 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.841  2028.679    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X95Y99         LUT3 (Prop_lut3_I1_O)        0.320  2028.999 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.100  2030.098    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X95Y100        LUT4 (Prop_lut4_I3_O)        0.332  2030.430 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000  2030.430    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2030.962 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000  2030.962    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2031.296 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.828  2032.124    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X95Y95         LUT4 (Prop_lut4_I2_O)        0.303  2032.427 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000  2032.427    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2032.977 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.668  2033.646    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y95         LUT5 (Prop_lut5_I1_O)        0.124  2033.770 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.794  2034.564    blockdesign_i/paint_paddle_r/U0/rect_pos_y[0]
    SLICE_X97Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  2035.220 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.001  2035.221    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2035.335 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2035.335    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2035.669 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__1/O[1]
                         net (fo=1, routed)           0.767  2036.436    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__1_n_6
    SLICE_X97Y104        LUT2 (Prop_lut2_I1_O)        0.303  2036.739 r  blockdesign_i/paint_paddle_r/U0/__21_carry__1_i_2/O
                         net (fo=1, routed)           0.000  2036.739    blockdesign_i/paint_paddle_r/U0/__21_carry__1_i_2_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570  2037.309 f  blockdesign_i/paint_paddle_r/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.553  2037.862    blockdesign_i/paint_paddle_r/U0/__21_carry__1_n_1
    SLICE_X99Y104        LUT6 (Prop_lut6_I2_O)        0.313  2038.175 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2038.175    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X99Y104        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.785  2001.785    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X99Y104        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.785    
                         clock uncertainty           -0.861  2000.924    
    SLICE_X99Y104        FDRE (Setup_fdre_C_D)        0.031  2000.955    blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.955    
                         arrival time                       -2038.175    
  -------------------------------------------------------------------
                         slack                                -37.220    

Slack (VIOLATED) :        -36.361ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        38.089ns  (logic 17.464ns (45.850%)  route 20.625ns (54.150%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=1 LUT1=1 LUT2=4 LUT3=4 LUT4=7 LUT5=4 LUT6=3)
  Clock Path Skew:        2.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 2001.780 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.770ns = ( 1999.222 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.787  1999.222    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.456  1999.678 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/Q
                         net (fo=25, routed)          0.847  2000.525    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]
    SLICE_X102Y92        LUT5 (Prop_lut5_I3_O)        0.124  2000.649 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12/O
                         net (fo=11, routed)          0.630  2001.279    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124  2001.403 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          1.055  2002.458    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124  2002.582 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_replica/O
                         net (fo=7, routed)           0.673  2003.255    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0_repN
    SLICE_X101Y92        LUT3 (Prop_lut3_I1_O)        0.124  2003.379 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3/O
                         net (fo=1, routed)           0.675  2004.053    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507  2004.560 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2004.560    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2004.674 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000  2004.674    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  2004.831 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2/CO[1]
                         net (fo=28, routed)          0.901  2005.732    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2_n_2
    SLICE_X100Y97        LUT4 (Prop_lut4_I1_O)        0.357  2006.089 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2/O
                         net (fo=2, routed)           0.843  2006.932    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0
    SLICE_X100Y97        LUT5 (Prop_lut5_I0_O)        0.348  2007.280 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6/O
                         net (fo=1, routed)           0.000  2007.280    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2007.660 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000  2007.660    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2007.776 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000  2007.776    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2007.893 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7/CO[3]
                         net (fo=1, routed)           0.001  2007.894    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2008.113 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8/O[0]
                         net (fo=11, routed)          1.039  2009.152    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8_n_7
    SLICE_X98Y99         LUT3 (Prop_lut3_I2_O)        0.321  2009.473 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3/O
                         net (fo=2, routed)           0.857  2010.330    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3_n_0
    SLICE_X98Y99         LUT4 (Prop_lut4_I0_O)        0.328  2010.658 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7/O
                         net (fo=1, routed)           0.000  2010.658    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578  2011.236 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4/O[2]
                         net (fo=2, routed)           0.924  2012.159    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_n_5
    SLICE_X99Y102        LUT3 (Prop_lut3_I1_O)        0.327  2012.486 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3/O
                         net (fo=2, routed)           0.666  2013.152    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3_n_0
    SLICE_X99Y102        LUT4 (Prop_lut4_I3_O)        0.326  2013.478 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7/O
                         net (fo=1, routed)           0.000  2013.478    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2014.028 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4/CO[3]
                         net (fo=1, routed)           0.000  2014.028    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2014.362 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5/O[1]
                         net (fo=16, routed)          0.973  2015.335    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.303  2015.638 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1/O
                         net (fo=1, routed)           0.000  2015.638    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2016.039 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.185  2017.225    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124  2017.349 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.949  2018.298    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I0_O)        0.124  2018.422 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.679  2019.101    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I5_O)        0.124  2019.225 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.675  2019.901    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[12])
                                                      3.656  2023.557 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           0.992  2024.549    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_93
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.124  2024.673 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000  2024.673    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X94Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  2025.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  2025.186    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2025.303 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  2025.303    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2025.420 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  2025.420    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2025.743 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.697  2026.440    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.306  2026.746 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125/O
                         net (fo=1, routed)           0.000  2026.746    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2027.147 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000  2027.147    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  2027.386 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.952  2028.338    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X96Y108        LUT3 (Prop_lut3_I2_O)        0.331  2028.669 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708  2029.376    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.331  2029.708 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000  2029.708    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2030.083 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000  2030.083    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2030.200 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000  2030.200    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2030.419 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           1.036  2031.455    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.295  2031.750 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000  2031.750    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2032.283 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.911  2033.194    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y108        LUT5 (Prop_lut5_I1_O)        0.124  2033.318 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          0.665  2033.983    blockdesign_i/paint_paddle_l/U0/rect_pos_y[3]
    SLICE_X91Y106        LUT1 (Prop_lut1_I0_O)        0.124  2034.107 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_i_1/O
                         net (fo=1, routed)           0.000  2034.107    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_i_1_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2034.508 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000  2034.508    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2034.842 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0/O[1]
                         net (fo=1, routed)           0.594  2035.436    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0_n_6
    SLICE_X90Y108        LUT2 (Prop_lut2_I1_O)        0.303  2035.739 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3/O
                         net (fo=1, routed)           0.000  2035.739    blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2036.271 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2036.271    blockdesign_i/paint_paddle_l/U0/__21_carry__0_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2036.500 f  blockdesign_i/paint_paddle_l/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.501  2037.002    blockdesign_i/paint_paddle_l/U0/__21_carry__1_n_1
    SLICE_X91Y109        LUT6 (Prop_lut6_I2_O)        0.310  2037.312 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2037.312    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X91Y109        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.780  2001.780    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X91Y109        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.780    
                         clock uncertainty           -0.861  2000.919    
    SLICE_X91Y109        FDRE (Setup_fdre_C_D)        0.031  2000.950    blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.950    
                         arrival time                       -2037.312    
  -------------------------------------------------------------------
                         slack                                -36.361    

Slack (VIOLATED) :        -11.983ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        13.561ns  (logic 3.668ns (27.048%)  route 9.893ns (72.952%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 2001.768 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 1999.408 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.973  1999.408    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X98Y115        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDRE (Prop_fdre_C_Q)         0.518  1999.926 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/Q
                         net (fo=28, routed)          3.814  2003.740    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_pos_y[4]
    SLICE_X89Y125        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407  2004.147 f  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[4]_INST_0/O[1]
                         net (fo=11, routed)          2.415  2006.561    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[5]
    SLICE_X98Y122        LUT1 (Prop_lut1_I0_O)        0.303  2006.864 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry__0_i_7/O
                         net (fo=1, routed)           0.000  2006.864    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry__0_i_7_n_0
    SLICE_X98Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230  2007.094 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry__0/O[1]
                         net (fo=4, routed)           1.298  2008.392    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/rect_pos_y[5]
    SLICE_X99Y122        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689  2009.081 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o2__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2009.081    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o2__6_carry__0_n_0
    SLICE_X99Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2009.415 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o2__6_carry__1/O[1]
                         net (fo=1, routed)           1.374  2010.790    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o2__6_carry__1_n_6
    SLICE_X96Y124        LUT2 (Prop_lut2_I1_O)        0.303  2011.093 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/__21_carry__1_i_2/O
                         net (fo=1, routed)           0.000  2011.093    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/__21_carry__1_i_2_n_0
    SLICE_X96Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574  2011.667 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.992  2012.659    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/__21_carry__1_n_1
    SLICE_X100Y125       LUT6 (Prop_lut6_I2_O)        0.310  2012.969 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2012.969    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.768  2001.768    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.768    
                         clock uncertainty           -0.861  2000.907    
    SLICE_X100Y125       FDRE (Setup_fdre_C_D)        0.079  2000.986    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.986    
                         arrival time                       -2012.969    
  -------------------------------------------------------------------
                         slack                                -11.983    

Slack (VIOLATED) :        -11.239ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        12.748ns  (logic 3.649ns (28.625%)  route 9.099ns (71.375%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns = ( 2001.776 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 1999.484 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         2.049  1999.484    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X106Y117       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456  1999.940 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/Q
                         net (fo=28, routed)          1.807  2001.747    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_pos_y[2]
    SLICE_X103Y117       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372  2002.119 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[0]_INST_0/O[2]
                         net (fo=13, routed)          2.879  2004.998    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[2]
    SLICE_X100Y113       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574  2005.572 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry/CO[3]
                         net (fo=1, routed)           0.000  2005.572    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry_n_0
    SLICE_X100Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2005.689 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2005.689    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry__0_n_0
    SLICE_X100Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2005.908 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry__1/O[0]
                         net (fo=4, routed)           1.811  2007.719    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/rect_pos_y[8]
    SLICE_X100Y121       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722  2008.441 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o2__6_carry__1/O[1]
                         net (fo=1, routed)           1.450  2009.890    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o2__6_carry__1_n_6
    SLICE_X101Y119       LUT2 (Prop_lut2_I1_O)        0.306  2010.196 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__1_i_2/O
                         net (fo=1, routed)           0.000  2010.196    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__1_i_2_n_0
    SLICE_X101Y119       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570  2010.766 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           1.152  2011.919    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__1_n_1
    SLICE_X102Y118       LUT6 (Prop_lut6_I2_O)        0.313  2012.232 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2012.232    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y118       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.776  2001.776    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/clk
    SLICE_X102Y118       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.776    
                         clock uncertainty           -0.861  2000.915    
    SLICE_X102Y118       FDRE (Setup_fdre_C_D)        0.077  2000.992    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.992    
                         arrival time                       -2012.232    
  -------------------------------------------------------------------
                         slack                                -11.239    

Slack (VIOLATED) :        -11.158ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        12.740ns  (logic 4.032ns (31.649%)  route 8.708ns (68.351%))
  Logic Levels:           9  (CARRY4=5 LUT1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 2001.774 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 1999.408 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.973  1999.408    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X98Y115        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDRE (Prop_fdre_C_Q)         0.518  1999.926 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[4]/Q
                         net (fo=28, routed)          2.323  2002.250    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_pos_y[4]
    SLICE_X99Y113        LUT1 (Prop_lut1_I0_O)        0.124  2002.374 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000  2002.374    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[4]_INST_0_i_4_n_0
    SLICE_X99Y113        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547  2002.921 f  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[4]_INST_0/O[2]
                         net (fo=13, routed)          2.323  2005.244    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[6]
    SLICE_X97Y117        LUT1 (Prop_lut1_I0_O)        0.302  2005.546 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry__0_i_2/O
                         net (fo=1, routed)           0.000  2005.546    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry__0_i_2_n_0
    SLICE_X97Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  2005.944 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2005.944    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry__0_n_0
    SLICE_X97Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2006.278 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry__1/O[1]
                         net (fo=4, routed)           1.661  2007.938    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/rect_pos_y[9]
    SLICE_X96Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881  2008.819 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o2__6_carry__1/O[2]
                         net (fo=1, routed)           1.284  2010.103    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o2__6_carry__1_n_5
    SLICE_X97Y121        LUT2 (Prop_lut2_I1_O)        0.301  2010.404 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__1_i_1/O
                         net (fo=1, routed)           0.000  2010.404    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__1_i_1_n_0
    SLICE_X97Y121        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314  2010.718 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           1.116  2011.835    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__1_n_1
    SLICE_X102Y121       LUT6 (Prop_lut6_I2_O)        0.313  2012.148 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2012.148    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.774  2001.774    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/clk
    SLICE_X102Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.774    
                         clock uncertainty           -0.861  2000.913    
    SLICE_X102Y121       FDRE (Setup_fdre_C_D)        0.077  2000.990    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.990    
                         arrival time                       -2012.148    
  -------------------------------------------------------------------
                         slack                                -11.158    

Slack (VIOLATED) :        -10.911ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        12.417ns  (logic 3.858ns (31.071%)  route 8.559ns (68.929%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 2001.771 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 1999.484 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         2.049  1999.484    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X106Y117       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.456  1999.940 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]/Q
                         net (fo=28, routed)          2.901  2002.841    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_pos_y[2]
    SLICE_X91Y122        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438  2003.279 f  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[0]_INST_0/O[3]
                         net (fo=11, routed)          2.543  2005.823    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[3]
    SLICE_X94Y130        LUT1 (Prop_lut1_I0_O)        0.306  2006.129 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_pos_y_carry_i_1/O
                         net (fo=1, routed)           0.000  2006.129    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_pos_y_carry_i_1_n_0
    SLICE_X94Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2006.505 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_pos_y_carry/CO[3]
                         net (fo=1, routed)           0.000  2006.505    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_pos_y_carry_n_0
    SLICE_X94Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2006.724 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_pos_y_carry__0/O[0]
                         net (fo=4, routed)           0.829  2007.553    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/rect_pos_y[4]
    SLICE_X95Y129        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.842  2008.395 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o2__6_carry__0/O[2]
                         net (fo=1, routed)           1.201  2009.596    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o2__6_carry__0_n_5
    SLICE_X94Y134        LUT2 (Prop_lut2_I1_O)        0.302  2009.898 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__0_i_2/O
                         net (fo=1, routed)           0.000  2009.898    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__0_i_2_n_0
    SLICE_X94Y134        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2010.278 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2010.278    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__0_n_0
    SLICE_X94Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2010.507 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           1.084  2011.591    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__1_n_1
    SLICE_X100Y127       LUT6 (Prop_lut6_I2_O)        0.310  2011.901 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2011.901    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y127       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.771  2001.771    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/clk
    SLICE_X100Y127       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.771    
                         clock uncertainty           -0.861  2000.910    
    SLICE_X100Y127       FDRE (Setup_fdre_C_D)        0.079  2000.989    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.990    
                         arrival time                       -2011.901    
  -------------------------------------------------------------------
                         slack                                -10.911    

Slack (VIOLATED) :        -10.476ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        11.985ns  (logic 3.388ns (28.268%)  route 8.597ns (71.732%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 2001.779 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 1999.486 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         2.051  1999.486    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X108Y115       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y115       FDRE (Prop_fdre_C_Q)         0.518  2000.004 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/Q
                         net (fo=23, routed)          3.073  2003.077    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_pos_x[1]
    SLICE_X106Y111       LUT1 (Prop_lut1_I0_O)        0.124  2003.201 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry_i_5/O
                         net (fo=1, routed)           0.000  2003.201    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry_i_5_n_0
    SLICE_X106Y111       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  2003.599 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry/CO[3]
                         net (fo=1, routed)           0.000  2003.599    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  2003.821 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0/O[0]
                         net (fo=8, routed)           2.306  2006.127    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/rect_pos_x[4]
    SLICE_X109Y116       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.905  2007.032 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry__0/O[3]
                         net (fo=1, routed)           1.746  2008.778    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry__0_n_4
    SLICE_X108Y116       LUT2 (Prop_lut2_I1_O)        0.306  2009.084 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__0_i_1/O
                         net (fo=1, routed)           0.000  2009.084    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__0_i_1_n_0
    SLICE_X108Y116       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2009.460 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2009.460    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__0_n_0
    SLICE_X108Y117       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2009.689 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.472  2011.161    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__1_n_1
    SLICE_X102Y116       LUT6 (Prop_lut6_I4_O)        0.310  2011.471 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2011.471    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y116       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.779  2001.779    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/clk
    SLICE_X102Y116       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.779    
                         clock uncertainty           -0.861  2000.918    
    SLICE_X102Y116       FDRE (Setup_fdre_C_D)        0.077  2000.995    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.995    
                         arrival time                       -2011.471    
  -------------------------------------------------------------------
                         slack                                -10.476    

Slack (VIOLATED) :        -10.418ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        12.011ns  (logic 3.119ns (25.967%)  route 8.892ns (74.033%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 2001.768 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 1999.395 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.960  1999.395    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X101Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y125       FDRE (Prop_fdre_C_Q)         0.456  1999.851 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[7]/Q
                         net (fo=23, routed)          3.484  2003.335    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_pos_x[7]
    SLICE_X106Y127       LUT2 (Prop_lut2_I1_O)        0.124  2003.459 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0_i_5/O
                         net (fo=1, routed)           0.000  2003.459    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0_i_5_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2003.860 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2003.860    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  2004.082 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__1/O[0]
                         net (fo=8, routed)           2.777  2006.859    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/rect_pos_x[8]
    SLICE_X108Y129       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726  2007.585 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o4__6_carry__1/O[1]
                         net (fo=1, routed)           1.222  2008.807    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o4__6_carry__1_n_6
    SLICE_X108Y126       LUT2 (Prop_lut2_I1_O)        0.306  2009.113 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__1_i_2/O
                         net (fo=1, routed)           0.000  2009.113    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__1_i_2_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574  2009.687 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.410  2011.096    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__1_n_1
    SLICE_X100Y125       LUT6 (Prop_lut6_I4_O)        0.310  2011.406 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2011.406    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.768  2001.768    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.768    
                         clock uncertainty           -0.861  2000.907    
    SLICE_X100Y125       FDRE (Setup_fdre_C_D)        0.081  2000.988    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.988    
                         arrival time                       -2011.406    
  -------------------------------------------------------------------
                         slack                                -10.418    

Slack (VIOLATED) :        -9.874ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        11.389ns  (logic 3.585ns (31.476%)  route 7.804ns (68.524%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 2001.781 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 1999.486 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         2.051  1999.486    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X108Y115       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y115       FDRE (Prop_fdre_C_Q)         0.518  2000.004 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/Q
                         net (fo=23, routed)          3.073  2003.077    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_pos_x[1]
    SLICE_X106Y111       LUT1 (Prop_lut1_I0_O)        0.124  2003.201 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry_i_5/O
                         net (fo=1, routed)           0.000  2003.201    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry_i_5_n_0
    SLICE_X106Y111       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  2003.599 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry/CO[3]
                         net (fo=1, routed)           0.000  2003.599    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2003.932 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0/O[1]
                         net (fo=8, routed)           2.113  2006.045    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/rect_pos_x[5]
    SLICE_X104Y114       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699  2006.744 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o4__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2006.744    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o4__6_carry__0_n_0
    SLICE_X104Y115       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2007.067 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o4__6_carry__1/O[1]
                         net (fo=1, routed)           1.401  2008.469    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o4__6_carry__1_n_6
    SLICE_X105Y116       LUT2 (Prop_lut2_I1_O)        0.306  2008.775 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__1_i_2/O
                         net (fo=1, routed)           0.000  2008.775    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__1_i_2_n_0
    SLICE_X105Y116       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570  2009.345 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.218  2010.562    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__1_n_1
    SLICE_X102Y113       LUT6 (Prop_lut6_I4_O)        0.313  2010.875 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2010.875    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.781  2001.781    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/clk
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.781    
                         clock uncertainty           -0.861  2000.920    
    SLICE_X102Y113       FDRE (Setup_fdre_C_D)        0.081  2001.001    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2001.001    
                         arrival time                       -2010.875    
  -------------------------------------------------------------------
                         slack                                 -9.874    

Slack (VIOLATED) :        -9.627ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_blockdesign_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        11.216ns  (logic 2.863ns (25.526%)  route 8.353ns (74.474%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 2001.768 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 1999.395 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.960  1999.395    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X101Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y125       FDRE (Prop_fdre_C_Q)         0.456  1999.851 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[7]/Q
                         net (fo=23, routed)          3.484  2003.335    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_pos_x[7]
    SLICE_X106Y127       LUT2 (Prop_lut2_I1_O)        0.124  2003.459 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0_i_5/O
                         net (fo=1, routed)           0.000  2003.459    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0_i_5_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2003.860 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2003.860    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  2004.082 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__1/O[0]
                         net (fo=8, routed)           2.296  2006.378    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/rect_pos_x[8]
    SLICE_X109Y128       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731  2007.109 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o4__6_carry__1/O[2]
                         net (fo=1, routed)           1.395  2008.504    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o4__6_carry__1_n_5
    SLICE_X107Y126       LUT2 (Prop_lut2_I1_O)        0.302  2008.806 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__1_i_1/O
                         net (fo=1, routed)           0.000  2008.806    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__1_i_1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314  2009.120 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.178  2010.298    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__1_n_1
    SLICE_X100Y125       LUT6 (Prop_lut6_I4_O)        0.313  2010.611 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2010.611    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609  2001.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.768  2001.768    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.768    
                         clock uncertainty           -0.861  2000.907    
    SLICE_X100Y125       FDRE (Setup_fdre_C_D)        0.077  2000.984    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.984    
                         arrival time                       -2010.611    
  -------------------------------------------------------------------
                         slack                                 -9.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.254ns (9.801%)  route 2.338ns (90.199%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.682    -0.442    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.278 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           1.140     0.862    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[2]
    SLICE_X100Y124       LUT4 (Prop_lut4_I3_O)        0.045     0.907 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_a__0/O
                         net (fo=1, routed)           1.198     2.105    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/enable
    SLICE_X100Y124       LUT6 (Prop_lut6_I5_O)        0.045     2.150 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.150    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y124       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.950     0.950    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/clk
    SLICE_X100Y124       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.950    
                         clock uncertainty            0.861     1.811    
    SLICE_X100Y124       FDRE (Hold_fdre_C_D)         0.120     1.931    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.231ns (8.892%)  route 2.367ns (91.108%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.684    -0.440    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X99Y119        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.299 f  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           1.198     0.900    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[2]
    SLICE_X102Y118       LUT4 (Prop_lut4_I1_O)        0.045     0.945 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e__0/O
                         net (fo=1, routed)           1.169     2.113    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/enable
    SLICE_X102Y118       LUT6 (Prop_lut6_I5_O)        0.045     2.158 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.158    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y118       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.957     0.957    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/clk
    SLICE_X102Y118       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.957    
                         clock uncertainty            0.861     1.818    
    SLICE_X102Y118       FDRE (Hold_fdre_C_D)         0.121     1.939    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.231ns (8.844%)  route 2.381ns (91.156%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.684    -0.440    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X99Y119        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.299 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           1.187     0.889    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[2]
    SLICE_X102Y119       LUT4 (Prop_lut4_I2_O)        0.045     0.934 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g__0/O
                         net (fo=1, routed)           1.194     2.127    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/enable
    SLICE_X102Y121       LUT6 (Prop_lut6_I5_O)        0.045     2.172 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.172    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.954     0.954    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/clk
    SLICE_X102Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.954    
                         clock uncertainty            0.861     1.815    
    SLICE_X102Y121       FDRE (Hold_fdre_C_D)         0.120     1.935    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.231ns (8.774%)  route 2.402ns (91.226%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.684    -0.440    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X99Y119        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.299 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/Q
                         net (fo=7, routed)           1.127     0.829    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[3]
    SLICE_X98Y117        LUT4 (Prop_lut4_I0_O)        0.045     0.874 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b__0/O
                         net (fo=1, routed)           1.274     2.148    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/enable
    SLICE_X102Y113       LUT6 (Prop_lut6_I5_O)        0.045     2.193 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.193    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.961     0.961    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/clk
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.861     1.822    
    SLICE_X102Y113       FDRE (Hold_fdre_C_D)         0.121     1.943    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.254ns (9.594%)  route 2.393ns (90.406%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.682    -0.442    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.278 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           1.282     1.005    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[2]
    SLICE_X99Y125        LUT4 (Prop_lut4_I0_O)        0.045     1.050 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_c__0/O
                         net (fo=1, routed)           1.111     2.161    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/enable
    SLICE_X100Y125       LUT6 (Prop_lut6_I5_O)        0.045     2.206 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.206    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.950     0.950    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.950    
                         clock uncertainty            0.861     1.811    
    SLICE_X100Y125       FDRE (Hold_fdre_C_D)         0.121     1.932    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.254ns (9.553%)  route 2.405ns (90.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.685    -0.439    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X98Y118        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.275 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/Q
                         net (fo=7, routed)           1.233     0.959    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[1]
    SLICE_X102Y118       LUT4 (Prop_lut4_I1_O)        0.045     1.004 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d__0/O
                         net (fo=1, routed)           1.172     2.175    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/enable
    SLICE_X102Y118       LUT6 (Prop_lut6_I5_O)        0.045     2.220 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.220    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y118       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.957     0.957    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/clk
    SLICE_X102Y118       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.957    
                         clock uncertainty            0.861     1.818    
    SLICE_X102Y118       FDRE (Hold_fdre_C_D)         0.120     1.938    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.254ns (9.488%)  route 2.423ns (90.512%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.682    -0.442    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.278 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           1.284     1.007    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[2]
    SLICE_X99Y125        LUT4 (Prop_lut4_I2_O)        0.045     1.052 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d__0/O
                         net (fo=1, routed)           1.139     2.190    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/enable
    SLICE_X100Y125       LUT6 (Prop_lut6_I5_O)        0.045     2.235 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.235    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.950     0.950    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X100Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.950    
                         clock uncertainty            0.861     1.811    
    SLICE_X100Y125       FDRE (Hold_fdre_C_D)         0.121     1.932    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.254ns (9.449%)  route 2.434ns (90.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.682    -0.442    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.278 f  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/Q
                         net (fo=7, routed)           1.412     1.134    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[0]
    SLICE_X100Y126       LUT4 (Prop_lut4_I1_O)        0.045     1.179 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_f__0/O
                         net (fo=1, routed)           1.022     2.201    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/enable
    SLICE_X100Y127       LUT6 (Prop_lut6_I5_O)        0.045     2.246 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.246    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y127       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.953     0.953    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/clk
    SLICE_X100Y127       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.953    
                         clock uncertainty            0.861     1.814    
    SLICE_X100Y127       FDRE (Hold_fdre_C_D)         0.121     1.935    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.254ns (9.334%)  route 2.467ns (90.666%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.685    -0.439    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X98Y118        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.275 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/Q
                         net (fo=7, routed)           1.206     0.931    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[1]
    SLICE_X98Y117        LUT4 (Prop_lut4_I0_O)        0.045     0.976 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_a__0/O
                         net (fo=1, routed)           1.262     2.238    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/enable
    SLICE_X102Y113       LUT6 (Prop_lut6_I5_O)        0.045     2.283 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.283    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.961     0.961    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/clk
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.861     1.822    
    SLICE_X102Y113       FDRE (Hold_fdre_C_D)         0.120     1.942    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.428ns (15.710%)  route 2.296ns (84.290%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.685    -0.439    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X104Y118       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.275 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[9]/Q
                         net (fo=22, routed)          1.226     0.952    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/rect_pos_x[9]
    SLICE_X106Y120       LUT4 (Prop_lut4_I2_O)        0.044     0.996 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.996    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry__0_i_2_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     1.102 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.070     2.172    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry__0_n_2
    SLICE_X102Y120       LUT6 (Prop_lut6_I3_O)        0.114     2.286 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.286    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y120       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.955     0.955    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/clk
    SLICE_X102Y120       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.955    
                         clock uncertainty            0.861     1.816    
    SLICE_X102Y120       FDRE (Hold_fdre_C_D)         0.120     1.936    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 0.419ns (5.588%)  route 7.079ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.079     9.538    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 0.419ns (5.693%)  route 6.940ns (94.307%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.940     9.399    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.419ns (5.811%)  route 6.792ns (94.189%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.792     9.251    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 0.419ns (5.918%)  route 6.661ns (94.082%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.661     9.120    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.419ns (5.933%)  route 6.644ns (94.067%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.644     9.103    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 0.419ns (6.048%)  route 6.508ns (93.952%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.508     8.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.419ns (6.060%)  route 6.495ns (93.940%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 12.087 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.495     8.954    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.087    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.087    
                         clock uncertainty           -0.316    11.771    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.747    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 0.419ns (6.193%)  route 6.347ns (93.807%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 12.087 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.347     8.806    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.087    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.087    
                         clock uncertainty           -0.316    11.771    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.747    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 0.518ns (7.696%)  route 6.213ns (92.304%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.046     2.046    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.518     2.564 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.213     8.777    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.148    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.518ns (8.368%)  route 5.672ns (91.632%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.518     2.561 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           5.672     8.233    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.148    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  2.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.385ns (8.928%)  route 3.927ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        4.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.849     1.849    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.385     2.234 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.927     6.161    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.316     6.283    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.202     6.081    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.081    
                         arrival time                           6.161    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.418ns (9.372%)  route 4.042ns (90.628%))
  Logic Levels:           0  
  Clock Path Skew:        4.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.849     1.849    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y130       FDSE (Prop_fdse_C_Q)         0.418     2.267 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.042     6.309    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.964    
                         clock uncertainty            0.316     6.281    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     6.218    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.218    
                         arrival time                           6.309    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.385ns (8.861%)  route 3.960ns (91.139%))
  Logic Levels:           0  
  Clock Path Skew:        4.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.851     1.851    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.385     2.236 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.960     6.196    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.316     6.283    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.201     6.082    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.082    
                         arrival time                           6.196    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.418ns (9.316%)  route 4.069ns (90.684%))
  Logic Levels:           0  
  Clock Path Skew:        4.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.851     1.851    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.418     2.269 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.069     6.338    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.316     6.283    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     6.220    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.338    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.418ns (9.279%)  route 4.087ns (90.721%))
  Logic Levels:           0  
  Clock Path Skew:        4.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.849     1.849    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y130       FDSE (Prop_fdse_C_Q)         0.418     2.267 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.087     6.354    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.964    
                         clock uncertainty            0.316     6.281    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     6.218    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.218    
                         arrival time                           6.354    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.367ns (8.137%)  route 4.143ns (91.863%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.968ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.852     1.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.367     2.219 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.143     6.362    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.968    
                         clock uncertainty            0.316     6.285    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     6.222    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.222    
                         arrival time                           6.362    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.337ns (7.668%)  route 4.058ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.968ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.852     1.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.337     2.189 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           4.058     6.247    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.968    
                         clock uncertainty            0.316     6.285    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.202     6.083    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.083    
                         arrival time                           6.247    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.141ns (6.096%)  route 2.172ns (93.904%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDSE (Prop_fdse_C_Q)         0.141     0.853 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.172     3.025    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.523    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.858    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.141ns (6.056%)  route 2.187ns (93.944%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.141     0.853 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.187     3.040    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.523    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.858    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.141ns (6.033%)  route 2.196ns (93.967%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.196     3.049    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.523    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.858    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.938    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.158     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576     7.895    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.938    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.158     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576     7.895    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.938    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.158     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576     7.895    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.938    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.158     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X113Y47        FDPE (Recov_fdpe_C_PRE)     -0.530     7.941    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  5.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.971    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145     0.509    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.971    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145     0.509    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.971    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145     0.509    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.971    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.258     0.654    
    SLICE_X113Y47        FDPE (Remov_fdpe_C_PRE)     -0.148     0.506    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.466    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.124ns (2.698%)  route 4.471ns (97.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.944     3.944    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.124     4.068 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.595    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y124       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.846     1.846    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.124ns (2.698%)  route 4.471ns (97.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.944     3.944    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.124     4.068 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.595    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y124       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.846     1.846    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.592     0.592    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     1.700    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.000ns (0.000%)  route 0.261ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.261     0.261    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.045ns (2.354%)  route 1.866ns (97.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.694     1.694    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.911    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y124       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.980     0.980    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.045ns (2.354%)  route 1.866ns (97.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.694     1.694    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.911    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y124       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.980     0.980    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           239 Endpoints
Min Delay           239 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.433ns  (logic 12.890ns (41.009%)  route 18.543ns (58.991%))
  Logic Levels:           29  (CARRY4=14 DSP48E1=1 IBUF=1 LUT2=5 LUT3=2 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.502     5.044    blockdesign_i/controllers/controller_ultrasoni_1/U0/controller_switch_IBUF_alias
    SLICE_X94Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.168 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_comp/O
                         net (fo=1, routed)           0.897     6.066    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X94Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.190 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.695     6.885    blockdesign_i/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.541 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.798    11.339    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.463 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.463    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.127    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.690 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.868    13.557    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1_n_6
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.303    13.860 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    13.860    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118_n_0
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.236 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.236    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.455 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.841    15.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X95Y99         LUT3 (Prop_lut3_I1_O)        0.320    15.616 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.100    16.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X95Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.048 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    17.048    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.580 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.580    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.828    18.742    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X95Y95         LUT4 (Prop_lut4_I2_O)        0.303    19.045 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.045    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.595 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.815    20.410    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y96         LUT5 (Prop_lut5_I1_O)        0.124    20.534 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          2.000    22.534    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.932 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.932    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.266 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.804    24.071    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X85Y103        LUT2 (Prop_lut2_I1_O)        0.303    24.374 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    24.374    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.924 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.924    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.152 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.206    26.358    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.313    26.671 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.258    27.928    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I1_O)        0.119    28.047 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.142    29.189    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.332    29.521 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.788    31.309    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X105Y110       LUT6 (Prop_lut6_I2_O)        0.124    31.433 r  blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1/O
                         net (fo=1, routed)           0.000    31.433    blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1_n_0
    SLICE_X105Y110       FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.350ns  (logic 12.890ns (41.117%)  route 18.460ns (58.883%))
  Logic Levels:           29  (CARRY4=14 DSP48E1=1 IBUF=1 LUT2=5 LUT3=2 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.502     5.044    blockdesign_i/controllers/controller_ultrasoni_1/U0/controller_switch_IBUF_alias
    SLICE_X94Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.168 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_comp/O
                         net (fo=1, routed)           0.897     6.066    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X94Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.190 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.695     6.885    blockdesign_i/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.541 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.798    11.339    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.463 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.463    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.127    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.690 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.868    13.557    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1_n_6
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.303    13.860 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    13.860    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118_n_0
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.236 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.236    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.455 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.841    15.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X95Y99         LUT3 (Prop_lut3_I1_O)        0.320    15.616 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.100    16.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X95Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.048 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    17.048    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.580 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.580    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.828    18.742    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X95Y95         LUT4 (Prop_lut4_I2_O)        0.303    19.045 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.045    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.595 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.815    20.410    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y96         LUT5 (Prop_lut5_I1_O)        0.124    20.534 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          2.000    22.534    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.932 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.932    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.266 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.804    24.071    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X85Y103        LUT2 (Prop_lut2_I1_O)        0.303    24.374 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    24.374    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.924 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.924    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.152 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.206    26.358    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.313    26.671 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.258    27.928    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I1_O)        0.119    28.047 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.142    29.189    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.332    29.521 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.705    31.226    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X99Y110        LUT6 (Prop_lut6_I2_O)        0.124    31.350 r  blockdesign_i/position_ball_0/U0/y_pos[8]_C_i_1/O
                         net (fo=1, routed)           0.000    31.350    blockdesign_i/position_ball_0/U0/y_pos[8]_C_i_1_n_0
    SLICE_X99Y110        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.181ns  (logic 12.890ns (41.340%)  route 18.291ns (58.660%))
  Logic Levels:           29  (CARRY4=14 DSP48E1=1 IBUF=1 LUT2=5 LUT3=2 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.502     5.044    blockdesign_i/controllers/controller_ultrasoni_1/U0/controller_switch_IBUF_alias
    SLICE_X94Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.168 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_comp/O
                         net (fo=1, routed)           0.897     6.066    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X94Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.190 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.695     6.885    blockdesign_i/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.541 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.798    11.339    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.463 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.463    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.127    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.690 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.868    13.557    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1_n_6
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.303    13.860 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    13.860    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118_n_0
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.236 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.236    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.455 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.841    15.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X95Y99         LUT3 (Prop_lut3_I1_O)        0.320    15.616 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.100    16.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X95Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.048 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    17.048    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.580 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.580    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.828    18.742    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X95Y95         LUT4 (Prop_lut4_I2_O)        0.303    19.045 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.045    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.595 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.815    20.410    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y96         LUT5 (Prop_lut5_I1_O)        0.124    20.534 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          2.000    22.534    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.932 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.932    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.266 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.804    24.071    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X85Y103        LUT2 (Prop_lut2_I1_O)        0.303    24.374 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    24.374    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.924 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.924    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.152 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.206    26.358    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.313    26.671 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.258    27.928    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I1_O)        0.119    28.047 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.142    29.189    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.332    29.521 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.536    31.057    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X101Y107       LUT6 (Prop_lut6_I2_O)        0.124    31.181 r  blockdesign_i/position_ball_0/U0/y_pos[2]_C_i_1/O
                         net (fo=1, routed)           0.000    31.181    blockdesign_i/position_ball_0/U0/y_pos[2]_C_i_1_n_0
    SLICE_X101Y107       FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[9]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.123ns  (logic 12.766ns (41.019%)  route 18.357ns (58.981%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=1 IBUF=1 LUT2=4 LUT3=2 LUT4=4 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.502     5.044    blockdesign_i/controllers/controller_ultrasoni_1/U0/controller_switch_IBUF_alias
    SLICE_X94Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.168 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_comp/O
                         net (fo=1, routed)           0.897     6.066    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X94Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.190 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.695     6.885    blockdesign_i/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.541 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.798    11.339    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.463 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.463    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.127    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.690 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.868    13.557    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1_n_6
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.303    13.860 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    13.860    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118_n_0
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.236 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.236    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.455 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.841    15.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X95Y99         LUT3 (Prop_lut3_I1_O)        0.320    15.616 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.100    16.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X95Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.048 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    17.048    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.580 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.580    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.828    18.742    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X95Y95         LUT4 (Prop_lut4_I2_O)        0.303    19.045 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.045    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.595 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.815    20.410    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y96         LUT5 (Prop_lut5_I1_O)        0.124    20.534 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          2.000    22.534    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.932 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.932    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.266 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.804    24.071    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X85Y103        LUT2 (Prop_lut2_I1_O)        0.303    24.374 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    24.374    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.924 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.924    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.152 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.206    26.358    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.313    26.671 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.258    27.928    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I1_O)        0.119    28.047 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.744    30.791    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X87Y121        LUT4 (Prop_lut4_I2_O)        0.332    31.123 r  blockdesign_i/position_ball_0/U0/x_pos[9]_P_i_1/O
                         net (fo=1, routed)           0.000    31.123    blockdesign_i/position_ball_0/U0/p_2_in[9]
    SLICE_X87Y121        FDPE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.101ns  (logic 12.890ns (41.446%)  route 18.211ns (58.554%))
  Logic Levels:           29  (CARRY4=14 DSP48E1=1 IBUF=1 LUT2=5 LUT3=2 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.502     5.044    blockdesign_i/controllers/controller_ultrasoni_1/U0/controller_switch_IBUF_alias
    SLICE_X94Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.168 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_comp/O
                         net (fo=1, routed)           0.897     6.066    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X94Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.190 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.695     6.885    blockdesign_i/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.541 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.798    11.339    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.463 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.463    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.127    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.690 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.868    13.557    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1_n_6
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.303    13.860 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    13.860    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118_n_0
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.236 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.236    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.455 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.841    15.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X95Y99         LUT3 (Prop_lut3_I1_O)        0.320    15.616 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.100    16.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X95Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.048 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    17.048    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.580 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.580    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.828    18.742    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X95Y95         LUT4 (Prop_lut4_I2_O)        0.303    19.045 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.045    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.595 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.815    20.410    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y96         LUT5 (Prop_lut5_I1_O)        0.124    20.534 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          2.000    22.534    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.932 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.932    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.266 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.804    24.071    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X85Y103        LUT2 (Prop_lut2_I1_O)        0.303    24.374 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    24.374    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.924 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.924    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.152 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.206    26.358    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.313    26.671 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.258    27.928    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I1_O)        0.119    28.047 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.142    29.189    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.332    29.521 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.456    30.977    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X100Y108       LUT6 (Prop_lut6_I2_O)        0.124    31.101 r  blockdesign_i/position_ball_0/U0/y_pos[1]_C_i_1/O
                         net (fo=1, routed)           0.000    31.101    blockdesign_i/position_ball_0/U0/y_pos[1]_C_i_1_n_0
    SLICE_X100Y108       FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[7]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.097ns  (logic 12.766ns (41.053%)  route 18.331ns (58.947%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=1 IBUF=1 LUT2=4 LUT3=2 LUT4=4 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.502     5.044    blockdesign_i/controllers/controller_ultrasoni_1/U0/controller_switch_IBUF_alias
    SLICE_X94Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.168 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_comp/O
                         net (fo=1, routed)           0.897     6.066    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X94Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.190 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.695     6.885    blockdesign_i/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.541 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.798    11.339    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.463 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.463    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.127    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.690 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.868    13.557    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1_n_6
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.303    13.860 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    13.860    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118_n_0
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.236 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.236    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.455 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.841    15.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X95Y99         LUT3 (Prop_lut3_I1_O)        0.320    15.616 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.100    16.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X95Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.048 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    17.048    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.580 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.580    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.828    18.742    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X95Y95         LUT4 (Prop_lut4_I2_O)        0.303    19.045 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.045    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.595 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.815    20.410    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y96         LUT5 (Prop_lut5_I1_O)        0.124    20.534 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          2.000    22.534    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.932 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.932    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.266 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.804    24.071    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X85Y103        LUT2 (Prop_lut2_I1_O)        0.303    24.374 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    24.374    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.924 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.924    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.152 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.206    26.358    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.313    26.671 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.258    27.928    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I1_O)        0.119    28.047 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.710    29.757    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X98Y113        LUT4 (Prop_lut4_I1_O)        0.332    30.089 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.008    31.097    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X104Y111       FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[7]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.075ns  (logic 12.890ns (41.480%)  route 18.185ns (58.520%))
  Logic Levels:           29  (CARRY4=14 DSP48E1=1 IBUF=1 LUT2=5 LUT3=2 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.502     5.044    blockdesign_i/controllers/controller_ultrasoni_1/U0/controller_switch_IBUF_alias
    SLICE_X94Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.168 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_comp/O
                         net (fo=1, routed)           0.897     6.066    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X94Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.190 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.695     6.885    blockdesign_i/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.541 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.798    11.339    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.463 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.463    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.127    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.690 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.868    13.557    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1_n_6
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.303    13.860 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    13.860    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118_n_0
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.236 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.236    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.455 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.841    15.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X95Y99         LUT3 (Prop_lut3_I1_O)        0.320    15.616 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.100    16.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X95Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.048 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    17.048    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.580 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.580    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.828    18.742    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X95Y95         LUT4 (Prop_lut4_I2_O)        0.303    19.045 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.045    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.595 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.815    20.410    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y96         LUT5 (Prop_lut5_I1_O)        0.124    20.534 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          2.000    22.534    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.932 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.932    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.266 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.804    24.071    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X85Y103        LUT2 (Prop_lut2_I1_O)        0.303    24.374 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    24.374    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.924 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.924    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.152 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.206    26.358    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.313    26.671 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.258    27.928    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I1_O)        0.119    28.047 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.142    29.189    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.332    29.521 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.430    30.951    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X98Y112        LUT6 (Prop_lut6_I2_O)        0.124    31.075 r  blockdesign_i/position_ball_0/U0/y_pos[9]_C_i_1/O
                         net (fo=1, routed)           0.000    31.075    blockdesign_i/position_ball_0/U0/y_pos[9]_C_i_1_n_0
    SLICE_X98Y112        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.040ns  (logic 12.890ns (41.528%)  route 18.150ns (58.472%))
  Logic Levels:           29  (CARRY4=14 DSP48E1=1 IBUF=1 LUT2=5 LUT3=2 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.502     5.044    blockdesign_i/controllers/controller_ultrasoni_1/U0/controller_switch_IBUF_alias
    SLICE_X94Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.168 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_comp/O
                         net (fo=1, routed)           0.897     6.066    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X94Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.190 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.695     6.885    blockdesign_i/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.541 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.798    11.339    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.463 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.463    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.127    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.690 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.868    13.557    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1_n_6
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.303    13.860 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    13.860    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118_n_0
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.236 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.236    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.455 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.841    15.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X95Y99         LUT3 (Prop_lut3_I1_O)        0.320    15.616 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.100    16.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X95Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.048 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    17.048    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.580 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.580    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.828    18.742    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X95Y95         LUT4 (Prop_lut4_I2_O)        0.303    19.045 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.045    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.595 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.815    20.410    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y96         LUT5 (Prop_lut5_I1_O)        0.124    20.534 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          2.000    22.534    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.932 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.932    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.266 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.804    24.071    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X85Y103        LUT2 (Prop_lut2_I1_O)        0.303    24.374 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    24.374    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.924 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.924    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.152 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.206    26.358    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.313    26.671 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.258    27.928    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I1_O)        0.119    28.047 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.142    29.189    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.332    29.521 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.395    30.916    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X97Y112        LUT5 (Prop_lut5_I1_O)        0.124    31.040 r  blockdesign_i/position_ball_0/U0/y_pos[5]_C_i_1/O
                         net (fo=1, routed)           0.000    31.040    blockdesign_i/position_ball_0/U0/y_pos[5]_C_i_1_n_0
    SLICE_X97Y112        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[2]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.040ns  (logic 12.766ns (41.128%)  route 18.274ns (58.872%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=1 IBUF=1 LUT2=4 LUT3=2 LUT4=4 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.502     5.044    blockdesign_i/controllers/controller_ultrasoni_1/U0/controller_switch_IBUF_alias
    SLICE_X94Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.168 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_comp/O
                         net (fo=1, routed)           0.897     6.066    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X94Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.190 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.695     6.885    blockdesign_i/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.541 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.798    11.339    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.463 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.463    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.127    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.690 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.868    13.557    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1_n_6
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.303    13.860 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    13.860    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118_n_0
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.236 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.236    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.455 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.841    15.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X95Y99         LUT3 (Prop_lut3_I1_O)        0.320    15.616 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.100    16.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X95Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.048 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    17.048    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.580 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.580    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.828    18.742    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X95Y95         LUT4 (Prop_lut4_I2_O)        0.303    19.045 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.045    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.595 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.815    20.410    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y96         LUT5 (Prop_lut5_I1_O)        0.124    20.534 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          2.000    22.534    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.932 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.932    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.266 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.804    24.071    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X85Y103        LUT2 (Prop_lut2_I1_O)        0.303    24.374 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    24.374    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.924 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.924    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.152 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.206    26.358    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.313    26.671 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.258    27.928    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I1_O)        0.119    28.047 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.710    29.757    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X98Y113        LUT4 (Prop_lut4_I1_O)        0.332    30.089 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           0.951    31.040    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X101Y108       FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/position_ball_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.024ns  (logic 12.806ns (41.279%)  route 18.218ns (58.721%))
  Logic Levels:           28  (CARRY4=12 DSP48E1=1 IBUF=1 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.502     5.044    blockdesign_i/controllers/controller_ultrasoni_1/U0/controller_switch_IBUF_alias
    SLICE_X94Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.168 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_comp/O
                         net (fo=1, routed)           0.897     6.066    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X94Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.190 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.695     6.885    blockdesign_i/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.541 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.798    11.339    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.463 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.463    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.127    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.690 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.868    13.557    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1_n_6
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.303    13.860 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    13.860    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118_n_0
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.236 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.236    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.455 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.841    15.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X95Y99         LUT3 (Prop_lut3_I1_O)        0.320    15.616 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.100    16.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X95Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.048 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    17.048    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.580 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.580    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.828    18.742    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X95Y95         LUT4 (Prop_lut4_I2_O)        0.303    19.045 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.045    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.595 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.020    20.615    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y101        LUT5 (Prop_lut5_I1_O)        0.124    20.739 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0/O
                         net (fo=18, routed)          2.815    23.554    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[9]
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    24.258 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_5__1/O[2]
                         net (fo=4, routed)           0.611    24.870    blockdesign_i/collision_detection_0/U0/i__carry__0_i_5__1_n_5
    SLICE_X82Y97         LUT2 (Prop_lut2_I0_O)        0.302    25.172 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    25.172    blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__4_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    25.664 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r_index3_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           1.132    26.796    blockdesign_i/collision_detection_0/U0/collision_paddle_r_index34_in
    SLICE_X82Y101        LUT4 (Prop_lut4_I1_O)        0.332    27.128 r  blockdesign_i/collision_detection_0/U0/collision_paddle_index[1]_INST_0_i_4/O
                         net (fo=2, routed)           1.165    28.293    blockdesign_i/collision_detection_0/U0/collision_paddle_r_index12_out
    SLICE_X86Y109        LUT6 (Prop_lut6_I1_O)        0.124    28.417 r  blockdesign_i/collision_detection_0/U0/collision_paddle_index[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.417    blockdesign_i/collision_detection_0/U0/collision_paddle_index[1]_INST_0_i_1_n_0
    SLICE_X86Y109        MUXF7 (Prop_muxf7_I0_O)      0.241    28.658 r  blockdesign_i/collision_detection_0/U0/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.979    29.637    blockdesign_i/position_ball_0/U0/collision_ball_paddle_index[1]
    SLICE_X90Y112        LUT6 (Prop_lut6_I4_O)        0.298    29.935 r  blockdesign_i/position_ball_0/U0/y_dir_i_2/O
                         net (fo=1, routed)           0.965    30.900    blockdesign_i/position_ball_0/U0/y_dir_i_2_n_0
    SLICE_X97Y112        LUT6 (Prop_lut6_I0_O)        0.124    31.024 r  blockdesign_i/position_ball_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000    31.024    blockdesign_i/position_ball_0/U0/y_dir_i_1_n_0
    SLICE_X97Y112        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.203ns (67.395%)  route 0.098ns (32.605%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y113        LDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_LDC/G
    SLICE_X99Y113        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_LDC/Q
                         net (fo=2, routed)           0.098     0.256    blockdesign_i/position_ball_0/U0/y_pos_reg[0]_LDC_n_0
    SLICE_X98Y113        LUT5 (Prop_lut5_I1_O)        0.045     0.301 r  blockdesign_i/position_ball_0/U0/y_pos[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.301    blockdesign_i/position_ball_0/U0/y_pos[0]_P_i_1_n_0
    SLICE_X98Y113        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/game_reset_s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/score_counter_0/U0/game_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.188%)  route 0.171ns (54.812%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y120        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/game_reset_s_reg/C
    SLICE_X99Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/score_counter_0/U0/game_reset_s_reg/Q
                         net (fo=1, routed)           0.171     0.312    blockdesign_i/score_counter_0/U0/game_reset_s
    SLICE_X97Y122        FDRE                                         r  blockdesign_i/score_counter_0/U0/game_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.203ns (64.010%)  route 0.114ns (35.990%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        LDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC/G
    SLICE_X91Y119        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC/Q
                         net (fo=3, routed)           0.114     0.272    blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC_n_0
    SLICE_X90Y119        LUT6 (Prop_lut6_I0_O)        0.045     0.317 r  blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.317    blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1_n_0
    SLICE_X90Y119        FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.515%)  route 0.132ns (41.485%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y113        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[6]/C
    SLICE_X97Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[6]/Q
                         net (fo=6, routed)           0.132     0.273    blockdesign_i/position_ball_0/U0/angle_counter[6]
    SLICE_X94Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.318 r  blockdesign_i/position_ball_0/U0/angle_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.318    blockdesign_i/position_ball_0/U0/angle_counter[8]_i_1_n_0
    SLICE_X94Y114        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y113        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[1]/C
    SLICE_X97Y113        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[1]/Q
                         net (fo=8, routed)           0.098     0.226    blockdesign_i/position_ball_0/U0/angle_counter[1]
    SLICE_X97Y113        LUT6 (Prop_lut6_I0_O)        0.099     0.325 r  blockdesign_i/position_ball_0/U0/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.325    blockdesign_i/position_ball_0/U0/angle_counter[3]_i_1_n_0
    SLICE_X97Y113        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.203ns (59.250%)  route 0.140ns (40.750%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        LDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC/G
    SLICE_X91Y119        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC/Q
                         net (fo=3, routed)           0.140     0.298    blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC_n_0
    SLICE_X90Y118        LUT6 (Prop_lut6_I1_O)        0.045     0.343 r  blockdesign_i/position_ball_0/U0/x_pos[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.343    blockdesign_i/position_ball_0/U0/p_2_in[0]
    SLICE_X90Y118        FDPE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.457%)  route 0.143ns (40.543%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y113        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[7]/C
    SLICE_X94Y113        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[7]/Q
                         net (fo=5, routed)           0.143     0.307    blockdesign_i/position_ball_0/U0/angle_counter[7]
    SLICE_X94Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.352 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.352    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_2_n_0
    SLICE_X94Y114        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[2]_C/C
    SLICE_X87Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/x_pos_reg[2]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/x_pos_reg[2]_C_n_0
    SLICE_X87Y118        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/x_pos[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/x_pos[2]_C_i_1_n_0
    SLICE_X87Y118        FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/C
    SLICE_X101Y107       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C_n_0
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/y_pos[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/y_pos[2]_C_i_1_n_0
    SLICE_X101Y107       FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_dir_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/position_ball_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y112        FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_dir_reg/C
    SLICE_X97Y112        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_dir_reg/Q
                         net (fo=3, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/y_dir
    SLICE_X97Y112        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/y_dir_i_1_n_0
    SLICE_X97Y112        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.367 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     5.170    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     1.377 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.266    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.367 f  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     5.195    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.283 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     5.297    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.655    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     8.387 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.387    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     8.386 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.386    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.440 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.441    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     8.335 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.335    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.440 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.441    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     8.334 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.334    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     8.299 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.299    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     8.298 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.298    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.436 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.437    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     8.296 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.296    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.436 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.437    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     8.295 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.295    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     2.908 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.908    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.909 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.909    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     2.909 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.909    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.910 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.910    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.925    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.102 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.103    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.944 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.944    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.925    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.102 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.103    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.945 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.945    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     2.996 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.996    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     2.997 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.997    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.892ns  (logic 18.072ns (39.379%)  route 27.820ns (60.621%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=1 LUT1=1 LUT2=6 LUT3=4 LUT4=8 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.787    -0.770    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/Q
                         net (fo=25, routed)          0.847     0.534    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]
    SLICE_X102Y92        LUT5 (Prop_lut5_I3_O)        0.124     0.658 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12/O
                         net (fo=11, routed)          0.630     1.287    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     1.411 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          1.055     2.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124     2.590 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_replica/O
                         net (fo=7, routed)           0.673     3.263    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0_repN
    SLICE_X101Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.387 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3/O
                         net (fo=1, routed)           0.675     4.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.569 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.569    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.683    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.840 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2/CO[1]
                         net (fo=28, routed)          0.901     5.740    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2_n_2
    SLICE_X100Y97        LUT4 (Prop_lut4_I1_O)        0.357     6.097 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2/O
                         net (fo=2, routed)           0.843     6.940    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0
    SLICE_X100Y97        LUT5 (Prop_lut5_I0_O)        0.348     7.288 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.288    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.668 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.668    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.785    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7/CO[3]
                         net (fo=1, routed)           0.001     7.902    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.121 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8/O[0]
                         net (fo=11, routed)          1.039     9.160    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8_n_7
    SLICE_X98Y99         LUT3 (Prop_lut3_I2_O)        0.321     9.481 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3/O
                         net (fo=2, routed)           0.857    10.338    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3_n_0
    SLICE_X98Y99         LUT4 (Prop_lut4_I0_O)        0.328    10.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.244 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4/O[2]
                         net (fo=2, routed)           0.924    12.168    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_n_5
    SLICE_X99Y102        LUT3 (Prop_lut3_I1_O)        0.327    12.495 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3/O
                         net (fo=2, routed)           0.666    13.161    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3_n_0
    SLICE_X99Y102        LUT4 (Prop_lut4_I3_O)        0.326    13.487 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.487    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.037 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.037    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.371 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5/O[1]
                         net (fo=16, routed)          0.973    15.344    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.303    15.647 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.647    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.048 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.185    17.233    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124    17.357 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.949    18.306    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.679    19.109    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.233 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.675    19.909    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[12])
                                                      3.656    23.565 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           0.992    24.557    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_93
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.124    24.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X94Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.194 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.194    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.311 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.428    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.751 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.697    26.448    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.306    26.754 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125/O
                         net (fo=1, routed)           0.000    26.754    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.394 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.952    28.346    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X96Y108        LUT3 (Prop_lut3_I2_O)        0.331    28.677 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708    29.385    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.331    29.716 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    29.716    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.092 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.092    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.209 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.209    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           1.036    31.463    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.295    31.758 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    31.758    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.291 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.911    33.202    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y108        LUT5 (Prop_lut5_I1_O)        0.124    33.326 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.362    35.688    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X87Y102        LUT1 (Prop_lut1_I0_O)        0.124    35.812 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    35.812    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.213 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.213    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.547 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.835    37.381    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_6
    SLICE_X86Y103        LUT2 (Prop_lut2_I1_O)        0.303    37.684 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23/O
                         net (fo=1, routed)           0.000    37.684    blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.217 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.217    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.446 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.896    39.343    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.310    39.653 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.932    41.585    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I0_O)        0.152    41.737 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.142    42.879    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.332    43.211 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.788    44.998    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X105Y110       LUT6 (Prop_lut6_I2_O)        0.124    45.122 r  blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1/O
                         net (fo=1, routed)           0.000    45.122    blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1_n_0
    SLICE_X105Y110       FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.809ns  (logic 18.072ns (39.451%)  route 27.737ns (60.549%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=1 LUT1=1 LUT2=6 LUT3=4 LUT4=8 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.787    -0.770    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/Q
                         net (fo=25, routed)          0.847     0.534    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]
    SLICE_X102Y92        LUT5 (Prop_lut5_I3_O)        0.124     0.658 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12/O
                         net (fo=11, routed)          0.630     1.287    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     1.411 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          1.055     2.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124     2.590 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_replica/O
                         net (fo=7, routed)           0.673     3.263    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0_repN
    SLICE_X101Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.387 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3/O
                         net (fo=1, routed)           0.675     4.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.569 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.569    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.683    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.840 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2/CO[1]
                         net (fo=28, routed)          0.901     5.740    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2_n_2
    SLICE_X100Y97        LUT4 (Prop_lut4_I1_O)        0.357     6.097 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2/O
                         net (fo=2, routed)           0.843     6.940    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0
    SLICE_X100Y97        LUT5 (Prop_lut5_I0_O)        0.348     7.288 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.288    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.668 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.668    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.785    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7/CO[3]
                         net (fo=1, routed)           0.001     7.902    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.121 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8/O[0]
                         net (fo=11, routed)          1.039     9.160    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8_n_7
    SLICE_X98Y99         LUT3 (Prop_lut3_I2_O)        0.321     9.481 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3/O
                         net (fo=2, routed)           0.857    10.338    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3_n_0
    SLICE_X98Y99         LUT4 (Prop_lut4_I0_O)        0.328    10.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.244 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4/O[2]
                         net (fo=2, routed)           0.924    12.168    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_n_5
    SLICE_X99Y102        LUT3 (Prop_lut3_I1_O)        0.327    12.495 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3/O
                         net (fo=2, routed)           0.666    13.161    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3_n_0
    SLICE_X99Y102        LUT4 (Prop_lut4_I3_O)        0.326    13.487 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.487    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.037 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.037    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.371 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5/O[1]
                         net (fo=16, routed)          0.973    15.344    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.303    15.647 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.647    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.048 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.185    17.233    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124    17.357 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.949    18.306    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.679    19.109    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.233 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.675    19.909    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[12])
                                                      3.656    23.565 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           0.992    24.557    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_93
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.124    24.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X94Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.194 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.194    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.311 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.428    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.751 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.697    26.448    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.306    26.754 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125/O
                         net (fo=1, routed)           0.000    26.754    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.394 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.952    28.346    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X96Y108        LUT3 (Prop_lut3_I2_O)        0.331    28.677 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708    29.385    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.331    29.716 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    29.716    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.092 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.092    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.209 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.209    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           1.036    31.463    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.295    31.758 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    31.758    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.291 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.911    33.202    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y108        LUT5 (Prop_lut5_I1_O)        0.124    33.326 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.362    35.688    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X87Y102        LUT1 (Prop_lut1_I0_O)        0.124    35.812 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    35.812    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.213 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.213    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.547 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.835    37.381    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_6
    SLICE_X86Y103        LUT2 (Prop_lut2_I1_O)        0.303    37.684 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23/O
                         net (fo=1, routed)           0.000    37.684    blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.217 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.217    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.446 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.896    39.343    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.310    39.653 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.932    41.585    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I0_O)        0.152    41.737 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.142    42.879    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.332    43.211 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.705    44.916    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X99Y110        LUT6 (Prop_lut6_I2_O)        0.124    45.040 r  blockdesign_i/position_ball_0/U0/y_pos[8]_C_i_1/O
                         net (fo=1, routed)           0.000    45.040    blockdesign_i/position_ball_0/U0/y_pos[8]_C_i_1_n_0
    SLICE_X99Y110        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.640ns  (logic 18.072ns (39.597%)  route 27.568ns (60.403%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=1 LUT1=1 LUT2=6 LUT3=4 LUT4=8 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.787    -0.770    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/Q
                         net (fo=25, routed)          0.847     0.534    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]
    SLICE_X102Y92        LUT5 (Prop_lut5_I3_O)        0.124     0.658 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12/O
                         net (fo=11, routed)          0.630     1.287    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     1.411 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          1.055     2.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124     2.590 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_replica/O
                         net (fo=7, routed)           0.673     3.263    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0_repN
    SLICE_X101Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.387 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3/O
                         net (fo=1, routed)           0.675     4.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.569 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.569    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.683    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.840 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2/CO[1]
                         net (fo=28, routed)          0.901     5.740    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2_n_2
    SLICE_X100Y97        LUT4 (Prop_lut4_I1_O)        0.357     6.097 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2/O
                         net (fo=2, routed)           0.843     6.940    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0
    SLICE_X100Y97        LUT5 (Prop_lut5_I0_O)        0.348     7.288 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.288    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.668 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.668    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.785    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7/CO[3]
                         net (fo=1, routed)           0.001     7.902    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.121 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8/O[0]
                         net (fo=11, routed)          1.039     9.160    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8_n_7
    SLICE_X98Y99         LUT3 (Prop_lut3_I2_O)        0.321     9.481 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3/O
                         net (fo=2, routed)           0.857    10.338    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3_n_0
    SLICE_X98Y99         LUT4 (Prop_lut4_I0_O)        0.328    10.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.244 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4/O[2]
                         net (fo=2, routed)           0.924    12.168    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_n_5
    SLICE_X99Y102        LUT3 (Prop_lut3_I1_O)        0.327    12.495 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3/O
                         net (fo=2, routed)           0.666    13.161    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3_n_0
    SLICE_X99Y102        LUT4 (Prop_lut4_I3_O)        0.326    13.487 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.487    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.037 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.037    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.371 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5/O[1]
                         net (fo=16, routed)          0.973    15.344    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.303    15.647 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.647    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.048 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.185    17.233    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124    17.357 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.949    18.306    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.679    19.109    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.233 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.675    19.909    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[12])
                                                      3.656    23.565 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           0.992    24.557    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_93
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.124    24.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X94Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.194 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.194    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.311 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.428    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.751 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.697    26.448    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.306    26.754 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125/O
                         net (fo=1, routed)           0.000    26.754    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.394 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.952    28.346    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X96Y108        LUT3 (Prop_lut3_I2_O)        0.331    28.677 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708    29.385    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.331    29.716 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    29.716    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.092 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.092    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.209 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.209    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           1.036    31.463    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.295    31.758 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    31.758    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.291 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.911    33.202    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y108        LUT5 (Prop_lut5_I1_O)        0.124    33.326 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.362    35.688    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X87Y102        LUT1 (Prop_lut1_I0_O)        0.124    35.812 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    35.812    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.213 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.213    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.547 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.835    37.381    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_6
    SLICE_X86Y103        LUT2 (Prop_lut2_I1_O)        0.303    37.684 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23/O
                         net (fo=1, routed)           0.000    37.684    blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.217 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.217    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.446 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.896    39.343    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.310    39.653 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.932    41.585    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I0_O)        0.152    41.737 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.142    42.879    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.332    43.211 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.536    44.747    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X101Y107       LUT6 (Prop_lut6_I2_O)        0.124    44.871 r  blockdesign_i/position_ball_0/U0/y_pos[2]_C_i_1/O
                         net (fo=1, routed)           0.000    44.871    blockdesign_i/position_ball_0/U0/y_pos[2]_C_i_1_n_0
    SLICE_X101Y107       FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[9]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.582ns  (logic 17.948ns (39.375%)  route 27.634ns (60.625%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=1 LUT1=1 LUT2=5 LUT3=4 LUT4=9 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.787    -0.770    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/Q
                         net (fo=25, routed)          0.847     0.534    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]
    SLICE_X102Y92        LUT5 (Prop_lut5_I3_O)        0.124     0.658 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12/O
                         net (fo=11, routed)          0.630     1.287    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     1.411 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          1.055     2.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124     2.590 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_replica/O
                         net (fo=7, routed)           0.673     3.263    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0_repN
    SLICE_X101Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.387 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3/O
                         net (fo=1, routed)           0.675     4.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.569 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.569    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.683    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.840 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2/CO[1]
                         net (fo=28, routed)          0.901     5.740    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2_n_2
    SLICE_X100Y97        LUT4 (Prop_lut4_I1_O)        0.357     6.097 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2/O
                         net (fo=2, routed)           0.843     6.940    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0
    SLICE_X100Y97        LUT5 (Prop_lut5_I0_O)        0.348     7.288 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.288    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.668 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.668    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.785    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7/CO[3]
                         net (fo=1, routed)           0.001     7.902    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.121 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8/O[0]
                         net (fo=11, routed)          1.039     9.160    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8_n_7
    SLICE_X98Y99         LUT3 (Prop_lut3_I2_O)        0.321     9.481 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3/O
                         net (fo=2, routed)           0.857    10.338    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3_n_0
    SLICE_X98Y99         LUT4 (Prop_lut4_I0_O)        0.328    10.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.244 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4/O[2]
                         net (fo=2, routed)           0.924    12.168    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_n_5
    SLICE_X99Y102        LUT3 (Prop_lut3_I1_O)        0.327    12.495 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3/O
                         net (fo=2, routed)           0.666    13.161    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3_n_0
    SLICE_X99Y102        LUT4 (Prop_lut4_I3_O)        0.326    13.487 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.487    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.037 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.037    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.371 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5/O[1]
                         net (fo=16, routed)          0.973    15.344    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.303    15.647 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.647    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.048 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.185    17.233    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124    17.357 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.949    18.306    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.679    19.109    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.233 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.675    19.909    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[12])
                                                      3.656    23.565 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           0.992    24.557    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_93
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.124    24.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X94Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.194 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.194    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.311 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.428    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.751 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.697    26.448    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.306    26.754 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125/O
                         net (fo=1, routed)           0.000    26.754    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.394 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.952    28.346    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X96Y108        LUT3 (Prop_lut3_I2_O)        0.331    28.677 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708    29.385    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.331    29.716 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    29.716    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.092 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.092    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.209 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.209    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           1.036    31.463    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.295    31.758 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    31.758    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.291 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.911    33.202    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y108        LUT5 (Prop_lut5_I1_O)        0.124    33.326 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.362    35.688    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X87Y102        LUT1 (Prop_lut1_I0_O)        0.124    35.812 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    35.812    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.213 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.213    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.547 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.835    37.381    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_6
    SLICE_X86Y103        LUT2 (Prop_lut2_I1_O)        0.303    37.684 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23/O
                         net (fo=1, routed)           0.000    37.684    blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.217 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.217    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.446 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.896    39.343    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.310    39.653 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.932    41.585    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I0_O)        0.152    41.737 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.744    44.481    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X87Y121        LUT4 (Prop_lut4_I2_O)        0.332    44.813 r  blockdesign_i/position_ball_0/U0/x_pos[9]_P_i_1/O
                         net (fo=1, routed)           0.000    44.813    blockdesign_i/position_ball_0/U0/p_2_in[9]
    SLICE_X87Y121        FDPE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.561ns  (logic 18.072ns (39.666%)  route 27.489ns (60.334%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=1 LUT1=1 LUT2=6 LUT3=4 LUT4=8 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.787    -0.770    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/Q
                         net (fo=25, routed)          0.847     0.534    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]
    SLICE_X102Y92        LUT5 (Prop_lut5_I3_O)        0.124     0.658 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12/O
                         net (fo=11, routed)          0.630     1.287    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     1.411 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          1.055     2.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124     2.590 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_replica/O
                         net (fo=7, routed)           0.673     3.263    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0_repN
    SLICE_X101Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.387 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3/O
                         net (fo=1, routed)           0.675     4.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.569 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.569    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.683    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.840 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2/CO[1]
                         net (fo=28, routed)          0.901     5.740    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2_n_2
    SLICE_X100Y97        LUT4 (Prop_lut4_I1_O)        0.357     6.097 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2/O
                         net (fo=2, routed)           0.843     6.940    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0
    SLICE_X100Y97        LUT5 (Prop_lut5_I0_O)        0.348     7.288 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.288    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.668 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.668    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.785    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7/CO[3]
                         net (fo=1, routed)           0.001     7.902    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.121 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8/O[0]
                         net (fo=11, routed)          1.039     9.160    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8_n_7
    SLICE_X98Y99         LUT3 (Prop_lut3_I2_O)        0.321     9.481 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3/O
                         net (fo=2, routed)           0.857    10.338    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3_n_0
    SLICE_X98Y99         LUT4 (Prop_lut4_I0_O)        0.328    10.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.244 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4/O[2]
                         net (fo=2, routed)           0.924    12.168    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_n_5
    SLICE_X99Y102        LUT3 (Prop_lut3_I1_O)        0.327    12.495 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3/O
                         net (fo=2, routed)           0.666    13.161    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3_n_0
    SLICE_X99Y102        LUT4 (Prop_lut4_I3_O)        0.326    13.487 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.487    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.037 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.037    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.371 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5/O[1]
                         net (fo=16, routed)          0.973    15.344    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.303    15.647 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.647    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.048 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.185    17.233    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124    17.357 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.949    18.306    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.679    19.109    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.233 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.675    19.909    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[12])
                                                      3.656    23.565 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           0.992    24.557    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_93
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.124    24.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X94Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.194 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.194    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.311 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.428    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.751 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.697    26.448    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.306    26.754 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125/O
                         net (fo=1, routed)           0.000    26.754    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.394 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.952    28.346    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X96Y108        LUT3 (Prop_lut3_I2_O)        0.331    28.677 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708    29.385    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.331    29.716 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    29.716    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.092 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.092    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.209 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.209    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           1.036    31.463    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.295    31.758 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    31.758    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.291 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.911    33.202    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y108        LUT5 (Prop_lut5_I1_O)        0.124    33.326 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.362    35.688    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X87Y102        LUT1 (Prop_lut1_I0_O)        0.124    35.812 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    35.812    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.213 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.213    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.547 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.835    37.381    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_6
    SLICE_X86Y103        LUT2 (Prop_lut2_I1_O)        0.303    37.684 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23/O
                         net (fo=1, routed)           0.000    37.684    blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.217 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.217    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.446 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.896    39.343    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.310    39.653 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.932    41.585    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I0_O)        0.152    41.737 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.142    42.879    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.332    43.211 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.456    44.667    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X100Y108       LUT6 (Prop_lut6_I2_O)        0.124    44.791 r  blockdesign_i/position_ball_0/U0/y_pos[1]_C_i_1/O
                         net (fo=1, routed)           0.000    44.791    blockdesign_i/position_ball_0/U0/y_pos[1]_C_i_1_n_0
    SLICE_X100Y108       FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[7]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.556ns  (logic 17.948ns (39.398%)  route 27.608ns (60.602%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=1 LUT1=1 LUT2=5 LUT3=4 LUT4=9 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.787    -0.770    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/Q
                         net (fo=25, routed)          0.847     0.534    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]
    SLICE_X102Y92        LUT5 (Prop_lut5_I3_O)        0.124     0.658 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12/O
                         net (fo=11, routed)          0.630     1.287    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     1.411 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          1.055     2.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124     2.590 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_replica/O
                         net (fo=7, routed)           0.673     3.263    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0_repN
    SLICE_X101Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.387 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3/O
                         net (fo=1, routed)           0.675     4.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.569 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.569    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.683    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.840 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2/CO[1]
                         net (fo=28, routed)          0.901     5.740    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2_n_2
    SLICE_X100Y97        LUT4 (Prop_lut4_I1_O)        0.357     6.097 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2/O
                         net (fo=2, routed)           0.843     6.940    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0
    SLICE_X100Y97        LUT5 (Prop_lut5_I0_O)        0.348     7.288 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.288    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.668 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.668    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.785    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7/CO[3]
                         net (fo=1, routed)           0.001     7.902    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.121 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8/O[0]
                         net (fo=11, routed)          1.039     9.160    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8_n_7
    SLICE_X98Y99         LUT3 (Prop_lut3_I2_O)        0.321     9.481 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3/O
                         net (fo=2, routed)           0.857    10.338    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3_n_0
    SLICE_X98Y99         LUT4 (Prop_lut4_I0_O)        0.328    10.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.244 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4/O[2]
                         net (fo=2, routed)           0.924    12.168    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_n_5
    SLICE_X99Y102        LUT3 (Prop_lut3_I1_O)        0.327    12.495 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3/O
                         net (fo=2, routed)           0.666    13.161    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3_n_0
    SLICE_X99Y102        LUT4 (Prop_lut4_I3_O)        0.326    13.487 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.487    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.037 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.037    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.371 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5/O[1]
                         net (fo=16, routed)          0.973    15.344    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.303    15.647 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.647    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.048 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.185    17.233    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124    17.357 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.949    18.306    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.679    19.109    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.233 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.675    19.909    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[12])
                                                      3.656    23.565 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           0.992    24.557    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_93
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.124    24.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X94Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.194 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.194    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.311 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.428    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.751 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.697    26.448    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.306    26.754 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125/O
                         net (fo=1, routed)           0.000    26.754    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.394 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.952    28.346    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X96Y108        LUT3 (Prop_lut3_I2_O)        0.331    28.677 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708    29.385    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.331    29.716 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    29.716    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.092 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.092    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.209 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.209    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           1.036    31.463    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.295    31.758 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    31.758    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.291 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.911    33.202    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y108        LUT5 (Prop_lut5_I1_O)        0.124    33.326 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.362    35.688    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X87Y102        LUT1 (Prop_lut1_I0_O)        0.124    35.812 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    35.812    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.213 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.213    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.547 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.835    37.381    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_6
    SLICE_X86Y103        LUT2 (Prop_lut2_I1_O)        0.303    37.684 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23/O
                         net (fo=1, routed)           0.000    37.684    blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.217 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.217    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.446 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.896    39.343    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.310    39.653 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.932    41.585    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I0_O)        0.152    41.737 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.710    43.447    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X98Y113        LUT4 (Prop_lut4_I1_O)        0.332    43.779 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.008    44.786    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X104Y111       FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[7]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.535ns  (logic 18.072ns (39.688%)  route 27.463ns (60.312%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=1 LUT1=1 LUT2=6 LUT3=4 LUT4=8 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.787    -0.770    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/Q
                         net (fo=25, routed)          0.847     0.534    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]
    SLICE_X102Y92        LUT5 (Prop_lut5_I3_O)        0.124     0.658 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12/O
                         net (fo=11, routed)          0.630     1.287    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     1.411 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          1.055     2.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124     2.590 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_replica/O
                         net (fo=7, routed)           0.673     3.263    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0_repN
    SLICE_X101Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.387 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3/O
                         net (fo=1, routed)           0.675     4.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.569 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.569    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.683    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.840 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2/CO[1]
                         net (fo=28, routed)          0.901     5.740    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2_n_2
    SLICE_X100Y97        LUT4 (Prop_lut4_I1_O)        0.357     6.097 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2/O
                         net (fo=2, routed)           0.843     6.940    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0
    SLICE_X100Y97        LUT5 (Prop_lut5_I0_O)        0.348     7.288 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.288    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.668 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.668    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.785    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7/CO[3]
                         net (fo=1, routed)           0.001     7.902    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.121 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8/O[0]
                         net (fo=11, routed)          1.039     9.160    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8_n_7
    SLICE_X98Y99         LUT3 (Prop_lut3_I2_O)        0.321     9.481 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3/O
                         net (fo=2, routed)           0.857    10.338    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3_n_0
    SLICE_X98Y99         LUT4 (Prop_lut4_I0_O)        0.328    10.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.244 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4/O[2]
                         net (fo=2, routed)           0.924    12.168    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_n_5
    SLICE_X99Y102        LUT3 (Prop_lut3_I1_O)        0.327    12.495 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3/O
                         net (fo=2, routed)           0.666    13.161    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3_n_0
    SLICE_X99Y102        LUT4 (Prop_lut4_I3_O)        0.326    13.487 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.487    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.037 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.037    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.371 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5/O[1]
                         net (fo=16, routed)          0.973    15.344    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.303    15.647 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.647    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.048 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.185    17.233    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124    17.357 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.949    18.306    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.679    19.109    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.233 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.675    19.909    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[12])
                                                      3.656    23.565 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           0.992    24.557    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_93
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.124    24.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X94Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.194 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.194    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.311 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.428    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.751 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.697    26.448    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.306    26.754 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125/O
                         net (fo=1, routed)           0.000    26.754    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.394 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.952    28.346    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X96Y108        LUT3 (Prop_lut3_I2_O)        0.331    28.677 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708    29.385    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.331    29.716 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    29.716    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.092 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.092    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.209 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.209    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           1.036    31.463    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.295    31.758 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    31.758    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.291 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.911    33.202    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y108        LUT5 (Prop_lut5_I1_O)        0.124    33.326 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.362    35.688    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X87Y102        LUT1 (Prop_lut1_I0_O)        0.124    35.812 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    35.812    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.213 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.213    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.547 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.835    37.381    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_6
    SLICE_X86Y103        LUT2 (Prop_lut2_I1_O)        0.303    37.684 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23/O
                         net (fo=1, routed)           0.000    37.684    blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.217 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.217    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.446 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.896    39.343    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.310    39.653 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.932    41.585    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I0_O)        0.152    41.737 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.142    42.879    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.332    43.211 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.430    44.641    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X98Y112        LUT6 (Prop_lut6_I2_O)        0.124    44.765 r  blockdesign_i/position_ball_0/U0/y_pos[9]_C_i_1/O
                         net (fo=1, routed)           0.000    44.765    blockdesign_i/position_ball_0/U0/y_pos[9]_C_i_1_n_0
    SLICE_X98Y112        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.499ns  (logic 18.072ns (39.719%)  route 27.427ns (60.281%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=1 LUT1=1 LUT2=6 LUT3=4 LUT4=8 LUT5=5 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.787    -0.770    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/Q
                         net (fo=25, routed)          0.847     0.534    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]
    SLICE_X102Y92        LUT5 (Prop_lut5_I3_O)        0.124     0.658 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12/O
                         net (fo=11, routed)          0.630     1.287    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     1.411 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          1.055     2.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124     2.590 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_replica/O
                         net (fo=7, routed)           0.673     3.263    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0_repN
    SLICE_X101Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.387 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3/O
                         net (fo=1, routed)           0.675     4.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.569 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.569    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.683    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.840 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2/CO[1]
                         net (fo=28, routed)          0.901     5.740    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2_n_2
    SLICE_X100Y97        LUT4 (Prop_lut4_I1_O)        0.357     6.097 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2/O
                         net (fo=2, routed)           0.843     6.940    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0
    SLICE_X100Y97        LUT5 (Prop_lut5_I0_O)        0.348     7.288 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.288    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.668 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.668    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.785    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7/CO[3]
                         net (fo=1, routed)           0.001     7.902    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.121 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8/O[0]
                         net (fo=11, routed)          1.039     9.160    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8_n_7
    SLICE_X98Y99         LUT3 (Prop_lut3_I2_O)        0.321     9.481 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3/O
                         net (fo=2, routed)           0.857    10.338    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3_n_0
    SLICE_X98Y99         LUT4 (Prop_lut4_I0_O)        0.328    10.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.244 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4/O[2]
                         net (fo=2, routed)           0.924    12.168    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_n_5
    SLICE_X99Y102        LUT3 (Prop_lut3_I1_O)        0.327    12.495 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3/O
                         net (fo=2, routed)           0.666    13.161    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3_n_0
    SLICE_X99Y102        LUT4 (Prop_lut4_I3_O)        0.326    13.487 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.487    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.037 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.037    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.371 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5/O[1]
                         net (fo=16, routed)          0.973    15.344    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.303    15.647 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.647    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.048 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.185    17.233    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124    17.357 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.949    18.306    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.679    19.109    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.233 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.675    19.909    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[12])
                                                      3.656    23.565 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           0.992    24.557    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_93
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.124    24.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X94Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.194 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.194    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.311 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.428    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.751 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.697    26.448    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.306    26.754 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125/O
                         net (fo=1, routed)           0.000    26.754    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.394 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.952    28.346    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X96Y108        LUT3 (Prop_lut3_I2_O)        0.331    28.677 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708    29.385    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.331    29.716 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    29.716    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.092 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.092    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.209 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.209    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           1.036    31.463    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.295    31.758 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    31.758    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.291 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.911    33.202    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y108        LUT5 (Prop_lut5_I1_O)        0.124    33.326 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.362    35.688    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X87Y102        LUT1 (Prop_lut1_I0_O)        0.124    35.812 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    35.812    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.213 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.213    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.547 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.835    37.381    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_6
    SLICE_X86Y103        LUT2 (Prop_lut2_I1_O)        0.303    37.684 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23/O
                         net (fo=1, routed)           0.000    37.684    blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.217 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.217    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.446 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.896    39.343    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.310    39.653 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.932    41.585    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I0_O)        0.152    41.737 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.142    42.879    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X90Y119        LUT2 (Prop_lut2_I1_O)        0.332    43.211 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.395    44.606    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X97Y112        LUT5 (Prop_lut5_I1_O)        0.124    44.730 r  blockdesign_i/position_ball_0/U0/y_pos[5]_C_i_1/O
                         net (fo=1, routed)           0.000    44.730    blockdesign_i/position_ball_0/U0/y_pos[5]_C_i_1_n_0
    SLICE_X97Y112        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[2]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.499ns  (logic 17.948ns (39.447%)  route 27.551ns (60.553%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=1 LUT1=1 LUT2=5 LUT3=4 LUT4=9 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.787    -0.770    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/Q
                         net (fo=25, routed)          0.847     0.534    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]
    SLICE_X102Y92        LUT5 (Prop_lut5_I3_O)        0.124     0.658 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12/O
                         net (fo=11, routed)          0.630     1.287    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     1.411 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          1.055     2.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124     2.590 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_replica/O
                         net (fo=7, routed)           0.673     3.263    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0_repN
    SLICE_X101Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.387 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3/O
                         net (fo=1, routed)           0.675     4.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.569 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.569    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.683    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.840 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2/CO[1]
                         net (fo=28, routed)          0.901     5.740    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2_n_2
    SLICE_X100Y97        LUT4 (Prop_lut4_I1_O)        0.357     6.097 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2/O
                         net (fo=2, routed)           0.843     6.940    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0
    SLICE_X100Y97        LUT5 (Prop_lut5_I0_O)        0.348     7.288 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.288    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.668 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.668    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.785    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7/CO[3]
                         net (fo=1, routed)           0.001     7.902    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.121 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8/O[0]
                         net (fo=11, routed)          1.039     9.160    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8_n_7
    SLICE_X98Y99         LUT3 (Prop_lut3_I2_O)        0.321     9.481 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3/O
                         net (fo=2, routed)           0.857    10.338    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3_n_0
    SLICE_X98Y99         LUT4 (Prop_lut4_I0_O)        0.328    10.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.244 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4/O[2]
                         net (fo=2, routed)           0.924    12.168    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_n_5
    SLICE_X99Y102        LUT3 (Prop_lut3_I1_O)        0.327    12.495 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3/O
                         net (fo=2, routed)           0.666    13.161    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3_n_0
    SLICE_X99Y102        LUT4 (Prop_lut4_I3_O)        0.326    13.487 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.487    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.037 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.037    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.371 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5/O[1]
                         net (fo=16, routed)          0.973    15.344    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.303    15.647 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.647    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.048 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.185    17.233    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124    17.357 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.949    18.306    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.679    19.109    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.233 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.675    19.909    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[12])
                                                      3.656    23.565 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           0.992    24.557    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_93
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.124    24.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X94Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.194 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.194    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.311 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.428    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.751 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.697    26.448    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.306    26.754 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125/O
                         net (fo=1, routed)           0.000    26.754    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.394 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.952    28.346    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X96Y108        LUT3 (Prop_lut3_I2_O)        0.331    28.677 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708    29.385    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.331    29.716 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    29.716    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.092 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.092    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.209 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.209    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           1.036    31.463    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.295    31.758 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    31.758    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.291 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.911    33.202    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y108        LUT5 (Prop_lut5_I1_O)        0.124    33.326 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.362    35.688    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X87Y102        LUT1 (Prop_lut1_I0_O)        0.124    35.812 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    35.812    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.213 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.213    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.547 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.835    37.381    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_6
    SLICE_X86Y103        LUT2 (Prop_lut2_I1_O)        0.303    37.684 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23/O
                         net (fo=1, routed)           0.000    37.684    blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.217 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.217    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.446 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.896    39.343    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.310    39.653 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.932    41.585    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I0_O)        0.152    41.737 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.710    43.447    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X98Y113        LUT4 (Prop_lut4_I1_O)        0.332    43.779 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           0.951    44.730    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X101Y108       FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.432ns  (logic 17.948ns (39.505%)  route 27.484ns (60.495%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=1 LUT1=1 LUT2=5 LUT3=4 LUT4=8 LUT5=5 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.787    -0.770    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/Q
                         net (fo=25, routed)          0.847     0.534    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]
    SLICE_X102Y92        LUT5 (Prop_lut5_I3_O)        0.124     0.658 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12/O
                         net (fo=11, routed)          0.630     1.287    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     1.411 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          1.055     2.466    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124     2.590 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_replica/O
                         net (fo=7, routed)           0.673     3.263    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0_repN
    SLICE_X101Y92        LUT3 (Prop_lut3_I1_O)        0.124     3.387 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3/O
                         net (fo=1, routed)           0.675     4.062    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.569 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.569    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.683    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.840 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2/CO[1]
                         net (fo=28, routed)          0.901     5.740    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__2_n_2
    SLICE_X100Y97        LUT4 (Prop_lut4_I1_O)        0.357     6.097 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2/O
                         net (fo=2, routed)           0.843     6.940    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0
    SLICE_X100Y97        LUT5 (Prop_lut5_I0_O)        0.348     7.288 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.288    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.668 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.668    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.785    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7/CO[3]
                         net (fo=1, routed)           0.001     7.902    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__7_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.121 f  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8/O[0]
                         net (fo=11, routed)          1.039     9.160    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__8_n_7
    SLICE_X98Y99         LUT3 (Prop_lut3_I2_O)        0.321     9.481 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3/O
                         net (fo=2, routed)           0.857    10.338    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_3_n_0
    SLICE_X98Y99         LUT4 (Prop_lut4_I0_O)        0.328    10.666 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.666    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_i_7_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.244 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4/O[2]
                         net (fo=2, routed)           0.924    12.168    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__4_n_5
    SLICE_X99Y102        LUT3 (Prop_lut3_I1_O)        0.327    12.495 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3/O
                         net (fo=2, routed)           0.666    13.161    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_3_n_0
    SLICE_X99Y102        LUT4 (Prop_lut4_I3_O)        0.326    13.487 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.487    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_i_7_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.037 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.037    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.371 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5/O[1]
                         net (fo=16, routed)          0.973    15.344    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.303    15.647 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.647    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.048 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.185    17.233    blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124    17.357 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.949    18.306    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.679    19.109    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_1_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.233 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.675    19.909    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[12])
                                                      3.656    23.565 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           0.992    24.557    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_93
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.124    24.681 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.681    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X94Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.194 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.194    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.311 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.428    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.751 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.697    26.448    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.306    26.754 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125/O
                         net (fo=1, routed)           0.000    26.754    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.394 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.952    28.346    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X96Y108        LUT3 (Prop_lut3_I2_O)        0.331    28.677 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708    29.385    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.331    29.716 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    29.716    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.092 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.092    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.209 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.209    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.428 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           1.036    31.463    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.295    31.758 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    31.758    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.291 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.911    33.202    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y108        LUT5 (Prop_lut5_I1_O)        0.124    33.326 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.362    35.688    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X87Y102        LUT1 (Prop_lut1_I0_O)        0.124    35.812 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    35.812    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.213 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.213    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.547 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.835    37.381    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_6
    SLICE_X86Y103        LUT2 (Prop_lut2_I1_O)        0.303    37.684 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23/O
                         net (fo=1, routed)           0.000    37.684    blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__23_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.217 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.217    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.446 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.896    39.343    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.310    39.653 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.932    41.585    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I0_O)        0.152    41.737 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.594    44.331    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X87Y120        LUT5 (Prop_lut5_I2_O)        0.332    44.663 r  blockdesign_i/position_ball_0/U0/x_pos[7]_C_i_1/O
                         net (fo=1, routed)           0.000    44.663    blockdesign_i/position_ball_0/U0/x_pos[7]_C_i_1_n_0
    SLICE_X87Y120        FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[7]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_l
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.448ns (72.650%)  route 0.545ns (27.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.607    -0.517    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X104Y87        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/trigger_reg/Q
                         net (fo=1, routed)           0.545     0.192    trigger_l_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.284     1.476 r  trigger_l_OBUF_inst/O
                         net (fo=0)                   0.000     1.476    trigger_l
    T14                                                               r  trigger_l (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.465ns (61.683%)  route 0.910ns (38.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.598    -0.526    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X91Y78         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/trigger_reg/Q
                         net (fo=1, routed)           0.910     0.525    trigger_r_OBUF
    U13                  OBUF (Prop_obuf_I_O)         1.324     1.848 r  trigger_r_OBUF_inst/O
                         net (fo=0)                   0.000     1.848    trigger_r
    U13                                                               r  trigger_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.002ns  (logic 1.205ns (30.112%)  route 2.797ns (69.888%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.609    -0.515    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/Q
                         net (fo=1, routed)           0.220    -0.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[6]
    SLICE_X103Y92        LUT5 (Prop_lut5_I2_O)        0.045    -0.109 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          0.362     0.253    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X98Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.298 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.361     0.659    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_3_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I3_O)        0.045     0.704 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.301     1.005    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.576 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.492     2.068    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X93Y106        LUT5 (Prop_lut5_I2_O)        0.045     2.113 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0/O
                         net (fo=18, routed)          0.529     2.642    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[9]
    SLICE_X86Y106        LUT4 (Prop_lut4_I2_O)        0.044     2.686 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.686    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.794 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.384     3.179    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X87Y114        LUT6 (Prop_lut6_I0_O)        0.116     3.295 r  blockdesign_i/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.147     3.442    blockdesign_i/position_ball_0/U0/collision_ball_paddle
    SLICE_X87Y114        LUT6 (Prop_lut6_I1_O)        0.045     3.487 r  blockdesign_i/position_ball_0/U0/x_dir_i_1/O
                         net (fo=1, routed)           0.000     3.487    blockdesign_i/position_ball_0/U0/x_dir_i_1_n_0
    SLICE_X87Y114        FDPE                                         r  blockdesign_i/position_ball_0/U0/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.234ns  (logic 1.205ns (28.460%)  route 3.029ns (71.540%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.609    -0.515    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/Q
                         net (fo=1, routed)           0.220    -0.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[6]
    SLICE_X103Y92        LUT5 (Prop_lut5_I2_O)        0.045    -0.109 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          0.362     0.253    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X98Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.298 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.361     0.659    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_3_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I3_O)        0.045     0.704 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.301     1.005    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.576 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.492     2.068    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X93Y106        LUT5 (Prop_lut5_I2_O)        0.045     2.113 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0/O
                         net (fo=18, routed)          0.529     2.642    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[9]
    SLICE_X86Y106        LUT4 (Prop_lut4_I2_O)        0.044     2.686 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.686    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.794 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.384     3.179    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X87Y114        LUT6 (Prop_lut6_I0_O)        0.116     3.295 r  blockdesign_i/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.324     3.618    blockdesign_i/position_ball_0/U0/collision_ball_paddle
    SLICE_X90Y112        LUT6 (Prop_lut6_I4_O)        0.045     3.663 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.719    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X90Y112        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.234ns  (logic 1.205ns (28.460%)  route 3.029ns (71.540%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.609    -0.515    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/Q
                         net (fo=1, routed)           0.220    -0.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[6]
    SLICE_X103Y92        LUT5 (Prop_lut5_I2_O)        0.045    -0.109 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          0.362     0.253    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X98Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.298 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.361     0.659    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_3_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I3_O)        0.045     0.704 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.301     1.005    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.576 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.492     2.068    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X93Y106        LUT5 (Prop_lut5_I2_O)        0.045     2.113 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0/O
                         net (fo=18, routed)          0.529     2.642    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[9]
    SLICE_X86Y106        LUT4 (Prop_lut4_I2_O)        0.044     2.686 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.686    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.794 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.384     3.179    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X87Y114        LUT6 (Prop_lut6_I0_O)        0.116     3.295 r  blockdesign_i/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.324     3.618    blockdesign_i/position_ball_0/U0/collision_ball_paddle
    SLICE_X90Y112        LUT6 (Prop_lut6_I4_O)        0.045     3.663 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.719    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X90Y112        FDPE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.234ns  (logic 1.205ns (28.460%)  route 3.029ns (71.540%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.609    -0.515    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/Q
                         net (fo=1, routed)           0.220    -0.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[6]
    SLICE_X103Y92        LUT5 (Prop_lut5_I2_O)        0.045    -0.109 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          0.362     0.253    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X98Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.298 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.361     0.659    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_3_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I3_O)        0.045     0.704 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.301     1.005    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.576 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.492     2.068    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X93Y106        LUT5 (Prop_lut5_I2_O)        0.045     2.113 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0/O
                         net (fo=18, routed)          0.529     2.642    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[9]
    SLICE_X86Y106        LUT4 (Prop_lut4_I2_O)        0.044     2.686 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.686    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.794 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.384     3.179    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X87Y114        LUT6 (Prop_lut6_I0_O)        0.116     3.295 r  blockdesign_i/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.324     3.618    blockdesign_i/position_ball_0/U0/collision_ball_paddle
    SLICE_X90Y112        LUT6 (Prop_lut6_I4_O)        0.045     3.663 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.719    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X90Y112        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.234ns  (logic 1.205ns (28.460%)  route 3.029ns (71.540%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.609    -0.515    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/Q
                         net (fo=1, routed)           0.220    -0.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[6]
    SLICE_X103Y92        LUT5 (Prop_lut5_I2_O)        0.045    -0.109 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          0.362     0.253    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X98Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.298 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.361     0.659    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_3_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I3_O)        0.045     0.704 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.301     1.005    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.576 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.492     2.068    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X93Y106        LUT5 (Prop_lut5_I2_O)        0.045     2.113 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0/O
                         net (fo=18, routed)          0.529     2.642    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[9]
    SLICE_X86Y106        LUT4 (Prop_lut4_I2_O)        0.044     2.686 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.686    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.794 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.384     3.179    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X87Y114        LUT6 (Prop_lut6_I0_O)        0.116     3.295 r  blockdesign_i/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.324     3.618    blockdesign_i/position_ball_0/U0/collision_ball_paddle
    SLICE_X90Y112        LUT6 (Prop_lut6_I4_O)        0.045     3.663 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.719    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X90Y112        FDPE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/score_counter_0/U0/point_l_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.255ns  (logic 1.138ns (26.743%)  route 3.117ns (73.257%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.608    -0.516    blockdesign_i/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X96Y92         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg[8]/Q
                         net (fo=17, routed)          0.309    -0.043    blockdesign_i/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[8]
    SLICE_X93Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.002 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_2_replica_2/O
                         net (fo=10, routed)          0.365     0.367    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_repN_8_alias
    SLICE_X93Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.412 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.356     0.768    blockdesign_i/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.339 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[19]
                         net (fo=15, routed)          0.702     2.040    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_86
    SLICE_X95Y97         LUT5 (Prop_lut5_I2_O)        0.045     2.085 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[8]_INST_0/O
                         net (fo=19, routed)          0.578     2.663    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[8]
    SLICE_X84Y105        LUT4 (Prop_lut4_I1_O)        0.048     2.711 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.711    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_carry__0_i_2_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     2.817 f  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_carry__0/CO[1]
                         net (fo=2, routed)           0.358     3.176    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_carry__0_n_2
    SLICE_X87Y114        LUT4 (Prop_lut4_I1_O)        0.114     3.290 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           0.450     3.739    blockdesign_i/score_counter_0/U0/point_l
    SLICE_X97Y122        FDRE                                         r  blockdesign_i/score_counter_0/U0/point_l_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/collision_ball_paddle_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.285ns  (logic 1.205ns (28.120%)  route 3.080ns (71.880%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.609    -0.515    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/Q
                         net (fo=1, routed)           0.220    -0.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[6]
    SLICE_X103Y92        LUT5 (Prop_lut5_I2_O)        0.045    -0.109 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          0.362     0.253    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X98Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.298 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.361     0.659    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_3_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I3_O)        0.045     0.704 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.301     1.005    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.576 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.492     2.068    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X93Y106        LUT5 (Prop_lut5_I2_O)        0.045     2.113 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0/O
                         net (fo=18, routed)          0.529     2.642    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[9]
    SLICE_X86Y106        LUT4 (Prop_lut4_I2_O)        0.044     2.686 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.686    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_i_2_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.794 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.384     3.179    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X87Y114        LUT6 (Prop_lut6_I0_O)        0.116     3.295 r  blockdesign_i/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.430     3.725    blockdesign_i/position_ball_0/U0/collision_ball_paddle
    SLICE_X90Y113        LUT4 (Prop_lut4_I0_O)        0.045     3.770 r  blockdesign_i/position_ball_0/U0/collision_ball_paddle_r_i_1/O
                         net (fo=1, routed)           0.000     3.770    blockdesign_i/position_ball_0/U0/collision_ball_paddle_r_i_1_n_0
    SLICE_X90Y113        FDRE                                         r  blockdesign_i/position_ball_0/U0/collision_ball_paddle_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.405ns  (logic 1.543ns (35.030%)  route 2.862ns (64.970%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.609    -0.515    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X103Y92        FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]/Q
                         net (fo=1, routed)           0.220    -0.154    blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[6]
    SLICE_X103Y92        LUT5 (Prop_lut5_I2_O)        0.045    -0.109 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=26, routed)          0.362     0.253    blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0
    SLICE_X98Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.298 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.361     0.659    blockdesign_i/controllers/controller_interconn_0/U0/data[8]_INST_0_i_3_n_0_alias_1
    SLICE_X94Y103        LUT6 (Prop_lut6_I3_O)        0.045     0.704 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.301     1.005    blockdesign_i/position_paddles_0/U0/controller_value_l[8]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.576 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.492     2.068    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X93Y106        LUT5 (Prop_lut5_I2_O)        0.045     2.113 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0/O
                         net (fo=18, routed)          0.476     2.589    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[9]
    SLICE_X84Y109        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.735 f  blockdesign_i/collision_detection_0/U0/i__carry__0_i_5__8/O[2]
                         net (fo=4, routed)           0.152     2.887    blockdesign_i/collision_detection_0/U0/i__carry__0_i_5__8_n_5
    SLICE_X85Y110        LUT3 (Prop_lut3_I0_O)        0.112     2.999 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_1__17/O
                         net (fo=1, routed)           0.000     2.999    blockdesign_i/collision_detection_0/U0/i__carry__0_i_1__17_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.095 f  blockdesign_i/collision_detection_0/U0/collision_paddle_l_index2_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.161     3.256    blockdesign_i/collision_detection_0/U0/collision_paddle_l_index225_in
    SLICE_X86Y109        LUT6 (Prop_lut6_I5_O)        0.114     3.370 r  blockdesign_i/collision_detection_0/U0/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.370    blockdesign_i/collision_detection_0/U0/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X86Y109        MUXF7 (Prop_muxf7_I1_O)      0.075     3.445 r  blockdesign_i/collision_detection_0/U0/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.336     3.782    blockdesign_i/position_ball_0/U0/collision_ball_paddle_index[1]
    SLICE_X90Y112        LUT2 (Prop_lut2_I0_O)        0.108     3.890 r  blockdesign_i/position_ball_0/U0/angle[0]_i_1/O
                         net (fo=1, routed)           0.000     3.890    blockdesign_i/position_ball_0/U0/angle[0]_i_1_n_0
    SLICE_X90Y112        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  ext_clk (IN)
                         net (fo=0)                   0.000    41.667    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501    42.168 f  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.648    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    39.444 f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    40.008    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    40.037 f  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    40.881    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.452    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.803    21.803    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    18.010 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    19.899    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    20.000 f  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    21.803    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.595    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.793ns  (logic 12.479ns (50.334%)  route 12.313ns (49.666%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 IBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.502     5.044    blockdesign_i/controllers/controller_ultrasoni_1/U0/controller_switch_IBUF_alias
    SLICE_X94Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.168 r  blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_comp/O
                         net (fo=1, routed)           0.897     6.066    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X94Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.190 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.695     6.885    blockdesign_i/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.541 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           0.798    11.339    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.463 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.463    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.127    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.690 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.868    13.557    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[9]_INST_0_i_1_n_6
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.303    13.860 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    13.860    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_118_n_0
    SLICE_X96Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.236 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.236    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.455 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.841    15.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X95Y99         LUT3 (Prop_lut3_I1_O)        0.320    15.616 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.100    16.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X95Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.048 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    17.048    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.580 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.580    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.828    18.742    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X95Y95         LUT4 (Prop_lut4_I2_O)        0.303    19.045 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.045    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.595 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.668    20.263    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y95         LUT5 (Prop_lut5_I1_O)        0.124    20.387 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.794    21.181    blockdesign_i/paint_paddle_r/U0/rect_pos_y[0]
    SLICE_X97Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    21.837 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.001    21.838    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.952 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.952    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.286 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__1/O[1]
                         net (fo=1, routed)           0.767    23.053    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__1_n_6
    SLICE_X97Y104        LUT2 (Prop_lut2_I1_O)        0.303    23.356 r  blockdesign_i/paint_paddle_r/U0/__21_carry__1_i_2/O
                         net (fo=1, routed)           0.000    23.356    blockdesign_i/paint_paddle_r/U0/__21_carry__1_i_2_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.926 f  blockdesign_i/paint_paddle_r/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.553    24.480    blockdesign_i/paint_paddle_r/U0/__21_carry__1_n_1
    SLICE_X99Y104        LUT6 (Prop_lut6_I2_O)        0.313    24.793 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    24.793    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X99Y104        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.785     1.785    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X99Y104        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.214ns  (logic 12.022ns (51.788%)  route 11.192ns (48.212%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=1 IBUF=1 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=28, routed)          3.430     4.972    blockdesign_i/controllers/controller_interconn_0/U0/switch
    SLICE_X93Y102        LUT3 (Prop_lut3_I2_O)        0.124     5.096 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0/O
                         net (fo=1, routed)           0.707     5.803    blockdesign_i/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[4]_P[12])
                                                      3.656     9.459 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[12]
                         net (fo=6, routed)           0.992    10.451    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_93
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.124    10.575 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.575    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X94Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.088 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.088    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.205 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.205    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.322 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.322    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.645 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.697    12.343    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.306    12.649 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125/O
                         net (fo=1, routed)           0.000    12.649    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_125_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.050 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.050    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.289 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.952    14.240    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X96Y108        LUT3 (Prop_lut3_I2_O)        0.331    14.571 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708    15.279    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.331    15.610 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    15.610    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.986 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.986    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.103 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.103    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.322 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           1.036    17.358    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X96Y106        LUT4 (Prop_lut4_I1_O)        0.295    17.653 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    17.653    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.186 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.911    19.097    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X95Y108        LUT5 (Prop_lut5_I1_O)        0.124    19.221 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          0.665    19.885    blockdesign_i/paint_paddle_l/U0/rect_pos_y[3]
    SLICE_X91Y106        LUT1 (Prop_lut1_I0_O)        0.124    20.009 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_i_1/O
                         net (fo=1, routed)           0.000    20.009    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_i_1_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.410 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000    20.410    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.744 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0/O[1]
                         net (fo=1, routed)           0.594    21.338    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0_n_6
    SLICE_X90Y108        LUT2 (Prop_lut2_I1_O)        0.303    21.641 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.641    blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.174 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.174    blockdesign_i/paint_paddle_l/U0/__21_carry__0_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.403 f  blockdesign_i/paint_paddle_l/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.501    22.904    blockdesign_i/paint_paddle_l/U0/__21_carry__1_n_1
    SLICE_X91Y109        LUT6 (Prop_lut6_I2_O)        0.310    23.214 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    23.214    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X91Y109        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.780     1.780    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X91Y109        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.483ns  (logic 5.036ns (32.526%)  route 10.447ns (67.474%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LDCE=1 LUT1=1 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        1.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          3.955     5.503    blockdesign_i/util_vector_logic_2/Op1[0]
    SLICE_X97Y122        LUT2 (Prop_lut2_I0_O)        0.124     5.627 r  blockdesign_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=58, routed)          1.579     7.206    blockdesign_i/position_ball_0/U0/reset
    SLICE_X100Y109       LUT2 (Prop_lut2_I0_O)        0.124     7.330 r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.493     7.824    blockdesign_i/position_ball_0/U0/y_pos_reg[2]_LDC_i_2_n_0
    SLICE_X99Y108        LDCE (SetClr_ldce_CLR_Q)     0.885     8.709 f  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_LDC/Q
                         net (fo=3, routed)           0.799     9.508    blockdesign_i/position_ball_0/U0/y_pos_reg[2]_LDC_n_0
    SLICE_X101Y108       LUT3 (Prop_lut3_I1_O)        0.124     9.632 f  blockdesign_i/position_ball_0/U0/ball_pox_y[2]_INST_0/O
                         net (fo=60, routed)          2.236    11.867    blockdesign_i/paint_ball/U0/rect_pos_y[2]
    SLICE_X87Y111        LUT1 (Prop_lut1_I0_O)        0.124    11.991 r  blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry_i_2/O
                         net (fo=1, routed)           0.000    11.991    blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry_i_2_n_0
    SLICE_X87Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.389 r  blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000    12.389    blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.723 r  blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry__0/O[1]
                         net (fo=1, routed)           0.799    13.522    blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry__0_n_6
    SLICE_X86Y112        LUT2 (Prop_lut2_I1_O)        0.303    13.825 r  blockdesign_i/paint_ball/U0/__21_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.825    blockdesign_i/paint_ball/U0/__21_carry__0_i_3_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.358 r  blockdesign_i/paint_ball/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.358    blockdesign_i/paint_ball/U0/__21_carry__0_n_0
    SLICE_X86Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.587 f  blockdesign_i/paint_ball/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.586    15.173    blockdesign_i/paint_ball/U0/__21_carry__1_n_1
    SLICE_X85Y113        LUT5 (Prop_lut5_I1_O)        0.310    15.483 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    15.483    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X85Y113        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.718     1.718    blockdesign_i/paint_ball/U0/clk
    SLICE_X85Y113        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.457ns (38.580%)  route 0.728ns (61.420%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[3]_C/C
    SLICE_X84Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/U0/x_pos_reg[3]_C/Q
                         net (fo=14, routed)          0.315     0.456    blockdesign_i/paint_ball/U0/rect_pos_x[3]
    SLICE_X82Y118        LUT4 (Prop_lut4_I2_O)        0.044     0.500 r  blockdesign_i/paint_ball/U0/pxl_value_o4_carry_i_3/O
                         net (fo=1, routed)           0.000     0.500    blockdesign_i/paint_ball/U0/pxl_value_o4_carry_i_3_n_0
    SLICE_X82Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.611 r  blockdesign_i/paint_ball/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.611    blockdesign_i/paint_ball/U0/pxl_value_o4_carry_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.656 r  blockdesign_i/paint_ball/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           0.412     1.069    blockdesign_i/paint_ball/U0/pxl_value_o4_carry__0_n_2
    SLICE_X85Y113        LUT5 (Prop_lut5_I2_O)        0.116     1.185 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.185    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X85Y113        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.935     0.935    blockdesign_i/paint_ball/U0/clk
    SLICE_X85Y113        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.978ns  (logic 0.345ns (17.436%)  route 1.633ns (82.564%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  enable_IBUF_inst/O
                         net (fo=51, routed)          1.633     1.933    blockdesign_i/paint_paddle_r/U0/enable
    SLICE_X99Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.978    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X99Y104        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.966     0.966    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X99Y104        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.146ns  (logic 0.345ns (16.072%)  route 1.801ns (83.928%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  enable_IBUF_inst/O
                         net (fo=51, routed)          1.801     2.101    blockdesign_i/paint_paddle_l/U0/enable
    SLICE_X91Y109        LUT6 (Prop_lut6_I5_O)        0.045     2.146 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.146    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X91Y109        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.963     0.963    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X91Y109        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.178ns  (logic 1.672ns (20.445%)  route 6.506ns (79.555%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          4.736     6.284    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.408 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.770     8.178    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.482    -1.538    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.178ns  (logic 1.672ns (20.445%)  route 6.506ns (79.555%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          4.736     6.284    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.408 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.770     8.178    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.482    -1.538    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.178ns  (logic 1.672ns (20.445%)  route 6.506ns (79.555%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          4.736     6.284    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.408 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.770     8.178    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.482    -1.538    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.178ns  (logic 1.672ns (20.445%)  route 6.506ns (79.555%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          4.736     6.284    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.408 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.770     8.178    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.482    -1.538    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 1.672ns (21.202%)  route 6.214ns (78.798%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          4.736     6.284    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.408 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478     7.887    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.492    -1.527    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 1.672ns (21.202%)  route 6.214ns (78.798%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          4.736     6.284    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.408 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478     7.887    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.492    -1.527    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 1.672ns (21.202%)  route 6.214ns (78.798%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          4.736     6.284    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.408 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478     7.887    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.492    -1.527    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 1.672ns (21.202%)  route 6.214ns (78.798%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          4.736     6.284    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.408 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478     7.887    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.492    -1.527    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.886ns  (logic 1.672ns (21.204%)  route 6.214ns (78.796%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          4.736     6.284    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.408 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478     7.886    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y47         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.492    -1.527    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y47         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.886ns  (logic 1.672ns (21.204%)  route 6.214ns (78.796%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          4.736     6.284    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.408 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478     7.886    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y47         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         1.492    -1.527    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y47         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.980%)  route 0.120ns (46.020%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y121       FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/C
    SLICE_X101Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[0]
    SLICE_X100Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.954    -0.676    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_right_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.176%)  route 0.155ns (54.824%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y121       FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[3]/C
    SLICE_X101Y121       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[3]/Q
                         net (fo=3, routed)           0.155     0.283    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[3]
    SLICE_X99Y122        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.953    -0.677    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X99Y122        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_left_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.827%)  route 0.165ns (50.173%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[2]/C
    SLICE_X98Y120        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[2]/Q
                         net (fo=4, routed)           0.165     0.329    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/value[2]
    SLICE_X99Y119        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.956    -0.674    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X99Y119        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_left_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.289%)  route 0.210ns (58.711%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[3]/C
    SLICE_X98Y120        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[3]/Q
                         net (fo=4, routed)           0.210     0.358    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/value[3]
    SLICE_X99Y119        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.956    -0.674    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X99Y119        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.899%)  route 0.261ns (67.101%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y121       FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/C
    SLICE_X101Y121       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/Q
                         net (fo=5, routed)           0.261     0.389    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[1]
    SLICE_X100Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.954    -0.676    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_left_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.885%)  route 0.258ns (61.115%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[0]/C
    SLICE_X98Y120        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[0]/Q
                         net (fo=6, routed)           0.258     0.422    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/value[0]
    SLICE_X98Y118        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.957    -0.673    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X98Y118        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_right_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.688%)  route 0.304ns (68.312%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y121       FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[2]/C
    SLICE_X101Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[2]/Q
                         net (fo=4, routed)           0.304     0.445    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[2]
    SLICE_X100Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.954    -0.676    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X100Y121       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.148ns (28.526%)  route 0.371ns (71.474%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[1]/C
    SLICE_X98Y120        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  blockdesign_i/score_counter_0/U0/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.371     0.519    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/value[1]
    SLICE_X98Y118        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.957    -0.673    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X98Y118        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.405ns (34.589%)  route 0.766ns (65.411%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.315     0.315 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.675     0.990    blockdesign_i/controllers/controller_ultrasoni_0/U0/reset_i
    SLICE_X96Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.035 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state[0]_i_4/O
                         net (fo=1, routed)           0.091     1.127    blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state[0]_i_4_n_0
    SLICE_X96Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.172 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.172    blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state[0]
    SLICE_X96Y83         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.872    -0.758    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X96Y83         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.474ns (35.369%)  route 0.867ns (64.631%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.315     0.315 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.675     0.990    blockdesign_i/controllers/controller_ultrasoni_0/U0/reset_i
    SLICE_X96Y83         LUT5 (Prop_lut5_I4_O)        0.048     1.038 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state[2]_i_3/O
                         net (fo=2, routed)           0.192     1.230    blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state[2]_i_3_n_0
    SLICE_X95Y83         LUT6 (Prop_lut6_I5_O)        0.111     1.341 r  blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.341    blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state[1]
    SLICE_X95Y83         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=405, routed)         0.872    -0.758    blockdesign_i/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X95Y83         FDRE                                         r  blockdesign_i/controllers/controller_ultrasoni_0/U0/next_state_reg[1]/C





