
# xv6æ“ä½œç³»ç»ŸAPIC2ï¼ˆlapicï¼‰

> *ä½œè€…ï¼šArvin æ—¥æœŸï¼š2018å¹´7æœˆ25æ—¥*

---------------------------------

>BEGIN

å…³äºAPICçš„ç¡¬ä»¶çŸ¥è¯†ï¼Œåœ¨æœ¬ç¯‡éƒ½ä¸ä¼šè¯¦ç»†è®²è§£ã€‚å®ƒçš„è¯¦ç»†ä¿¡æ¯åœ¨Intelçš„æ–‡æ¡£[å¤šæ ¸æ¶æ„è¯´æ˜](http://arvinsfj.github.io/public/ctt/documents/osxv6/mp_1_4.pdf)ï¼ˆMPSï¼‰ä¸­æœ‰ã€‚æœ¬ç¯‡åªé’ˆå¯¹xv6çš„lapicéƒ¨åˆ†è¿›è¡Œåˆ†æã€‚

### ä¸€ã€å‰è¨€
----------------------------------

APICï¼ˆé«˜çº§å¯ç¼–ç¨‹ä¸­æ–­æ§åˆ¶å™¨ï¼‰ï¼Œæ˜¯Intelé’ˆå¯¹MPï¼ˆå¤šæ ¸ï¼‰æ¶æ„æå‡ºçš„å¯¹ç§°ä¸­æ–­ä½“ç³»è§£å†³æ–¹æ¡ˆï¼Œæ›¿ä»£æ—©æœŸçš„8259A PICæ¶æ„ã€‚APICåˆ†ä¸º2éƒ¨åˆ†ï¼šlocal apic å’Œ i/o apicã€‚æœ¬åœ°apicä¸€èˆ¬æ˜¯é›†æˆåœ¨CPUçš„å¤„ç†å™¨æ ¸å¿ƒä¸­ï¼ˆæ¯ä¸ªå¤„ç†æ ¸å¿ƒéƒ½æœ‰ä¸€å—ï¼‰ï¼Œä¸»è¦åŠŸèƒ½æ˜¯æ¥å—ioapicçš„ä¸­æ–­è¯·æ±‚ä¿¡å·å’Œå¤„ç†å™¨ä¹‹é—´çš„ä¸­æ–­è¯·æ±‚ã€‚ioapicä¸€èˆ¬å­˜åœ¨äºä¸»æ¿ä¸Šï¼Œæ ¹æ®å®é™…æƒ…å†µå¯èƒ½æœ‰ä¸€å—æˆ–è€…å‡ å—ã€‚è¿™ä¸¤ç§apicæ„æˆäº†Intelçš„å¤šæ ¸ä¸­æ–­å¤„ç†ä½“ç³»æ–¹æ¡ˆã€‚psï¼šapicè·Ÿ8259PICæ˜¯å¯ä»¥ååŒå·¥ä½œçš„ï¼Œåœ¨å¯¹ç§°I/Oæ¨¡å¼ä¸‹ï¼Œpicçš„ä¿¡å·ä¼šå‘é€ç»™ioapicã€‚é™„ä¸€å¼ ç»“æ„å›¾ï¼š

![APIC](http://arvinsfj.github.io/public/ctt/documents/osxv6/mp_apic.png)
 
### äºŒã€xv6çš„LAPIC
----------------------------------

é¦–å…ˆçœ‹æ•°æ®å®šä¹‰ï¼š

```
// Local APIC registers, divided by 4 for use as uint[] indices.
#define ID      (0x0020/4)   // ID
#define VER     (0x0030/4)   // Version
#define TPR     (0x0080/4)   // Task Priority
#define EOI     (0x00B0/4)   // EOI
#define SVR     (0x00F0/4)   // Spurious Interrupt Vector
  #define ENABLE     0x00000100   // Unit Enable
#define ESR     (0x0280/4)   // Error Status
#define ICRLO   (0x0300/4)   // Interrupt Command
  #define INIT       0x00000500   // INIT/RESET
  #define STARTUP    0x00000600   // Startup IPI
  #define DELIVS     0x00001000   // Delivery status
  #define ASSERT     0x00004000   // Assert interrupt (vs deassert)
  #define DEASSERT   0x00000000
  #define LEVEL      0x00008000   // Level triggered
  #define BCAST      0x00080000   // Send to all APICs, including self.
  #define BUSY       0x00001000
  #define FIXED      0x00000000
#define ICRHI   (0x0310/4)   // Interrupt Command [63:32]
#define TIMER   (0x0320/4)   // Local Vector Table 0 (TIMER)
  #define X1         0x0000000B   // divide counts by 1
  #define PERIODIC   0x00020000   // Periodic
#define PCINT   (0x0340/4)   // Performance Counter LVT
#define LINT0   (0x0350/4)   // Local Vector Table 1 (LINT0)
#define LINT1   (0x0360/4)   // Local Vector Table 2 (LINT1)
#define ERROR   (0x0370/4)   // Local Vector Table 3 (ERROR)
  #define MASKED     0x00010000   // Interrupt masked
#define TICR    (0x0380/4)   // Timer Initial Count
#define TCCR    (0x0390/4)   // Timer Current Count
#define TDCR    (0x03E0/4)   // Timer Divide Configuration

volatile uint *lapic;  // Initialized in mp.c

```

ä¸Šé¢å®šä¹‰äº†ä¸€äº›lapicçš„å¯„å­˜å™¨ï¼ˆç´¢å¼•ï¼‰å’Œå¯„å­˜å™¨çš„å±æ€§å€¼ã€‚ç±»ä¼¼ioapicä¸­çš„REG_VERï¼Œåªä¸è¿‡ioapicéœ€è¦å¤„ç†çš„å¯„å­˜å™¨åªæœ‰2ä¸ªã€‚æ¯ä¸ªå¯„å­˜å™¨çš„ä½œç”¨ï¼Œæš‚æ—¶ä½æŸ¥æ‰¾åˆ°å¥½çš„èµ„æ–™ï¼ˆä»€ä¹ˆæ—¶å€™æ‰¾åˆ°äº†å†åˆ†äº«å‡ºæ¥ï¼šï¼‰ã€‚æ¯ä¸ªå¯„å­˜å™¨å ç”¨4å­—èŠ‚ã€‚

æœ€åå®šä¹‰äº†ï¼Œä¸€ä¸ªuintæŒ‡é’ˆå˜é‡lapicã€‚å®ƒæ˜¯åœ¨mp.cä¸­åˆå§‹åŒ–çš„ï¼Œå¹¶ä¸”æ˜¯lapicçš„æ“ä½œåŸºåœ°å€ã€‚åé¢çš„æ“ä½œéƒ½æ˜¯åŸºäºè¿™å—å†…å­˜ç©ºé—´çš„ã€‚ï¼ˆè¿™å—å†…å­˜å¯ä»¥æƒ³è±¡æˆä¸€å¼ å¯„å­˜å™¨æ•°ç»„ï¼Œæ•°ç»„çš„æ¯ä¸€é¡¹å ç”¨4ä¸ªå­—èŠ‚ï¼Œä»£è¡¨ä¸€ä¸ªå¯„å­˜å™¨ï¼‰

--------------------------------

lapicå†™å‡½æ•°ï¼š

```
static void
lapicw(int index, int value)
{
  lapic[index] = value;
  lapic[ID];  // wait for write to finish, by reading
}

```

å¾ˆç®€å•ï¼Œé€‰æ‹©å¥½å¯„å­˜å™¨lapic[index]ï¼Œç„¶åå†™å…¥valueã€‚ç„¶åé€šè¿‡è¯»å–IDå¯„å­˜å™¨çš„å€¼ï¼ˆlapic[ID];ï¼‰ç­‰å¾…å¯„å­˜å™¨å®Œæˆå†™å…¥æ“ä½œã€‚

ä¸Šé¢æ˜¯å†™å…¥æ“ä½œï¼Œæ€ä¹ˆè¯»å–å¯„å­˜å™¨å‘¢ï¼Ÿæ›´ç®€å•äº†ï¼Œæ¯”å¦‚ï¼šè¯»å–IDå¯„å­˜å™¨lapic[ID];ã€‚ç›´æ¥ä»æ•°ç»„ä¸­è¯»å–å€¼å°±å¯ä»¥äº†ã€‚

----------------------------------

lapicåˆå§‹åŒ–å‡½æ•°ï¼š

```
void
lapicinit(void)
{
  if(!lapic) 
    return;

  // Enable local APIC; set spurious interrupt vector.
  lapicw(SVR, ENABLE | (T_IRQ0 + IRQ_SPURIOUS));

  // The timer repeatedly counts down at bus frequency
  // from lapic[TICR] and then issues an interrupt.  
  // If xv6 cared more about precise timekeeping,
  // TICR would be calibrated using an external time source.
  lapicw(TDCR, X1);
  lapicw(TIMER, PERIODIC | (T_IRQ0 + IRQ_TIMER));
  lapicw(TICR, 10000000); 

  // Disable logical interrupt lines.
  lapicw(LINT0, MASKED);
  lapicw(LINT1, MASKED);

  // Disable performance counter overflow interrupts
  // on machines that provide that interrupt entry.
  if(((lapic[VER]>>16) & 0xFF) >= 4)
    lapicw(PCINT, MASKED);

  // Map error interrupt to IRQ_ERROR.
  lapicw(ERROR, T_IRQ0 + IRQ_ERROR);

  // Clear error status register (requires back-to-back writes).
  lapicw(ESR, 0);
  lapicw(ESR, 0);

  // Ack any outstanding interrupts.
  lapicw(EOI, 0);

  // Send an Init Level De-Assert to synchronise arbitration ID's.
  lapicw(ICRHI, 0);
  lapicw(ICRLO, BCAST | INIT | LEVEL);
  while(lapic[ICRLO] & DELIVS);

  // Enable interrupts on the APIC (but not on the processor).
  lapicw(TPR, 0);
}

```

è¿™ä¸ªå‡½æ•°ï¼Œä¸ºä»€ä¹ˆè¦è¿™æ ·å†™è¯·å‚è€ƒ[MPS](
å…³äºAPICçš„ç¡¬ä»¶çŸ¥è¯†ï¼Œåœ¨æœ¬ç¯‡éƒ½ä¸ä¼šè¯¦ç»†è®²è§£ã€‚å®ƒçš„è¯¦ç»†ä¿¡æ¯åœ¨Intelçš„æ–‡æ¡£[å¤šæ ¸æ¶æ„è¯´æ˜](http://arvinsfj.github.io/public/ctt/documents/osxv6/mp_1_4.pdf)ã€‚ä¸Šé¢çš„æ³¨é‡Šä¹Ÿè¿˜å¥½ã€‚

é€šè¿‡```lapicw(SVR, ENABLE | (T_IRQ0 + IRQ_SPURIOUS));```è®¾ç½®ä¼ªé€ IRQå¹¶ä½¿å½“å‰CPUçš„LAPICæœ‰æ•ˆã€‚

ä¹‹åè®¾ç½®æ—¶é’Ÿä¸­æ–­ï¼Œå±è”½é€»è¾‘ä¸­æ–­çº¿0å’Œ1ï¼Œå±è”½PCOä¸­æ–­ï¼Œæ˜ å°„errorä¸­æ–­åˆ°ä¸­æ–­å‘é‡T_IRQ0 + IRQ_ERRORï¼Œæ¸…ç†errorçŠ¶æ€å¯„å­˜å™¨ï¼Œåº”ç­”ä»»ä½•æœªå®Œæˆçš„ä¸­æ–­ï¼Œæ ¡å‡†LAPICçš„IDï¼ˆç¡®ä¿IDçš„å”¯ä¸€æ€§ï¼‰ï¼Œæœ€åå¼€å¯APICçš„ä¸­æ–­ã€‚è¿™é‡Œåªæ˜ å°„äº†2ä¸ªIRQï¼ˆæ—¶é’Ÿä¸­æ–­å’ŒErrorä¸­æ–­ï¼‰ã€‚å…¶ä»–åŸºæœ¬æ˜¯åœ¨è®¾ç½®lapicçš„åˆå§‹åŒ–çŠ¶æ€ã€‚

-------------------------------------

EOIåº”ç­”å‡½æ•°ï¼š

```
// Acknowledge interrupt.
void
lapiceoi(void)
{
  if(lapic)
    lapicw(EOI, 0);
}

```

æ˜¯CPUåœ¨ä¸­æ–­ç¨‹åºæ‰§è¡Œå®Œæˆä¹‹å‰ï¼Œå‘LAPICå‘é€çš„ä¸­æ–­å®Œæˆæ¶ˆæ¯ï¼ˆæ¦‚å¿µåŒ8259PICçš„EOIç›¸åŒï¼‰ã€‚ç›´æ¥å‘EOIå¯„å­˜å™¨å†™å…¥0å³å¯ã€‚lapicæ¥å—åˆ°è¿™ä¸ªæ¶ˆæ¯ä¹‹åï¼Œæ‰ä¼šé‡æ–°æ‰“å¼€â€œè¯·æ±‚çº¿â€çš„æ©ç ï¼ˆåœ¨CPUå¤„ç†ä¸­æ–­çš„è¿‡ç¨‹ä¸­ï¼Œæ˜¯å±è”½æ‰€æœ‰ä¸­æ–­è¯·æ±‚çš„ï¼‰ã€‚

-----------------------------------

BSPå¯åŠ¨APçš„å‡½æ•°ï¼š

```
#define IO_RTC  0x70

// Start additional processor running entry code at addr.
// See Appendix B of MultiProcessor Specification.
void
lapicstartap(uchar apicid, uint addr)
{
  int i;
  ushort *wrv;
  
  // "The BSP must initialize CMOS shutdown code to 0AH
  // and the warm reset vector (DWORD based at 40:67) to point at
  // the AP startup code prior to the [universal startup algorithm]."
  outb(IO_RTC, 0xF);  // offset 0xF is shutdown code
  outb(IO_RTC+1, 0x0A);
  wrv = (ushort*)P2V((0x40<<4 | 0x67));  // Warm reset vector
  wrv[0] = 0;
  wrv[1] = addr >> 4;

  // "Universal startup algorithm."
  // Send INIT (level-triggered) interrupt to reset other CPU.
  lapicw(ICRHI, apicid<<24);
  lapicw(ICRLO, INIT | LEVEL | ASSERT);
  microdelay(200);
  lapicw(ICRLO, INIT | LEVEL);
  microdelay(100);    // should be 10ms, but too slow in Bochs!
  
  // Send startup IPI (twice!) to enter code.
  // Regular hardware is supposed to only accept a STARTUP
  // when it is in the halted state due to an INIT.  So the second
  // should be ignored, but it is part of the official Intel algorithm.
  // Bochs complains about the second one.  Too bad for Bochs.
  for(i = 0; i < 2; i++){
    lapicw(ICRHI, apicid<<24);
    lapicw(ICRLO, STARTUP | (addr>>12));
    microdelay(200);
  }
}

// Spin for a given number of microseconds.
// On real hardware would want to tune this dynamically.
void
microdelay(int us)
{
}

```

è¿™ä¸ªå‡½æ•°åœ¨BSPå¯åŠ¨å®Œæˆä¹‹åï¼Œä¼šå»è°ƒç”¨æ¥å¯åŠ¨é™¤äº†BSPï¼ˆboot CPUï¼‰ä¹‹å¤–çš„CPUï¼ˆAPï¼‰ã€‚[MPS](
å…³äºAPICçš„ç¡¬ä»¶çŸ¥è¯†ï¼Œåœ¨æœ¬ç¯‡éƒ½ä¸ä¼šè¯¦ç»†è®²è§£ã€‚å®ƒçš„è¯¦ç»†ä¿¡æ¯åœ¨Intelçš„æ–‡æ¡£[å¤šæ ¸æ¶æ„è¯´æ˜](http://arvinsfj.github.io/public/ctt/documents/osxv6/mp_1_4.pdf)çš„é™„å½•Bï¼Œæœ‰æ¯”è¾ƒè¯¦ç»†çš„æè¿°ã€‚

```
An AP may be started either by the BSP or by another active AP. The operating system causes
application processors to start executing their initial tasks in the operating system code by using the
following universal algorithm. 

The algorithm detailed below consists of a sequence of
interprocessor interrupts and short programmatic delays to allow the APs to respond to the wakeup
commands. 

The algorithm shown here in pseudo-code assumes that the BSP is starting an AP for
documentation convenience. 

The BSP must initialize BIOS shutdown code to 0AH and the warm
reset vector (DWORD based at 40:67) to point to the AP startup code prior to executing the
following sequence:

BSP sends AP an INIT IPI
BSP DELAYs (10mSec)
If (APIC_VERSION is not an 82489DX) {
 BSP sends AP a STARTUP IPI
 BSP DELAYs (200ÂµSEC)
 BSP sends AP a STARTUP IPI
 BSP DELAYs (200ÂµSEC)
}
BSP verifies synchronization with executing AP

```

```
Shutdown code. One of the first actions of the BIOS POST procedure is to read the shutdown
code from location 0Fh of the CMOS RAM. This code can have any of several values that
indicate the reason that an INIT was performed. A value of 0Ah indicates a warm reset.

Warm-reset vector. When POST finds a shutdown code of 0Ah, it executes an indirect jump
via the warm-reset vector, which is a doubleword pointer in system RAM location 40:67h.

```

é¦–å…ˆå®IO_RTCå®šä¹‰çš„æ˜¯CMOSçš„åŸºåœ°å€ã€‚èµ·æ‰‹çš„2å¥outbè°ƒç”¨æ˜¯è®¾ç½®shutdown codeæˆ0Ahï¼ˆæš—ç¤º a warm resetï¼‰ã€‚ä¹‹åè®¾ç½®warm-resetå‘é‡æˆaddr>>4ã€‚ï¼ˆxv6ä¸­addræ˜¯0x7000,å‘å³å¹³ç§»4ä½ç­‰äº0x700ï¼‰ã€‚ä¸ºä»€ä¹ˆè¦å³ç§»4ä½ï¼Ÿå› ä¸ºè¿™ä¸ªæ—¶å€™å¸¦å¯åŠ¨çš„APè¿˜æ˜¯å¤„äºå®æ¨¡å¼ã€‚å®æ¨¡å¼ä¸‹ï¼Œcså¯„å­˜å™¨çš„æ®µåŸºå€éœ€è¦å·¦ç§»4ä½ï¼ˆæˆ–è€…è¯´éœ€è¦ä¹˜ä¸Š16ï¼‰å¾—åˆ°å®é™…çš„ä»£ç æ®µåŸºåœ°å€ã€‚è®¾ç½®å¥½warm-resetå‘é‡ä¹‹åï¼ŒBSPå°±ä¼šå‘APå‘é€INIT IPIï¼ˆç‹¬ç«‹å’Œé›†æˆçš„LAPICéƒ½æœ‰è¯¥ä¸­æ–­å‘½ä»¤ï¼‰ã€‚æ€ä¹ˆå‘é€ï¼Ÿå‘½ä»¤å¯„å­˜å™¨çš„é«˜ä½å†™å…¥APçš„LAPIC IDï¼Œä½ä½å†™å…¥INITå‘½ä»¤å±æ€§å³å¯ã€‚è°ƒç”¨microdelayï¼ˆå‡½æ•°è°ƒç”¨ä¹Ÿæ˜¯éœ€è¦èŠ±è´¹æ—¶é—´çš„ï¼‰æ˜¯ä¸ºäº†ç­‰å¾…APå¯åŠ¨ã€‚åœ¨ç‹¬ç«‹LAPICæƒ…å†µä¸‹ï¼Œåˆ°è¿™å¯åŠ¨APä»£ç å°±ç»“æŸäº†ã€‚ä¸è¿‡å¦‚æœæ˜¯é›†æˆçš„ï¼ˆç°åœ¨éƒ½æ˜¯é›†æˆçš„ï¼‰LAPICï¼Œè¿˜éœ€è¦å‘é€å¦å¤–ä¸€ä¸ªç§°ä½œSTARTUP IPIçš„å‘½ä»¤ä¸­æ–­ã€‚é«˜ä½å†™å…¥APçš„LAPIC IDï¼Œä½ä½å†™å…¥STARTUPå±æ€§å’Œaddråœ°å€ã€‚ä¸ºä»€ä¹ˆè¦addr>>12ï¼Ÿ

â€œThe STARTUP IPI causes the target processor to start executing in Real Mode from address
000VV000h, where VV is an 8-bit vector that is part of the IPI message. â€

addrç›®å‰æ˜¯0x7000ã€‚å³ç§»12ä½ç­‰äº0x07ã€‚STARTUP IPIä½¿APåœ¨å®æ¨¡å¼ä¸‹å¼€å§‹æ‰§è¡Œçš„èµ·å§‹åœ°å€æ˜¯0x00007000ï¼ˆè®¾ç½®CS:IP=0700:0000ï¼‰ã€‚

0x7000ä½ç½®æ”¾çš„æ˜¯ä»€ä¹ˆä¸œè¥¿ï¼Ÿæ˜¯entryother.Sæ–‡ä»¶æ±‡ç¼–ä»£ç ç¼–è¯‘ä¹‹åçš„äºŒè¿›åˆ¶ä»£ç ã€‚ä½œç”¨æ˜¯è®¾ç½®APçš„ä¸´æ—¶gdtï¼Œå¼€å¯ä¿æŠ¤æ¨¡å¼ï¼Œè®¾ç½®ä¸´æ—¶é¡µç›®å½•entrypgdirï¼Œå¼€å¯PSEæ¨¡å¼çš„åˆ†é¡µï¼Œæœ€åè·³è½¬åˆ°main.cæ–‡ä»¶ä¸­çš„mpenterå‡½æ•°æ‰§è¡Œã€‚è¿™ä¸ªè¿‡ç¨‹ä¸­ï¼Œæ³¨æ„BSPä½¿ç”¨çš„æ˜¯è™šæ‹Ÿåœ°å€ï¼Œè€ŒAPä¸­ä½¿ç”¨çš„æ˜¯é€»è¾‘åœ°å€ã€‚entryother.Sæ±‡ç¼–åŠŸèƒ½ç›¸æ¯”è¾ƒäºbootasm.Sæ±‡ç¼–ï¼Œå°‘äº†A20çš„å¼€å¯ã€‚ï¼ˆè¯´æ˜A20çº¿çš„å¼€å§‹ï¼Œæ˜¯ä¸€ä¸ªé€šç”¨åŠŸèƒ½ï¼Œè·Ÿåˆå§‹åŒ–CPUæ— å…³ï¼‰

### ä¸‰ã€éšä¾¿è¯´ç‚¹
----------------------------------

åˆ°è¿™ï¼ŒAPICä¸­æ–­åˆ†æå®Œæˆã€‚IOAPICçš„åˆå§‹åŒ–åªéœ€è¦BSPæ‰§è¡Œä¸€æ¬¡ï¼ˆå¯ä»¥è®¤ä¸ºå®ƒæ˜¯ç¡¬ä»¶å¤–è®¾ä¸­æ–­åˆ°CPUçš„åˆ†å‘å™¨ï¼Œèµ·åˆ°æ¡¥æ¢ä½œç”¨ï¼Œè¢«æ‰€æœ‰CPUæ ¸å¿ƒå…±ç”¨ï¼‰ï¼Œå…¶ä»–APä¸­ä¸éœ€è¦å†æ¬¡æ‰§è¡ŒIOAPICçš„åˆå§‹åŒ–ï¼ˆå› ä¸ºå®ƒæ˜¯ç‹¬ç«‹äºCPUçš„ï¼‰ã€‚åœ¨APICå¯¹ç§°I/Oæ¨¡å¼ä¸‹ï¼Œ8259Aä¸­æ–­ä¼šå‘é€ç»™IOAPICï¼Œç»ç”±å®ƒè½¬å‘ç»™LAPICï¼Œæœ€åç»™åˆ°CPUã€‚ä»»ä½•ä¸€ä¸ªå¤„ç†å™¨æ ¸å¿ƒè®¿é—®IOAPICçš„å¯„å­˜å™¨å¾—åˆ°çš„æ•°å€¼æ˜¯ä¸€è‡´çš„ã€‚LAPICå°±ä¸ä¸€æ ·äº†ï¼Œæ¯ä¸ªå¤„ç†å™¨æ ¸å¿ƒéƒ½æœ‰ä¸€ä¸ªLAPICï¼Œå¯åŠ¨æ¯ä¸ªå¤„ç†å™¨æ ¸å¿ƒçš„æ—¶å€™éƒ½è¦åˆå§‹åŒ–è‡ªå·±çš„LAPICèŠ¯ç‰‡ã€‚å¹¶ä¸”ï¼Œæ¯ä¸ªå¤„ç†å™¨æ ¸å¿ƒä»è‡ªå·±çš„LAPICå¯„å­˜å™¨ä¸­è¯»å–åˆ°çš„æ•°å€¼æ˜¯ä¸ä¸€æ ·çš„ï¼Œæ¯”å¦‚ï¼šlapic[ID];è¯»å–çš„æ˜¯è¯¥CPUçš„LAPIC IDã€‚åŒæ ·çš„ï¼Œå†™å…¥åˆ°å¯„å­˜å™¨çš„æ•°å€¼ä¿å­˜çš„ä½ç½®ä¸åŒçš„æ ¸å¿ƒä¹Ÿæ˜¯ä¸ä¸€æ ·çš„ï¼ˆè™½ç„¶lapicçš„å€¼å¯èƒ½æ˜¯ä¸€æ ·çš„ï¼Œè¿™ä¸ªåœ°æ–¹å¾ˆç–‘æƒ‘ğŸ¤”ï¼‰ã€‚LAPICè®¾ç½®å®Œæˆå°±ä¸ä¼šæ”¹å˜äº†ï¼Œå®ƒä¸éœ€è¦è·Ÿå¤–ç•Œï¼ˆOSï¼‰æ‰“äº¤é“ï¼ˆlapiceoiå’Œcpunumå‡½æ•°é™¤å¤–ï¼‰ï¼Œæ‰€æœ‰ç¡¬ä»¶å¤–è®¾çš„ä¸­æ–­ç”±IOAPICå¤„ç†ï¼ˆé‡å®šå‘è¡¨åœ¨IOAPICä¸­è®¾ç½®ï¼‰ï¼Œå¼€å¯æŸä¸ªå¤–è®¾çš„ä¸­æ–­é‡æ–°è®¾ç½®ä¸€ä¸‹IOAPICé‡å®šå‘è¡¨ä¸­çš„è¡¨é¡¹å±æ€§å³å¯ã€‚

è‡³æ­¤ï¼Œxv6çš„å…³äºç¡¬ä»¶ä¸­æ–­çš„åº•å±‚ï¼ˆ3ç§èŠ¯ç‰‡ï¼‰çš„åˆå§‹åŒ–éƒ¨åˆ†åˆ†æå®Œæˆã€‚å…³äºä¸­æ–­çš„ååŠéƒ¨åˆ†ï¼ˆosä¸­CPUæ¥å—ä¸­æ–­å’Œå¤„ç†ä¸­æ–­ï¼‰æ¯”è¾ƒç®€å•ï¼ˆç›¸å¯¹äºè¿™éƒ¨åˆ†çš„èŠ¯ç‰‡è®¾ç½®å†…å®¹ï¼‰ï¼Œåé¢å†æ…¢æ…¢åˆ†æå’Œè®²è§£å§ã€‚åœ¨æ“ä½œç³»ç»Ÿä¸­ï¼Œä½¿ç”¨åˆ°è¿™éƒ¨åˆ†çš„å‡½æ•°æ¥å£å¦‚ä¸‹ï¼š

```
picenableå‡½æ•°

ioapicenableå‡½æ•°

lapiceoiå‡½æ•°

cpunumå‡½æ•°

lapicstartapå‡½æ•°

```

å¥½å§ï¼Œç»ˆäºå†™å®Œäº†ä¸­æ–­åˆå§‹åŒ–ã€‚é‡Œé¢çš„ä¸€äº›ç¡¬ä»¶ç¼–ç¨‹çŸ¥è¯†ï¼Œå¯ä»¥æ…¢æ…¢æ¶ˆåŒ–ï¼Œä¸æ‡‚çš„åœ°æ–¹ç»§ç»­ç¿»æ–‡æ¡£å§ã€‚psï¼šæˆ‘ä¹Ÿæƒ³å»å¤šå¤šç¿»ç¿»æ–‡æ¡£ã€‚

----------------------------------

> END

