/home/josh/ComArch/FPGA_Study/Verilog_files/sevseg_display/seg_test.ngc 1518542041
OK
