#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026f9bec0410 .scope module, "SPI_TB" "SPI_TB" 2 4;
 .timescale -9 -10;
L_0000026f9bf5a900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0000026f9befa068 .resolv tri, L_0000026f9bf5a470, L_0000026f9bf5a900;
v0000026f9bf4d710_0 .net8 "MISO", 0 0, RS_0000026f9befa068;  2 drivers
v0000026f9bf4db70_0 .net "MOSI", 0 0, L_0000026f9bf58f30;  1 drivers
v0000026f9bf4d850_0 .net "SCK", 0 0, L_0000026f9bf596b0;  1 drivers
v0000026f9bf4d8f0_0 .var "SPCR_in", 7 0;
v0000026f9bf4d990_0 .var "SPDR_From_user", 7 0;
v0000026f9bf4dc10_0 .var "SPIBR_in", 7 0;
v0000026f9bf59570_0 .net "SPIF", 0 0, v0000026f9bf4b160_0;  1 drivers
v0000026f9bf58c10_0 .net "SS", 0 0, L_0000026f9bf5a010;  1 drivers
v0000026f9bf58df0_0 .var "SS_master", 0 0;
v0000026f9bf597f0_0 .var "clk", 0 0;
v0000026f9bf5a6f0_0 .var "rst", 0 0;
S_0000026f9bec05a0 .scope module, "DUT" "SPI_TOP" 2 11, 3 15 0, S_0000026f9bec0410;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /INPUT 8 "SPCR_in";
    .port_info 8 /OUTPUT 1 "SPIF";
    .port_info 9 /INPUT 8 "SPIBR_in";
    .port_info 10 /INPUT 8 "SPDR_From_user";
P_0000026f9beea970 .param/l "PrescalarWidth" 0 3 16, +C4<00000000000000000000000000000011>;
v0000026f9bf4c9f0_0 .net "BRG_clr", 0 0, L_0000026f9bed8440;  1 drivers
v0000026f9bf4cef0_0 .net "BaudRate", 0 0, L_0000026f9bf5a510;  1 drivers
v0000026f9bf4c1d0_0 .net "CPHA", 0 0, v0000026f9bf4a3a0_0;  1 drivers
v0000026f9bf4c3b0_0 .net "CPOL", 0 0, v0000026f9bf4b840_0;  1 drivers
v0000026f9bf4df30_0 .net "Data_in", 0 0, L_0000026f9bf591b0;  1 drivers
v0000026f9bf4ddf0_0 .net "Data_out", 0 0, v0000026f9bf4a800_0;  1 drivers
v0000026f9bf4d7b0_0 .net "LSBFE", 0 0, v0000026f9bf4a300_0;  1 drivers
v0000026f9bf4c590_0 .net8 "MISO", 0 0, RS_0000026f9befa068;  alias, 2 drivers
v0000026f9bf4c270_0 .net "MOSI", 0 0, L_0000026f9bf58f30;  alias, 1 drivers
v0000026f9bf4cb30_0 .net "MSTR", 0 0, v0000026f9bf4b0c0_0;  1 drivers
v0000026f9bf4c950_0 .net "M_BaudRate", 0 0, v0000026f9bef4310_0;  1 drivers
v0000026f9bf4cd10_0 .net "M_Sample_clk", 0 0, v0000026f9bf4a620_0;  1 drivers
v0000026f9bf4c090_0 .net "M_Shift_clk", 0 0, v0000026f9bf4b700_0;  1 drivers
v0000026f9bf4dad0_0 .net "Reg_write_en", 0 0, v0000026f9bef44f0_0;  1 drivers
v0000026f9bf4dd50_0 .net "SCK", 0 0, L_0000026f9bf596b0;  alias, 1 drivers
v0000026f9bf4c8b0_0 .net "SCK_in", 0 0, L_0000026f9bf59e30;  1 drivers
v0000026f9bf4ca90_0 .net "SCK_out", 0 0, v0000026f9bf4a1c0_0;  1 drivers
v0000026f9bf4cf90_0 .net "SPCR_in", 7 0, v0000026f9bf4d8f0_0;  1 drivers
v0000026f9bf4cbd0_0 .net "SPDR_From_user", 7 0, v0000026f9bf4d990_0;  1 drivers
v0000026f9bf4cc70_0 .net "SPDR_in", 7 0, L_0000026f9bed8130;  1 drivers
v0000026f9bf4ce50_0 .net "SPDR_out", 7 0, v0000026f9bf4a120_0;  1 drivers
v0000026f9bf4cdb0_0 .net "SPDR_rd_en", 0 0, v0000026f9bef5170_0;  1 drivers
v0000026f9bf4dcb0_0 .net "SPDR_wr_en", 0 0, v0000026f9bef5df0_0;  1 drivers
v0000026f9bf4d3f0_0 .net "SPE", 0 0, v0000026f9bf4a440_0;  1 drivers
v0000026f9bf4d030_0 .net "SPIBR_in", 7 0, v0000026f9bf4dc10_0;  1 drivers
v0000026f9bf4d0d0_0 .net "SPIF", 0 0, v0000026f9bf4b160_0;  alias, 1 drivers
v0000026f9bf4de90_0 .net "SPISR_in", 0 0, v0000026f9bef4950_0;  1 drivers
v0000026f9bf4d170_0 .net "SPR", 2 0, L_0000026f9bf59f70;  1 drivers
v0000026f9bf4c310_0 .net "SS", 0 0, L_0000026f9bf5a010;  alias, 1 drivers
v0000026f9bf4c4f0_0 .net "SS_master", 0 0, v0000026f9bf58df0_0;  1 drivers
v0000026f9bf4da30_0 .net "S_BaudRate", 0 0, v0000026f9bf4be80_0;  1 drivers
v0000026f9bf4c630_0 .net "S_Sample_clk", 0 0, v0000026f9bf4a9e0_0;  1 drivers
v0000026f9bf4d210_0 .net "S_Shift_clk", 0 0, v0000026f9bf4b020_0;  1 drivers
v0000026f9bf4d490_0 .net "Sample_clk", 0 0, v0000026f9bef57b0_0;  1 drivers
v0000026f9bf4c6d0_0 .net "Shift_clk", 0 0, v0000026f9bef58f0_0;  1 drivers
v0000026f9bf4c810_0 .net "clk", 0 0, v0000026f9bf597f0_0;  1 drivers
v0000026f9bf4c770_0 .net "control_BaudRate", 0 0, v0000026f9bef5c10_0;  1 drivers
v0000026f9bf4d2b0_0 .net "counter", 2 0, v0000026f9bef4bd0_0;  1 drivers
v0000026f9bf4d350_0 .net "counter_enable", 0 0, v0000026f9bef4450_0;  1 drivers
v0000026f9bf4d530_0 .net "idle", 0 0, v0000026f9bef55d0_0;  1 drivers
v0000026f9bf4d5d0_0 .net "rst", 0 0, v0000026f9bf5a6f0_0;  1 drivers
v0000026f9bf4d670_0 .net "shifter_en", 0 0, v0000026f9bef4a90_0;  1 drivers
S_0000026f9bec8370 .scope module, "u_BRG" "BRG" 3 61, 4 3 0, S_0000026f9bec05a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_0000026f9beea9b0 .param/l "PrescalarWidth" 0 4 4, +C4<00000000000000000000000000000011>;
v0000026f9bef52b0_0 .net "BaudRate", 0 0, L_0000026f9bf5a510;  alias, 1 drivers
v0000026f9bef4270_0 .net "SPR", 2 0, L_0000026f9bf59f70;  alias, 1 drivers
L_0000026f9bf5a8b8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000026f9bef5350_0 .net/2u *"_ivl_0", 7 0, L_0000026f9bf5a8b8;  1 drivers
v0000026f9bef5850_0 .net "clk", 0 0, v0000026f9bf597f0_0;  alias, 1 drivers
v0000026f9bef4630_0 .net "clr", 0 0, L_0000026f9bed8440;  alias, 1 drivers
v0000026f9bef4d10_0 .var "counter", 7 0;
v0000026f9bef53f0_0 .net "counterNext", 7 0, L_0000026f9bf5a150;  1 drivers
v0000026f9bef4db0_0 .net "rst", 0 0, v0000026f9bf5a6f0_0;  alias, 1 drivers
E_0000026f9beea730/0 .event negedge, v0000026f9bef4db0_0;
E_0000026f9beea730/1 .event posedge, v0000026f9bef5850_0;
E_0000026f9beea730 .event/or E_0000026f9beea730/0, E_0000026f9beea730/1;
L_0000026f9bf5a150 .arith/sum 8, v0000026f9bef4d10_0, L_0000026f9bf5a8b8;
L_0000026f9bf5a510 .part/v v0000026f9bef4d10_0, L_0000026f9bf59f70, 1;
S_0000026f9bec8500 .scope module, "u_Bit_counter" "Bit_counter" 3 88, 5 2 0, S_0000026f9bec05a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "counter_enable";
    .port_info 3 /OUTPUT 3 "counter";
v0000026f9bef4130_0 .net "BaudRate", 0 0, v0000026f9bef5c10_0;  alias, 1 drivers
v0000026f9bef4bd0_0 .var "counter", 2 0;
v0000026f9bef4e50_0 .net "counter_enable", 0 0, v0000026f9bef4450_0;  alias, 1 drivers
v0000026f9bef4770_0 .net "rst", 0 0, v0000026f9bf5a6f0_0;  alias, 1 drivers
E_0000026f9bee9d30/0 .event negedge, v0000026f9bef4db0_0;
E_0000026f9bee9d30/1 .event posedge, v0000026f9bef4130_0;
E_0000026f9bee9d30 .event/or E_0000026f9bee9d30/0, E_0000026f9bee9d30/1;
S_0000026f9beb70c0 .scope module, "u_Master_Slave_controller" "Master_Slave_controller" 3 125, 6 4 0, S_0000026f9bec05a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "SPIF";
    .port_info 12 /OUTPUT 1 "BRG_clr";
    .port_info 13 /OUTPUT 1 "SPDR_wr_en";
    .port_info 14 /OUTPUT 1 "SPDR_rd_en";
P_0000026f9beee7c0 .param/l "Idle" 1 6 22, +C4<00000000000000000000000000000000>;
P_0000026f9beee7f8 .param/l "Run" 1 6 22, +C4<00000000000000000000000000000001>;
P_0000026f9beee830 .param/l "Update" 1 6 22, +C4<00000000000000000000000000000010>;
L_0000026f9bed7e20 .functor NOT 1, v0000026f9bf4b0c0_0, C4<0>, C4<0>, C4<0>;
L_0000026f9bed7fe0 .functor OR 1, L_0000026f9bed7e20, L_0000026f9bf5a010, C4<0>, C4<0>;
L_0000026f9bed8210 .functor NOT 1, v0000026f9bf4a440_0, C4<0>, C4<0>, C4<0>;
L_0000026f9bed8440 .functor OR 1, L_0000026f9bed7fe0, L_0000026f9bed8210, C4<0>, C4<0>;
v0000026f9bef50d0_0 .net "BRG_clr", 0 0, L_0000026f9bed8440;  alias, 1 drivers
v0000026f9bef4810_0 .net "MSTR", 0 0, v0000026f9bf4b0c0_0;  alias, 1 drivers
v0000026f9bef44f0_0 .var "Reg_write_en", 0 0;
v0000026f9bef5170_0 .var "SPDR_rd_en", 0 0;
v0000026f9bef5df0_0 .var "SPDR_wr_en", 0 0;
v0000026f9bef48b0_0 .net "SPE", 0 0, v0000026f9bf4a440_0;  alias, 1 drivers
v0000026f9bef4950_0 .var "SPIF", 0 0;
v0000026f9bef4c70_0 .net "SS", 0 0, L_0000026f9bf5a010;  alias, 1 drivers
v0000026f9bef4a90_0 .var "Shifter_en", 0 0;
v0000026f9bef5fd0_0 .net *"_ivl_0", 0 0, L_0000026f9bed7e20;  1 drivers
v0000026f9bef49f0_0 .net *"_ivl_2", 0 0, L_0000026f9bed7fe0;  1 drivers
v0000026f9bef5a30_0 .net *"_ivl_4", 0 0, L_0000026f9bed8210;  1 drivers
v0000026f9bef4ef0_0 .net "clk", 0 0, v0000026f9bf597f0_0;  alias, 1 drivers
v0000026f9bef5670_0 .net "control_BaudRate", 0 0, v0000026f9bef5c10_0;  alias, 1 drivers
v0000026f9bef43b0_0 .net "counter", 2 0, v0000026f9bef4bd0_0;  alias, 1 drivers
v0000026f9bef4450_0 .var "counter_enable", 0 0;
v0000026f9bef41d0_0 .var "current_state", 1 0;
v0000026f9bef55d0_0 .var "idle", 0 0;
v0000026f9bef5f30_0 .var "next_state", 1 0;
v0000026f9bef4f90_0 .net "rst", 0 0, v0000026f9bf5a6f0_0;  alias, 1 drivers
v0000026f9bef5e90_0 .var "temp", 0 0;
E_0000026f9beea1f0 .event anyedge, v0000026f9bef41d0_0;
E_0000026f9beea470 .event posedge, v0000026f9bef5850_0;
E_0000026f9beea770 .event anyedge, v0000026f9bef41d0_0, v0000026f9bef4c70_0, v0000026f9bef48b0_0, v0000026f9bef4bd0_0;
S_0000026f9beb7250 .scope module, "u_Master_slave_select" "Master_slave_select" 3 110, 7 2 0, S_0000026f9bec05a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "S_BaudRate";
    .port_info 2 /INPUT 1 "BaudRate";
    .port_info 3 /INPUT 1 "M_Shift_clk";
    .port_info 4 /INPUT 1 "M_Sample_clk";
    .port_info 5 /INPUT 1 "S_Shift_clk";
    .port_info 6 /INPUT 1 "S_Sample_clk";
    .port_info 7 /INPUT 1 "idle";
    .port_info 8 /OUTPUT 1 "M_BaudRate";
    .port_info 9 /OUTPUT 1 "control_BaudRate";
    .port_info 10 /OUTPUT 1 "Shift_clk";
    .port_info 11 /OUTPUT 1 "Sample_clk";
v0000026f9bef4b30_0 .net "BaudRate", 0 0, L_0000026f9bf5a510;  alias, 1 drivers
v0000026f9bef4590_0 .net "MSTR", 0 0, v0000026f9bf4b0c0_0;  alias, 1 drivers
v0000026f9bef4310_0 .var "M_BaudRate", 0 0;
v0000026f9bef5530_0 .net "M_Sample_clk", 0 0, v0000026f9bf4a620_0;  alias, 1 drivers
v0000026f9bef46d0_0 .net "M_Shift_clk", 0 0, v0000026f9bf4b700_0;  alias, 1 drivers
v0000026f9bef5210_0 .net "S_BaudRate", 0 0, v0000026f9bf4be80_0;  alias, 1 drivers
v0000026f9bef5710_0 .net "S_Sample_clk", 0 0, v0000026f9bf4a9e0_0;  alias, 1 drivers
v0000026f9bef5030_0 .net "S_Shift_clk", 0 0, v0000026f9bf4b020_0;  alias, 1 drivers
v0000026f9bef57b0_0 .var "Sample_clk", 0 0;
v0000026f9bef58f0_0 .var "Shift_clk", 0 0;
v0000026f9bef5c10_0 .var "control_BaudRate", 0 0;
v0000026f9bef5ad0_0 .net "idle", 0 0, v0000026f9bef55d0_0;  alias, 1 drivers
E_0000026f9beea830/0 .event anyedge, v0000026f9bef4810_0, v0000026f9bef55d0_0, v0000026f9bef52b0_0, v0000026f9bef4310_0;
E_0000026f9beea830/1 .event anyedge, v0000026f9bef46d0_0, v0000026f9bef5530_0, v0000026f9bef5210_0, v0000026f9bef5030_0;
E_0000026f9beea830/2 .event anyedge, v0000026f9bef5710_0;
E_0000026f9beea830 .event/or E_0000026f9beea830/0, E_0000026f9beea830/1, E_0000026f9beea830/2;
S_0000026f9beb4ae0 .scope module, "u_Port_control_logic" "Port_control_logic" 3 166, 8 2 0, S_0000026f9bec05a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /OUTPUT 1 "Data_in";
L_0000026f9bed7950 .functor NOT 1, v0000026f9bf4b0c0_0, C4<0>, C4<0>, C4<0>;
v0000026f9bef5990_0 .net "Data_in", 0 0, L_0000026f9bf591b0;  alias, 1 drivers
v0000026f9bef5b70_0 .net "Data_out", 0 0, v0000026f9bf4a800_0;  alias, 1 drivers
v0000026f9bef5cb0_0 .net8 "MISO", 0 0, RS_0000026f9befa068;  alias, 2 drivers
v0000026f9bef5d50_0 .net "MOSI", 0 0, L_0000026f9bf58f30;  alias, 1 drivers
v0000026f9bee8970_0 .net "MSTR", 0 0, v0000026f9bf4b0c0_0;  alias, 1 drivers
v0000026f9bee8a10_0 .net "SCK", 0 0, L_0000026f9bf596b0;  alias, 1 drivers
v0000026f9bee7bb0_0 .net "SCK_in", 0 0, L_0000026f9bf59e30;  alias, 1 drivers
v0000026f9bee7cf0_0 .net "SCK_out", 0 0, v0000026f9bf4a1c0_0;  alias, 1 drivers
v0000026f9bee8290_0 .net "SS", 0 0, L_0000026f9bf5a010;  alias, 1 drivers
v0000026f9bee8510_0 .net "SS_master", 0 0, v0000026f9bf58df0_0;  alias, 1 drivers
o0000026f9befa188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000026f9bee7d90_0 name=_ivl_0
o0000026f9befa1b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000026f9bee7ed0_0 name=_ivl_12
o0000026f9befa1e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000026f9bee7e30_0 name=_ivl_16
o0000026f9befa218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000026f9bee7f70_0 name=_ivl_20
v0000026f9bee8150_0 .net *"_ivl_6", 0 0, L_0000026f9bed7950;  1 drivers
o0000026f9befa278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000026f9bee8010_0 name=_ivl_8
L_0000026f9bf58f30 .functor MUXZ 1, o0000026f9befa188, v0000026f9bf4a800_0, v0000026f9bf4b0c0_0, C4<>;
L_0000026f9bf591b0 .functor MUXZ 1, L_0000026f9bf58f30, RS_0000026f9befa068, v0000026f9bf4b0c0_0, C4<>;
L_0000026f9bf5a470 .functor MUXZ 1, o0000026f9befa278, v0000026f9bf4a800_0, L_0000026f9bed7950, C4<>;
L_0000026f9bf5a010 .functor MUXZ 1, o0000026f9befa1b8, v0000026f9bf58df0_0, v0000026f9bf4b0c0_0, C4<>;
L_0000026f9bf596b0 .functor MUXZ 1, o0000026f9befa1e8, v0000026f9bf4a1c0_0, v0000026f9bf4b0c0_0, C4<>;
L_0000026f9bf59e30 .functor MUXZ 1, L_0000026f9bf596b0, o0000026f9befa218, v0000026f9bf4b0c0_0, C4<>;
S_0000026f9beb4c70 .scope module, "u_SCK_control_master" "SCK_control_master" 3 184, 9 2 0, S_0000026f9bec05a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v0000026f9bee80b0_0 .net "CPHA", 0 0, v0000026f9bf4a3a0_0;  alias, 1 drivers
v0000026f9bee83d0_0 .net "CPOL", 0 0, v0000026f9bf4b840_0;  alias, 1 drivers
v0000026f9bf4aee0_0 .net "M_BaudRate", 0 0, v0000026f9bef4310_0;  alias, 1 drivers
v0000026f9bf4a1c0_0 .var "SCK_out", 0 0;
v0000026f9bf4a620_0 .var "Sample_clk", 0 0;
v0000026f9bf4b700_0 .var "Shift_clk", 0 0;
v0000026f9bf4af80_0 .net "idle", 0 0, v0000026f9bef55d0_0;  alias, 1 drivers
E_0000026f9beeafb0 .event anyedge, v0000026f9bef55d0_0, v0000026f9bef4310_0, v0000026f9bee83d0_0, v0000026f9bee80b0_0;
S_0000026f9beaf0f0 .scope module, "u_SCK_control_slave" "SCK_control_slave" 3 100, 10 2 0, S_0000026f9bec05a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SCK_in";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "S_BaudRate";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v0000026f9bf4ab20_0 .net "CPHA", 0 0, v0000026f9bf4a3a0_0;  alias, 1 drivers
v0000026f9bf4ada0_0 .net "CPOL", 0 0, v0000026f9bf4b840_0;  alias, 1 drivers
v0000026f9bf4b980_0 .net "SCK_in", 0 0, L_0000026f9bf59e30;  alias, 1 drivers
v0000026f9bf4be80_0 .var "S_BaudRate", 0 0;
v0000026f9bf4a9e0_0 .var "Sample_clk", 0 0;
v0000026f9bf4b020_0 .var "Shift_clk", 0 0;
v0000026f9bf4b7a0_0 .net "idle", 0 0, v0000026f9bef55d0_0;  alias, 1 drivers
E_0000026f9beeb670/0 .event anyedge, v0000026f9bef55d0_0, v0000026f9bef5210_0, v0000026f9bee83d0_0, v0000026f9bee80b0_0;
E_0000026f9beeb670/1 .event anyedge, v0000026f9bee7bb0_0;
E_0000026f9beeb670 .event/or E_0000026f9beeb670/0, E_0000026f9beeb670/1;
S_0000026f9beaf280 .scope module, "u_SPCR" "SPCR" 3 196, 11 3 0, S_0000026f9bec05a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v0000026f9bf4a3a0_0 .var "CPHA", 0 0;
v0000026f9bf4b840_0 .var "CPOL", 0 0;
v0000026f9bf4a300_0 .var "LSBFE", 0 0;
v0000026f9bf4b0c0_0 .var "MSTR", 0 0;
v0000026f9bf4b660_0 .net "SPCR_in", 7 0, v0000026f9bf4d8f0_0;  alias, 1 drivers
v0000026f9bf4a440_0 .var "SPE", 0 0;
v0000026f9bf4b520_0 .net "clk", 0 0, v0000026f9bf597f0_0;  alias, 1 drivers
v0000026f9bf4b2a0_0 .net "rst", 0 0, v0000026f9bf5a6f0_0;  alias, 1 drivers
S_0000026f9bea90e0 .scope module, "u_SPDR" "SPDR" 3 223, 12 2 0, S_0000026f9bec05a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_0000026f9bed8130 .functor BUFZ 8, v0000026f9bf4a6c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026f9bf4a6c0_0 .var "SPDR", 7 0;
v0000026f9bf4b340_0 .net "SPDR_From_user", 7 0, v0000026f9bf4d990_0;  alias, 1 drivers
v0000026f9bf4bca0_0 .net "SPDR_in", 7 0, v0000026f9bf4a120_0;  alias, 1 drivers
v0000026f9bf4a8a0_0 .net "SPDR_out", 7 0, L_0000026f9bed8130;  alias, 1 drivers
v0000026f9bf4abc0_0 .net "SPDR_rd_en", 0 0, v0000026f9bef5170_0;  alias, 1 drivers
v0000026f9bf4b3e0_0 .net "clk", 0 0, v0000026f9bf597f0_0;  alias, 1 drivers
v0000026f9bf4ac60_0 .net "en", 0 0, v0000026f9bef5df0_0;  alias, 1 drivers
v0000026f9bf4b480_0 .net "rst", 0 0, v0000026f9bf5a6f0_0;  alias, 1 drivers
S_0000026f9bea9270 .scope module, "u_SPIBR" "SPIBR" 3 215, 13 1 0, S_0000026f9bec05a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v0000026f9bf4a940_0 .net "SPIBR_in", 7 0, v0000026f9bf4dc10_0;  alias, 1 drivers
v0000026f9bf4a080_0 .net "SPR", 2 0, L_0000026f9bf59f70;  alias, 1 drivers
v0000026f9bf4b5c0_0 .var "SPR0", 0 0;
v0000026f9bf4ba20_0 .var "SPR1", 0 0;
v0000026f9bf4ae40_0 .var "SPR2", 0 0;
v0000026f9bf4b8e0_0 .net "clk", 0 0, v0000026f9bf597f0_0;  alias, 1 drivers
v0000026f9bf4bac0_0 .net "rst", 0 0, v0000026f9bf5a6f0_0;  alias, 1 drivers
L_0000026f9bf59f70 .concat [ 1 1 1 0], v0000026f9bf4b5c0_0, v0000026f9bf4ba20_0, v0000026f9bf4ae40_0;
S_0000026f9bebef00 .scope module, "u_SPISR" "SPISR" 3 207, 14 3 0, S_0000026f9bec05a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v0000026f9bf4b160_0 .var "SPIF", 0 0;
v0000026f9bf4b200_0 .net "SPISR_in", 0 0, v0000026f9bef4950_0;  alias, 1 drivers
v0000026f9bf4bb60_0 .net "clk", 0 0, v0000026f9bf597f0_0;  alias, 1 drivers
v0000026f9bf4bc00_0 .net "en", 0 0, v0000026f9bef44f0_0;  alias, 1 drivers
v0000026f9bf4a760_0 .net "rst", 0 0, v0000026f9bf5a6f0_0;  alias, 1 drivers
S_0000026f9bebf090 .scope module, "u_Shifter" "Shifter" 3 71, 15 3 0, S_0000026f9bec05a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Sample_clk";
    .port_info 1 /INPUT 1 "Shift_clk";
    .port_info 2 /INPUT 1 "Data_in";
    .port_info 3 /INPUT 1 "shifter_en";
    .port_info 4 /INPUT 1 "SPDR_wr_en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /INPUT 8 "SPDR_in";
    .port_info 7 /OUTPUT 8 "SPDR_out";
    .port_info 8 /OUTPUT 1 "Data_out";
P_0000026f9beeaa30 .param/l "DWIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
v0000026f9bf4aa80_0 .net "Data_in", 0 0, L_0000026f9bf591b0;  alias, 1 drivers
v0000026f9bf4a800_0 .var "Data_out", 0 0;
v0000026f9bf4a580_0 .net "SPDR_in", 7 0, L_0000026f9bed8130;  alias, 1 drivers
v0000026f9bf4a120_0 .var "SPDR_out", 7 0;
v0000026f9bf4ad00_0 .net "SPDR_rd_en", 0 0, v0000026f9bef5170_0;  alias, 1 drivers
v0000026f9bf4bd40_0 .net "SPDR_wr_en", 0 0, v0000026f9bef5df0_0;  alias, 1 drivers
v0000026f9bf4bde0_0 .net "Sample_clk", 0 0, v0000026f9bef57b0_0;  alias, 1 drivers
v0000026f9bf4bf20_0 .net "Shift_clk", 0 0, v0000026f9bef58f0_0;  alias, 1 drivers
v0000026f9bf4a4e0_0 .var "shifter_data", 7 0;
v0000026f9bf4c450_0 .var "shifter_data_reg", 7 0;
v0000026f9bf4c130_0 .net "shifter_en", 0 0, v0000026f9bef4a90_0;  alias, 1 drivers
E_0000026f9beeb930/0 .event anyedge, v0000026f9bef5df0_0, v0000026f9bf4a4e0_0, v0000026f9bf4c450_0, v0000026f9bef5170_0;
E_0000026f9beeb930/1 .event anyedge, v0000026f9bf4a8a0_0;
E_0000026f9beeb930 .event/or E_0000026f9beeb930/0, E_0000026f9beeb930/1;
E_0000026f9beeae30 .event posedge, v0000026f9bef58f0_0;
E_0000026f9beeb430 .event posedge, v0000026f9bef57b0_0;
    .scope S_0000026f9bec8370;
T_0 ;
    %wait E_0000026f9beea730;
    %load/vec4 v0000026f9bef4db0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026f9bef4d10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026f9bef4630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026f9bef4d10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000026f9bef53f0_0;
    %store/vec4 v0000026f9bef4d10_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026f9bebf090;
T_1 ;
    %wait E_0000026f9beeb430;
    %load/vec4 v0000026f9bf4c450_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000026f9bf4aa80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026f9bf4c450_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026f9bebf090;
T_2 ;
    %wait E_0000026f9beeae30;
    %load/vec4 v0000026f9bf4c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000026f9bf4c450_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000026f9bf4a800_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026f9bebf090;
T_3 ;
    %wait E_0000026f9beeb930;
    %load/vec4 v0000026f9bf4bd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000026f9bf4a4e0_0;
    %store/vec4 v0000026f9bf4a120_0, 0, 8;
    %load/vec4 v0000026f9bf4c450_0;
    %store/vec4 v0000026f9bf4a4e0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026f9bf4ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000026f9bf4a580_0;
    %store/vec4 v0000026f9bf4c450_0, 0, 8;
    %load/vec4 v0000026f9bf4a580_0;
    %store/vec4 v0000026f9bf4a4e0_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000026f9bf4a120_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000026f9bf4c450_0;
    %store/vec4 v0000026f9bf4a4e0_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000026f9bf4a120_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026f9bec8500;
T_4 ;
    %wait E_0000026f9bee9d30;
    %load/vec4 v0000026f9bef4770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026f9bef4bd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026f9bef4e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000026f9bef4bd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000026f9bef4bd0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026f9beaf0f0;
T_5 ;
    %wait E_0000026f9beeb670;
    %load/vec4 v0000026f9bf4b7a0_0;
    %nor/r;
    %load/vec4 v0000026f9bf4be80_0;
    %nor/r;
    %and;
    %store/vec4 v0000026f9bf4b020_0, 0, 1;
    %load/vec4 v0000026f9bf4be80_0;
    %store/vec4 v0000026f9bf4a9e0_0, 0, 1;
    %load/vec4 v0000026f9bf4ada0_0;
    %load/vec4 v0000026f9bf4ab20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0000026f9bf4b980_0;
    %store/vec4 v0000026f9bf4be80_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0000026f9bf4b7a0_0;
    %nor/r;
    %load/vec4 v0000026f9bf4b980_0;
    %nor/r;
    %and;
    %store/vec4 v0000026f9bf4be80_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000026f9bf4b980_0;
    %nor/r;
    %store/vec4 v0000026f9bf4be80_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0000026f9bf4b7a0_0;
    %load/vec4 v0000026f9bf4b980_0;
    %or;
    %store/vec4 v0000026f9bf4be80_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026f9beb7250;
T_6 ;
    %wait E_0000026f9beea830;
    %load/vec4 v0000026f9bef4590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000026f9bef5ad0_0;
    %inv;
    %load/vec4 v0000026f9bef4b30_0;
    %inv;
    %and;
    %store/vec4 v0000026f9bef4310_0, 0, 1;
    %load/vec4 v0000026f9bef4310_0;
    %store/vec4 v0000026f9bef5c10_0, 0, 1;
    %load/vec4 v0000026f9bef46d0_0;
    %store/vec4 v0000026f9bef58f0_0, 0, 1;
    %load/vec4 v0000026f9bef5530_0;
    %store/vec4 v0000026f9bef57b0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000026f9bef4590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f9bef4310_0, 0, 1;
    %load/vec4 v0000026f9bef5210_0;
    %store/vec4 v0000026f9bef5c10_0, 0, 1;
    %load/vec4 v0000026f9bef5030_0;
    %store/vec4 v0000026f9bef58f0_0, 0, 1;
    %load/vec4 v0000026f9bef5710_0;
    %store/vec4 v0000026f9bef57b0_0, 0, 1;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026f9beb70c0;
T_7 ;
    %wait E_0000026f9bee9d30;
    %load/vec4 v0000026f9bef4f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026f9bef41d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026f9bef5f30_0;
    %assign/vec4 v0000026f9bef41d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026f9beb70c0;
T_8 ;
    %wait E_0000026f9beea770;
    %load/vec4 v0000026f9bef41d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0000026f9bef4c70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0000026f9bef48b0_0;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026f9bef5f30_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f9bef5f30_0, 0, 2;
T_8.5 ;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000026f9bef43b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026f9bef5f30_0, 0, 2;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026f9bef5f30_0, 0, 2;
T_8.8 ;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f9bef5f30_0, 0, 2;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000026f9beb70c0;
T_9 ;
    %wait E_0000026f9beea470;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f9bef5e90_0, 0;
    %load/vec4 v0000026f9bef41d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000026f9bef5f30_0;
    %assign/vec4 v0000026f9bef41d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000026f9bef41d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0000026f9bef5e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f9bef5e90_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000026f9bef5f30_0;
    %assign/vec4 v0000026f9bef41d0_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026f9beb70c0;
T_10 ;
    %wait E_0000026f9beea1f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f9bef55d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f9bef5170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f9bef5df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f9bef4a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f9bef4950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f9bef44f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f9bef4450_0, 0, 1;
    %load/vec4 v0000026f9bef41d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f9bef55d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f9bef5170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f9bef44f0_0, 0, 1;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f9bef4a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f9bef4450_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f9bef55d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f9bef5df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f9bef4950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f9bef44f0_0, 0, 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026f9beb4c70;
T_11 ;
    %wait E_0000026f9beeafb0;
    %load/vec4 v0000026f9bf4af80_0;
    %nor/r;
    %load/vec4 v0000026f9bf4aee0_0;
    %nor/r;
    %and;
    %store/vec4 v0000026f9bf4b700_0, 0, 1;
    %load/vec4 v0000026f9bf4aee0_0;
    %store/vec4 v0000026f9bf4a620_0, 0, 1;
    %load/vec4 v0000026f9bee83d0_0;
    %load/vec4 v0000026f9bee80b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0000026f9bf4aee0_0;
    %store/vec4 v0000026f9bf4a1c0_0, 0, 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0000026f9bf4af80_0;
    %nor/r;
    %load/vec4 v0000026f9bf4aee0_0;
    %nor/r;
    %and;
    %store/vec4 v0000026f9bf4a1c0_0, 0, 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0000026f9bf4aee0_0;
    %nor/r;
    %store/vec4 v0000026f9bf4a1c0_0, 0, 1;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0000026f9bf4af80_0;
    %load/vec4 v0000026f9bf4aee0_0;
    %or;
    %store/vec4 v0000026f9bf4a1c0_0, 0, 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000026f9beaf280;
T_12 ;
    %wait E_0000026f9beea730;
    %load/vec4 v0000026f9bf4b2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f9bf4a440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f9bf4b0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f9bf4b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f9bf4a3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f9bf4a300_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026f9bf4b660_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000026f9bf4a440_0, 0;
    %load/vec4 v0000026f9bf4b660_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0000026f9bf4b0c0_0, 0;
    %load/vec4 v0000026f9bf4b660_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0000026f9bf4b840_0, 0;
    %load/vec4 v0000026f9bf4b660_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000026f9bf4a3a0_0, 0;
    %load/vec4 v0000026f9bf4b660_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000026f9bf4a300_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026f9bebef00;
T_13 ;
    %wait E_0000026f9beea730;
    %load/vec4 v0000026f9bf4a760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f9bf4b160_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000026f9bf4bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000026f9bf4b200_0;
    %assign/vec4 v0000026f9bf4b160_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000026f9bf4b160_0;
    %assign/vec4 v0000026f9bf4b160_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000026f9bea9270;
T_14 ;
    %wait E_0000026f9beea730;
    %load/vec4 v0000026f9bf4bac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f9bf4b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f9bf4ba20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f9bf4ae40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000026f9bf4a940_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000026f9bf4b5c0_0, 0;
    %load/vec4 v0000026f9bf4a940_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000026f9bf4ba20_0, 0;
    %load/vec4 v0000026f9bf4a940_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000026f9bf4ae40_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000026f9bea90e0;
T_15 ;
    %wait E_0000026f9beea730;
    %load/vec4 v0000026f9bf4b480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026f9bf4a6c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000026f9bf4ac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000026f9bf4bca0_0;
    %assign/vec4 v0000026f9bf4a6c0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000026f9bf4abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0000026f9bf4b340_0;
    %assign/vec4 v0000026f9bf4a6c0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0000026f9bf4a8a0_0;
    %assign/vec4 v0000026f9bf4a6c0_0, 0;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026f9bec0410;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f9bf597f0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0000026f9bec0410;
T_17 ;
    %delay 50, 0;
    %load/vec4 v0000026f9bf597f0_0;
    %inv;
    %store/vec4 v0000026f9bf597f0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026f9bec0410;
T_18 ;
    %vpi_call 2 28 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f9bf5a6f0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f9bf5a6f0_0, 0, 1;
    %pushi/vec4 179, 163, 8;
    %store/vec4 v0000026f9bf4d8f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f9bf58df0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000026f9bf4d990_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000026f9bf4dc10_0, 0, 8;
    %pushi/vec4 243, 163, 8;
    %store/vec4 v0000026f9bf4d8f0_0, 0, 8;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f9bf58df0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000026f9bf4d990_0, 0, 8;
    %delay 8000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./SPI_TOP.v";
    "./../BRG/BRG.v";
    "./../Bit_counter\Bit_counter.v";
    "./../Master_Slave_controller\Master_Slave_controller.v";
    "./../Master_Slave_controller\Master_slave_select.v";
    "./../Port_control_logic\Port_control_logic.v";
    "./../SCK_control\SCK_control_master.v";
    "./../SCK_control\SCK_control_slave.v";
    "./../Registers\SPCR.v";
    "./../Registers\SPDR.v";
    "./../Registers\SPIBR.v";
    "./../Registers\SPISR.v";
    "./../Shifter\Shifter.v";
