# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/new/associative_back_cache.v" \
"../../../../Lab6.srcs/sources_1/new/main_mem.v" \
"../../../../Lab6.srcs/sources_1/new/page_table.v" \
"../../../../Lab6.srcs/sources_1/new/translation_look_aside_buffer.v" \
"../../../../Lab6.srcs/sim_1/new/vm_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
