Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 22 04:13:56 2020
| Host         : DESKTOP-JBI4V78 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xa7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            2 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             162 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              60 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------+------------------+------------------+----------------+
|      Clock Signal      |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+------------------------+------------------+------------------+----------------+
|  counter_clock/desired |                        |                  |                1 |              6 |
|  F1/counter_reg[2]     |                        |                  |                1 |              6 |
|  F1/counter_reg[2]     | led_count              |                  |                2 |             12 |
|  CLOCK_IBUF_BUFG       | num_display[7]_i_1_n_0 |                  |                3 |             16 |
|  CLOCK_IBUF_BUFG       | led[15]_i_1_n_0        |                  |                6 |             32 |
|  CLOCK_IBUF_BUFG       |                        |                  |               22 |            150 |
+------------------------+------------------------+------------------+------------------+----------------+


