<stg><name>dpu_func_Pipeline_FUNC_MONTMUL_LOOP1</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %this_p4_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p4_5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %this_p3_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p3_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %this_p1_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p1_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
newFuncRoot:4 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %addr2_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr2_cast_cast

]]></Node>
<StgValue><ssdm name="addr2_cast_cast_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:6 %itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast

]]></Node>
<StgValue><ssdm name="itr_cast_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %idxprom_i462_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idxprom_i462

]]></Node>
<StgValue><ssdm name="idxprom_i462_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:8 %p_read36 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3

]]></Node>
<StgValue><ssdm name="p_read36"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:9 %p_read25 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2

]]></Node>
<StgValue><ssdm name="p_read25"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:10 %p_read_12 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="6">
<![CDATA[
newFuncRoot:11 %addr2_cast_cast_cast = zext i6 %addr2_cast_cast_read

]]></Node>
<StgValue><ssdm name="addr2_cast_cast_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
newFuncRoot:12 %idxprom_i462_cast = zext i8 %idxprom_i462_read

]]></Node>
<StgValue><ssdm name="idxprom_i462_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i8192 %p_read_12, i8192 %this_p1_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i8192 %p_read25, i8192 %this_p3_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i8192 %p_read36, i8192 %this_p4_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i3 0, i3 %i_38

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.body.i544

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i544:0 %i = load i3 %i_38

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i544:1 %this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i462_cast

]]></Node>
<StgValue><ssdm name="this_pMem_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i544:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i544:3 %icmp_ln181 = icmp_eq  i3 %i, i3 %itr_cast_read

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i544:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i544:5 %i_55 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_55"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i544:6 %br_ln181 = br i1 %icmp_ln181, void %for.body.i544.split, void %for.body.i587.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i544.split:3 %this_pMem_load = load i8 %this_pMem_addr

]]></Node>
<StgValue><ssdm name="this_pMem_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="3">
<![CDATA[
for.body.i544.split:4 %zext_ln184 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i544.split:5 %add_ln184 = add i7 %zext_ln184, i7 %addr2_cast_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="7">
<![CDATA[
for.body.i544.split:6 %idxprom_i495 = zext i7 %add_ln184

]]></Node>
<StgValue><ssdm name="idxprom_i495"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i544.split:7 %this_pMem_addr_11 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i495

]]></Node>
<StgValue><ssdm name="this_pMem_addr_11"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i544.split:8 %this_pMem_load_4 = load i8 %this_pMem_addr_11

]]></Node>
<StgValue><ssdm name="this_pMem_load_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i544.split:23 %store_ln181 = store i3 %i_55, i3 %i_38

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i544.split:0 %this_p4_5_load_1 = load i8192 %this_p4_5

]]></Node>
<StgValue><ssdm name="this_p4_5_load_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i544.split:1 %this_p3_5_load_1 = load i8192 %this_p3_5

]]></Node>
<StgValue><ssdm name="this_p3_5_load_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i544.split:3 %this_pMem_load = load i8 %this_pMem_addr

]]></Node>
<StgValue><ssdm name="this_pMem_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i544.split:8 %this_pMem_load_4 = load i8 %this_pMem_addr_11

]]></Node>
<StgValue><ssdm name="this_pMem_load_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8">
<![CDATA[
for.body.i544.split:9 %call_ret9 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_4, i8192 %this_p3_5_load_1, i8192 %this_p4_5_load_1, i8 2

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0">
<![CDATA[
for.body.i544.split:20 %store_ln181 = store i8192 %this_pMem_load, i8192 %this_p1_5

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i587.loopexit.exitStub:0 %this_p4_5_load = load i8192 %this_p4_5

]]></Node>
<StgValue><ssdm name="this_p4_5_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i587.loopexit.exitStub:1 %this_p3_5_load = load i8192 %this_p3_5

]]></Node>
<StgValue><ssdm name="this_p3_5_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i587.loopexit.exitStub:2 %this_p1_5_load = load i8192 %this_p1_5

]]></Node>
<StgValue><ssdm name="this_p1_5_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
for.body.i587.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_5_out, i8192 %this_p1_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
for.body.i587.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_5_out, i8192 %this_p3_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
for.body.i587.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_5_out, i8192 %this_p4_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
for.body.i587.loopexit.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="46" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8">
<![CDATA[
for.body.i544.split:9 %call_ret9 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_4, i8192 %this_p3_5_load_1, i8192 %this_p4_5_load_1, i8 2

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8192" op_0_bw="16384">
<![CDATA[
for.body.i544.split:10 %this_p3_ret6 = extractvalue i16384 %call_ret9

]]></Node>
<StgValue><ssdm name="this_p3_ret6"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8192" op_0_bw="16384">
<![CDATA[
for.body.i544.split:11 %this_p4_ret5 = extractvalue i16384 %call_ret9

]]></Node>
<StgValue><ssdm name="this_p4_ret5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i544.split:2 %specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln181"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i544.split:12 %add_ln186 = add i7 %zext_ln184, i7 76

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="7">
<![CDATA[
for.body.i544.split:13 %idxprom2_i530 = zext i7 %add_ln186

]]></Node>
<StgValue><ssdm name="idxprom2_i530"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i544.split:14 %this_pMem_addr_12 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i530

]]></Node>
<StgValue><ssdm name="this_pMem_addr_12"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body.i544.split:15 %store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_12, i8192 %this_p3_ret6, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i544.split:16 %add_ln187 = add i7 %zext_ln184, i7 82

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="7">
<![CDATA[
for.body.i544.split:17 %idxprom2_i541 = zext i7 %add_ln187

]]></Node>
<StgValue><ssdm name="idxprom2_i541"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i544.split:18 %this_pMem_addr_13 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i541

]]></Node>
<StgValue><ssdm name="this_pMem_addr_13"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body.i544.split:19 %store_ln90 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_13, i8192 %this_p4_ret5, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i544.split:21 %store_ln181 = store i8192 %this_p3_ret6, i8192 %this_p3_5

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i544.split:22 %store_ln181 = store i8192 %this_p4_ret5, i8192 %this_p4_5

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.body.i544.split:24 %br_ln181 = br void %for.body.i544

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
