============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 21 2024  10:31:48 pm
  Module:                 b15
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                   Pin                              Type       Fanout Load Slew Delay Arrival   
                                                                      (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------
(clock CLK)                                      launch                                     0 R 
InstQueueRd_Addr_reg[3]/CK                                                  100    +0       0 R 
InstQueueRd_Addr_reg[3]/Q                        DFFRX1LVT         49 28.6  164  +143     143 R 
g56624__7410/B                                                                     +0     143   
g56624__7410/Y                                   NOR2X1LVT         10  4.8   57   +52     195 F 
g2__5107/AN                                                                        +0     195   
g2__5107/Y                                       NOR2BX1LVT         8  2.8   26   +26     221 F 
g56516__4733/B                                                                     +0     221   
g56516__4733/Y                                   NAND2XLLVT         1  0.6   12   +13     234 R 
g56462__2883/B0                                                                    +0     234   
g56462__2883/Y                                   OAI211X1LVT        2  0.7   27   +23     258 F 
g56456__7482/A                                                                     +0     258   
g56456__7482/Y                                   MX2X1LVT          44 37.9  190  +131     388 F 
g56452/A                                                                           +0     388   
g56452/Y                                         INVX1LVT          25 15.8  124   +94     482 R 
g56447__2802/B                                                                     +0     482   
g56447__2802/Y                                   NAND2X1LVT         1  1.1   35   +41     524 F 
final_adder_sub_357_67_Y_add_360_67_g792/B                                         +0     524   
final_adder_sub_357_67_Y_add_360_67_g792/CO      ADDFX1LVT          1  0.8   10   +39     562 F 
final_adder_sub_357_67_Y_add_360_67_g791/CI                                        +0     562   
final_adder_sub_357_67_Y_add_360_67_g791/CO      ADDFX1LVT          1  0.8   10   +34     597 F 
final_adder_sub_357_67_Y_add_360_67_g790/CI                                        +0     597   
final_adder_sub_357_67_Y_add_360_67_g790/CO      ADDFX1LVT          1  0.8   10   +34     631 F 
final_adder_sub_357_67_Y_add_360_67_g789/CI                                        +0     631   
final_adder_sub_357_67_Y_add_360_67_g789/CO      ADDFX1LVT          1  0.8   10   +34     665 F 
final_adder_sub_357_67_Y_add_360_67_g788/CI                                        +0     665   
final_adder_sub_357_67_Y_add_360_67_g788/CO      ADDFX1LVT          1  0.8   10   +34     699 F 
final_adder_sub_357_67_Y_add_360_67_g787/CI                                        +0     699   
final_adder_sub_357_67_Y_add_360_67_g787/CO      ADDFX1LVT          1  0.8   10   +34     733 F 
final_adder_sub_357_67_Y_add_360_67_g786/CI                                        +0     733   
final_adder_sub_357_67_Y_add_360_67_g786/CO      ADDFX1LVT          1  0.8   10   +34     767 F 
final_adder_sub_357_67_Y_add_360_67_g785/CI                                        +0     767   
final_adder_sub_357_67_Y_add_360_67_g785/CO      ADDFX1LVT          1  0.8   10   +34     801 F 
final_adder_sub_357_67_Y_add_360_67_g784/CI                                        +0     801   
final_adder_sub_357_67_Y_add_360_67_g784/CO      ADDFX1LVT          1  0.8   13   +34     835 F 
final_adder_sub_357_67_Y_add_360_67_g783/CI                                        +0     835   
final_adder_sub_357_67_Y_add_360_67_g783/CO      ADDFX1LVT          1  0.8   13   +34     870 F 
final_adder_sub_357_67_Y_add_360_67_g782/CI                                        +0     870   
final_adder_sub_357_67_Y_add_360_67_g782/CO      ADDFX1LVT          1  0.8   13   +34     904 F 
final_adder_sub_357_67_Y_add_360_67_g781/CI                                        +0     904   
final_adder_sub_357_67_Y_add_360_67_g781/CO      ADDFX1LVT          1  0.8   13   +34     939 F 
final_adder_sub_357_67_Y_add_360_67_g780/CI                                        +0     939   
final_adder_sub_357_67_Y_add_360_67_g780/CO      ADDFX1LVT          1  0.8   13   +34     973 F 
final_adder_sub_357_67_Y_add_360_67_g779/CI                                        +0     973   
final_adder_sub_357_67_Y_add_360_67_g779/CO      ADDFX1LVT          1  0.8   13   +34    1008 F 
final_adder_sub_357_67_Y_add_360_67_g778/CI                                        +0    1008   
final_adder_sub_357_67_Y_add_360_67_g778/CO      ADDFX1LVT          1  0.8   13   +34    1042 F 
final_adder_sub_357_67_Y_add_360_67_g777/CI                                        +0    1042   
final_adder_sub_357_67_Y_add_360_67_g777/CO      ADDFX1LVT          1  0.8   13   +34    1077 F 
final_adder_sub_357_67_Y_add_360_67_g776/CI                                        +0    1077   
final_adder_sub_357_67_Y_add_360_67_g776/CO      ADDFX1LVT          1  0.8   13   +34    1111 F 
final_adder_sub_357_67_Y_add_360_67_g775/CI                                        +0    1111   
final_adder_sub_357_67_Y_add_360_67_g775/CO      ADDFX1LVT          1  0.8   13   +34    1146 F 
final_adder_sub_357_67_Y_add_360_67_g774/CI                                        +0    1146   
final_adder_sub_357_67_Y_add_360_67_g774/CO      ADDFX1LVT          1  0.8   13   +34    1180 F 
final_adder_sub_357_67_Y_add_360_67_g773/CI                                        +0    1180   
final_adder_sub_357_67_Y_add_360_67_g773/CO      ADDFX1LVT          1  0.8   13   +34    1215 F 
final_adder_sub_357_67_Y_add_360_67_g772/CI                                        +0    1215   
final_adder_sub_357_67_Y_add_360_67_g772/CO      ADDFX1LVT          1  0.8   13   +34    1249 F 
final_adder_sub_357_67_Y_add_360_67_g771/CI                                        +0    1249   
final_adder_sub_357_67_Y_add_360_67_g771/CO      ADDFX1LVT          1  0.8   13   +34    1284 F 
final_adder_sub_357_67_Y_add_360_67_g770/CI                                        +0    1284   
final_adder_sub_357_67_Y_add_360_67_g770/CO      ADDFX1LVT          1  0.8   13   +34    1318 F 
final_adder_sub_357_67_Y_add_360_67_g769/CI                                        +0    1318   
final_adder_sub_357_67_Y_add_360_67_g769/CO      ADDFX1LVT          1  0.8   13   +34    1353 F 
final_adder_sub_357_67_Y_add_360_67_g768/CI                                        +0    1353   
final_adder_sub_357_67_Y_add_360_67_g768/CO      ADDFX1LVT          1  0.8   13   +34    1387 F 
final_adder_sub_357_67_Y_add_360_67_g767/CI                                        +0    1387   
final_adder_sub_357_67_Y_add_360_67_g767/CO      ADDFX1LVT          1  0.8   13   +34    1422 F 
final_adder_sub_357_67_Y_add_360_67_g766/CI                                        +0    1422   
final_adder_sub_357_67_Y_add_360_67_g766/CO      ADDFX1LVT          1  0.8   13   +34    1456 F 
final_adder_sub_357_67_Y_add_360_67_g765/CI                                        +0    1456   
final_adder_sub_357_67_Y_add_360_67_g765/CO      ADDFX1LVT          1  0.8   13   +34    1491 F 
final_adder_sub_357_67_Y_add_360_67_g764/CI                                        +0    1491   
final_adder_sub_357_67_Y_add_360_67_g764/CO      ADDFX1LVT          1  0.8   13   +34    1525 F 
final_adder_sub_357_67_Y_add_360_67_g763/CI                                        +0    1525   
final_adder_sub_357_67_Y_add_360_67_g763/CO      ADDFX1LVT          1  0.8   13   +34    1560 F 
final_adder_sub_357_67_Y_add_360_67_g762/CI                                        +0    1560   
final_adder_sub_357_67_Y_add_360_67_g762/CO      ADDFX1LVT          1  0.6   12   +34    1594 F 
final_adder_sub_357_67_Y_add_360_67_g761/B                                         +0    1594   
final_adder_sub_357_67_Y_add_360_67_g761/Y       XOR2XLLVT          2  0.8    9   +20    1614 F 
g82042__7098/B1                                                                    +0    1614   
g82042__7098/Y                                   AOI22XLLVT         1  0.3   25   +13    1628 R 
g81912__8246/D                                                                     +0    1628   
g81912__8246/Y                                   NAND4XLLVT         1  0.5   32   +25    1653 F 
InstAddrPointer_reg[31]/D                   <<<  SDFFRHQX1LVT                      +0    1653   
InstAddrPointer_reg[31]/CK                       setup                      100   +14    1667 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                      capture                                10000 R 
                                                 uncertainty                      -10    9990 R 
------------------------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8323ps 
Start-point  : InstQueueRd_Addr_reg[3]/CK
End-point    : InstAddrPointer_reg[31]/D

