#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul  7 21:46:55 2025
# Process ID: 20504
# Current directory: Y:/Code/Digital_Design_MCU/ALU_stu_18
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15560 Y:\Code\Digital_Design_MCU\ALU_stu_18\ALU_stu_18.xpr
# Log file: Y:/Code/Digital_Design_MCU/ALU_stu_18/vivado.log
# Journal file: Y:/Code/Digital_Design_MCU/ALU_stu_18\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ALU_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'Y:/Code/Digital_Design_MCU/ALU_gate/rtl/cla4.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 956.793 ; gain = 217.707
update_compile_order -fileset sources_1
add_files -norecurse {Y:/Code/Digital_Design_MCU/ALU_gate/rtl/pre_adder_32.v Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ALU_top_preadder.v}
WARNING: [filemgmt 56-12] File 'Y:/Code/Digital_Design_MCU/ALU_gate/rtl/pre_adder_32.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse Y:/Code/Digital_Design_MCU/ALU_gate/rtl/pre_adder_32.v
WARNING: [filemgmt 56-12] File 'Y:/Code/Digital_Design_MCU/ALU_gate/rtl/pre_adder_32.v' cannot be added to the project because it already exists in the project, skipping this file
set_property is_enabled true [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/pre_adder_32.v]
update_compile_order -fileset sources_1
reset_run synth_1
reset_run test_vector_rom_synth_1
reset_run test_flags_and_result_rom_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_vector_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_flags_and_result_rom'...
[Mon Jul  7 21:51:11 2025] Launched test_vector_rom_synth_1, test_flags_and_result_rom_synth_1, synth_1...
Run output will be captured here:
test_vector_rom_synth_1: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/test_vector_rom_synth_1/runme.log
test_flags_and_result_rom_synth_1: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/test_flags_and_result_rom_synth_1/runme.log
synth_1: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
[Mon Jul  7 21:51:12 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Jul  7 21:53:07 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
[Mon Jul  7 21:53:07 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {25.000} CONFIG.CLKOUT1_JITTER {159.371} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips sys_clk]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sys_clk'...
catch { config_ip_cache -export [get_ips -all sys_clk] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -no_script -sync -force -quiet
reset_run sys_clk_synth_1
launch_runs -jobs 12 sys_clk_synth_1
[Mon Jul  7 21:57:55 2025] Launched sys_clk_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/sys_clk_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Jul  7 21:58:56 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
[Mon Jul  7 21:58:56 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1377.887 ; gain = 15.555
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75F4FA
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-07 22:02:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-07 22:02:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-07 22:02:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-07 22:03:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-07 22:03:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-07 22:03:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-07 22:03:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-07 22:03:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75F4FA
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 23:46:22 2025...
