Analysis & Synthesis report for DE10Nano_AudioMini_System
Sun May  8 08:11:04 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 16. State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 17. State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 18. State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|state
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for Top-level Entity: |DE10Nano_AudioMini_System
 27. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 28. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 29. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 30. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 31. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 32. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 33. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 34. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 35. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 36. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 37. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 38. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 39. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 40. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 41. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 42. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 43. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 44. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 45. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 46. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 47. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 48. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 49. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 50. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 51. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 52. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux
 53. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux_001
 54. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 55. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux:rsp_demux
 56. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 57. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 58. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 59. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 66. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 67. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 70. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 71. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 72. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 73. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 74. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 75. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 76. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 77. Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 78. Source assignments for soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0t12:auto_generated
 79. Source assignments for soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1|altsyncram:ram_rtl_0|altsyncram_0t12:auto_generated
 80. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1
 81. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2
 82. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2
 83. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left
 84. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right
 85. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_bclk
 86. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_lrclk
 87. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i
 88. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller
 89. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 90. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 91. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps
 92. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 93. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 94. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 95. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 96. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 97. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 98. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 99. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
100. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
101. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
102. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
103. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
104. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
105. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
106. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
107. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
108. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
109. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
110. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
111. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
112. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
113. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
114. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
115. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
116. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
117. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
118. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
119. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
120. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
121. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
122. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
123. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
124. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
125. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
126. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
127. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
128. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
129. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
130. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
131. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
132. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
133. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
134. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
135. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
136. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
137. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
138. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
139. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
140. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master
141. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
142. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
143. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
144. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
145. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
146. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
147. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
148. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
149. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
150. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
151. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
152. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
153. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
154. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
155. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
156. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
157. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
158. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo
159. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p
160. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b
161. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto
162. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
163. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller
164. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
165. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
166. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator
167. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator
168. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator
169. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator
170. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator
171. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent
172. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
173. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent
174. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent
175. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor
176. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo
177. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo
178. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent
179. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
180. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo
181. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo
182. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent
183. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
184. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo
185. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo
186. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent
187. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
188. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo
189. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo
190. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router|soc_system_passthrough_mm_interconnect_0_router_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router_001|soc_system_passthrough_mm_interconnect_0_router_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_002:router_002|soc_system_passthrough_mm_interconnect_0_router_002_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_003:router_003|soc_system_passthrough_mm_interconnect_0_router_003_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_004:router_004|soc_system_passthrough_mm_interconnect_0_router_004_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_004:router_005|soc_system_passthrough_mm_interconnect_0_router_004_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_003:router_006|soc_system_passthrough_mm_interconnect_0_router_003_default_decode:the_default_decode
197. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter
198. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter
199. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter
200. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter
201. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
202. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
203. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
204. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
205. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
206. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
207. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
208. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
209. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
210. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
211. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
212. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
213. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
214. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
215. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
216. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
217. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter
218. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
219. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
220. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
221. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
222. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
223. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
224. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
225. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
226. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
227. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
228. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
229. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
230. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
231. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
232. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
233. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
234. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter
235. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
236. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
237. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
238. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
239. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
240. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
241. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
242. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
243. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
244. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
245. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
246. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
247. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
248. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
249. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
250. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
251. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter
252. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
253. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
254. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
255. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
256. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
257. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
258. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
259. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
260. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
261. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
262. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
263. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
264. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
265. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
266. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
267. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
268. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
269. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
270. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
271. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
272. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
273. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
274. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
275. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
276. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
277. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
278. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
279. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
280. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
281. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
282. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
283. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
284. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
285. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
286. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
287. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
288. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
289. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
290. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
291. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
292. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
293. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
294. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
295. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
296. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
297. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
298. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
299. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
300. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
301. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
302. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
303. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
304. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
305. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
306. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
307. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
308. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
309. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
310. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller
311. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller
312. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
313. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
314. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001
315. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001|altera_reset_controller:rst_controller
316. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002
317. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002
318. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
319. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
320. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003
321. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002
322. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
323. Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
324. Parameter Settings for Inferred Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
325. Parameter Settings for Inferred Entity Instance: soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|altsyncram:ram_rtl_0
326. Parameter Settings for Inferred Entity Instance: soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1|altsyncram:ram_rtl_0
327. altsyncram Parameter Settings by Entity Instance
328. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003"
329. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002"
330. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002"
331. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001|altera_reset_controller:rst_controller"
332. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001"
333. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
334. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller"
335. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller"
336. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
337. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
338. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
339. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
340. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
341. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
342. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
343. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
344. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
345. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
346. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
347. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
348. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
349. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
350. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
351. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
352. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
353. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
354. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
355. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_004:router_004|soc_system_passthrough_mm_interconnect_0_router_004_default_decode:the_default_decode"
356. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_003:router_003|soc_system_passthrough_mm_interconnect_0_router_003_default_decode:the_default_decode"
357. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_002:router_002|soc_system_passthrough_mm_interconnect_0_router_002_default_decode:the_default_decode"
358. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router|soc_system_passthrough_mm_interconnect_0_router_default_decode:the_default_decode"
359. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo"
360. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo"
361. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent"
362. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo"
363. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo"
364. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent"
365. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo"
366. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo"
367. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent"
368. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo"
369. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo"
370. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent"
371. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent"
372. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
373. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent"
374. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator"
375. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator"
376. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator"
377. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator"
378. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator"
379. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller"
380. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo"
381. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
382. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
383. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
384. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
385. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
386. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
387. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
388. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
389. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
390. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
391. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
392. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master"
393. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
394. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
395. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
396. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
397. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
398. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
399. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
400. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
401. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
402. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
403. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
404. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
405. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
406. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
407. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
408. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
409. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
410. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
411. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
412. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
413. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
414. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
415. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
416. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
417. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
418. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
419. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
420. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
421. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
422. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
423. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
424. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
425. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
426. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
427. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
428. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
429. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst"
430. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
431. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller"
432. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i"
433. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll"
434. Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2"
435. Port Connectivity Checks: "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2"
436. Port Connectivity Checks: "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1"
437. Port Connectivity Checks: "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift"
438. Port Connectivity Checks: "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|ast2lr:u_ast2lr"
439. Port Connectivity Checks: "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0"
440. Port Connectivity Checks: "soc_system_passthrough:u0"
441. Post-Synthesis Netlist Statistics for Top Partition
442. Post-Synthesis Netlist Statistics for Partition soc_system_passthrough_hps_hps_io_border:border
443. Elapsed Time Per Partition
444. Analysis & Synthesis Messages
445. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                  ;
+---------------------------------+-------------------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May  8 08:11:04 2022                       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition ;
; Revision Name                   ; DE10Nano_AudioMini_System                                   ;
; Top-level Entity Name           ; de10nano_audiomini_system                                   ;
; Family                          ; Cyclone V                                                   ;
; Logic utilization (in ALMs)     ; N/A                                                         ;
; Total registers                 ; 2557                                                        ;
; Total pins                      ; 230                                                         ;
; Total virtual pins              ; 0                                                           ;
; Total block memory bits         ; 49,664                                                      ;
; Total DSP Blocks                ; 3                                                           ;
; Total HSSI RX PCSs              ; 0                                                           ;
; Total HSSI PMA RX Deserializers ; 0                                                           ;
; Total HSSI TX PCSs              ; 0                                                           ;
; Total HSSI PMA TX Serializers   ; 0                                                           ;
; Total PLLs                      ; 1                                                           ;
; Total DLLs                      ; 1                                                           ;
+---------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                           ;
+---------------------------------------------------------------------------------+---------------------------+---------------------------+
; Option                                                                          ; Setting                   ; Default Value             ;
+---------------------------------------------------------------------------------+---------------------------+---------------------------+
; Device                                                                          ; 5CSEBA6U23I7              ;                           ;
; Top-level entity name                                                           ; DE10Nano_AudioMini_System ; DE10Nano_AudioMini_System ;
; Family name                                                                     ; Cyclone V                 ; Cyclone V                 ;
; Use smart compilation                                                           ; Off                       ; Off                       ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                        ; On                        ;
; Enable compact report table                                                     ; Off                       ; Off                       ;
; Restructure Multiplexers                                                        ; Auto                      ; Auto                      ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                       ; Off                       ;
; Create Debugging Nodes for IP Cores                                             ; Off                       ; Off                       ;
; Preserve fewer node names                                                       ; On                        ; On                        ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                    ; Enable                    ;
; Verilog Version                                                                 ; Verilog_2001              ; Verilog_2001              ;
; VHDL Version                                                                    ; VHDL_1993                 ; VHDL_1993                 ;
; State Machine Processing                                                        ; Auto                      ; Auto                      ;
; Safe State Machine                                                              ; Off                       ; Off                       ;
; Extract Verilog State Machines                                                  ; On                        ; On                        ;
; Extract VHDL State Machines                                                     ; On                        ; On                        ;
; Ignore Verilog initial constructs                                               ; Off                       ; Off                       ;
; Iteration limit for constant Verilog loops                                      ; 5000                      ; 5000                      ;
; Iteration limit for non-constant Verilog loops                                  ; 250                       ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                        ; On                        ;
; Infer RAMs from Raw Logic                                                       ; On                        ; On                        ;
; Parallel Synthesis                                                              ; On                        ; On                        ;
; DSP Block Balancing                                                             ; Auto                      ; Auto                      ;
; NOT Gate Push-Back                                                              ; On                        ; On                        ;
; Power-Up Don't Care                                                             ; On                        ; On                        ;
; Remove Redundant Logic Cells                                                    ; Off                       ; Off                       ;
; Remove Duplicate Registers                                                      ; On                        ; On                        ;
; Ignore CARRY Buffers                                                            ; Off                       ; Off                       ;
; Ignore CASCADE Buffers                                                          ; Off                       ; Off                       ;
; Ignore GLOBAL Buffers                                                           ; Off                       ; Off                       ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                       ; Off                       ;
; Ignore LCELL Buffers                                                            ; Off                       ; Off                       ;
; Ignore SOFT Buffers                                                             ; On                        ; On                        ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                       ; Off                       ;
; Optimization Technique                                                          ; Balanced                  ; Balanced                  ;
; Carry Chain Length                                                              ; 70                        ; 70                        ;
; Auto Carry Chains                                                               ; On                        ; On                        ;
; Auto Open-Drain Pins                                                            ; On                        ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                       ; Off                       ;
; Auto ROM Replacement                                                            ; On                        ; On                        ;
; Auto RAM Replacement                                                            ; On                        ; On                        ;
; Auto DSP Block Replacement                                                      ; On                        ; On                        ;
; Auto Shift Register Replacement                                                 ; Auto                      ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                      ; Auto                      ;
; Auto Clock Enable Replacement                                                   ; On                        ; On                        ;
; Strict RAM Replacement                                                          ; Off                       ; Off                       ;
; Allow Synchronous Control Signals                                               ; On                        ; On                        ;
; Force Use of Synchronous Clear Signals                                          ; Off                       ; Off                       ;
; Auto Resource Sharing                                                           ; Off                       ; Off                       ;
; Allow Any RAM Size For Recognition                                              ; Off                       ; Off                       ;
; Allow Any ROM Size For Recognition                                              ; Off                       ; Off                       ;
; Allow Any Shift Register Size For Recognition                                   ; Off                       ; Off                       ;
; Use LogicLock Constraints during Resource Balancing                             ; On                        ; On                        ;
; Ignore translate_off and synthesis_off directives                               ; Off                       ; Off                       ;
; Timing-Driven Synthesis                                                         ; On                        ; On                        ;
; Report Parameter Settings                                                       ; On                        ; On                        ;
; Report Source Assignments                                                       ; On                        ; On                        ;
; Report Connectivity Checks                                                      ; On                        ; On                        ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                       ; Off                       ;
; Synchronization Register Chain Length                                           ; 3                         ; 3                         ;
; Power Optimization During Synthesis                                             ; Normal compilation        ; Normal compilation        ;
; HDL message level                                                               ; Level2                    ; Level2                    ;
; Suppress Register Optimization Related Messages                                 ; Off                       ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                      ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                      ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                       ; 100                       ;
; Clock MUX Protection                                                            ; On                        ; On                        ;
; Auto Gated Clock Conversion                                                     ; Off                       ; Off                       ;
; Block Design Naming                                                             ; Auto                      ; Auto                      ;
; SDC constraint protection                                                       ; Off                       ; Off                       ;
; Synthesis Effort                                                                ; Auto                      ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                        ; On                        ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                       ; Off                       ;
; Analysis & Synthesis Message Level                                              ; Medium                    ; Medium                    ;
; Disable Register Merging Across Hierarchies                                     ; Auto                      ; Auto                      ;
; Resource Aware Inference For Block RAM                                          ; On                        ; On                        ;
; Automatic Parallel Synthesis                                                    ; On                        ; On                        ;
; Partial Reconfiguration Bitstream ID                                            ; Off                       ; Off                       ;
+---------------------------------------------------------------------------------+---------------------------+---------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; File Name with User-Entered Path                                                                                          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                                                                                                   ; Library                ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; soc_system_passthrough/synthesis/soc_system_passthrough.vhd                                                               ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd                                                               ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd                                                ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd                                                ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd                                            ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd                                            ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_reset_controller.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_controller.v                                                     ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v                                                   ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v                                    ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v                  ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Megafunction                                          ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                    ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v                                              ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v                                              ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v                                               ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv                       ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv                                                   ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv                           ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_003.sv                     ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv                     ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv                         ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv                       ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv                           ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv                     ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv                         ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv                                                ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                           ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv                                            ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv                                              ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v                                                       ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv                        ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv                        ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv                        ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv                            ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv                                                  ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                           ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv                                                 ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv                                                ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv                                             ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv                                            ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v                                            ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v                                          ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv                             ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv                             ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v                                             ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                           ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                           ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv                              ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v                                             ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v                                                    ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v                                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v                                                        ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v                                                       ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v                                               ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v                                              ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v                                                  ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v                                           ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/hps_sdram.v                                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v                                                                   ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                                 ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                          ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                            ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                                 ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv                                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv                                                               ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                         ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                               ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                                ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                        ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                       ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                           ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                                   ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv                                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv                                                              ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv                                   ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv                                 ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_de10_leds.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_de10_leds.v                                            ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd                                   ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v                                      ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd                                   ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v        ; yes             ; User Verilog HDL File                                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v        ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd                                                     ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd                                                     ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl                                                          ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl                                                          ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl                                                          ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl                                                          ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/delay_signal.vhd                                                              ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/delay_signal.vhd                                                              ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd                                                       ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd                                                       ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd                                                       ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd                                                       ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/ast2lr.vhd                                                                    ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/ast2lr.vhd                                                                    ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/lr2ast.vhd                                                                    ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/lr2ast.vhd                                                                    ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/modimpl_ntwk.vhd                                                              ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/modimpl_ntwk.vhd                                                              ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/modimpl_ntwk_block.vhd                                                        ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/modimpl_ntwk_block.vhd                                                        ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/modimpl_ntwk_block1.vhd                                                       ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/modimpl_ntwk_block1.vhd                                                       ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/pitchShift.vhd                                                                ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd                                                                ; soc_system_passthrough ;
; soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd                                                             ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd                                                             ; soc_system_passthrough ;
; DE10Nano_AudioMini_System.vhd                                                                                             ; yes             ; User VHDL File                                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd                                                                                             ;                        ;
; altera_pll.v                                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                                                                                            ;                        ;
; altddio_out.tdf                                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                                                                                                         ;                        ;
; aglobal211.inc                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                                                                                                                                          ;                        ;
; stratix_ddio.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                                                                                                        ;                        ;
; cyclone_ddio.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                                                                                                        ;                        ;
; lpm_mux.inc                                                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                                                             ;                        ;
; stratix_lcell.inc                                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                                                                                                       ;                        ;
; db/ddio_out_uqe.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ddio_out_uqe.tdf                                                                                                       ;                        ;
; sld_virtual_jtag_basic.v                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                                                                ;                        ;
; sld_jtag_endpoint_adapter.vhd                                                                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                                                           ;                        ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                         ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                                       ;                        ;
; altera_std_synchronizer.v                                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                                                                               ;                        ;
; sld_hub.vhd                                                                                                               ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                                                             ; altera_sld             ;
; db/ip/sld8e4e3dd7/alt_sld_fab.v                                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/alt_sld_fab.v                                                                                           ; alt_sld_fab            ;
; db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab.v                                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab.v                                                                    ; alt_sld_fab            ;
; db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                             ; alt_sld_fab            ;
; db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                          ; alt_sld_fab            ;
; db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                        ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                        ; alt_sld_fab            ;
; db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                          ; alt_sld_fab            ;
; sld_jtag_hub.vhd                                                                                                          ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                                                        ;                        ;
; sld_rom_sr.vhd                                                                                                            ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                                                          ;                        ;
; altsyncram.tdf                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                                                          ;                        ;
; stratix_ram_block.inc                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                                                                   ;                        ;
; lpm_decode.inc                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                                                          ;                        ;
; a_rdenreg.inc                                                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                                                           ;                        ;
; altrom.inc                                                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                                                              ;                        ;
; altram.inc                                                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                                                              ;                        ;
; altdpram.inc                                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                                                            ;                        ;
; db/altsyncram_g0n1.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/altsyncram_g0n1.tdf                                                                                                    ;                        ;
; db/altsyncram_0t12.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/altsyncram_0t12.tdf                                                                                                    ;                        ;
; db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic_8f63bd52.hdl.mif                                                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic_8f63bd52.hdl.mif                                                    ;                        ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1447                                                                                                                                                                                                                        ;
;                                             ;                                                                                                                                                                                                                             ;
; Combinational ALUT usage for logic          ; 1958                                                                                                                                                                                                                        ;
;     -- 7 input functions                    ; 19                                                                                                                                                                                                                          ;
;     -- 6 input functions                    ; 319                                                                                                                                                                                                                         ;
;     -- 5 input functions                    ; 332                                                                                                                                                                                                                         ;
;     -- 4 input functions                    ; 500                                                                                                                                                                                                                         ;
;     -- <=3 input functions                  ; 788                                                                                                                                                                                                                         ;
;                                             ;                                                                                                                                                                                                                             ;
; Dedicated logic registers                   ; 2371                                                                                                                                                                                                                        ;
;                                             ;                                                                                                                                                                                                                             ;
; I/O pins                                    ; 230                                                                                                                                                                                                                         ;
; I/O registers                               ; 186                                                                                                                                                                                                                         ;
; Total MLAB memory bits                      ; 0                                                                                                                                                                                                                           ;
; Total block memory bits                     ; 49664                                                                                                                                                                                                                       ;
;                                             ;                                                                                                                                                                                                                             ;
; Total DSP Blocks                            ; 3                                                                                                                                                                                                                           ;
;                                             ;                                                                                                                                                                                                                             ;
; Total PLLs                                  ; 1                                                                                                                                                                                                                           ;
;     -- PLLs                                 ; 1                                                                                                                                                                                                                           ;
;                                             ;                                                                                                                                                                                                                             ;
; Total DLLs                                  ; 1                                                                                                                                                                                                                           ;
; Maximum fan-out node                        ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1084                                                                                                                                                                                                                        ;
; Total fan-out                               ; 19501                                                                                                                                                                                                                       ;
; Average fan-out                             ; 3.46                                                                                                                                                                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                                          ; Library Name           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+
; |de10nano_audiomini_system                                                                                                              ; 1958 (2)            ; 2371 (0)                  ; 49664             ; 3          ; 230  ; 0            ; |de10nano_audiomini_system                                                                                                                                                                                                                                                                                                                                                                                            ; de10nano_audiomini_system                                            ; work                   ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                              ; altera_sld             ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                          ; altera_sld             ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                        ; alt_sld_fab                                                          ; alt_sld_fab            ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab                                              ; alt_sld_fab            ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                                    ; alt_sld_fab            ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (57)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                           ; sld_jtag_hub                                                         ; work                   ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                   ; sld_rom_sr                                                           ; work                   ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                 ; sld_shadow_jsm                                                       ; altera_sld             ;
;    |soc_system_passthrough:u0|                                                                                                          ; 1862 (0)            ; 2294 (0)                  ; 49664             ; 3          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_passthrough                                               ; soc_system_passthrough ;
;       |pitchshiftprocessor:pitch_shift_0|                                                                                               ; 294 (53)            ; 457 (74)                  ; 49152             ; 3          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0                                                                                                                                                                                                                                                                                                                                ; pitchshiftprocessor                                                  ; soc_system_passthrough ;
;          |ast2lr:u_ast2lr|                                                                                                              ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|ast2lr:u_ast2lr                                                                                                                                                                                                                                                                                                                ; ast2lr                                                               ; soc_system_passthrough ;
;          |lr2ast:u_lr2ast|                                                                                                              ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|lr2ast:u_lr2ast                                                                                                                                                                                                                                                                                                                ; lr2ast                                                               ; soc_system_passthrough ;
;          |pitchShift:u_pitchShift|                                                                                                      ; 240 (220)           ; 333 (320)                 ; 49152             ; 3          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift                                                                                                                                                                                                                                                                                                        ; pitchShift                                                           ; soc_system_passthrough ;
;             |DualPortRAM_generic:u_ringbuffer1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1                                                                                                                                                                                                                                                                      ; DualPortRAM_generic                                                  ; soc_system_passthrough ;
;                |altsyncram:ram_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                 ; altsyncram                                                           ; work                   ;
;                   |altsyncram_0t12:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1|altsyncram:ram_rtl_0|altsyncram_0t12:auto_generated                                                                                                                                                                                                                  ; altsyncram_0t12                                                      ; work                   ;
;             |DualPortRAM_generic:u_ringbuffer2|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2                                                                                                                                                                                                                                                                      ; DualPortRAM_generic                                                  ; soc_system_passthrough ;
;                |altsyncram:ram_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                 ; altsyncram                                                           ; work                   ;
;                   |altsyncram_0t12:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0t12:auto_generated                                                                                                                                                                                                                  ; altsyncram_0t12                                                      ; work                   ;
;             |pitchShift_tc:u_pitchShift_tc|                                                                                             ; 20 (20)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|pitchShift_tc:u_pitchShift_tc                                                                                                                                                                                                                                                                          ; pitchShift_tc                                                        ; soc_system_passthrough ;
;       |soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|                                                                        ; 12 (0)              ; 182 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem                                                                                                                                                                                                                                                                                                         ; soc_system_passthrough_ad1939_subsystem                              ; soc_system_passthrough ;
;          |ad1939_hps_audio_mini:ad1939_audio_mini|                                                                                      ; 12 (8)              ; 179 (83)                  ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini                                                                                                                                                                                                                                                                 ; ad1939_hps_audio_mini                                                ; soc_system_passthrough ;
;             |delay_signal:delay_dac_bclk|                                                                                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_bclk                                                                                                                                                                                                                                     ; delay_signal                                                         ; soc_system_passthrough ;
;             |delay_signal:delay_dac_lrclk|                                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_lrclk                                                                                                                                                                                                                                    ; delay_signal                                                         ; soc_system_passthrough ;
;             |parallel2serial:p2s_dac1_left|                                                                                             ; 2 (2)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left                                                                                                                                                                                                                                   ; parallel2serial                                                      ; soc_system_passthrough ;
;             |parallel2serial:p2s_dac1_right|                                                                                            ; 2 (2)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right                                                                                                                                                                                                                                  ; parallel2serial                                                      ; soc_system_passthrough ;
;             |serial2parallel:s2p_adc2|                                                                                                  ; 0 (0)               ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2                                                                                                                                                                                                                                        ; serial2parallel                                                      ; soc_system_passthrough ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; altera_reset_controller                                              ; soc_system_passthrough ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                       ; altera_reset_synchronizer                                            ; soc_system_passthrough ;
;          |soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll                                                                                                                                                                                                       ; soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll ; soc_system_passthrough ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i                                                                                                                                                                               ; altera_pll                                                           ; work                   ;
;       |soc_system_passthrough_audio_mini_leds:audio_mini_leds|                                                                          ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_audio_mini_leds:audio_mini_leds                                                                                                                                                                                                                                                                                                           ; soc_system_passthrough_audio_mini_leds                               ; soc_system_passthrough ;
;       |soc_system_passthrough_de10_leds:de10_leds|                                                                                      ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_de10_leds:de10_leds                                                                                                                                                                                                                                                                                                                       ; soc_system_passthrough_de10_leds                                     ; soc_system_passthrough ;
;       |soc_system_passthrough_hps:hps|                                                                                                  ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps                                                                                                                                                                                                                                                                                                                                   ; soc_system_passthrough_hps                                           ; soc_system_passthrough ;
;          |soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                        ; soc_system_passthrough_hps_fpga_interfaces                           ; soc_system_passthrough ;
;          |soc_system_passthrough_hps_hps_io:hps_io|                                                                                     ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                          ; soc_system_passthrough_hps_hps_io                                    ; soc_system_passthrough ;
;             |soc_system_passthrough_hps_hps_io_border:border|                                                                           ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_passthrough_hps_hps_io_border                             ; soc_system_passthrough ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                                            ; soc_system_passthrough ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                                           ; soc_system_passthrough ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev                    ; soc_system_passthrough ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                                           ; soc_system_passthrough ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                                         ; soc_system_passthrough ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                                         ; soc_system_passthrough ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                                        ; soc_system_passthrough ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads                                  ; soc_system_passthrough ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                                          ; work                   ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                                         ; work                   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                                    ; soc_system_passthrough ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                                            ; soc_system_passthrough ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                                            ; soc_system_passthrough ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                                            ; soc_system_passthrough ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                                            ; soc_system_passthrough ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                                ; soc_system_passthrough ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                          ; soc_system_passthrough ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                                ; soc_system_passthrough ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                          ; soc_system_passthrough ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                                ; soc_system_passthrough ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                          ; soc_system_passthrough ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                                ; soc_system_passthrough ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                          ; soc_system_passthrough ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                                        ; soc_system_passthrough ;
;       |soc_system_passthrough_jtag_master:jtag_master|                                                                                  ; 523 (0)             ; 436 (0)                   ; 512               ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master                                                                                                                                                                                                                                                                                                                   ; soc_system_passthrough_jtag_master                                   ; soc_system_passthrough ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 179 (0)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                         ; altera_avalon_packets_to_master                                      ; soc_system_passthrough ;
;             |packets_to_master:p2m|                                                                                                     ; 179 (179)           ; 119 (119)                 ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                   ; packets_to_master                                                    ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                                                           ; work                   ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_g0n1                                                      ; work                   ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                             ; altera_avalon_st_bytes_to_packets                                    ; soc_system_passthrough ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 280 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                  ; altera_avalon_st_jtag_interface                                      ; soc_system_passthrough ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 277 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                ; altera_jtag_dc_streaming                                             ; soc_system_passthrough ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                    ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                        ; altera_avalon_st_pipeline_base                                       ; soc_system_passthrough ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                               ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                               ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                         ; altera_jtag_src_crosser                                              ; soc_system_passthrough ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                              ; altera_jtag_control_signal_crosser                                   ; soc_system_passthrough ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                         ; altera_std_synchronizer                                              ; work                   ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 267 (261)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                           ; altera_jtag_streaming                                                ; soc_system_passthrough ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                              ; altera_avalon_st_idle_inserter                                       ; soc_system_passthrough ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                ; altera_avalon_st_idle_remover                                        ; soc_system_passthrough ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                  ; altera_std_synchronizer                                              ; work                   ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                         ; altera_std_synchronizer                                              ; work                   ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                 ; altera_std_synchronizer                                              ; work                   ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                      ; altera_std_synchronizer                                              ; work                   ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                           ; altera_std_synchronizer                                              ; work                   ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                        ; altera_jtag_sld_node                                                 ; soc_system_passthrough ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                      ; sld_virtual_jtag_basic                                               ; work                   ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 26 (26)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                             ; altera_avalon_st_packets_to_bytes                                    ; soc_system_passthrough ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                            ; altera_reset_controller                                              ; soc_system_passthrough ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                            ; soc_system_passthrough ;
;       |soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|                                                                      ; 1017 (0)            ; 1162 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                       ; soc_system_passthrough_mm_interconnect_0                             ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|                                                                    ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|                                                                      ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|                                                                          ; 14 (14)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|                                                                            ; 28 (28)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|                                                               ; 55 (55)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|                                                                 ; 28 (28)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|                                                               ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|                                                                 ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                             ; soc_system_passthrough ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 76 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 7 (0)               ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                             ; soc_system_passthrough ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7 (7)               ; 90 (86)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                             ; soc_system_passthrough ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 32 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 4 (0)               ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                             ; soc_system_passthrough ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 96 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                             ; soc_system_passthrough ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser                             ; soc_system_passthrough ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 124 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;          |altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|                                                                      ; 84 (51)             ; 12 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                               ; altera_merlin_axi_master_ni                                          ; soc_system_passthrough ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 33 (33)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                         ; altera_merlin_address_alignment                                      ; soc_system_passthrough ;
;          |altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|                                                                 ; 67 (0)              ; 62 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                                          ; soc_system_passthrough ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 67 (66)             ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                                     ; soc_system_passthrough ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                    ; altera_merlin_address_alignment                                      ; soc_system_passthrough ;
;          |altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|                                                                       ; 70 (0)              ; 69 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                                          ; soc_system_passthrough ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 70 (69)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                                     ; soc_system_passthrough ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                          ; altera_merlin_address_alignment                                      ; soc_system_passthrough ;
;          |altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|                                                            ; 78 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                                          ; soc_system_passthrough ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 78 (77)             ; 87 (87)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                                     ; soc_system_passthrough ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                               ; altera_merlin_address_alignment                                      ; soc_system_passthrough ;
;          |altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|                                                            ; 44 (0)              ; 48 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                                          ; soc_system_passthrough ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 44 (43)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                                     ; soc_system_passthrough ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                               ; altera_merlin_address_alignment                                      ; soc_system_passthrough ;
;          |altera_merlin_master_agent:jtag_master_master_agent|                                                                          ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                                           ; soc_system_passthrough ;
;          |altera_merlin_slave_agent:audio_mini_leds_s1_agent|                                                                           ; 24 (8)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                            ; soc_system_passthrough ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                                     ; soc_system_passthrough ;
;          |altera_merlin_slave_agent:de10_leds_s1_agent|                                                                                 ; 28 (10)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                            ; soc_system_passthrough ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 18 (18)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                                     ; soc_system_passthrough ;
;          |altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent|                                                                      ; 28 (10)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                            ; soc_system_passthrough ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 18 (18)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                                     ; soc_system_passthrough ;
;          |altera_merlin_slave_agent:system_id_control_slave_agent|                                                                      ; 19 (2)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                            ; soc_system_passthrough ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                                     ; soc_system_passthrough ;
;          |altera_merlin_slave_translator:audio_mini_leds_s1_translator|                                                                 ; 5 (5)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                       ; soc_system_passthrough ;
;          |altera_merlin_slave_translator:de10_leds_s1_translator|                                                                       ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                       ; soc_system_passthrough ;
;          |altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator|                                                            ; 3 (3)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                       ; soc_system_passthrough ;
;          |altera_merlin_slave_translator:system_id_control_slave_translator|                                                            ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                       ; soc_system_passthrough ;
;          |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|                                                               ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                                        ; soc_system_passthrough ;
;          |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|                                                               ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                                        ; soc_system_passthrough ;
;          |altera_merlin_traffic_limiter:jtag_master_master_limiter|                                                                     ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                                        ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                      ; soc_system_passthrough_mm_interconnect_0_cmd_demux                   ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux|                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                          ; soc_system_passthrough_mm_interconnect_0_cmd_demux                   ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                  ; soc_system_passthrough_mm_interconnect_0_cmd_demux_002               ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                 ; 45 (39)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                          ; soc_system_passthrough_mm_interconnect_0_cmd_mux                     ; soc_system_passthrough ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                                             ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|                                                                     ; 67 (60)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                              ; soc_system_passthrough_mm_interconnect_0_cmd_mux                     ; soc_system_passthrough ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 7 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                             ; soc_system_passthrough ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                   ; altera_merlin_arb_adder                                              ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                             ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system_passthrough_mm_interconnect_0_cmd_mux_001                 ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                             ; 36 (31)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                      ; soc_system_passthrough_mm_interconnect_0_cmd_mux_001                 ; soc_system_passthrough ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                                             ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_router:router_001|                                                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                            ; soc_system_passthrough_mm_interconnect_0_router                      ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_router:router|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router                                                                                                                                                                                                                                                ; soc_system_passthrough_mm_interconnect_0_router                      ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_router_002:router_002|                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                        ; soc_system_passthrough_mm_interconnect_0_router_002                  ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_rsp_demux:rsp_demux|                                                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                          ; soc_system_passthrough_mm_interconnect_0_rsp_demux                   ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                  ; soc_system_passthrough_mm_interconnect_0_rsp_demux_001               ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                         ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                  ; soc_system_passthrough_mm_interconnect_0_rsp_demux_003               ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                 ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                          ; soc_system_passthrough_mm_interconnect_0_rsp_mux                     ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux|                                                                     ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                              ; soc_system_passthrough_mm_interconnect_0_rsp_mux                     ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                             ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                      ; soc_system_passthrough_mm_interconnect_0_rsp_mux_002                 ; soc_system_passthrough ;
;       |soc_system_passthrough_rst_controller:rst_controller_001|                                                                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001                                                                                                                                                                                                                                                                                                         ; soc_system_passthrough_rst_controller                                ; soc_system_passthrough ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; altera_reset_controller                                              ; soc_system_passthrough ;
;       |soc_system_passthrough_rst_controller:rst_controller|                                                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                             ; soc_system_passthrough_rst_controller                                ; soc_system_passthrough ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                      ; altera_reset_controller                                              ; soc_system_passthrough ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                           ; altera_reset_synchronizer                                            ; soc_system_passthrough ;
;       |soc_system_passthrough_rst_controller_002:rst_controller_002|                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002                                                                                                                                                                                                                                                                                                     ; soc_system_passthrough_rst_controller_002                            ; soc_system_passthrough ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                          ; altera_reset_controller                                              ; soc_system_passthrough ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                               ; altera_reset_synchronizer                                            ; soc_system_passthrough ;
;       |soc_system_passthrough_rst_controller_002:rst_controller_003|                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003                                                                                                                                                                                                                                                                                                     ; soc_system_passthrough_rst_controller_002                            ; soc_system_passthrough ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                          ; altera_reset_controller                                              ; soc_system_passthrough ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                               ; altera_reset_synchronizer                                            ; soc_system_passthrough ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------------------+
; Name                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------------------+
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1|altsyncram:ram_rtl_0|altsyncram_0t12:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 24           ; 1024         ; 24           ; 24576 ; db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic_8f63bd52.hdl.mif ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0t12:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 24           ; 1024         ; 24           ; 24576 ; db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic_8f63bd52.hdl.mif ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Independent 27x27                 ; 1           ;
; Total number of DSP blocks        ; 3           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 2           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                ; IP Include File             ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                             ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                             ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                             ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                             ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                             ;
; N/A    ; Qsys                                     ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0                                                                                                                                                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_reset_controller                  ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller                                                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_pll                               ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll                                                                                ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_pio                        ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_audio_mini_leds:audio_mini_leds                                                                                                                                                                                    ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_pio                        ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_de10_leds:de10_leds                                                                                                                                                                                                ; soc_system_passthrough.qsys ;
; Altera ; altera_hps                               ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps                                                                                                                                                                                                            ; soc_system_passthrough.qsys ;
; Altera ; altera_hps_io                            ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io                                                                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_jtag_avalon_master                ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master                                                                                                                                                                                            ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets        ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                      ; soc_system_passthrough.qsys ;
; Altera ; channel_adapter                          ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|soc_system_passthrough_jtag_master_b2p_adapter:b2p_adapter                                                                                                                                 ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                 ; soc_system_passthrough.qsys ;
; Altera ; altera_jtag_dc_streaming                 ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes        ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                      ; soc_system_passthrough.qsys ;
; Altera ; channel_adapter                          ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|soc_system_passthrough_jtag_master_p2b_adapter:p2b_adapter                                                                                                                                 ; soc_system_passthrough.qsys ;
; Altera ; altera_reset_controller                  ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                                                     ; soc_system_passthrough.qsys ;
; Altera ; timing_adapter                           ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|soc_system_passthrough_jtag_master_timing_adt:timing_adt                                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_packets_to_master          ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                                  ; soc_system_passthrough.qsys ;
; Altera ; altera_mm_interconnect                   ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_slave_agent                ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent                                                                                                                             ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo                                                                                                                      ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo                                                                                                                        ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_slave_translator           ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                               ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                               ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                               ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                               ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_multiplexer                ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                       ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_multiplexer                ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                               ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_multiplexer                ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                               ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_multiplexer                ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                               ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_slave_agent                ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent                                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo                                                                                                                            ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo                                                                                                                              ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter                                                                                                                         ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_slave_translator           ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator                                                                                                                         ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_axi_master_ni              ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent                                                                                                                        ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter                                                                                                                 ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter                                                                                                                 ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_master_agent               ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent                                                                                                                            ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter                                                                                                                       ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_master_translator          ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator                                                                                                                  ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_slave_agent                ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent                                                                                                                        ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo                                                                                                                 ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter                                                                                                              ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_slave_translator           ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator                                                                                                              ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_router                     ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router                                                                                                                         ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_router                     ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router_001                                                                                                                     ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_router                     ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_002:router_002                                                                                                                 ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_router                     ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_003:router_003                                                                                                                 ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_router                     ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_004:router_004                                                                                                                 ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_router                     ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_004:router_005                                                                                                                 ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_router                     ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_003:router_006                                                                                                                 ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_multiplexer                ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                       ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_multiplexer                ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_multiplexer                ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                               ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_slave_agent                ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent                                                                                                                        ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo                                                                                                                 ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter                                                                                                              ; soc_system_passthrough.qsys ;
; Altera ; altera_merlin_slave_translator           ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator                                                                                                              ; soc_system_passthrough.qsys ;
; Altera ; altera_reset_controller                  ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                               ; soc_system_passthrough.qsys ;
; Altera ; altera_reset_controller                  ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001|altera_reset_controller:rst_controller                                                                                                                                           ; soc_system_passthrough.qsys ;
; Altera ; altera_reset_controller                  ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_reset_controller                  ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002                                                                                                                                   ; soc_system_passthrough.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 21.1    ; N/A          ; N/A          ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_system_id:system_id                                                                                                                                                                                                ; soc_system_passthrough.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                        ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                        ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                        ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                                   ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                                   ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                                   ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                                   ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                                   ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                                   ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                        ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                                        ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                                           ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                                           ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                                           ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                                       ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                                           ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                                           ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                                           ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                                           ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|state          ;
+---------------------------+-------------------------+---------------------------+------------------------+------------------------+--------------------------+-----------------------+
; Name                      ; state.state_right_valid ; state.state_right_capture ; state.state_right_wait ; state.state_left_valid ; state.state_left_capture ; state.state_left_wait ;
+---------------------------+-------------------------+---------------------------+------------------------+------------------------+--------------------------+-----------------------+
; state.state_left_wait     ; 0                       ; 0                         ; 0                      ; 0                      ; 0                        ; 0                     ;
; state.state_left_capture  ; 0                       ; 0                         ; 0                      ; 0                      ; 1                        ; 1                     ;
; state.state_left_valid    ; 0                       ; 0                         ; 0                      ; 1                      ; 0                        ; 1                     ;
; state.state_right_wait    ; 0                       ; 0                         ; 1                      ; 0                      ; 0                        ; 1                     ;
; state.state_right_capture ; 0                       ; 1                         ; 0                      ; 0                      ; 0                        ; 1                     ;
; state.state_right_valid   ; 1                       ; 0                         ; 0                      ; 0                      ; 0                        ; 1                     ;
+---------------------------+-------------------------+---------------------------+------------------------+------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                 ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                 ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 81                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,68,72,74,75,77..80,88,90,98,101..112]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,68,72,74,75,77..80,88,90,98,101..112]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..23,31,57..67,69,70,72,74,75,97,98]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..23,31,57..67,69,70,72,74,75,97,98]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,69,71,72,97,98]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,69,71,72,97,98]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0..2]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..2]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69,97,98]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69,97,98]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator|av_readdata_pre[8..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator|av_chipselect_pre                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator|av_readdata_pre[4..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator|av_readdata_pre[0,4..7,13,19,24,28]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Constant2_out1_2[0..20,22,23]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Constant_out1_2[1..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|last_dest_id[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_right[0..6,31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_left[0..6,31]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[1]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[1]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[2]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[3]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[4]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[4]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[5]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[5]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[6]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][17]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][16]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][15]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][14]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][13]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][12]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][11]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][10]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][9]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][8]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][7]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][6]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][5]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][4]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][3]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][2]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][1]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][0]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][0]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][1]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][1]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][2]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][2]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][3]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][3]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][4]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][4]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][5]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][5]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][6]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][6]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][7]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][7]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][8]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][8]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][9]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][9]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][10]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][10]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][11]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][11]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][12]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][12]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][13]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][13]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][14]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][14]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][15]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][15]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][16]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][16]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][17]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][17]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][18]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][18]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][19]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][19]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_lh_pl[0][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hl_pl[0][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][34]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][35]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][36]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][37]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_ll_pl[0][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][0]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][1]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][2]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][3]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][4]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][5]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][6]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][7]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][8]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][9]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][10]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][11]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][12]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][13]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][14]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][15]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][16]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][17]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][18]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][19]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~mult_hh_pl[0][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][15]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][16]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][17]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][18]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][19]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][20]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][21]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][22]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][23]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][24]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][25]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][26]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][27]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][28]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][29]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][30]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][31]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][32]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Mult0~add_lh_hlmac_pl[0][33]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                     ; Merged with soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                  ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                     ; Merged with soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                  ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                     ; Merged with soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                  ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                     ; Merged with soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                  ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                     ; Merged with soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                  ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                     ; Merged with soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                  ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                     ; Merged with soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                  ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt1_ctrl_delay_out                                                                                                                                                               ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt2_ctrl_delay_out                                                                                                                                                            ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Constant2_out1_2[21]                                                                                                                                                             ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Constant_out1_2[0]                                                                                                                                                            ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                    ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                 ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                 ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                 ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]               ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]            ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]           ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]            ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                    ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]            ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|last_channel[1]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|last_dest_id[1]                                                                                                     ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_channel[3]                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_dest_id[1]                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][18]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][17]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][11]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][16]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][15]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][13]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][12]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][10]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][29]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][19]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][31]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][8]                                                                                                                   ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][30]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][9]                                                                                                                   ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][28]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][25]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][24]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][26]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][27]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][23]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][27]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][22]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][27]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][21]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][27]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][14]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][27]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][20]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][27]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][13]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][14]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][12]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][11]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][10]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][6]                                                                                                             ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][26]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][27]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][24]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][22]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][17]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][15]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][30]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][23]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][21]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][9]                                                                                                             ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][8]                                                                                                             ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][7]                                                                                                             ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][4]                                                                                                             ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][5]                                                                                                             ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][19]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][25]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][29]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][18]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][20]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][16]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][20]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[1][97]                                                                                                              ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[1][98]                                                                                                           ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][4]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][0]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][6]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][7]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][13]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                         ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                      ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][97]                                                                                                         ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                      ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                      ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator|av_readdata_pre[8,12,23,26,27]                                                                                ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator|av_readdata_pre[31]                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator|av_readdata_pre[2,3,10,11,14,15,17,21,25]                                                                     ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator|av_readdata_pre[30]                                                                                        ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|avalon_mm_readdata[25..31]                                                                                                                                                                               ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|avalon_mm_readdata[24]                                                                                                                                                                                ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][27]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][20]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[1][68]                                                                                                              ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                           ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][23]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][8]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][14]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                         ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                      ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator|av_readdata_pre[24..30]                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator|av_readdata_pre[31]                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][30]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator|waitrequest_reset_override                                                                                    ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent|hold_waitrequest                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator|waitrequest_reset_override                                                                                               ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator|waitrequest_reset_override                                                                                      ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_channel[2]                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator|av_readdata_pre[1,9,16,18,20,22,29]                                                                           ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][97]                                                                                                         ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                      ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][98]                                                                                                         ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                      ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                         ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                      ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[0][98]                                                                                                              ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[0][97]                                                                                                           ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[0][71]                                                                                                              ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][4]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][6]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][11]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][12]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][13]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][14]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][15]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][16]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][17]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][18]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][19]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][20]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][21]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][22]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][23]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][24]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][25]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][26]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][27]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][28]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][29]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][30]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][31]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][32]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][33]                                                                                                            ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][4]                                                                                                             ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][5]                                                                                                             ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][6]                                                                                                             ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][7]                                                                                                             ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][8]                                                                                                             ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][9]                                                                                                             ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][11]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][12]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][13]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][14]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][15]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][16]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][17]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][18]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][19]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][20]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][21]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][22]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][23]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][24]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][25]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][26]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][27]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][28]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][29]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][30]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][31]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][32]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][33]                                                                                                                  ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][8]                                                                                                                   ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][9]                                                                                                                   ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][1]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][20]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][22]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][8]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                          ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                          ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]               ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                    ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                    ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][1]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][20]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][22]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                        ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][32]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][24]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][24]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][24]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][24]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][24]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][24]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][24]                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]               ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]            ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]               ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]            ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]         ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]      ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]         ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]      ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Sum_out1_1[0]                                                                                                                                                                    ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt1_out[0]                                                                                                                                                                    ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Sum3_out1_1[0]                                                                                                                                                                   ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt1_out[0]                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                                    ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[1][75]                                                                                                                 ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                              ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[1][75]                                                                                                           ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                         ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                      ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem[1][74]                                                                                                         ; Merged with soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem[1][75]                                                                                                      ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[1][98]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[1][98]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem[1][98]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[0][98]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[0][97]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem[0][98]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[120,121]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[120,121]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[120,121]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[120,121]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74,75]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74,75]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[1][75]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[1][75]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem[1][75]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[0][75]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[0][75]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem[0][75]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem[0][74]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Sum_out1_1[9]                                                                                                                                                                    ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt1_out[9]                                                                                                                                                                    ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Sum_out1_1[8]                                                                                                                                                                    ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt1_out[8]                                                                                                                                                                    ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Sum_out1_1[7]                                                                                                                                                                    ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt1_out[7]                                                                                                                                                                    ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Sum_out1_1[6]                                                                                                                                                                    ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt1_out[6]                                                                                                                                                                    ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Sum_out1_1[5]                                                                                                                                                                    ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt1_out[5]                                                                                                                                                                    ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Sum_out1_1[4]                                                                                                                                                                    ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt1_out[4]                                                                                                                                                                    ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Sum_out1_1[3]                                                                                                                                                                    ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt1_out[3]                                                                                                                                                                    ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Sum_out1_1[2]                                                                                                                                                                    ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt1_out[2]                                                                                                                                                                    ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Sum_out1_1[1]                                                                                                                                                                    ; Merged with soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|tt1_out[1]                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..31]   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3..6] ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..31]        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]      ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..31]              ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]            ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6..31]                                              ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..31]       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..31]            ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                      ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..31]                  ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                      ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                      ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                      ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                      ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..31]   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][125]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][125]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Total Number of Removed Registers = 1305                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31] ; Lost Fanouts              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]            ; Lost Fanouts              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10],                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9],                                                                                                               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8],                                                                                                               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7],                                                                                                               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6],                                                                                                               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                  ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31] ; Lost Fanouts              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],    ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]      ; Lost Fanouts              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],         ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],         ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],         ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],         ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],         ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],         ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],      ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],      ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],      ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0]                                                                                                 ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_channel[1],                                                                                               ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0],                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][70],                                                                                                      ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[30],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                               ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator|av_readdata_pre[31]                                                                                                 ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem[1][75],                                                                                                      ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem[0][75],                                                                                                      ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem[0][74],                                                                                                      ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[1][33]                                                                                                  ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo|mem[0][32],                                                                                                    ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[121],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[120],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[121],                                                           ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[120],                                                           ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[121],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[120],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[121],                                                           ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[120]                                                            ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87],                                                             ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66],                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                              ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[1][75],                                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[0][75],                                                                                                           ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[0][74],                                                                                                           ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][75],                                                                                                      ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][75],                                                                                                      ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][74],                                                                                                      ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[98]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[98],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98],            ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem[1][98],                                                                                                      ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem[0][98]                                                                                                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|locked[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                 ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[1][75],                                                                                                                 ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[0][75],                                                                                                                 ;
;                                                                                                                                                                                                                                                                 ;                           ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]  ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4]         ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                            ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                               ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                                                            ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]                     ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[1][98],                                                                                                                 ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[0][98]                                                                                                                  ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][125],                                                                                                     ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][125]                                                                                                      ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                 ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[0][74],                                                                                                                 ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                   ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[98]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[98]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                            ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                              ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                            ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                              ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                            ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                              ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                            ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                              ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                            ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                              ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                            ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                              ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                            ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                              ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                            ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                              ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                            ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                              ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                            ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                              ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[98]                                                               ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[98]                                                                 ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                                               ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                                                 ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[112]                                                          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                               ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                 ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                               ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                 ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                               ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                 ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[1]                                                                                                 ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110]                                                          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]               ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[1][98]                                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]               ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[0][97]                                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                       ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108]                                                          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                                          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator|av_readdata_pre[10]                                                                                                 ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator|av_readdata_pre[10]                                                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator|av_readdata_pre[0]                                                                                       ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[104]                                                          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]       ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_right[6]                                                                                                                   ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[6]                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_right[5]                                                                                                                   ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[5]                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_right[4]                                                                                                                   ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[4]                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_right[3]                                                                                                                   ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[3]                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_right[2]                                                                                                                   ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[2]                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_right[1]                                                                                                                   ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[1]                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_right[0]                                                                                                                   ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[0]                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_left[0]                                                                                                                    ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[0]                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_left[1]                                                                                                                    ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[1]                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                 ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_left[3]                                                                                                                    ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[3]                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_left[4]                                                                                                                    ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[4]                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_left[5]                                                                                                                    ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[5]                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_left[6]                                                                                                                    ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[6]                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[102]                                                          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[102]                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                    ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                        ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                               ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                 ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                         ; Stuck at VCC              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                   ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                     ; Stuck at VCC              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                               ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                     ; Stuck at VCC              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                               ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[101]                                                          ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                           ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_left[2]                                                                                                                    ; Stuck at GND              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[2]                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2371  ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 101   ;
; Number of registers using Asynchronous Clear ; 1859  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1538  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent|hold_waitrequest                                                                                                                                                                       ; 6       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator|waitrequest_reset_override                                                                                                                                                    ; 9       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                         ; 27      ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                            ; 308     ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                            ; 391     ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                              ; 3       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                             ; 1       ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                             ; 1       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                              ; 209     ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                                                ; 2       ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; 857     ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                             ; 1       ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                             ; 1       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator|waitrequest_reset_override                                                                                                                                               ; 4       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                               ; 1       ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                         ; 1       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                  ; 4       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                               ; 1       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                       ; 2       ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                         ; 1       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|enable[0]                                                                                                                                                                                                                                                           ; 262     ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta2[0]                                                                                                                                                                                                                                                           ; 1       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta1[0]                                                                                                                                                                                                                                                           ; 2       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta2[1]                                                                                                                                                                                                                                                           ; 1       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta1[3]                                                                                                                                                                                                                                                           ; 2       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta2[4]                                                                                                                                                                                                                                                           ; 1       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta1[4]                                                                                                                                                                                                                                                           ; 2       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta2[5]                                                                                                                                                                                                                                                           ; 1       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta1[5]                                                                                                                                                                                                                                                           ; 2       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta2[6]                                                                                                                                                                                                                                                           ; 1       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta1[6]                                                                                                                                                                                                                                                           ; 2       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta2[7]                                                                                                                                                                                                                                                           ; 1       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta1[9]                                                                                                                                                                                                                                                           ; 2       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta2[10]                                                                                                                                                                                                                                                          ; 1       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta1[15]                                                                                                                                                                                                                                                          ; 2       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta2[16]                                                                                                                                                                                                                                                          ; 1       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta1[17]                                                                                                                                                                                                                                                          ; 2       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta2[18]                                                                                                                                                                                                                                                          ; 1       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta1[19]                                                                                                                                                                                                                                                          ; 2       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta2[20]                                                                                                                                                                                                                                                          ; 1       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta1[20]                                                                                                                                                                                                                                                          ; 2       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta2[21]                                                                                                                                                                                                                                                          ; 1       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta1[22]                                                                                                                                                                                                                                                          ; 2       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|delta2[23]                                                                                                                                                                                                                                                          ; 2       ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|pitchShift_tc:u_pitchShift_tc|phase_1                                                                                                                                                                                                       ; 12      ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|pitchShift_tc:u_pitchShift_tc|count2048[0]                                                                                                                                                                                                  ; 3       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                    ; 6       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                            ; 8       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                     ; 1       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 53                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                       ; Megafunction                                                                                                                    ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------+
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]      ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|mem_rtl_0                   ; RAM  ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|dout_b[0..23] ; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|ram_rtl_0 ; RAM  ;
; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1|dout_b[0..23] ; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1|ram_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1:1                ; 24 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|lr2ast:u_lr2ast|avalon_source_data[21]                                                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator|wait_latency_counter[0]                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator|wait_latency_counter[1]                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator|wait_latency_counter[0]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator|wait_latency_counter[0]                                                                                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|avalon_mm_readdata[6]                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]             ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                 ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                     ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[13]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[8]            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|Product1_out1_2[13]                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo|mem                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_003:router_006|src_channel[1]                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_003:router_003|src_channel[0]                                                                                                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|AudioOut[3]                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector6                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector13                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for Top-level Entity: |DE10Nano_AudioMini_System ;
+-----------------------+-----------------+------+--------------------+
; Assignment            ; Value           ; From ; To                 ;
+-----------------------+-----------------+------+--------------------+
; IO_STANDARD           ; 3.3-V LVTTL     ; -    ; ubuf1              ;
; CURRENT_STRENGTH_NEW  ; maximum current ; -    ; ubuf1              ;
; WEAK_PULL_UP_RESISTOR ; ON              ; -    ; ubuf1              ;
; IO_STANDARD           ; 3.3-V LVTTL     ; -    ; ubuf2              ;
; CURRENT_STRENGTH_NEW  ; maximum current ; -    ; ubuf2              ;
; WEAK_PULL_UP_RESISTOR ; ON              ; -    ; ubuf2              ;
+-----------------------+-----------------+------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                                           ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                                            ;
; IP_TOOL_VERSION                       ; 21.1                  ; -    ; -                                                                                                                                            ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                                            ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                                              ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                                               ;
; IP_TOOL_VERSION                       ; 21.1                             ; -    ; -                                                                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                                               ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                              ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                            ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                                             ;
; IP_TOOL_VERSION                       ; 21.1              ; -    ; -                                                                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                             ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                            ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                                             ;
; IP_TOOL_VERSION                       ; 21.1              ; -    ; -                                                                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                             ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                       ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                      ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0t12:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1|altsyncram:ram_rtl_0|altsyncram_0t12:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 10    ; Signed Integer                                                                                                                            ;
; datawidth      ; 24    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 10    ; Signed Integer                                                                                                                            ;
; datawidth      ; 24    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_bclk ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; signal_width   ; 1     ; Signed Integer                                                                                                                                                             ;
; signal_delay   ; 8     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_lrclk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; signal_width   ; 1     ; Signed Integer                                                                                                                                                              ;
; signal_delay   ; 8     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                                                                                                      ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 12.288 MHz             ; String                                                                                                                                                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                                                                                                    ;
; pll_type                             ; General                ; String                                                                                                                                                                                    ;
; pll_subtype                          ; General                ; String                                                                                                                                                                                    ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                                                                                                            ;
; operation_mode                       ; direct                 ; String                                                                                                                                                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                                                                                            ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency0              ; 98.304000 MHz          ; String                                                                                                                                                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                                                                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                                                                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                                                                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                                                                                            ;
; clock_name_0                         ;                        ; String                                                                                                                                                                                    ;
; clock_name_1                         ;                        ; String                                                                                                                                                                                    ;
; clock_name_2                         ;                        ; String                                                                                                                                                                                    ;
; clock_name_3                         ;                        ; String                                                                                                                                                                                    ;
; clock_name_4                         ;                        ; String                                                                                                                                                                                    ;
; clock_name_5                         ;                        ; String                                                                                                                                                                                    ;
; clock_name_6                         ;                        ; String                                                                                                                                                                                    ;
; clock_name_7                         ;                        ; String                                                                                                                                                                                    ;
; clock_name_8                         ;                        ; String                                                                                                                                                                                    ;
; clock_name_global_0                  ; false                  ; String                                                                                                                                                                                    ;
; clock_name_global_1                  ; false                  ; String                                                                                                                                                                                    ;
; clock_name_global_2                  ; false                  ; String                                                                                                                                                                                    ;
; clock_name_global_3                  ; false                  ; String                                                                                                                                                                                    ;
; clock_name_global_4                  ; false                  ; String                                                                                                                                                                                    ;
; clock_name_global_5                  ; false                  ; String                                                                                                                                                                                    ;
; clock_name_global_6                  ; false                  ; String                                                                                                                                                                                    ;
; clock_name_global_7                  ; false                  ; String                                                                                                                                                                                    ;
; clock_name_global_8                  ; false                  ; String                                                                                                                                                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                                                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                                                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                                                                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                                                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                                                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                                                                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                                                                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                                                                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                                                                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                                                                                            ;
; pll_slf_rst                          ; false                  ; String                                                                                                                                                                                    ;
; pll_bw_sel                           ; low                    ; String                                                                                                                                                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                                                                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                                                                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                                                                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                                                                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                                                                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                                                                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                                                                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                                                                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                                                                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                                                                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                                                                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                                                                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                                                                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                                                                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                                                                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                                                                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                                                                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                                                                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                                                                    ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                            ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                                               ;
; S2F_Width      ; 0     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                                             ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                                           ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                                           ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                                           ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                                                           ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                                                           ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                                                           ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                                           ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                                           ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                                                           ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                                           ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                                          ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                                        ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                                        ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                                                ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                                                ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                                                ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                                                ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                                                ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                                                ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                                                ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                                                ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                                                ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                                                ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                                                ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                                                ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                                                ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                                                ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                                                                ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                                                                ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                                                                ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                                                ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                                                ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                                        ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                                                        ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                                        ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                                                        ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                                                        ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                                        ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                                        ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                                        ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                                        ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                                    ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                                                  ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                                          ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                                                          ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                                          ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                                          ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                                          ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                                          ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                                                          ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                                                          ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                                          ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                                                          ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                                                          ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                                          ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                                                          ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                                                          ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                                                          ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                                                  ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                                                  ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                                                  ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                                                  ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                                                  ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                                                  ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                                          ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                                                  ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                                          ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                                                  ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                                                ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                                        ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                                                        ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                                        ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                                        ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                                        ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                                        ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                                        ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                                                        ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                                                        ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                                        ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                                                        ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                                                        ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                                             ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                                             ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                  ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                                            ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                                                  ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                                                  ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                                                  ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                                                  ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                                                  ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                                                  ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                                                  ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                                                  ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                  ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                  ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                                                  ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                                          ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                                                          ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                                          ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                                          ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                                          ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                          ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                          ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                          ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                          ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                          ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                          ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                          ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                          ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                          ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                          ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                          ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                          ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                          ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                          ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                          ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                          ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                          ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                          ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                          ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                          ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                          ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                          ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                          ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                          ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                                          ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                                          ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                                          ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                                          ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                                          ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                                                          ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                                          ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                                          ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                                          ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                                          ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                                          ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                                          ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                                          ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                                          ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                                          ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                                          ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                                          ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                                          ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                                                          ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                                          ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                                          ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                                          ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                                                          ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                                                          ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                                          ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                                                          ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TFAW                        ; TFAW_15                                                          ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                                                          ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                                                          ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                                          ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                                          ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                          ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                          ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                          ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                          ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                          ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                          ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                                          ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                          ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                          ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                          ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                          ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                          ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                          ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                          ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                          ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                          ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                          ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                          ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                                          ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                                          ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                          ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                          ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                          ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                          ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                          ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                          ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                          ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                          ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                                          ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                          ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                          ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                          ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                          ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                          ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                          ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                                          ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                                          ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                                          ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                                          ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                                          ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                                          ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                                          ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                                          ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                                          ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                                          ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                                          ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                                          ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                                          ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                                          ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                                          ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                                          ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                                          ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                                          ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                                          ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                                          ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                          ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                          ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                          ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                          ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                          ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                          ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                          ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                          ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                          ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                          ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                          ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                          ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                          ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                          ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                          ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                          ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                          ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                          ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                          ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                          ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                                          ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                                          ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                                          ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                                                  ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                                                  ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                                                  ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                 ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                 ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                                                 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                  ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                                        ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                                            ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                                                  ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                                          ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                                                  ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                                                  ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                               ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                               ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                          ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                          ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                          ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                          ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                            ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                  ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                  ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                  ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                  ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                          ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                  ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                  ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                          ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                  ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                          ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                          ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                            ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                            ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                                 ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                         ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                     ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                     ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                  ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                  ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                  ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                                        ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                                        ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                                        ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                                        ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                        ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                        ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                                        ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                                        ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                                        ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                                        ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                                ;
; PKT_THREAD_ID_H           ; 112   ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                                                        ;
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                                                        ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_H               ; 119   ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_L               ; 116   ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                      ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                                                    ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_H               ; 119   ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_L               ; 116   ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 112   ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 127   ; Signed Integer                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 126   ; Signed Integer                                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 126   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 126   ; Signed Integer                                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 126   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 126   ; Signed Integer                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 126   ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 126   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 126   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router|soc_system_passthrough_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router_001|soc_system_passthrough_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_002:router_002|soc_system_passthrough_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_003:router_003|soc_system_passthrough_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_004:router_004|soc_system_passthrough_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_004:router_005|soc_system_passthrough_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_003:router_006|soc_system_passthrough_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                               ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                               ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                         ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                  ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                  ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                             ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                               ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                       ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                       ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                       ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                       ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                                                       ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                       ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 125   ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 125   ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 131   ; Signed Integer                                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 125   ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 125   ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 131   ; Signed Integer                                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 125   ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 125   ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 131   ; Signed Integer                                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 125   ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 125   ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 131   ; Signed Integer                                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 125   ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 125   ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 131   ; Signed Integer                                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 125   ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 125   ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 131   ; Signed Integer                                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                                                       ;
; output_reset_sync_edges   ; deassert ; String                                                                               ;
; sync_depth                ; 2        ; Signed Integer                                                                       ;
; reset_request_present     ; 0        ; Signed Integer                                                                       ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                                       ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                                       ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                                       ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                                       ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                                       ;
; adapt_reset_request       ; 0        ; Signed Integer                                                                       ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; num_reset_inputs          ; 2     ; Signed Integer                                                                              ;
; output_reset_sync_edges   ; none  ; String                                                                                      ;
; sync_depth                ; 2     ; Signed Integer                                                                              ;
; reset_request_present     ; 0     ; Signed Integer                                                                              ;
; reset_req_wait_time       ; 1     ; Signed Integer                                                                              ;
; min_rst_assertion_time    ; 3     ; Signed Integer                                                                              ;
; reset_req_early_dsrt_time ; 1     ; Signed Integer                                                                              ;
; use_reset_request_in0     ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in1     ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in2     ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in3     ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in4     ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in5     ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in6     ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in7     ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in8     ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in9     ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in10    ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in11    ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in12    ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in13    ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in14    ; 0     ; Signed Integer                                                                              ;
; use_reset_request_in15    ; 0     ; Signed Integer                                                                              ;
; adapt_reset_request       ; 0     ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001|altera_reset_controller:rst_controller ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                                                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                                                                             ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                                                                                     ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                                                                                     ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                                                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                                                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                                                                                     ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                         ;
+---------------------------+----------+----------------------------------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                                               ;
; output_reset_sync_edges   ; deassert ; String                                                                                       ;
; sync_depth                ; 2        ; Signed Integer                                                                               ;
; reset_request_present     ; 0        ; Signed Integer                                                                               ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                                               ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                                               ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                                               ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                                               ;
; adapt_reset_request       ; 0        ; Signed Integer                                                                               ;
+---------------------------+----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                          ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003 ;
+---------------------------+----------+----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                         ;
+---------------------------+----------+----------------------------------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                                               ;
; output_reset_sync_edges   ; deassert ; String                                                                                       ;
; sync_depth                ; 2        ; Signed Integer                                                                               ;
; reset_request_present     ; 0        ; Signed Integer                                                                               ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                                               ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                                               ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                                               ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                                               ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                                               ;
; adapt_reset_request       ; 0        ; Signed Integer                                                                               ;
+---------------------------+----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                          ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                                  ; Type                                                                          ;
+------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                      ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                                     ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                    ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                                     ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                    ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                                                                      ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                                              ; Untyped                                                                       ;
; WIDTH_A                            ; 24                                                                     ; Untyped                                                                       ;
; WIDTHAD_A                          ; 10                                                                     ; Untyped                                                                       ;
; NUMWORDS_A                         ; 1024                                                                   ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                           ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                                   ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                                   ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                                   ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                                                                   ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                                   ; Untyped                                                                       ;
; WIDTH_B                            ; 24                                                                     ; Untyped                                                                       ;
; WIDTHAD_B                          ; 10                                                                     ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1024                                                                   ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1                                                                 ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                 ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0                                                                 ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                                                 ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                           ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                                 ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                                                                   ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                                   ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                                   ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                                   ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                                   ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                                   ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                                      ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                                                      ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                   ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                                                                      ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                   ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                   ; Untyped                                                                       ;
; INIT_FILE                          ; db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic_8f63bd52.hdl.mif ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                 ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                                                      ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                 ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                 ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                 ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                 ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                        ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                        ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                                                                  ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                  ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                                      ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                                              ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_0t12                                                        ; Untyped                                                                       ;
+------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                                  ; Type                                                                          ;
+------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                      ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                                     ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                    ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                                     ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                    ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                                                                      ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                                              ; Untyped                                                                       ;
; WIDTH_A                            ; 24                                                                     ; Untyped                                                                       ;
; WIDTHAD_A                          ; 10                                                                     ; Untyped                                                                       ;
; NUMWORDS_A                         ; 1024                                                                   ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                           ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                                   ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                                   ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                                   ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                                                                   ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                                   ; Untyped                                                                       ;
; WIDTH_B                            ; 24                                                                     ; Untyped                                                                       ;
; WIDTHAD_B                          ; 10                                                                     ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1024                                                                   ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1                                                                 ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                 ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0                                                                 ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                                                 ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                           ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                                 ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                                                                   ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                                   ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                                   ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                                   ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                                   ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                                   ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                                      ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                                                      ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                   ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                                                                      ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                   ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                   ; Untyped                                                                       ;
; INIT_FILE                          ; db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic_8f63bd52.hdl.mif ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                 ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                                                      ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                 ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                 ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                 ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                 ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                        ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                        ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                                                                  ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                  ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                                      ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                                              ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_0t12                                                        ; Untyped                                                                       ;
+------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                          ;
; Entity Instance                           ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                   ;
; Entity Instance                           ; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 24                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 24                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                   ;
; Entity Instance                           ; soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 24                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 24                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003"       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                  ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002"       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                          ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001"           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                      ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller"               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                            ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_004:router_004|soc_system_passthrough_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_003:router_003|soc_system_passthrough_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_002:router_002|soc_system_passthrough_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router|soc_system_passthrough_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                  ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[34..24]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                           ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                    ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                  ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND.         ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                        ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master"                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_reset_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                        ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                        ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                        ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                        ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                            ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                            ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                        ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                        ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                            ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                              ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                                       ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                      ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                      ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                      ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                            ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                       ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                       ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                       ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                          ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                     ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                     ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                     ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                     ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                     ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                     ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                     ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                     ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                     ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                     ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                     ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                         ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                         ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                         ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                         ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                         ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                         ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                         ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                         ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                         ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; data_out[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; data_out[5..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; wr_en   ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; wr_en   ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift"  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ce_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|ast2lr:u_ast2lr"              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data_right ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0"             ;
+--------------------------+--------+----------+------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                              ;
+--------------------------+--------+----------+------------------------------------------------------+
; avalon_st_sink_channel   ; Input  ; Info     ; Connecting a non-array bit to a single-element array ;
; avalon_st_source_channel ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+--------------------------+--------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system_passthrough:u0"                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; hps_spim0_ss_in_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; hps_spim0_ssi_oe_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hps_spim0_ss_1_n   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hps_spim0_ss_2_n   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hps_spim0_ss_3_n   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition                    ;
+----------------------------------------------------------------+-------+
; Type                                                           ; Count ;
+----------------------------------------------------------------+-------+
; arriav_ff                                                      ; 2258  ;
;     CLR                                                        ; 640   ;
;     ENA                                                        ; 231   ;
;     ENA CLR                                                    ; 1157  ;
;     ENA CLR SCLR                                               ; 10    ;
;     ENA CLR SLD                                                ; 28    ;
;     ENA SCLR                                                   ; 36    ;
;     ENA SLD                                                    ; 26    ;
;     SLD                                                        ; 47    ;
;     plain                                                      ; 83    ;
; arriav_hps_interface_boot_from_fpga                            ; 1     ;
; arriav_hps_interface_clocks_resets                             ; 1     ;
; arriav_hps_interface_dbg_apb                                   ; 1     ;
; arriav_hps_interface_fpga2hps                                  ; 1     ;
; arriav_hps_interface_fpga2sdram                                ; 1     ;
; arriav_hps_interface_hps2fpga                                  ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight                     ; 1     ;
; arriav_hps_interface_peripheral_i2c                            ; 1     ;
; arriav_hps_interface_peripheral_spi_master                     ; 1     ;
; arriav_hps_interface_tpiu_trace                                ; 1     ;
; arriav_io_ibuf                                                 ; 2     ;
; arriav_io_obuf                                                 ; 68    ;
; arriav_lcell_comb                                              ; 1863  ;
;     arith                                                      ; 231   ;
;         0 data inputs                                          ; 1     ;
;         1 data inputs                                          ; 118   ;
;         2 data inputs                                          ; 34    ;
;         3 data inputs                                          ; 2     ;
;         4 data inputs                                          ; 74    ;
;         5 data inputs                                          ; 2     ;
;     extend                                                     ; 19    ;
;         7 data inputs                                          ; 19    ;
;     normal                                                     ; 1579  ;
;         0 data inputs                                          ; 2     ;
;         1 data inputs                                          ; 54    ;
;         2 data inputs                                          ; 194   ;
;         3 data inputs                                          ; 304   ;
;         4 data inputs                                          ; 413   ;
;         5 data inputs                                          ; 306   ;
;         6 data inputs                                          ; 306   ;
;     shared                                                     ; 34    ;
;         0 data inputs                                          ; 1     ;
;         1 data inputs                                          ; 18    ;
;         2 data inputs                                          ; 14    ;
;         3 data inputs                                          ; 1     ;
; arriav_mac                                                     ; 3     ;
; blackbox                                                       ; 1     ;
;                 oc_system_passthrough_hps_hps_io_border:border ; 1     ;
; boundary_port                                                  ; 259   ;
; generic_pll                                                    ; 1     ;
; stratixv_ram_block                                             ; 56    ;
;                                                                ;       ;
; Max LUT depth                                                  ; 6.00  ;
; Average LUT depth                                              ; 2.12  ;
+----------------------------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_passthrough_hps_hps_io_border:border ;
+------------------------------------+------------------------------------------------------------+
; Type                               ; Count                                                      ;
+------------------------------------+------------------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                         ;
; arriav_ddio_in                     ; 32                                                         ;
; arriav_ddio_oe                     ; 4                                                          ;
; arriav_ddio_out                    ; 252                                                        ;
; arriav_delay_chain                 ; 124                                                        ;
; arriav_dll                         ; 1                                                          ;
; arriav_dqs_config                  ; 4                                                          ;
; arriav_dqs_delay_chain             ; 4                                                          ;
; arriav_dqs_enable_ctrl             ; 4                                                          ;
; arriav_ff                          ; 36                                                         ;
;     plain                          ; 36                                                         ;
; arriav_hps_peripheral_emac         ; 1                                                          ;
; arriav_hps_peripheral_gpio         ; 1                                                          ;
; arriav_hps_peripheral_i2c          ; 1                                                          ;
; arriav_hps_peripheral_sdmmc        ; 1                                                          ;
; arriav_hps_peripheral_spi_master   ; 1                                                          ;
; arriav_hps_peripheral_uart         ; 1                                                          ;
; arriav_hps_peripheral_usb          ; 1                                                          ;
; arriav_hps_sdram_pll               ; 1                                                          ;
; arriav_io_config                   ; 40                                                         ;
; arriav_io_ibuf                     ; 36                                                         ;
; arriav_io_obuf                     ; 69                                                         ;
; arriav_ir_fifo_userdes             ; 32                                                         ;
; arriav_lcell_comb                  ; 1                                                          ;
;     normal                         ; 1                                                          ;
;         0 data inputs              ; 1                                                          ;
; arriav_leveling_delay_chain        ; 40                                                         ;
; arriav_lfifo                       ; 4                                                          ;
; arriav_mem_phy                     ; 1                                                          ;
; arriav_read_fifo_read_clock_select ; 32                                                         ;
; arriav_vfifo                       ; 4                                                          ;
; boundary_port                      ; 118                                                        ;
; cyclonev_hmc                       ; 1                                                          ;
; cyclonev_termination               ; 1                                                          ;
; cyclonev_termination_logic         ; 1                                                          ;
; stratixv_pseudo_diff_out           ; 5                                                          ;
;                                    ;                                                            ;
; Max LUT depth                      ; 0.00                                                       ;
; Average LUT depth                  ; 0.00                                                       ;
+------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------+
; Elapsed Time Per Partition                                     ;
+-------------------------------------------------+--------------+
; Partition Name                                  ; Elapsed Time ;
+-------------------------------------------------+--------------+
; Top                                             ; 00:00:05     ;
; soc_system_passthrough_hps_hps_io_border:border ; 00:00:00     ;
+-------------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition
    Info: Processing started: Sun May  8 08:07:59 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough.vhd
    Info (12022): Found design unit 1: soc_system_passthrough-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 101
    Info (12023): Found entity 1: soc_system_passthrough File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd
    Info (12022): Found design unit 1: soc_system_passthrough_rst_controller-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: soc_system_passthrough_rst_controller File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd
    Info (12022): Found design unit 1: soc_system_passthrough_rst_controller_002-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd Line: 75
    Info (12023): Found entity 1: soc_system_passthrough_rst_controller_002 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_avalon_st_adapter File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_mux_002 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_mux File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_demux_003 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_demux_001 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_demux File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_mux_001 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_mux File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_demux_002 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_demux File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_router_004_default_decode File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: soc_system_passthrough_mm_interconnect_0_router_004 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_router_003_default_decode File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_system_passthrough_mm_interconnect_0_router_003 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_router_002_default_decode File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_passthrough_mm_interconnect_0_router_002 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_passthrough_mm_interconnect_0_router_default_decode File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_passthrough_mm_interconnect_0_router File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v
    Info (12023): Found entity 1: soc_system_passthrough_system_id File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v
    Info (12023): Found entity 1: soc_system_passthrough_jtag_master File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv
    Info (12023): Found entity 1: soc_system_passthrough_jtag_master_p2b_adapter File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv
    Info (12023): Found entity 1: soc_system_passthrough_jtag_master_b2p_adapter File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv
    Info (12023): Found entity 1: soc_system_passthrough_jtag_master_timing_adt File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v
    Info (12023): Found entity 1: soc_system_passthrough_hps File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v
    Info (12023): Found entity 1: soc_system_passthrough_hps_hps_io File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_passthrough_hps_hps_io_border File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_passthrough_hps_fpga_interfaces File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_de10_leds.v
    Info (12023): Found entity 1: soc_system_passthrough_de10_leds File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_de10_leds.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd
    Info (12022): Found design unit 1: soc_system_passthrough_clk_reset_inputs-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd Line: 20
    Info (12023): Found entity 1: soc_system_passthrough_clk_reset_inputs File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v
    Info (12023): Found entity 1: soc_system_passthrough_audio_mini_leds File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd
    Info (12022): Found design unit 1: soc_system_passthrough_ad1939_subsystem-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd Line: 29
    Info (12023): Found entity 1: soc_system_passthrough_ad1939_subsystem File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_ad1939_mclk_pll.v
    Info (12023): Found entity 1: soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/ad1939_hps_audio_mini.vhd
    Info (12022): Found design unit 1: ad1939_hps_audio_mini-behavioral File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd Line: 126
    Info (12023): Found entity 1: ad1939_hps_audio_mini File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd Line: 74
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl
    Info (12022): Found design unit 1: parallel2serial-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl Line: 16
    Info (12023): Found entity 1: parallel2serial File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl
    Info (12022): Found design unit 1: serial2parallel-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl Line: 15
    Info (12023): Found entity 1: serial2parallel File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/delay_signal.vhd
    Info (12022): Found design unit 1: delay_signal-delay_architecture File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/delay_signal.vhd Line: 40
    Info (12023): Found entity 1: delay_signal File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/delay_signal.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/pitchshiftprocessor.vhd
    Info (12022): Found design unit 1: pitchshiftprocessor-pitchshiftprocessor_arch File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd Line: 23
    Info (12023): Found entity 1: pitchshiftprocessor File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/dualportram_generic.vhd
    Info (12022): Found design unit 1: DualPortRAM_generic-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd Line: 38
    Info (12023): Found entity 1: DualPortRAM_generic File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/ast2lr.vhd
    Info (12022): Found design unit 1: ast2lr-behavioral File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/ast2lr.vhd Line: 40
    Info (12023): Found entity 1: ast2lr File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/ast2lr.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/lr2ast.vhd
    Info (12022): Found design unit 1: lr2ast-behavioral File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/lr2ast.vhd Line: 44
    Info (12023): Found entity 1: lr2ast File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/lr2ast.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/modimpl_ntwk.vhd
    Info (12022): Found design unit 1: modimpl_ntwk-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/modimpl_ntwk.vhd Line: 29
    Info (12023): Found entity 1: modimpl_ntwk File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/modimpl_ntwk.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/modimpl_ntwk_block.vhd
    Info (12022): Found design unit 1: modimpl_ntwk_block-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/modimpl_ntwk_block.vhd Line: 29
    Info (12023): Found entity 1: modimpl_ntwk_block File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/modimpl_ntwk_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/modimpl_ntwk_block1.vhd
    Info (12022): Found design unit 1: modimpl_ntwk_block1-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/modimpl_ntwk_block1.vhd Line: 29
    Info (12023): Found entity 1: modimpl_ntwk_block1 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/modimpl_ntwk_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/pitchshift.vhd
    Info (12022): Found design unit 1: pitchShift-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd Line: 54
    Info (12023): Found entity 1: pitchShift File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/pitchshift_tc.vhd
    Info (12022): Found design unit 1: pitchShift_tc-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd Line: 39
    Info (12023): Found entity 1: pitchShift_tc File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file de10nano_audiomini_system.vhd
    Info (12022): Found design unit 1: de10nano_audiomini_system-de10nano_arch File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 226
    Info (12023): Found entity 1: de10nano_audiomini_system File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 33
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "DE10Nano_AudioMini_System" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE10Nano_AudioMini_System.vhd(141): used implicit default value for signal "inmp621_mic_clk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 141
Info (12128): Elaborating entity "soc_system_passthrough" for hierarchy "soc_system_passthrough:u0" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 388
Info (12128): Elaborating entity "pitchshiftprocessor" for hierarchy "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 619
Warning (10036): Verilog HDL or VHDL warning at pitchShiftProcessor.vhd(65): object "right_data_sink" assigned a value but never read File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd Line: 65
Warning (10541): VHDL Signal Declaration warning at pitchShiftProcessor.vhd(67): used implicit default value for signal "right_data_source" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd Line: 67
Warning (10492): VHDL Process Statement warning at pitchShiftProcessor.vhd(76): signal "avalon_mm_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd Line: 76
Warning (10492): VHDL Process Statement warning at pitchShiftProcessor.vhd(91): signal "avalon_mm_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd Line: 91
Info (12128): Elaborating entity "ast2lr" for hierarchy "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|ast2lr:u_ast2lr" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd Line: 106
Info (12128): Elaborating entity "lr2ast" for hierarchy "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|lr2ast:u_lr2ast" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd Line: 115
Info (12128): Elaborating entity "pitchShift" for hierarchy "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at pitchShift.vhd(170): object "ringbuffer1_out1" assigned a value but never read File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd Line: 170
Warning (10036): Verilog HDL or VHDL warning at pitchShift.vhd(185): object "ringbuffer2_out1" assigned a value but never read File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd Line: 185
Info (12129): Elaborating entity "pitchShift_tc" using architecture "A:rtl" for hierarchy "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|pitchShift_tc:u_pitchShift_tc" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd Line: 197
Info (12129): Elaborating entity "modimpl_ntwk" using architecture "A:rtl" for hierarchy "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|modimpl_ntwk:u_mod_by_constant" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd Line: 206
Info (12129): Elaborating entity "modimpl_ntwk_block" using architecture "A:rtl" for hierarchy "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|modimpl_ntwk_block:u_mod_by_constant_1" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd Line: 211
Info (12129): Elaborating entity "DualPortRAM_generic" using architecture "A:rtl" for hierarchy "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd Line: 216
Info (12129): Elaborating entity "modimpl_ntwk_block1" using architecture "A:rtl" for hierarchy "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|modimpl_ntwk_block1:u_mod_by_constant_2" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd Line: 230
Info (12128): Elaborating entity "soc_system_passthrough_ad1939_subsystem" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 636
Info (12128): Elaborating entity "ad1939_hps_audio_mini" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd Line: 129
Info (12128): Elaborating entity "serial2parallel" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd Line: 193
Info (12128): Elaborating entity "parallel2serial" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd Line: 355
Warning (10492): VHDL Process Statement warning at parallel2serial.vhdl(34): signal "data_in_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl Line: 34
Info (12128): Elaborating entity "delay_signal" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_bclk" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd Line: 418
Info (12128): Elaborating entity "soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd Line: 147
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v Line: 85
Info (12133): Instantiated megafunction "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "12.288 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "98.304000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd Line: 155
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_system_passthrough_audio_mini_leds" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_audio_mini_leds:audio_mini_leds" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 655
Info (12128): Elaborating entity "soc_system_passthrough_clk_reset_inputs" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_clk_reset_inputs:clk_reset_inputs" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 667
Info (12128): Elaborating entity "soc_system_passthrough_de10_leds" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_de10_leds:de10_leds" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 677
Info (12128): Elaborating entity "soc_system_passthrough_hps" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 689
Info (12128): Elaborating entity "soc_system_passthrough_hps_fpga_interfaces" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v Line: 208
Info (12128): Elaborating entity "soc_system_passthrough_hps_hps_io" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v Line: 273
Info (12128): Elaborating entity "soc_system_passthrough_hps_hps_io_border" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v Line: 137
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv Line: 378
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "soc_system_passthrough_jtag_master" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 811
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "soc_system_passthrough_jtag_master_timing_adt" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|soc_system_passthrough_jtag_master_timing_adt:timing_adt" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at soc_system_passthrough_jtag_master_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "soc_system_passthrough_jtag_master_b2p_adapter" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|soc_system_passthrough_jtag_master_b2p_adapter:b2p_adapter" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at soc_system_passthrough_jtag_master_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at soc_system_passthrough_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "soc_system_passthrough_jtag_master_p2b_adapter" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|soc_system_passthrough_jtag_master_p2b_adapter:p2b_adapter" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v Line: 289
Info (12128): Elaborating entity "soc_system_passthrough_system_id" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_system_id:system_id" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 831
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 839
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 608
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 672
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 736
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 800
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 992
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 1073
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 1157
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 1198
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 1239
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_router" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 1753
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_router_default_decode" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router|soc_system_passthrough_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_router_002" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_002:router_002" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 1785
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_002:router_002|soc_system_passthrough_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_router_003" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_003:router_003" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 1801
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_router_003_default_decode" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_003:router_003|soc_system_passthrough_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv Line: 181
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_router_004" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_004:router_004" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 1817
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_router_004_default_decode" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_004:router_004|soc_system_passthrough_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 1899
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 2049
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_cmd_demux" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 2234
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_cmd_demux_002" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 2292
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_cmd_mux" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 2321
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_cmd_mux_001" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 2344
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_rsp_demux" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 2425
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_rsp_demux_001" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 2448
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_rsp_demux_003" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 2500
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_rsp_mux" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 2535
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_rsp_mux_002" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 2593
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 2627
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v Line: 2826
Info (12128): Elaborating entity "soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12130): Elaborated megafunction instantiation "soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_passthrough_rst_controller" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 910
Warning (10541): VHDL Signal Declaration warning at soc_system_passthrough_rst_controller.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "soc_system_passthrough_rst_controller" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 975
Warning (10541): VHDL Signal Declaration warning at soc_system_passthrough_rst_controller.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001|altera_reset_controller:rst_controller" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "soc_system_passthrough_rst_controller_002" for hierarchy "soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd Line: 1040
Warning (10541): VHDL Signal Declaration warning at soc_system_passthrough_rst_controller_002.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd Line: 55
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.05.08.08:08:22 Progress: Loading sld8e4e3dd7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8e4e3dd7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic_8f63bd52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic_8f63bd52.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/altsyncram_g0n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift|DualPortRAM_generic:u_ringbuffer2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic_8f63bd52.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0t12.tdf
    Info (12023): Found entity 1: altsyncram_0t12 File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/db/altsyncram_0t12.tdf Line: 28
Warning (12241): 36 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "hps_i2c0_sclk" has no driver File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 199
    Warning (13040): bidirectional pin "hps_i2c0_sdat" has no driver File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 200
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "hps_conv_usb_n~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 172
    Warning (13010): Node "hps_ddr3_dq[0]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[1]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[2]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[3]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[4]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[5]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[6]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[7]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[8]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[9]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[10]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[11]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[12]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[13]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[14]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[15]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[16]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[17]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[18]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[19]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[20]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[21]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[22]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[23]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[24]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[25]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[26]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[27]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[28]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[29]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[30]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dq[31]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Warning (13010): Node "hps_ddr3_dqs_n[0]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 182
    Warning (13010): Node "hps_ddr3_dqs_n[1]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 182
    Warning (13010): Node "hps_ddr3_dqs_n[2]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 182
    Warning (13010): Node "hps_ddr3_dqs_n[3]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 182
    Warning (13010): Node "hps_ddr3_dqs_p[0]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 183
    Warning (13010): Node "hps_ddr3_dqs_p[1]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 183
    Warning (13010): Node "hps_ddr3_dqs_p[2]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 183
    Warning (13010): Node "hps_ddr3_dqs_p[3]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 183
    Warning (13010): Node "hps_enet_int_n~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 190
    Warning (13010): Node "hps_enet_mdio~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 192
    Warning (13010): Node "hps_gsensor_int~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 198
    Warning (13010): Node "hps_i2c1_sclk~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 201
    Warning (13010): Node "hps_i2c1_sdat~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 202
    Warning (13010): Node "hps_key~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 203
    Warning (13010): Node "hps_led~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 204
    Warning (13010): Node "hps_ltc_gpio~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 205
    Warning (13010): Node "hps_sd_cmd~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 207
    Warning (13010): Node "hps_sd_data[0]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 208
    Warning (13010): Node "hps_sd_data[1]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 208
    Warning (13010): Node "hps_sd_data[2]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 208
    Warning (13010): Node "hps_sd_data[3]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 208
    Warning (13010): Node "hps_spim_ss~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 212
    Warning (13010): Node "hps_usb_data[0]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 215
    Warning (13010): Node "hps_usb_data[1]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 215
    Warning (13010): Node "hps_usb_data[2]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 215
    Warning (13010): Node "hps_usb_data[3]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 215
    Warning (13010): Node "hps_usb_data[4]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 215
    Warning (13010): Node "hps_usb_data[5]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 215
    Warning (13010): Node "hps_usb_data[6]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 215
    Warning (13010): Node "hps_usb_data[7]~synth" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 215
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ad1939_rst_codec_n" is stuck at VCC File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 94
    Warning (13410): Pin "tpa6130_power_off" is stuck at VCC File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 136
    Warning (13410): Pin "inmp621_mic_clk" is stuck at GND File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 141
    Warning (13410): Pin "adc_convst" is stuck at GND File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 163
    Warning (13410): Pin "adc_sck" is stuck at GND File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 164
    Warning (13410): Pin "adc_sdi" is stuck at GND File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 165
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 596 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_passthrough_hps_hps_io_border:border"
Info (144001): Generated suppressed messages file C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/output_files/DE10Nano_AudioMini_System.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 40 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "fpga_clk2_50" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 40
    Warning (15610): No output dependent on input pin "fpga_clk3_50" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 41
    Warning (15610): No output dependent on input pin "sw[0]" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 58
    Warning (15610): No output dependent on input pin "sw[1]" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 58
    Warning (15610): No output dependent on input pin "sw[2]" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 58
    Warning (15610): No output dependent on input pin "sw[3]" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 58
    Warning (15610): No output dependent on input pin "inmp621_mic_data" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 142
    Warning (15610): No output dependent on input pin "audio_mini_switches[0]" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 148
    Warning (15610): No output dependent on input pin "audio_mini_switches[1]" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 148
    Warning (15610): No output dependent on input pin "audio_mini_switches[2]" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 148
    Warning (15610): No output dependent on input pin "audio_mini_switches[3]" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 148
    Warning (15610): No output dependent on input pin "adc_sdo" File: C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd Line: 166
Info (21057): Implemented 4554 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 131 bidirectional pins
    Info (21061): Implemented 3609 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings
    Info: Peak virtual memory: 5181 megabytes
    Info: Processing ended: Sun May  8 08:11:04 2022
    Info: Elapsed time: 00:03:05
    Info: Total CPU time (on all processors): 00:03:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/QuartusNew/pitchshiftQuartus/output_files/DE10Nano_AudioMini_System.map.smsg.


