{"vcs1":{"timestamp_begin":1681613933.185534678, "rt":0.73, "ut":0.19, "st":0.13}}
{"vcselab":{"timestamp_begin":1681613933.948296564, "rt":0.87, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681613934.840609506, "rt":0.46, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681613932.889736236}
{"VCS_COMP_START_TIME": 1681613932.889736236}
{"VCS_COMP_END_TIME": 1681613936.479382324}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222600}}
