Analysis & Synthesis report for finalProject
Thu Dec 01 21:25:53 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated
 14. Source assignments for dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated
 15. Source assignments for dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated
 16. Parameter Settings for User Entity Instance: dataPath:DP|regfile:Reg
 17. Parameter Settings for User Entity Instance: dataPath:DP|Memory:Mem
 18. Parameter Settings for User Entity Instance: dataPath:DP|alu:Alu
 19. Parameter Settings for User Entity Instance: dataPath:DP|FSM:myfsm
 20. Parameter Settings for Inferred Entity Instance: dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0
 21. Parameter Settings for Inferred Entity Instance: dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0
 22. Parameter Settings for Inferred Entity Instance: dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "dataPath:DP|FSM:myfsm"
 25. Port Connectivity Checks: "dataPath:DP|alu:Alu"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 01 21:25:53 2022       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; finalProject                                ;
; Top-level Entity Name           ; finalProject                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 258                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; finalProject       ; finalProject       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                   ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; finalProject.v                               ; yes             ; User Verilog HDL File                                 ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v                               ;         ;
; memory.v                                     ; yes             ; User Verilog HDL File                                 ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/memory.v                                     ;         ;
; alu.v                                        ; yes             ; User Verilog HDL File                                 ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v                                        ;         ;
; mux.v                                        ; yes             ; User Verilog HDL File                                 ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/mux.v                                        ;         ;
; regfile.v                                    ; yes             ; User Verilog HDL File                                 ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/regfile.v                                    ;         ;
; datapath.v                                   ; yes             ; User Verilog HDL File                                 ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v                                   ;         ;
; memorytest.txt                               ; yes             ; Auto-Found File                                       ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/memorytest.txt                               ;         ;
; pc.v                                         ; yes             ; Auto-Found Verilog HDL File                           ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/pc.v                                         ;         ;
; fsm.v                                        ; yes             ; Auto-Found Verilog HDL File                           ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/fsm.v                                        ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;         ;
; aglobal180.inc                               ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/aglobal180.inc                                                                      ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                                          ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                                          ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                        ;         ;
; db/altsyncram_7te1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf                       ;         ;
; db/finalProject.ram0_Memory_a0c6519c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif ;         ;
; db/decode_dla.tdf                            ; yes             ; Auto-Generated Megafunction                           ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/decode_dla.tdf                            ;         ;
; db/decode_61a.tdf                            ; yes             ; Auto-Generated Megafunction                           ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/decode_61a.tdf                            ;         ;
; db/mux_chb.tdf                               ; yes             ; Auto-Generated Megafunction                           ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/mux_chb.tdf                               ;         ;
; db/altsyncram_s6i1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf                       ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 0            ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 0            ;
;     -- 7 input functions                    ; 0            ;
;     -- 6 input functions                    ; 0            ;
;     -- 5 input functions                    ; 0            ;
;     -- 4 input functions                    ; 0            ;
;     -- <=3 input functions                  ; 0            ;
;                                             ;              ;
; Dedicated logic registers                   ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 258          ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; r0[0]~output ;
; Maximum fan-out                             ; 1            ;
; Total fan-out                               ; 258          ;
; Average fan-out                             ; 0.50         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------+--------------+
; |finalProject              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 258  ; 0            ; |finalProject       ; finalProject ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+-----------------------------------------+-------------------------------------------------+
; Register name                           ; Reason for Removal                              ;
+-----------------------------------------+-------------------------------------------------+
; dataPath:DP|FSM:myfsm|regwrite          ; Merged with dataPath:DP|FSM:myfsm|LD_mux_en_a   ;
; dataPath:DP|FSM:myfsm|we_a              ; Merged with dataPath:DP|FSM:myfsm|LD_mux_en_a   ;
; dataPath:DP|FSM:myfsm|wa[0]             ; Merged with dataPath:DP|FSM:myfsm|ra1[0]        ;
; dataPath:DP|FSM:myfsm|wa[1]             ; Merged with dataPath:DP|FSM:myfsm|ra1[1]        ;
; dataPath:DP|FSM:myfsm|wa[2]             ; Merged with dataPath:DP|FSM:myfsm|ra1[2]        ;
; dataPath:DP|FSM:myfsm|wa[3]             ; Merged with dataPath:DP|FSM:myfsm|ra1[3]        ;
; dataPath:DP|FSM:myfsm|wr_pc             ; Merged with dataPath:DP|FSM:myfsm|next_state[3] ;
; dataPath:DP|FSM:myfsm|LD_mux_en_a       ; Stuck at GND due to stuck port data_in          ;
; dataPath:DP|regfile:Reg|RAM[0][0]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][1]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][2]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][3]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][4]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][5]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][6]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][7]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][8]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][9]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][10]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][11]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][12]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][13]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][14]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[0][15]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][0]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][1]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][2]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][3]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][4]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][5]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][6]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][7]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][8]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][9]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][10]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][11]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][12]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][13]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][14]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[1][15]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][0]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][1]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][2]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][3]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][4]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][5]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][6]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][7]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][8]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][9]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][10]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][11]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][12]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][13]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][14]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[2][15]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][0]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][1]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][2]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][3]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][4]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][5]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][6]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][7]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][8]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][9]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][10]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][11]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][12]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][13]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][14]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[3][15]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][0]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][1]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][2]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][3]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][4]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][5]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][6]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][7]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][8]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][9]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][10]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][11]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][12]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][13]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][14]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[4][15]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][0]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][1]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][2]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][3]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][4]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][5]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][6]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][7]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][8]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][9]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][10]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][11]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][12]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][13]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][14]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[5][15]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][0]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][1]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][2]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][3]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][4]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][5]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][6]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][7]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][8]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][9]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][10]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][11]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][12]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][13]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][14]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[6][15]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][0]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][1]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][2]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][3]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][4]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][5]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][6]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][7]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][8]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][9]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][10]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][11]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][12]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][13]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][14]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[7][15]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][0]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][1]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][2]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][3]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][4]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][5]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][6]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][7]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][8]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][9]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][10]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][11]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][12]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][13]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][14]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[8][15]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][0]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][1]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][2]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][3]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][4]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][5]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][6]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][7]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][8]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][9]       ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][10]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][11]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][12]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][13]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][14]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[9][15]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][0]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][1]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][2]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][3]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][4]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][5]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][6]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][7]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][8]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][9]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][10]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][11]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][12]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][13]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][14]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[10][15]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][0]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][1]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][2]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][3]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][4]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][5]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][6]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][7]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][8]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][9]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][10]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][11]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][12]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][13]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][14]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[11][15]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][0]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][1]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][2]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][3]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][4]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][5]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][6]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][7]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][8]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][9]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][10]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][11]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][12]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][13]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][14]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[12][15]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][0]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][1]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][2]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][3]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][4]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][5]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][6]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][7]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][8]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][9]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][10]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][11]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][12]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][13]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][14]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[13][15]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][0]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][1]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][2]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][3]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][4]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][5]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][6]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][7]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][8]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][9]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][10]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][11]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][12]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][13]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][14]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[14][15]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][0]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][1]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][2]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][3]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][4]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][5]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][6]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][7]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][8]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][9]      ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][10]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][11]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][12]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][13]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][14]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|regfile:Reg|RAM[15][15]     ; Stuck at GND due to stuck port clock_enable     ;
; dataPath:DP|FSM:myfsm|next_state[3]     ; Stuck at GND due to stuck port data_in          ;
; dataPath:DP|FSM:myfsm|state[3]          ; Stuck at GND due to stuck port data_in          ;
; dataPath:DP|pc:pc1|pc[0..15]            ; Stuck at GND due to stuck port data_in          ;
; dataPath:DP|FSM:myfsm|next_state[2]     ; Stuck at VCC due to stuck port data_in          ;
; dataPath:DP|FSM:myfsm|state[2]          ; Stuck at VCC due to stuck port data_in          ;
; dataPath:DP|FSM:myfsm|ra1[0..3]         ; Stuck at GND due to stuck port data_in          ;
; dataPath:DP|FSM:myfsm|ra2[0..3]         ; Stuck at GND due to stuck port data_in          ;
; dataPath:DP|FSM:myfsm|aluop[0,1]        ; Stuck at GND due to stuck port data_in          ;
; dataPath:DP|FSM:myfsm|pc_mux            ; Stuck at VCC due to stuck port data_in          ;
; dataPath:DP|FSM:myfsm|aluop[2]          ; Stuck at VCC due to stuck port data_in          ;
; dataPath:DP|FSM:myfsm|inst[8]           ; Lost fanout                                     ;
; dataPath:DP|FSM:myfsm|state[0,1]        ; Lost fanout                                     ;
; dataPath:DP|FSM:myfsm|inst[0..3,9..11]  ; Lost fanout                                     ;
; dataPath:DP|FSM:myfsm|next_state[0,1]   ; Lost fanout                                     ;
; Total Number of Removed Registers = 308 ;                                                 ;
+-----------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+-----------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+-----------------------------------+---------------------------+----------------------------------------------------------------------------------+
; dataPath:DP|FSM:myfsm|LD_mux_en_a ; Stuck at GND              ; dataPath:DP|regfile:Reg|RAM[0][0], dataPath:DP|regfile:Reg|RAM[0][1],            ;
;                                   ; due to stuck port data_in ; dataPath:DP|regfile:Reg|RAM[0][2], dataPath:DP|regfile:Reg|RAM[0][3],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[0][4], dataPath:DP|regfile:Reg|RAM[0][5],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[0][6], dataPath:DP|regfile:Reg|RAM[0][7],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[0][8], dataPath:DP|regfile:Reg|RAM[0][9],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[0][10], dataPath:DP|regfile:Reg|RAM[0][11],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[0][12], dataPath:DP|regfile:Reg|RAM[0][13],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[0][14], dataPath:DP|regfile:Reg|RAM[0][15],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[1][0], dataPath:DP|regfile:Reg|RAM[1][1],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[1][2], dataPath:DP|regfile:Reg|RAM[1][3],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[1][4], dataPath:DP|regfile:Reg|RAM[1][5],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[1][6], dataPath:DP|regfile:Reg|RAM[1][7],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[1][8], dataPath:DP|regfile:Reg|RAM[1][9],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[1][10], dataPath:DP|regfile:Reg|RAM[1][11],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[1][12], dataPath:DP|regfile:Reg|RAM[1][13],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[1][14], dataPath:DP|regfile:Reg|RAM[1][15],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[2][0], dataPath:DP|regfile:Reg|RAM[2][1],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[2][2], dataPath:DP|regfile:Reg|RAM[2][3],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[2][4], dataPath:DP|regfile:Reg|RAM[2][5],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[2][6], dataPath:DP|regfile:Reg|RAM[2][7],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[2][8], dataPath:DP|regfile:Reg|RAM[2][9],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[2][10], dataPath:DP|regfile:Reg|RAM[2][11],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[2][12], dataPath:DP|regfile:Reg|RAM[2][13],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[2][14], dataPath:DP|regfile:Reg|RAM[2][15],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[3][0], dataPath:DP|regfile:Reg|RAM[3][1],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[3][2], dataPath:DP|regfile:Reg|RAM[3][3],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[3][4], dataPath:DP|regfile:Reg|RAM[3][5],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[3][6], dataPath:DP|regfile:Reg|RAM[3][7],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[3][8], dataPath:DP|regfile:Reg|RAM[3][9],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[3][10], dataPath:DP|regfile:Reg|RAM[3][11],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[3][12], dataPath:DP|regfile:Reg|RAM[3][13],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[3][14], dataPath:DP|regfile:Reg|RAM[3][15],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[4][0], dataPath:DP|regfile:Reg|RAM[4][1],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[4][2], dataPath:DP|regfile:Reg|RAM[4][3],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[4][4], dataPath:DP|regfile:Reg|RAM[4][5],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[4][6], dataPath:DP|regfile:Reg|RAM[4][7],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[4][8], dataPath:DP|regfile:Reg|RAM[4][9],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[4][10], dataPath:DP|regfile:Reg|RAM[4][11],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[4][12], dataPath:DP|regfile:Reg|RAM[4][13],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[4][14], dataPath:DP|regfile:Reg|RAM[4][15],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[5][0], dataPath:DP|regfile:Reg|RAM[5][1],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[5][2], dataPath:DP|regfile:Reg|RAM[5][3],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[5][4], dataPath:DP|regfile:Reg|RAM[5][5],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[5][6], dataPath:DP|regfile:Reg|RAM[5][7],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[5][8], dataPath:DP|regfile:Reg|RAM[5][9],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[5][10], dataPath:DP|regfile:Reg|RAM[5][11],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[5][12], dataPath:DP|regfile:Reg|RAM[5][13],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[5][14], dataPath:DP|regfile:Reg|RAM[5][15],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[6][0], dataPath:DP|regfile:Reg|RAM[6][1],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[6][2], dataPath:DP|regfile:Reg|RAM[6][3],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[6][4], dataPath:DP|regfile:Reg|RAM[6][5],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[6][6], dataPath:DP|regfile:Reg|RAM[6][7],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[6][8], dataPath:DP|regfile:Reg|RAM[6][9],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[6][10], dataPath:DP|regfile:Reg|RAM[6][11],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[6][12], dataPath:DP|regfile:Reg|RAM[6][13],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[6][14], dataPath:DP|regfile:Reg|RAM[6][15],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[7][0], dataPath:DP|regfile:Reg|RAM[7][1],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[7][2], dataPath:DP|regfile:Reg|RAM[7][3],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[7][4], dataPath:DP|regfile:Reg|RAM[7][5],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[7][6], dataPath:DP|regfile:Reg|RAM[7][7],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[7][8], dataPath:DP|regfile:Reg|RAM[7][9],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[7][10], dataPath:DP|regfile:Reg|RAM[7][11],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[7][12], dataPath:DP|regfile:Reg|RAM[7][13],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[7][14], dataPath:DP|regfile:Reg|RAM[7][15],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[8][0], dataPath:DP|regfile:Reg|RAM[8][1],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[8][2], dataPath:DP|regfile:Reg|RAM[8][3],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[8][4], dataPath:DP|regfile:Reg|RAM[8][5],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[8][6], dataPath:DP|regfile:Reg|RAM[8][7],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[8][8], dataPath:DP|regfile:Reg|RAM[8][9],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[8][10], dataPath:DP|regfile:Reg|RAM[8][11],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[8][12], dataPath:DP|regfile:Reg|RAM[8][13],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[8][14], dataPath:DP|regfile:Reg|RAM[8][15],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[9][0], dataPath:DP|regfile:Reg|RAM[9][1],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[9][2], dataPath:DP|regfile:Reg|RAM[9][3],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[9][4], dataPath:DP|regfile:Reg|RAM[9][5],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[9][6], dataPath:DP|regfile:Reg|RAM[9][7],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[9][8], dataPath:DP|regfile:Reg|RAM[9][9],            ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[9][10], dataPath:DP|regfile:Reg|RAM[9][11],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[9][12], dataPath:DP|regfile:Reg|RAM[9][13],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[9][14], dataPath:DP|regfile:Reg|RAM[9][15],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[10][0], dataPath:DP|regfile:Reg|RAM[10][1],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[10][2], dataPath:DP|regfile:Reg|RAM[10][3],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[10][4], dataPath:DP|regfile:Reg|RAM[10][5],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[10][6], dataPath:DP|regfile:Reg|RAM[10][7],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[10][8], dataPath:DP|regfile:Reg|RAM[10][9],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[10][10], dataPath:DP|regfile:Reg|RAM[10][11],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[10][12], dataPath:DP|regfile:Reg|RAM[10][13],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[10][14], dataPath:DP|regfile:Reg|RAM[10][15],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[11][0], dataPath:DP|regfile:Reg|RAM[11][1],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[11][2], dataPath:DP|regfile:Reg|RAM[11][3],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[11][4], dataPath:DP|regfile:Reg|RAM[11][5],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[11][6], dataPath:DP|regfile:Reg|RAM[11][7],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[11][8], dataPath:DP|regfile:Reg|RAM[11][9],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[11][10], dataPath:DP|regfile:Reg|RAM[11][11],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[11][12], dataPath:DP|regfile:Reg|RAM[11][13],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[11][14], dataPath:DP|regfile:Reg|RAM[11][15],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[12][0], dataPath:DP|regfile:Reg|RAM[12][1],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[12][2], dataPath:DP|regfile:Reg|RAM[12][3],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[12][4], dataPath:DP|regfile:Reg|RAM[12][5],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[12][6], dataPath:DP|regfile:Reg|RAM[12][7],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[12][8], dataPath:DP|regfile:Reg|RAM[12][9],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[12][10], dataPath:DP|regfile:Reg|RAM[12][11],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[12][12], dataPath:DP|regfile:Reg|RAM[12][13],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[12][14], dataPath:DP|regfile:Reg|RAM[12][15],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[13][0], dataPath:DP|regfile:Reg|RAM[13][1],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[13][2], dataPath:DP|regfile:Reg|RAM[13][3],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[13][4], dataPath:DP|regfile:Reg|RAM[13][5],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[13][6], dataPath:DP|regfile:Reg|RAM[13][7],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[13][8], dataPath:DP|regfile:Reg|RAM[13][9],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[13][10], dataPath:DP|regfile:Reg|RAM[13][11],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[13][12], dataPath:DP|regfile:Reg|RAM[13][13],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[13][14], dataPath:DP|regfile:Reg|RAM[13][15],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[14][0], dataPath:DP|regfile:Reg|RAM[14][1],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[14][2], dataPath:DP|regfile:Reg|RAM[14][3],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[14][4], dataPath:DP|regfile:Reg|RAM[14][5],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[14][6], dataPath:DP|regfile:Reg|RAM[14][7],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[14][8], dataPath:DP|regfile:Reg|RAM[14][9],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[14][10], dataPath:DP|regfile:Reg|RAM[14][11],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[14][12], dataPath:DP|regfile:Reg|RAM[14][13],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[14][14], dataPath:DP|regfile:Reg|RAM[14][15],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[15][0], dataPath:DP|regfile:Reg|RAM[15][1],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[15][2], dataPath:DP|regfile:Reg|RAM[15][3],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[15][4], dataPath:DP|regfile:Reg|RAM[15][5],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[15][6], dataPath:DP|regfile:Reg|RAM[15][7],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[15][8], dataPath:DP|regfile:Reg|RAM[15][9],          ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[15][10], dataPath:DP|regfile:Reg|RAM[15][11],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[15][12], dataPath:DP|regfile:Reg|RAM[15][13],        ;
;                                   ;                           ; dataPath:DP|regfile:Reg|RAM[15][14], dataPath:DP|regfile:Reg|RAM[15][15],        ;
;                                   ;                           ; dataPath:DP|FSM:myfsm|next_state[3], dataPath:DP|FSM:myfsm|state[3],             ;
;                                   ;                           ; dataPath:DP|pc:pc1|pc[0], dataPath:DP|pc:pc1|pc[1], dataPath:DP|pc:pc1|pc[2],    ;
;                                   ;                           ; dataPath:DP|pc:pc1|pc[3], dataPath:DP|pc:pc1|pc[4], dataPath:DP|pc:pc1|pc[5],    ;
;                                   ;                           ; dataPath:DP|pc:pc1|pc[6], dataPath:DP|pc:pc1|pc[7], dataPath:DP|pc:pc1|pc[8],    ;
;                                   ;                           ; dataPath:DP|pc:pc1|pc[9], dataPath:DP|pc:pc1|pc[10], dataPath:DP|pc:pc1|pc[11],  ;
;                                   ;                           ; dataPath:DP|pc:pc1|pc[12], dataPath:DP|pc:pc1|pc[13], dataPath:DP|pc:pc1|pc[14], ;
;                                   ;                           ; dataPath:DP|pc:pc1|pc[15], dataPath:DP|FSM:myfsm|next_state[2],                  ;
;                                   ;                           ; dataPath:DP|FSM:myfsm|state[2], dataPath:DP|FSM:myfsm|ra1[0],                    ;
;                                   ;                           ; dataPath:DP|FSM:myfsm|ra1[1], dataPath:DP|FSM:myfsm|ra1[2],                      ;
;                                   ;                           ; dataPath:DP|FSM:myfsm|ra1[3], dataPath:DP|FSM:myfsm|ra2[2],                      ;
;                                   ;                           ; dataPath:DP|FSM:myfsm|ra2[1], dataPath:DP|FSM:myfsm|ra2[0],                      ;
;                                   ;                           ; dataPath:DP|FSM:myfsm|ra2[3], dataPath:DP|FSM:myfsm|aluop[0],                    ;
;                                   ;                           ; dataPath:DP|FSM:myfsm|aluop[1], dataPath:DP|FSM:myfsm|pc_mux,                    ;
;                                   ;                           ; dataPath:DP|FSM:myfsm|aluop[2], dataPath:DP|FSM:myfsm|inst[8],                   ;
;                                   ;                           ; dataPath:DP|FSM:myfsm|state[0], dataPath:DP|FSM:myfsm|state[1],                  ;
;                                   ;                           ; dataPath:DP|FSM:myfsm|inst[9], dataPath:DP|FSM:myfsm|inst[10],                   ;
;                                   ;                           ; dataPath:DP|FSM:myfsm|inst[11], dataPath:DP|FSM:myfsm|inst[3],                   ;
;                                   ;                           ; dataPath:DP|FSM:myfsm|next_state[0], dataPath:DP|FSM:myfsm|next_state[1]         ;
+-----------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                ;
+-----------------------------------+----------------------------------+------+
; Register Name                     ; Megafunction                     ; Type ;
+-----------------------------------+----------------------------------+------+
; dataPath:DP|Memory:Mem|q_a[0..15] ; dataPath:DP|Memory:Mem|ram_rtl_0 ; RAM  ;
+-----------------------------------+----------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |finalProject|dataPath:DP|pc:pc1|pc[1]            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |finalProject|dataPath:DP|FSM:myfsm|next_state[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |finalProject|dataPath:DP|FSM:myfsm|ra1           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |finalProject|dataPath:DP|alu:Alu|Mux8            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:DP|regfile:Reg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                              ;
; REGBITS        ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:DP|Memory:Mem ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                             ;
; ADDR_WIDTH     ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:DP|alu:Alu ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; ADD            ; 000   ; Unsigned Binary                         ;
; SUB            ; 001   ; Unsigned Binary                         ;
; MUL            ; 010   ; Unsigned Binary                         ;
; DIV            ; 011   ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:DP|FSM:myfsm ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; regTomem       ; 0100  ; Unsigned Binary                           ;
; ADD            ; 000   ; Unsigned Binary                           ;
; SUB            ; 001   ; Unsigned Binary                           ;
; MUL            ; 010   ; Unsigned Binary                           ;
; DIV            ; 011   ; Unsigned Binary                           ;
; RESET          ; 0111  ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0       ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped        ;
; WIDTH_A                            ; 16                                           ; Untyped        ;
; WIDTHAD_A                          ; 16                                           ; Untyped        ;
; NUMWORDS_A                         ; 65536                                        ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 1                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_Memory_a0c6519c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7te1                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 16                   ; Untyped                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 16                   ; Untyped                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_s6i1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 16                   ; Untyped                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 16                   ; Untyped                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_s6i1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 3                                            ;
; Entity Instance                           ; dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 65536                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 16                                           ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 16                                           ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataPath:DP|FSM:myfsm"                                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; pc_en    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ld_pc_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataPath:DP|alu:Alu"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; neg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 258                         ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 01 21:24:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file finalproject.v
    Info (12023): Found entity 1: finalProject File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 16
Warning (12019): Can't analyze file -- file tb_finalProject.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: Memory File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/memory.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file tb_memory.v
    Info (12023): Found entity 1: tb_memory File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_memory.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file tb_alu.v
    Info (12023): Found entity 1: tb_alu File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file io_interface.v
    Info (12023): Found entity 1: io_interface File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/io_interface.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file tb_io_interface.v
    Info (12023): Found entity 1: tb_io_interface File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_io_interface.v Line: 5
Warning (12090): Entity "mux" obtained from "mux.v" instead of from Quartus Prime megafunction library File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/mux.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: mux File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/mux.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file io_vga.v
    Info (12023): Found entity 1: io_vga File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/io_vga.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/regfile.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file tb_regfile.v
    Info (12023): Found entity 1: tb_regfile File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_regfile.v Line: 4
Warning (12019): Can't analyze file -- file processor.v is missing
Warning (12019): Can't analyze file -- file tb_processor.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: dataPath File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file tb_datapath.v
    Info (12023): Found entity 1: tb_datapath File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/tb_datapath.v Line: 6
Info (12127): Elaborating entity "finalProject" for the top level hierarchy
Info (12128): Elaborating entity "dataPath" for hierarchy "dataPath:DP" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 26
Info (12128): Elaborating entity "regfile" for hierarchy "dataPath:DP|regfile:Reg" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v Line: 32
Info (12128): Elaborating entity "Memory" for hierarchy "dataPath:DP|Memory:Mem" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v Line: 36
Warning (10850): Verilog HDL warning at memory.v(24): number of words (1) in memory file does not match the number of elements in the address range [0:65535] File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/memory.v Line: 24
Info (12128): Elaborating entity "alu" for hierarchy "dataPath:DP|alu:Alu" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v Line: 40
Warning (10270): Verilog HDL Case Statement warning at alu.v(64): incomplete case statement has no default case item File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v Line: 64
Warning (10240): Verilog HDL Always Construct warning at alu.v(45): inferring latch(es) for variable "neg", which holds its previous value in one or more paths through the always construct File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v Line: 45
Info (10041): Inferred latch for "neg" at alu.v(45) File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/alu.v Line: 45
Info (12128): Elaborating entity "mux" for hierarchy "dataPath:DP|mux:mux1" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v Line: 44
Warning (12125): Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pc File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/pc.v Line: 10
Info (12128): Elaborating entity "pc" for hierarchy "dataPath:DP|pc:pc1" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v Line: 52
Warning (12125): Using design file fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FSM File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/fsm.v Line: 13
Info (12128): Elaborating entity "FSM" for hierarchy "dataPath:DP|FSM:myfsm" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/datapath.v Line: 56
Warning (276027): Inferred dual-clock RAM node "dataPath:DP|regfile:Reg|RAM_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dataPath:DP|regfile:Reg|RAM_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dataPath:DP|Memory:Mem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_Memory_a0c6519c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dataPath:DP|regfile:Reg|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dataPath:DP|regfile:Reg|RAM_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_Memory_a0c6519c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7te1.tdf
    Info (12023): Found entity 1: altsyncram_7te1 File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 33
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/finalProject.ram0_Memory_a0c6519c.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/decode_dla.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/decode_61a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/mux_chb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s6i1.tdf
    Info (12023): Found entity 1: altsyncram_s6i1 File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a0" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 37
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a1" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 67
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a2" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 97
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a3" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 127
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a4" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 157
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a5" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 187
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a6" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 217
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a7" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 247
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a8" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 277
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a9" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 307
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a10" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 337
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a11" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 367
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a12" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 397
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a13" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 427
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a14" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 457
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_s6i1:auto_generated|ram_block1a15" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 487
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a0" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 37
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a1" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 67
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a2" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 97
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a3" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 127
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a4" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 157
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a5" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 187
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a6" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 217
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a7" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 247
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a8" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 277
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a9" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 307
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a10" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 337
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a11" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 367
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a12" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 397
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a13" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 427
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a14" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 457
        Warning (14320): Synthesized away node "dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_s6i1:auto_generated|ram_block1a15" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_s6i1.tdf Line: 487
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a0" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 45
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a1" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 68
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a2" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 91
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a3" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 114
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a4" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 137
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a5" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 160
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a6" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 183
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a7" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 206
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a8" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 229
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a9" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 252
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a10" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 275
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a11" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 298
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a12" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 321
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a13" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 344
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a14" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 367
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a15" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 390
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a16" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 413
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a17" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 436
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a18" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 459
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a19" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 482
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a20" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 505
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a21" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 528
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a22" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 551
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a23" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 574
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a24" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 597
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a25" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 620
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a26" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 643
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a27" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 666
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a28" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 689
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a29" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 712
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a30" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 735
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a31" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 758
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a32" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 781
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a33" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 804
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a34" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 827
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a35" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 850
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a36" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 873
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a37" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 896
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a38" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 919
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a39" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 942
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a40" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 965
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a41" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 988
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a42" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1011
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a43" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1034
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a44" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1057
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a45" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1080
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a46" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1103
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a47" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1126
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a48" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1149
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a49" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1172
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a50" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1195
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a51" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1218
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a52" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1241
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a53" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1264
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a54" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1287
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a55" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1310
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a56" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1333
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a57" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1356
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a58" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1379
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a59" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1402
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a60" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1425
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a61" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1448
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a62" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1471
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a63" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1494
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a64" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1517
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a65" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1540
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a66" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1563
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a67" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1586
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a68" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1609
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a69" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1632
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a70" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1655
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a71" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1678
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a72" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1701
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a73" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1724
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a74" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1747
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a75" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1770
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a76" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1793
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a77" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1816
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a78" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1839
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a79" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1862
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a80" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1885
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a81" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1908
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a82" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1931
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a83" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1954
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a84" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 1977
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a85" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2000
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a86" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2023
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a87" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2046
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a88" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2069
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a89" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2092
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a90" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2115
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a91" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2138
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a92" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2161
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a93" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2184
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a94" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2207
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a95" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2230
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a96" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2253
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a97" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2276
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a98" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2299
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a99" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2322
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a100" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2345
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a101" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2368
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a102" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2391
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a103" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2414
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a104" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2437
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a105" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2460
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a106" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2483
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a107" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2506
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a108" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2529
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a109" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2552
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a110" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2575
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a111" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2598
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a112" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2621
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a113" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2644
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a114" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2667
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a115" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2690
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a116" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2713
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a117" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2736
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a118" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2759
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a119" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2782
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a120" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2805
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a121" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2828
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a122" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2851
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a123" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2874
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a124" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2897
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a125" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2920
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a126" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2943
        Warning (14320): Synthesized away node "dataPath:DP|Memory:Mem|altsyncram:ram_rtl_0|altsyncram_7te1:auto_generated|ram_block1a127" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/db/altsyncram_7te1.tdf Line: 2966
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "r0[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r0[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r1[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r2[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r3[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r4[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r5[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r6[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r7[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r8[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r9[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r10[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r11[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r12[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r13[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r14[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[0]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[1]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[2]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[3]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[4]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[5]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[6]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[7]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[8]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[9]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[10]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[11]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[12]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[13]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[14]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
    Warning (13410): Pin "r15[15]" is stuck at GND File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 24
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/output_files/finalProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 18
    Warning (15610): No output dependent on input pin "clk" File: A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/finalProject.v Line: 18
Info (21057): Implemented 258 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 256 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 450 warnings
    Info: Peak virtual memory: 4965 megabytes
    Info: Processing ended: Thu Dec 01 21:25:53 2022
    Info: Elapsed time: 00:01:38
    Info: Total CPU time (on all processors): 00:01:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in A:/BeverlyPC/Documents/SetsunaFolder/School/CS5710/VerilogCalculator/finalProject/output_files/finalProject.map.smsg.


