
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011983                       # Number of seconds simulated
sim_ticks                                 11983240596                       # Number of ticks simulated
final_tick                               577281672423                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 204541                       # Simulator instruction rate (inst/s)
host_op_rate                                   257032                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 281090                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341412                       # Number of bytes of host memory used
host_seconds                                 42631.27                       # Real time elapsed on the host
sim_insts                                  8719844713                       # Number of instructions simulated
sim_ops                                   10957616490                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       202368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       201344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       316160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       126848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       147328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       384640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       382336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       381952                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2179072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36096                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       650368                       # Number of bytes written to this memory
system.physmem.bytes_written::total            650368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1581                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1573                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2470                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          991                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1151                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         3005                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2987                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2984                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17024                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5081                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5081                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       320448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16887585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       373855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16802133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       384537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     26383514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       373855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10585450                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       427263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12294504                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       373855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     32098162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       373855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     31905894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       384537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     31873849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               181843299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       320448                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       373855                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       384537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       373855                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       427263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       373855                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       373855                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       384537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3012207                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54273132                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54273132                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54273132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       320448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16887585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       373855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16802133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       384537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     26383514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       373855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10585450                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       427263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12294504                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       373855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     32098162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       373855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     31905894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       384537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     31873849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              236116431                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                28736789                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2183543                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1953143                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175635                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459953                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434585                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128289                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5298                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23143766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12413406                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2183543                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562874                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2768457                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         577782                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        318904                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1401173                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       172086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26632335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.761969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        23863878     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          426355      1.60%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210977      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420436      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130904      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389767      1.46%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60024      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96863      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1033131      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26632335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075984                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.431969                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22856395                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       611968                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2762789                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2207                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        398972                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       203319                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2206                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13860451                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5084                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        398972                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22889142                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         359981                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       155295                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2733503                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        95438                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13840151                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10285                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76959                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18113251                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62684797                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62684797                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646430                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3466803                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1826                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          927                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           205903                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2519621                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398646                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3233                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90906                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13768390                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1832                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12876464                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8386                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2515183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5177475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26632335                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.483490                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.094521                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     20983286     78.79%     78.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1766320      6.63%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1904406      7.15%     92.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1105057      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       561861      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140206      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164010      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3885      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3304      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26632335                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21149     57.33%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8549     23.17%     80.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7193     19.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10083916     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99426      0.77%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2297117     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       395104      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12876464                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448083                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36891                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002865                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52430539                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16285447                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12545990                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12913355                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9649                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       516663                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10339                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        398972                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         232885                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11922                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13770238                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2519621                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398646                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          925                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          216                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        68124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185794                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12713051                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2264621                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       163412                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2659681                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1934135                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            395060                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.442396                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12548895                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12545990                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7599964                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16454246                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.436583                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461885                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236447                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2534272                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1817                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       174366                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26233363                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428327                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299183                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22057936     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633629      6.23%     90.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056364      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       331331      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555794      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105686      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67591      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61311      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363721      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26233363                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236447                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391262                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002955                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812683                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363721                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39640322                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27940744                       # The number of ROB writes
system.switch_cpus0.timesIdled                 515836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2104454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.873678                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.873678                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.347986                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.347986                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59122371                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16324849                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14753481                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                28736789                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2349774                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1926618                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       232830                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       959602                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          914128                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          240760                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10369                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22434912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              13361149                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2349774                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1154888                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2937031                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         661887                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        681092                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1384618                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       231088                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26478496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        23541465     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          318193      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          367780      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          201776      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          231200      0.87%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          127601      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           87464      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          228318      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1374699      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26478496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081769                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464949                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22253114                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       866699                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2912110                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23471                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        423098                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       381574                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2363                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16313344                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        12011                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        423098                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22288773                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         273847                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       494063                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2901210                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        97501                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16302840                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         23317                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        46415                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     22663256                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     75908174                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     75908174                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     19310944                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3352256                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4224                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2341                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           265978                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1556829                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       846395                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        22270                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       187909                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16275998                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4235                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15373523                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21552                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2055145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4754038                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26478496                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580604                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270352                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     20006120     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2598023      9.81%     85.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1399951      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       970961      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       847108      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       432698      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       105379      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67529      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50727      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26478496                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3913     11.65%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14762     43.95%     55.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14916     44.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12870432     83.72%     83.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       240285      1.56%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1881      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1420194      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       840731      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15373523                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534977                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              33591                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     57280684                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     18335544                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15113035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15407114                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        38171                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       277662                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        19071                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          941                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        423098                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         221079                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        15236                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16280257                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         3558                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1556829                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       846395                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2339                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10964                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          169                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134361                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       131274                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       265635                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15141887                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1332404                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       231635                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2172873                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2118899                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            840469                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526916                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15113326                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15113035                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8982669                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23539733                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525912                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381596                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11339015                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13911767                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2368631                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3796                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       233950                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26055398                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533930                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.353086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20373243     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2634735     10.11%     88.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1105229      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       661711      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       459625      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       296692      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       154878      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       124067      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       245218      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26055398                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11339015                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13911767                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2106483                       # Number of memory references committed
system.switch_cpus1.commit.loads              1279162                       # Number of loads committed
system.switch_cpus1.commit.membars               1894                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1991304                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12541715                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       283023                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       245218                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            42090500                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32983961                       # The number of ROB writes
system.switch_cpus1.timesIdled                 345632                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2258293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11339015                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13911767                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11339015                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.534329                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.534329                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394582                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394582                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68291760                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20981170                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       15218029                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3792                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                28736789                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2335662                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1909795                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       230796                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       984754                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          922259                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          239974                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10266                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     22710480                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              13246049                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2335662                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1162233                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2775961                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         667157                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        388641                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1397875                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       232521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26306388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.966361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        23530427     89.45%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          150003      0.57%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          238110      0.91%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          377694      1.44%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          156687      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          176323      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          186687      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          123294      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1367163      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26306388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081278                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.460944                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22506657                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       594438                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2767233                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         7052                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        431006                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       383100                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      16176003                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1652                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        431006                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22540121                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         189037                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       308954                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2741169                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        96099                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      16166468                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2114                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         27517                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        36659                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2998                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     22440993                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     75199001                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     75199001                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19164131                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3276862                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4083                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2227                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           295630                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1543352                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       829573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        24800                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       188327                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          16144115                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4091                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15286473                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18958                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2042516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4522521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          356                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26306388                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581094                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.272716                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19858960     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2588337      9.84%     85.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1415561      5.38%     90.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       965318      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       900488      3.42%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       259804      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       202487      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68298      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        47135      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26306388                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3556     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         10976     38.57%     51.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13922     48.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12805281     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       241119      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1852      0.01%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1413617      9.25%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       824604      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15286473                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.531948                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              28454                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001861                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     56926746                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     18190920                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15038567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15314927                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45735                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       278548                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        25686                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          979                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        431006                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         130124                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13369                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     16148241                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          775                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1543352                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       829573                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2226                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9776                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          205                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       134911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       131281                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       266192                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15067784                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1330598                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       218689                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   35                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2154805                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2120432                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            824207                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.524338                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15038826                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15038567                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8792997                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         22965951                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.523321                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382871                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11256595                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13797735                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2350528                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3735                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       235457                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     25875382                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533238                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386183                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     20269879     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2716251     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1057735      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       568224      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       426430      1.65%     96.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       238360      0.92%     97.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       146440      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       131322      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       320741      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     25875382                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11256595                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13797735                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2068691                       # Number of memory references committed
system.switch_cpus2.commit.loads              1264804                       # Number of loads committed
system.switch_cpus2.commit.membars               1864                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1980550                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12432826                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       280283                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       320741                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            41702826                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           32727566                       # The number of ROB writes
system.switch_cpus2.timesIdled                 367640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2430401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11256595                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13797735                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11256595                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.552885                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.552885                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.391714                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.391714                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67950660                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20845931                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       15088740                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3730                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                28736789                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2610476                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2173107                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       238291                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       997858                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          952981                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          280049                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        11099                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     22692827                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              14316385                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2610476                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1233030                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2983403                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         663727                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        741232                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1410164                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       227738                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     26840720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.655385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.031083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        23857317     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          183351      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          231283      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          367201      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          152532      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          197730      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          230224      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          105304      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1515778      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     26840720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090841                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498190                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22559249                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       887856                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2969174                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1435                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        423001                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       397536                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      17494682                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1482                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        423001                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22582570                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          73080                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       750782                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2947316                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        63961                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      17386442                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9051                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        44601                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     24286717                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     80843366                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     80843366                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     20306403                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3980314                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4213                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2198                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           227494                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1626839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       850961                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9846                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       190625                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16974049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         16279967                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16924                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2067288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4212848                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          167                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     26840720                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.606540                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.327669                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19944991     74.31%     74.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3143371     11.71%     86.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1286858      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       720170      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       977174      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       299609      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       296769      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       159209      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        12569      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     26840720                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         112840     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15011     10.54%     89.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14566     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13715109     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       222276      1.37%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         2014      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1492551      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       848017      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      16279967                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.566520                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             142417                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008748                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     59559995                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     19045663                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15855334                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16422384                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        12150                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       306980                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          101                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12233                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        423001                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          55836                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7110                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16978280                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        12789                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1626839                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       850961                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2199                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6228                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          101                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       139957                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       134456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       274413                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15996286                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1468143                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       283681                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2316044                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2262406                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            847901                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.556648                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15855448                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15855334                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9498820                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25507492                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.551743                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372393                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11813496                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14557085                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2421282                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4060                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       240147                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26417719                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.551035                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.371523                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20257520     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      3122100     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1131840      4.28%     92.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       565694      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       516445      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       217665      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       214708      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       102106      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       289641      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26417719                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11813496                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14557085                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2158587                       # Number of memory references committed
system.switch_cpus3.commit.loads              1319859                       # Number of loads committed
system.switch_cpus3.commit.membars               2026                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2110048                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         13106090                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       300585                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       289641                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            43106367                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34379748                       # The number of ROB writes
system.switch_cpus3.timesIdled                 345330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1896069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11813496                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14557085                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11813496                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.432539                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.432539                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.411093                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.411093                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        71974828                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       22157060                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       16182918                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4056                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                28736789                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2380677                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1948470                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       234387                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       978184                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          934991                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          245037                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        10655                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     22892816                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13312672                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2380677                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1180028                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2778464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         641870                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        480351                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1402807                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       234496                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     26556111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        23777647     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          130004      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          206156      0.78%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          277797      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          286012      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          241759      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          135793      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          200824      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1300119      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     26556111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082844                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463262                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        22662438                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       713040                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2773195                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         3244                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        404193                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       391216                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16335319                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1551                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        404193                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        22724863                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         146702                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       424614                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2714574                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       141162                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16328410                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         18925                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        61644                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     22784203                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     75960338                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     75960338                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     19705258                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3078933                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3974                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2038                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           423570                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1530116                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       826876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         9776                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       222139                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16305181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3986                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15468034                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2225                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1832856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4400732                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     26556111                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582466                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.272219                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     19993104     75.29%     75.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2712400     10.21%     85.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1370427      5.16%     90.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      1022039      3.85%     94.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       804170      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       327470      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       205207      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       106961      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        14333      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     26556111                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3048     11.67%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          9922     37.98%     49.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13156     50.36%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     13009470     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       231210      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1936      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1401207      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       824211      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15468034                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538266                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              26126                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001689                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     57520530                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     18142097                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15233593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15494160                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        32023                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       250215                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12754                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        404193                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         115545                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13314                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16309189                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         7060                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1530116                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       826876                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2037                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         11326                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       135825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       132652                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       268477                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15252889                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1318284                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       215145                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2142421                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2167275                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            824137                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.530779                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15233733                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15233593                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8747363                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         23572715                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530108                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371080                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     11486933                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14134163                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2175044                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3903                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       237099                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     26151918                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540464                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386607                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     20336417     77.76%     77.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2890989     11.05%     88.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1084757      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       516346      1.97%     94.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       446348      1.71%     96.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       250281      0.96%     97.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       213675      0.82%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        99065      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       314040      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     26151918                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     11486933                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14134163                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2094023                       # Number of memory references committed
system.switch_cpus4.commit.loads              1279901                       # Number of loads committed
system.switch_cpus4.commit.membars               1948                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           2038252                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         12734552                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       291015                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       314040                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            42147007                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           33022631                       # The number of ROB writes
system.switch_cpus4.timesIdled                 348535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2180678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           11486933                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14134163                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     11486933                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.501694                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.501694                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.399729                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.399729                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        68642655                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       21222964                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       15139966                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3898                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                28736789                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2243447                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      2023956                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       119555                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       844981                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          800281                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          123669                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         5297                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     23752371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              14107939                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2243447                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       923950                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2788804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         374999                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        541292                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1365152                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       119988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     27334958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.934015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        24546154     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           98733      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          203770      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           85268      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          463998      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          411862      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           79862      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          167357      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1277954      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     27334958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078069                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490937                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        23623056                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       672388                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2778469                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         8795                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        252245                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       197120                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          246                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      16541335                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1479                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        252245                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        23647688                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         474649                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       121926                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2764014                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        74431                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      16531400                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         31126                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        27351                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          446                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19416623                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     77857645                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     77857645                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17199581                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2217028                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1927                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          979                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           190615                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3898762                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1970971                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        18152                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        96441                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16496536                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1933                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15856947                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         8141                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1280409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3070152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     27334958                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580098                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.377584                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     21703688     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1682279      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1386780      5.07%     90.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       598851      2.19%     92.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       757682      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       734261      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       418076      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        32662      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        20679      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     27334958                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          40204     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        312805     86.40%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         9050      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      9950021     62.75%     62.75% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       138446      0.87%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          948      0.01%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3801015     23.97%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1966517     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15856947                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.551800                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             362059                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022833                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     59419052                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     17779283                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15720794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      16219006                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        28356                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       152014                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          407                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        12128                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1401                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        252245                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         433290                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        20521                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16498485                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          166                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3898762                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1970971                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          979                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         14088                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          407                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        68842                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        70969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       139811                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15745102                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3788052                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       111845                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             5754389                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2063375                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1966337                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.547907                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15721401                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15720794                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8490188                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         16723853                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547062                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507669                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     12766877                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     15002793                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1497481                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       121963                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     27082713                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.553962                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.377731                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     21644386     79.92%     79.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1983125      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       931014      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       920536      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       250185      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1071190      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        80257      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        58360      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       143660      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     27082713                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     12766877                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      15002793                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               5705583                       # Number of memory references committed
system.switch_cpus5.commit.loads              3746745                       # Number of loads committed
system.switch_cpus5.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1981592                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         13340645                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       145288                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       143660                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            43439288                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           33252844                       # The number of ROB writes
system.switch_cpus5.timesIdled                 522442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1401831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           12766877                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             15002793                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     12766877                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.250886                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.250886                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.444269                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.444269                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        77835542                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18261845                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       19693669                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1908                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                28736789                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2244114                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      2024501                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       119440                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       857718                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          799308                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          123887                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         5319                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     23752108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              14115007                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2244114                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       923195                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2789627                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         375176                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        544475                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1365267                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       119871                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     27338996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.934556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        24549369     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           98904      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          203243      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           85272      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          463983      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          412180      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           79086      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          167458      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1279501      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     27338996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078092                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491182                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        23621732                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       676593                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2779291                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         8837                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        252538                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       197245                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16550836                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1486                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        252538                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        23646506                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         476479                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       123986                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2764678                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        74804                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16540831                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         31279                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        27539                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          380                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     19426606                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     77901016                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     77901016                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17203367                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2223227                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1936                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          987                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           192118                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3901615                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1972064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        18184                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        95989                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16506102                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1941                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15864610                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         8501                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1287527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3084322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     27338996                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580292                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.377986                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     21707335     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1681068      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1386377      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       598666      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       758864      2.78%     95.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       735086      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       418067      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        32762      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        20771      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     27338996                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          40222     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        312984     86.39%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         9082      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      9954113     62.74%     62.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       138590      0.87%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          948      0.01%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3803454     23.97%     87.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1967505     12.40%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15864610                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.552066                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             362288                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022836                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     59439005                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     17795978                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15727132                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      16226898                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        28633                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       153220                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          410                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        12401                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1400                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        252538                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         435147                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        20564                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16508058                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          153                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3901615                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1972064                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          987                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         14061                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          410                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        68561                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        71282                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       139843                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15751920                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3790288                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       112690                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5757603                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2064347                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1967315                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548145                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15727737                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15727132                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8493384                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         16730008                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.547282                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507674                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     12770499                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     15006907                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1502774                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       121844                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     27086458                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.554037                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.377815                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     21646919     79.92%     79.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1983185      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       931025      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       921810      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       249454      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1071730      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        80338      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        58228      0.21%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       143769      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     27086458                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     12770499                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      15006907                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               5708051                       # Number of memory references committed
system.switch_cpus6.commit.loads              3748388                       # Number of loads committed
system.switch_cpus6.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1982086                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         13344265                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       145288                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       143769                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            43452331                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           33271942                       # The number of ROB writes
system.switch_cpus6.timesIdled                 522400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1397793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           12770499                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             15006907                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     12770499                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.250248                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.250248                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.444395                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.444395                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        77867185                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18268112                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       19703461                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1908                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                28736789                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2244895                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      2024889                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       119271                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       854459                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          799646                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          123839                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         5338                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     23753524                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              14116683                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2244895                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       923485                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2789967                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         374870                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        546180                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1365157                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       119695                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     27342315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.605733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.934491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        24552348     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           98827      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          203576      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           85004      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          464113      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          412349      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           79314      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          167198      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1279586      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     27342315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078119                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491241                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        23623906                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       677562                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2779628                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         8819                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        252395                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       197621                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16551900                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1493                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        252395                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        23648517                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         478914                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       122794                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2765123                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        74567                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16541733                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         31214                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        27417                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          422                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19426341                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     77904901                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     77904901                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17204644                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2221686                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1934                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          985                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           191162                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3901450                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1972468                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        18230                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        95823                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16506592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1940                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15864823                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         8414                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1285381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3080937                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     27342315                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580230                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.377959                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     21710671     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1680686      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1387833      5.08%     90.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       597289      2.18%     92.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       758545      2.77%     95.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       735524      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       418260      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        32812      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        20695      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     27342315                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          40184     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        313173     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         9048      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      9953782     62.74%     62.74% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       138531      0.87%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          948      0.01%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3803657     23.98%     87.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1967905     12.40%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15864823                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.552074                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             362405                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022843                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     59442780                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     17794321                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15728680                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      16227228                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        28633                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       152502                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          410                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        12525                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1400                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        252395                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         437592                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        20610                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16508545                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          171                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3901450                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1972468                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          986                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         14140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          410                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        68156                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        71260                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       139416                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15753187                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3790607                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       111636                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             5758359                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2064493                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1967752                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548189                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15729298                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15728680                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8493125                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         16728384                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.547336                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507707                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     12771722                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     15008298                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1502052                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       121675                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     27089920                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554018                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377816                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     21650157     79.92%     79.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1983235      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       931019      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       921315      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       249793      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1072199      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        80265      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        58173      0.21%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       143764      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     27089920                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     12771722                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      15008298                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               5708883                       # Number of memory references committed
system.switch_cpus7.commit.loads              3748945                       # Number of loads committed
system.switch_cpus7.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1982254                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         13345488                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       145288                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       143764                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            43456467                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           33273138                       # The number of ROB writes
system.switch_cpus7.timesIdled                 522423                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1394474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           12771722                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             15008298                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     12771722                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.250032                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.250032                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.444438                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.444438                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        77875827                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18268611                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       19706184                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1908                       # number of misc regfile writes
system.l2.replacements                          17028                       # number of replacements
system.l2.tagsinuse                      32765.188247                       # Cycle average of tags in use
system.l2.total_refs                          1943196                       # Total number of references to valid blocks.
system.l2.sampled_refs                          49790                       # Sample count of references to valid blocks.
system.l2.avg_refs                          39.027837                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           216.751036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     24.862323                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    817.012156                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     27.491242                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    744.590989                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     29.819165                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1228.237447                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     29.083617                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    492.481793                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     31.179932                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    569.619066                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     29.493610                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1511.406858                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.240950                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1503.760296                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     29.419706                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1502.410119                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3319.439773                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2867.078643                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3409.710995                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1646.062651                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2210.956434                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3480.118722                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3512.230861                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3502.729862                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006615                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000759                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024933                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000839                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.022723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000910                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.037483                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000888                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.015029                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000952                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.017383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000900                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.046124                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000892                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.045891                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000898                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.045850                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.101301                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.087496                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.104056                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.050234                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.067473                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.106205                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.107185                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.106895                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999914                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4445                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4581                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5699                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3219                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3379                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         6135                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         6151                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         6162                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   39781                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13777                       # number of Writeback hits
system.l2.Writeback_hits::total                 13777                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   105                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4599                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5717                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3397                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         6144                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         6160                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         6171                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39886                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4454                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4599                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5717                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3234                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3397                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         6144                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         6160                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         6171                       # number of overall hits
system.l2.overall_hits::total                   39886                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1581                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2470                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          991                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1151                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         3005                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2987                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2984                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17024                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1581                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1573                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2470                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          991                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1151                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         3005                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2987                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2984                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17024                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1581                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1573                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2470                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          991                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1151                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         3005                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2987                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2984                       # number of overall misses
system.l2.overall_misses::total                 17024                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4839947                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    262344102                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5686575                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    264197773                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6037715                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    414918092                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5719889                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    167526713                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6553638                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    192318526                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5525364                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    494543213                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5638266                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    491613388                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5854349                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    492294092                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2825611642                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4839947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    262344102                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5686575                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    264197773                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6037715                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    414918092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5719889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    167526713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6553638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    192318526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5525364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    494543213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5638266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    491613388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5854349                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    492294092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2825611642                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4839947                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    262344102                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5686575                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    264197773                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6037715                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    414918092                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5719889                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    167526713                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6553638                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    192318526                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5525364                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    494543213                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5638266                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    491613388                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5854349                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    492294092                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2825611642                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         6026                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6154                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         8169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4210                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         4530                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         9140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         9138                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         9146                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               56805                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13777                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13777                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               105                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         6035                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6172                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         8187                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4225                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4548                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         9149                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         9147                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         9155                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                56910                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         6035                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6172                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         8187                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4225                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4548                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         9149                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         9147                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         9155                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               56910                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.262363                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.255606                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.302363                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.235392                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.254084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.328775                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.326877                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.326263                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.299692                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.261972                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.254861                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.301698                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.234556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.253078                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.328451                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.326555                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.325942                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.299139                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.261972                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.254861                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.301698                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.234556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.253078                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.328451                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.326555                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.325942                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.299139                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 161331.566667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165935.548387                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 162473.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167957.897648                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 167714.305556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 167983.033198                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 163425.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 169048.146317                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 163840.950000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 167088.206777                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 157867.542857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164573.448586                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 161093.314286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 164584.328088                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 162620.805556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164977.912869                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165978.127467                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 161331.566667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165935.548387                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 162473.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167957.897648                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 167714.305556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 167983.033198                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 163425.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 169048.146317                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 163840.950000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 167088.206777                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 157867.542857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164573.448586                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 161093.314286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 164584.328088                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 162620.805556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164977.912869                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165978.127467                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 161331.566667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165935.548387                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 162473.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167957.897648                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 167714.305556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 167983.033198                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 163425.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 169048.146317                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 163840.950000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 167088.206777                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 157867.542857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164573.448586                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 161093.314286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 164584.328088                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 162620.805556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164977.912869                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165978.127467                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5081                       # number of writebacks
system.l2.writebacks::total                      5081                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1581                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2470                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          991                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         3005                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2987                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2984                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17024                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         3005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17024                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         3005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17024                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3095132                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    170214511                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3651898                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    172574648                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3941896                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    271039919                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3682375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    109821383                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4223775                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    125290675                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3487318                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    319673096                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3601952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    317765564                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3758519                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    318611604                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1834434265                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3095132                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    170214511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3651898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    172574648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3941896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    271039919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3682375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    109821383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4223775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    125290675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3487318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    319673096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3601952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    317765564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3758519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    318611604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1834434265                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3095132                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    170214511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3651898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    172574648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3941896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    271039919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3682375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    109821383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4223775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    125290675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3487318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    319673096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3601952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    317765564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3758519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    318611604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1834434265                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.262363                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.255606                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.302363                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.235392                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.254084                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.328775                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.326877                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.326263                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.299692                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.261972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.254861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.301698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.234556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.253078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.328451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.326555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.325942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.299139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.261972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.254861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.301698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.234556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.253078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.328451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.326555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.325942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.299139                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 103171.066667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107662.562302                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 104339.942857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109710.520025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 109497.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109732.760729                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 105210.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 110818.751766                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 105594.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 108853.757602                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 99637.657143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106380.398003                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 102912.914286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 106382.847004                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 104403.305556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106773.325737                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107755.772145                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 103171.066667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107662.562302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 104339.942857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109710.520025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 109497.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109732.760729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 105210.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 110818.751766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 105594.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 108853.757602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 99637.657143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106380.398003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 102912.914286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 106382.847004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 104403.305556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106773.325737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107755.772145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 103171.066667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107662.562302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 104339.942857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109710.520025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 109497.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109732.760729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 105210.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 110818.751766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 105594.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 108853.757602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 99637.657143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106380.398003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 102912.914286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 106382.847004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 104403.305556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106773.325737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107755.772145                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               552.370351                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001433405                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1794683.521505                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    26.317440                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.052911                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.042175                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.885209                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1401136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1401136                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1401136                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1401136                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1401136                       # number of overall hits
system.cpu0.icache.overall_hits::total        1401136                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.cpu0.icache.overall_misses::total           37                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6048075                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6048075                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6048075                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6048075                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6048075                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6048075                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1401173                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1401173                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1401173                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1401173                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1401173                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1401173                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000026                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000026                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 163461.486486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 163461.486486                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 163461.486486                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 163461.486486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 163461.486486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 163461.486486                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           31                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           31                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5224164                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5224164                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5224164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5224164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5224164                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5224164                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168521.419355                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 168521.419355                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 168521.419355                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 168521.419355                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 168521.419355                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 168521.419355                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6035                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221206144                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6291                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35162.318232                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.839394                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.160606                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.722029                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.277971                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2073885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073885                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          914                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          914                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2460311                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2460311                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2460311                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2460311                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20183                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20183                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20228                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20228                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20228                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20228                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2148183196                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2148183196                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3814974                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3814974                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2151998170                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2151998170                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2151998170                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2151998170                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2094068                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2094068                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2480539                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2480539                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2480539                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2480539                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009638                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008155                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008155                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008155                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008155                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106435.277015                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106435.277015                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84777.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84777.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106387.095610                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106387.095610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106387.095610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106387.095610                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          819                       # number of writebacks
system.cpu0.dcache.writebacks::total              819                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14157                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14157                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14193                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14193                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14193                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14193                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6026                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6026                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6035                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6035                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6035                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6035                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    572525375                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    572525375                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       581846                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       581846                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    573107221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    573107221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    573107221                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    573107221                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002878                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002878                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002433                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002433                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002433                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002433                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95009.189346                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95009.189346                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64649.555556                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64649.555556                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94963.914002                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94963.914002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94963.914002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94963.914002                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.113613                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1076052401                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2077321.237452                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.113613                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.046656                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819092                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1384574                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1384574                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1384574                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1384574                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1384574                       # number of overall hits
system.cpu1.icache.overall_hits::total        1384574                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7055451                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7055451                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7055451                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7055451                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7055451                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7055451                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1384618                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1384618                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1384618                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1384618                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1384618                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1384618                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 160351.159091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 160351.159091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 160351.159091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 160351.159091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 160351.159091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 160351.159091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6057670                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6057670                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6057670                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6057670                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6057670                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6057670                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168268.611111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 168268.611111                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 168268.611111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 168268.611111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 168268.611111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 168268.611111                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6171                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170153559                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6427                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26474.803019                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.578520                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.421480                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888979                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111021                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       973443                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         973443                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       822992                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        822992                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1970                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1970                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1896                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1896                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1796435                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1796435                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1796435                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1796435                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        21164                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        21164                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          266                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          266                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21430                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21430                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21430                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21430                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2573280312                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2573280312                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     31238156                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     31238156                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2604518468                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2604518468                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2604518468                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2604518468                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       994607                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       994607                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       823258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       823258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1817865                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1817865                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1817865                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1817865                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021279                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021279                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000323                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011789                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011789                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011789                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011789                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121587.616330                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121587.616330                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 117436.676692                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 117436.676692                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121536.092767                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121536.092767                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121536.092767                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121536.092767                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2429                       # number of writebacks
system.cpu1.dcache.writebacks::total             2429                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        15010                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        15010                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          248                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        15258                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        15258                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        15258                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        15258                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6154                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6154                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6172                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6172                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6172                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6172                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    583787545                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    583787545                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1181010                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1181010                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    584968555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    584968555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    584968555                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    584968555                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006187                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006187                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003395                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003395                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003395                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003395                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94863.104485                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94863.104485                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65611.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65611.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94777.795690                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94777.795690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94777.795690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94777.795690                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               521.068451                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1080584300                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050444.592030                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.068451                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.049789                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.835046                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1397823                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1397823                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1397823                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1397823                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1397823                       # number of overall hits
system.cpu2.icache.overall_hits::total        1397823                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8590968                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8590968                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8590968                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8590968                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8590968                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8590968                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1397875                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1397875                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1397875                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1397875                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1397875                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1397875                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 165210.923077                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 165210.923077                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 165210.923077                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 165210.923077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 165210.923077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 165210.923077                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6499399                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6499399                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6499399                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6499399                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6499399                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6499399                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 175659.432432                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 175659.432432                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 175659.432432                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 175659.432432                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 175659.432432                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 175659.432432                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  8187                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               178892145                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  8443                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21188.220419                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   228.819007                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    27.180993                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.893824                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.106176                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       968433                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         968433                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       800012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        800012                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2169                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2169                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1865                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1865                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1768445                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1768445                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1768445                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1768445                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        20997                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        20997                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          103                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        21100                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         21100                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        21100                       # number of overall misses
system.cpu2.dcache.overall_misses::total        21100                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2398942854                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2398942854                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8581128                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8581128                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2407523982                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2407523982                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2407523982                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2407523982                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       989430                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       989430                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       800115                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       800115                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1865                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1865                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1789545                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1789545                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1789545                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1789545                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021221                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021221                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011791                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011791                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011791                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011791                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114251.695671                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114251.695671                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83311.922330                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83311.922330                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114100.662654                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114100.662654                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114100.662654                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114100.662654                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1345                       # number of writebacks
system.cpu2.dcache.writebacks::total             1345                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12828                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12828                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12913                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12913                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12913                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12913                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         8169                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8169                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         8187                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         8187                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         8187                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8187                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    816655294                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    816655294                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1179713                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1179713                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    817835007                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    817835007                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    817835007                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    817835007                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008256                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008256                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004575                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004575                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004575                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004575                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99970.044559                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99970.044559                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65539.611111                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65539.611111                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99894.345548                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99894.345548                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99894.345548                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99894.345548                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               486.787681                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1077534129                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190110.018293                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    31.787681                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.050942                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.780108                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1410115                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1410115                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1410115                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1410115                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1410115                       # number of overall hits
system.cpu3.icache.overall_hits::total        1410115                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8186500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8186500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8186500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8186500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8186500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8186500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1410164                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1410164                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1410164                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1410164                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1410164                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1410164                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 167071.428571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 167071.428571                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 167071.428571                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 167071.428571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 167071.428571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 167071.428571                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6241012                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6241012                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6241012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6241012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6241012                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6241012                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       168676                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       168676                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       168676                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       168676                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       168676                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       168676                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4225                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               160314289                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4481                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35776.453693                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.103886                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.896114                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.863687                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.136313                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1124215                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1124215                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       834569                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        834569                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2160                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2160                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2028                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2028                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1958784                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1958784                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1958784                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1958784                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        10799                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10799                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           63                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        10862                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         10862                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        10862                       # number of overall misses
system.cpu3.dcache.overall_misses::total        10862                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1096828483                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1096828483                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5379717                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5379717                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1102208200                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1102208200                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1102208200                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1102208200                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1135014                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1135014                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       834632                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       834632                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2028                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2028                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1969646                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1969646                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1969646                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1969646                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009514                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009514                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000075                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000075                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005515                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005515                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005515                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005515                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101567.597278                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101567.597278                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85392.333333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85392.333333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 101473.780151                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101473.780151                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 101473.780151                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101473.780151                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          961                       # number of writebacks
system.cpu3.dcache.writebacks::total              961                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6589                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6589                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           48                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6637                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6637                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6637                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6637                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4210                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4210                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4225                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4225                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4225                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4225                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    389015332                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    389015332                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1043643                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1043643                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    390058975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    390058975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    390058975                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    390058975                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003709                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003709                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002145                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002145                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002145                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002145                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92402.691686                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92402.691686                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69576.200000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69576.200000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92321.650888                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92321.650888                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92321.650888                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92321.650888                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               508.352023                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1074538292                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2078410.622824                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    33.352023                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.053449                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.814667                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1402755                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1402755                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1402755                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1402755                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1402755                       # number of overall hits
system.cpu4.icache.overall_hits::total        1402755                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8604671                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8604671                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8604671                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8604671                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8604671                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8604671                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1402807                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1402807                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1402807                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1402807                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1402807                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1402807                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 165474.442308                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 165474.442308                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 165474.442308                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 165474.442308                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 165474.442308                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 165474.442308                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           42                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           42                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7129886                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7129886                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7129886                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7129886                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7129886                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7129886                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 169759.190476                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169759.190476                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 169759.190476                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169759.190476                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 169759.190476                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169759.190476                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4548                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               163969289                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4804                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34131.825354                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   221.534188                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    34.465812                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.865368                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.134632                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       964170                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         964170                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       810288                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        810288                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         2013                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2013                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1949                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1949                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1774458                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1774458                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1774458                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1774458                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        14575                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        14575                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          103                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        14678                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         14678                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        14678                       # number of overall misses
system.cpu4.dcache.overall_misses::total        14678                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1680980728                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1680980728                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8378311                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8378311                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1689359039                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1689359039                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1689359039                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1689359039                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       978745                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       978745                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       810391                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       810391                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         2013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         2013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1949                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1949                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1789136                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1789136                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1789136                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1789136                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014892                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014892                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008204                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008204                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008204                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008204                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 115333.154580                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 115333.154580                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81342.825243                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81342.825243                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 115094.634078                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 115094.634078                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 115094.634078                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 115094.634078                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          975                       # number of writebacks
system.cpu4.dcache.writebacks::total              975                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        10045                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        10045                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           85                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        10130                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        10130                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        10130                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        10130                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4530                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4530                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4548                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4548                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4548                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4548                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    426550962                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    426550962                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1159275                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1159275                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    427710237                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    427710237                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    427710237                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    427710237                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004628                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004628                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002542                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002542                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94161.360265                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94161.360265                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64404.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64404.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94043.587731                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94043.587731                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94043.587731                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94043.587731                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               572.073225                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1108892423                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1915185.531952                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    30.821921                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.251305                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.049394                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867390                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.916784                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1365105                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1365105                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1365105                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1365105                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1365105                       # number of overall hits
system.cpu5.icache.overall_hits::total        1365105                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7643802                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7643802                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7643802                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7643802                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7643802                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7643802                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1365152                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1365152                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1365152                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1365152                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1365152                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1365152                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 162634.085106                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 162634.085106                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 162634.085106                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 162634.085106                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 162634.085106                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 162634.085106                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6101848                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6101848                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6101848                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6101848                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6101848                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6101848                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 169495.777778                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 169495.777778                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 169495.777778                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 169495.777778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 169495.777778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 169495.777778                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  9149                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               440739575                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  9405                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              46862.262095                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.167046                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.832954                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.434246                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.565754                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      3575377                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3575377                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1956879                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1956879                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          959                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          959                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          954                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      5532256                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         5532256                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      5532256                       # number of overall hits
system.cpu5.dcache.overall_hits::total        5532256                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        32306                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        32306                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           28                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        32334                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         32334                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        32334                       # number of overall misses
system.cpu5.dcache.overall_misses::total        32334                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   3674837004                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   3674837004                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2610570                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2610570                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   3677447574                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   3677447574                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   3677447574                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   3677447574                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      3607683                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3607683                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1956907                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1956907                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      5564590                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      5564590                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      5564590                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      5564590                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008955                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008955                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000014                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005811                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005811                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005811                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005811                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 113750.913267                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 113750.913267                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 93234.642857                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 93234.642857                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 113733.146966                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113733.146966                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 113733.146966                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113733.146966                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2525                       # number of writebacks
system.cpu5.dcache.writebacks::total             2525                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        23166                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        23166                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           19                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        23185                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        23185                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        23185                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        23185                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         9140                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         9140                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         9149                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         9149                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         9149                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         9149                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    951819452                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    951819452                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       702041                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       702041                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    952521493                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    952521493                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    952521493                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    952521493                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001644                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001644                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104137.795624                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 104137.795624                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 78004.555556                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 78004.555556                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 104112.087988                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 104112.087988                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 104112.087988                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 104112.087988                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               572.402523                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1108892537                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1915185.728843                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.151324                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.251199                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.049922                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867390                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.917312                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1365219                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1365219                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1365219                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1365219                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1365219                       # number of overall hits
system.cpu6.icache.overall_hits::total        1365219                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8080751                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8080751                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8080751                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8080751                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8080751                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8080751                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1365267                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1365267                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1365267                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1365267                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1365267                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1365267                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 168348.979167                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 168348.979167                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 168348.979167                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 168348.979167                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 168348.979167                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 168348.979167                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6250876                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6250876                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6250876                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6250876                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6250876                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6250876                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 173635.444444                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 173635.444444                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 173635.444444                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 173635.444444                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 173635.444444                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 173635.444444                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  9147                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               440742401                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  9403                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              46872.530150                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.167332                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.832668                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.434247                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.565753                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3577379                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3577379                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1957703                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1957703                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          959                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          959                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          954                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      5535082                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         5535082                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      5535082                       # number of overall hits
system.cpu6.dcache.overall_hits::total        5535082                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        32256                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        32256                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           29                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        32285                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         32285                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        32285                       # number of overall misses
system.cpu6.dcache.overall_misses::total        32285                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   3668774041                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   3668774041                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2453885                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2453885                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   3671227926                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   3671227926                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   3671227926                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   3671227926                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3609635                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3609635                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1957732                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1957732                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      5567367                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      5567367                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      5567367                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      5567367                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008936                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008936                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005799                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005799                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005799                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005799                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113739.274585                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113739.274585                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84616.724138                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84616.724138                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113713.115255                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113713.115255                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113713.115255                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113713.115255                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2428                       # number of writebacks
system.cpu6.dcache.writebacks::total             2428                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        23118                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        23118                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        23138                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        23138                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        23138                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        23138                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         9138                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         9138                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         9147                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         9147                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         9147                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         9147                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    949354152                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    949354152                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       631908                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       631908                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    949986060                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    949986060                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    949986060                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    949986060                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001643                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001643                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001643                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001643                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 103890.802364                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 103890.802364                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        70212                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        70212                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 103857.664808                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 103857.664808                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 103857.664808                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 103857.664808                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               572.940142                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1108892427                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1911883.494828                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.351971                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.588171                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.050244                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867930                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.918173                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1365109                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1365109                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1365109                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1365109                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1365109                       # number of overall hits
system.cpu7.icache.overall_hits::total        1365109                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7930058                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7930058                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7930058                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7930058                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7930058                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7930058                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1365157                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1365157                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1365157                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1365157                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1365157                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1365157                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000035                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000035                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 165209.541667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 165209.541667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 165209.541667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 165209.541667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 165209.541667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 165209.541667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6377246                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6377246                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6377246                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6377246                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6377246                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6377246                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       172358                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       172358                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       172358                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       172358                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       172358                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       172358                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  9155                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               440742922                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  9411                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              46832.740623                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.165891                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.834109                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.434242                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.565758                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3577625                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3577625                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1957977                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1957977                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          960                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          960                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          954                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      5535602                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         5535602                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      5535602                       # number of overall hits
system.cpu7.dcache.overall_hits::total        5535602                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        32326                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        32326                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        32356                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         32356                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        32356                       # number of overall misses
system.cpu7.dcache.overall_misses::total        32356                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   3679148415                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   3679148415                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2612888                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2612888                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   3681761303                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   3681761303                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   3681761303                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   3681761303                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3609951                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3609951                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1958007                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1958007                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      5567958                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      5567958                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      5567958                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      5567958                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008955                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008955                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005811                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005811                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005811                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005811                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113813.908773                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113813.908773                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 87096.266667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 87096.266667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113789.136574                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113789.136574                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113789.136574                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113789.136574                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2295                       # number of writebacks
system.cpu7.dcache.writebacks::total             2295                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        23180                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        23180                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        23201                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        23201                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        23201                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        23201                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         9146                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         9146                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         9155                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         9155                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         9155                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         9155                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    951506485                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    951506485                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       670616                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       670616                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    952177101                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    952177101                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    952177101                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    952177101                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001644                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001644                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 104035.259676                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 104035.259676                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 74512.888889                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 74512.888889                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 104006.237138                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 104006.237138                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 104006.237138                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 104006.237138                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
