// Seed: 2697302510
module module_0 (
    output tri0  id_0,
    input  wor   id_1,
    output tri1  id_2,
    input  uwire id_3,
    output tri0  id_4
    , id_8,
    input  uwire id_5,
    input  tri1  id_6
);
  assign id_8[1] = id_1;
  logic id_9;
  parameter id_10 = 1;
endmodule
module module_1 #(
    parameter id_9 = 32'd36
) (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    output logic id_6
    , _id_9,
    output uwire id_7
);
  assign id_2 = id_1;
  assign id_7 = id_1;
  always @(id_0 + id_5) id_6 = 1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_0,
      id_7,
      id_4,
      id_5
  );
  assign modCall_1.type_13 = 0;
  uwire id_10 = -1;
  assign id_10 = -1;
  wire [1 : id_9] id_11 = id_1;
endmodule
