WARNING: pipeline.v:99: $readmemh(../../rv32-benchmarks-master/simple-programs/SimpleAdd.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile dump.vcd opened for output.
WARNING: pipeline.v:99: $readmemh(../../rv32-benchmarks-master/simple-programs/SimpleAdd.x): Not enough words in the file for the requested range [0:262143].
VCD warning: pipeline.v:1609: $dumpfile called after $dumpvars started,
                              using existing file (dump.vcd).
VCD warning: ignoring signals in previously scanned scope dut.stage_dec.reggie.
x00:0x00000000  x01:0x00000000  x02:0x010ffffc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

x00:0x00000000  x01:0x00000000  x02:0x010ffffc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

new address: 0x01000000
read 0xfe010113 from memory slot 0x01000000
time: 13	stage 4
time: 13	pc: 0xxxxxxxxx	instr: 0xxxxxxxxx	not instr
time: 14	stage 3
time: 14	pc: 0xxxxxxxxx	instr: 0xxxxxxxxx	not instr
time: 15	stage 2
time: 15	pc: 0xxxxxxxxx	instr: 0xxxxxxxxx	not instr
time: 16	stage 1
time: 16	pc: 0xxxxxxxxx	instr: 0xxxxxxxxx	not instr
time: 17	stage 0
time: 17	pc: 0x01000000	instr: 0xfe010113	addi	x2, x2, -32
x00:0x00000000  x01:0x00000000  x02:0x010ffffc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1: xx is 0xxxxxxxxx
rs1: x2 is 0x010ffffc
new address: 0x01000004
read 0x00112e23 from memory slot 0x01000004
time: 33	stage 4
time: 33	pc: 0xxxxxxxxx	instr: 0xxxxxxxxx	not instr
time: 34	stage 3
time: 34	pc: 0xxxxxxxxx	instr: 0xxxxxxxxx	not instr
time: 35	stage 2
time: 35	pc: 0xxxxxxxxx	instr: 0xxxxxxxxx	not instr
time: 36	stage 1
time: 36	pc: 0x01000000	instr: 0xfe010113	addi	x2, x2, -32
time: 37	stage 0
time: 37	pc: 0x01000004	instr: 0x00112e23	sw	x1, 28(x2)
x00:0x00000000  x01:0x00000000  x02:0x010ffffc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

input a is data_rs1
rs1: x2 is 0x010ffffc
decode: stall 0
load to use stall sig: 0
decode: stallbj 0
input a is data_rs1
0xxxxxxxxx + 0xxxxxxxxx = 0xxxxxxxxx
rs1 is data_rs1
rs2 is data_rs2
0xxxxxxxxx + 0xffffffe0 = 0xxxxxxxxx
input a is data_rs1
0x010ffffc + 0xffffffe0 = 0x010fffdc
new address: 0x01000008
read 0x00300793 from memory slot 0x01000008
time: 53	stage 4
time: 53	pc: 0xxxxxxxxx	instr: 0xxxxxxxxx	not instr
time: 54	stage 3
time: 54	pc: 0xxxxxxxxx	instr: 0xxxxxxxxx	not instr
time: 55	stage 2
time: 55	pc: 0x01000000	instr: 0xfe010113	addi	x2, x2, -32
time: 56	stage 1
time: 56	pc: 0x01000004	instr: 0x00112e23	sw	x1, 28(x2)
time: 57	stage 0
time: 57	pc: 0x01000008	instr: 0x00300793	addi	x15, x0, 3
x00:0x00000000  x01:0x00000000  x02:0x010ffffc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
new address: 0x010fffdc
input a is data_rs1
rs1: x2 is 0x010ffffc
mx bypass rs1
rs1: x0 is 0x00000000
input a is data_rs1
0x010ffffc + 0x00000001 = 0x010ffffd
0x010fffdc + 0x0000001c = 0x010ffff8
new address: 0x0100000c
read 0x00f12623 from memory slot 0x0100000c
time: 73	stage 4
time: 73	pc: 0xxxxxxxxx	instr: 0xxxxxxxxx	not instr
time: 74	stage 3
time: 74	pc: 0x01000000	instr: 0xfe010113	addi	x2, x2, -32
time: 75	stage 2
time: 75	pc: 0x01000004	instr: 0x00112e23	sw	x1, 28(x2)
time: 76	stage 1
time: 76	pc: 0x01000008	instr: 0x00300793	addi	x15, x0, 3
time: 77	stage 0
time: 77	pc: 0x0100000c	instr: 0x00f12623	sw	x15, 12(x2)
x00:0x00000000  x01:0x00000000  x02:0x010ffffc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

mx bypass rs1
rs2 is data_rs2
mem: instr_wb_out: 0xfe010113
new address: 0x010ffff8
input a is data_rs1
input a is data_rs1
rs1: x0 is 0x00000000
wx bypass rs1
rs1: x2 is 0x010ffffc
0x010ffff8 + 0x0000000f = 0x01100007
input a is data_rs1
rs1 is data_rs1
0x010fffdc + 0x00000003 = 0x010fffdf
input a is data_rs1
0x00000000 + 0x00000003 = 0x00000003
new address: 0x01000010
read 0x00200793 from memory slot 0x01000010
time: 93	stage 4
time: 93	pc: 0x01000000	instr: 0xfe010113	addi	x2, x2, -32
time: 94	stage 3
time: 94	pc: 0x01000004	instr: 0x00112e23	sw	x1, 28(x2)
time: 95	stage 2
time: 95	pc: 0x01000008	instr: 0x00300793	addi	x15, x0, 3
time: 96	stage 1
time: 96	pc: 0x0100000c	instr: 0x00f12623	sw	x15, 12(x2)
time: 97	stage 0
time: 97	pc: 0x01000010	instr: 0x00200793	addi	x15, x0, 2
writing 0x00000000 into memory slot 0x010ffff8
rs1: x2 is 0x010fffdc
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00112e23
new address: 0x00000003
input a is data_rs1
input a is data_rs1
rs1: x2 is 0x010fffdc
rs1: x0 is 0x00000000
0x010fffdc + 0x0000000f = 0x010fffeb
0x010fffdc + 0x0000000c = 0x010fffe8
new address: 0x01000014
read 0x00f12423 from memory slot 0x01000014
time: 113	stage 4
time: 113	pc: 0x01000004	instr: 0x00112e23	sw	x1, 28(x2)
time: 114	stage 3
time: 114	pc: 0x01000008	instr: 0x00300793	addi	x15, x0, 3
time: 115	stage 2
time: 115	pc: 0x0100000c	instr: 0x00f12623	sw	x15, 12(x2)
time: 116	stage 1
time: 116	pc: 0x01000010	instr: 0x00200793	addi	x15, x0, 2
time: 117	stage 0
time: 117	pc: 0x01000014	instr: 0x00f12423	sw	x15, 8(x2)
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00300793
new address: 0x010fffe8
input a is data_rs1
input a is data_rs1
rs1: x0 is 0x00000000
wm bypass
rs1: x2 is 0x010fffdc
0x00000000 + 0x0000000f = 0x0000000f
0x00000000 + 0x00000002 = 0x00000002
new address: 0x01000018
read 0x00012223 from memory slot 0x01000018
time: 133	stage 4
time: 133	pc: 0x01000008	instr: 0x00300793	addi	x15, x0, 3
time: 134	stage 3
time: 134	pc: 0x0100000c	instr: 0x00f12623	sw	x15, 12(x2)
time: 135	stage 2
time: 135	pc: 0x01000010	instr: 0x00200793	addi	x15, x0, 2
time: 136	stage 1
time: 136	pc: 0x01000014	instr: 0x00f12423	sw	x15, 8(x2)
time: 137	stage 0
time: 137	pc: 0x01000018	instr: 0x00012223	sw	x0, 4(x2)
writing 0x00000003 into memory slot 0x010fffe8
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000003
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

wm bypass
rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00f12623
new address: 0x00000002
input a is data_rs1
input a is data_rs1
rs1: x2 is 0x010fffdc
0x010fffdc + 0x0000000f = 0x010fffeb
0x010fffdc + 0x00000008 = 0x010fffe4
new address: 0x0100001c
read 0x00c12703 from memory slot 0x0100001c
time: 153	stage 4
time: 153	pc: 0x0100000c	instr: 0x00f12623	sw	x15, 12(x2)
time: 154	stage 3
time: 154	pc: 0x01000010	instr: 0x00200793	addi	x15, x0, 2
time: 155	stage 2
time: 155	pc: 0x01000014	instr: 0x00f12423	sw	x15, 8(x2)
time: 156	stage 1
time: 156	pc: 0x01000018	instr: 0x00012223	sw	x0, 4(x2)
time: 157	stage 0
time: 157	pc: 0x0100001c	instr: 0x00c12703	lw	x14, 12(x2)
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000003
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00200793
new address: 0x010fffe4
input a is data_rs1
rs1: x2 is 0x010fffdc
wm bypass
0x010fffdc + 0x00000004 = 0x010fffe0
new address: 0x01000020
read 0x00812783 from memory slot 0x01000020
time: 173	stage 4
time: 173	pc: 0x01000010	instr: 0x00200793	addi	x15, x0, 2
time: 174	stage 3
time: 174	pc: 0x01000014	instr: 0x00f12423	sw	x15, 8(x2)
time: 175	stage 2
time: 175	pc: 0x01000018	instr: 0x00012223	sw	x0, 4(x2)
time: 176	stage 1
time: 176	pc: 0x0100001c	instr: 0x00c12703	lw	x14, 12(x2)
time: 177	stage 0
time: 177	pc: 0x01000020	instr: 0x00812783	lw	x15, 8(x2)
writing 0x00000002 into memory slot 0x010fffe4
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

wm bypass
rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00f12423
new address: 0x010fffe0
input a is data_rs1
rs1: x2 is 0x010fffdc
0x010fffdc + 0x0000000e = 0x010fffea
0x010fffdc + 0x0000000c = 0x010fffe8
new address: 0x01000024
read 0x00f707b3 from memory slot 0x01000024
time: 193	stage 4
time: 193	pc: 0x01000014	instr: 0x00f12423	sw	x15, 8(x2)
time: 194	stage 3
time: 194	pc: 0x01000018	instr: 0x00012223	sw	x0, 4(x2)
time: 195	stage 2
time: 195	pc: 0x0100001c	instr: 0x00c12703	lw	x14, 12(x2)
time: 196	stage 1
time: 196	pc: 0x01000020	instr: 0x00812783	lw	x15, 8(x2)
time: 197	stage 0
time: 197	pc: 0x01000024	instr: 0x00f707b3	add	x15, x14, x15
writing 0x00000000 into memory slot 0x010fffe0
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00012223
new address: 0x010fffe8
input a is data_rs1
rs1: x2 is 0x010fffdc
rs1: x14 is 0x00000000
load to use stall sig: 1
decode: stall 1
read 0x00000003 from memory slot 0x010fffe8
0x010fffdc + 0x00000008 = 0x010fffe4
new address: 0x01000028
read 0x00f12223 from memory slot 0x01000028
time: 213	stage 4
time: 213	pc: 0x01000018	instr: 0x00012223	sw	x0, 4(x2)
time: 214	stage 3
time: 214	pc: 0x0100001c	instr: 0x00c12703	lw	x14, 12(x2)
time: 215	stage 2
time: 215	pc: 0x01000020	instr: 0x00812783	lw	x15, 8(x2)
time: 216	stage 1
time: 216	pc: 0x01000024	instr: 0x00f707b3	add	x15, x14, x15
time: 217	stage 0
time: 217	pc: 0x01000028	instr: 0x00f12223	sw	x15, 4(x2)
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00c12703
new address: 0x010fffe4
input a is data_rs1
input a is data_rs1
read 0x00000002 from memory slot 0x010fffe4
decode: stall 0
load to use stall sig: 0
0x00000000 + 0x00000000 = 0x00000000
time: 233	stage 4
time: 233	pc: 0x0100001c	instr: 0x00c12703	lw	x14, 12(x2)
time: 234	stage 3
time: 234	pc: 0x01000020	instr: 0x00812783	lw	x15, 8(x2)
time: 235	stage 2
time: 235	pc: 0x01000024	instr: 0x00000000	nop
time: 236	stage 1
time: 236	pc: 0x01000024	instr: 0x00f707b3	add	x15, x14, x15
time: 237	stage 0
time: 237	pc: 0x01000028	instr: 0x00f12223	sw	x15, 4(x2)
rs1: x14 is 0x00000003
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000003  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00812783
new address: 0x00000000
input a is data_rs1
read 0xxxxxxxxx from memory slot 0x00000000
0x00000003 + 0x00000000 = 0x00000003
new address: 0x0100002c
read 0x00412503 from memory slot 0x0100002c
time: 253	stage 4
time: 253	pc: 0x01000020	instr: 0x00812783	lw	x15, 8(x2)
time: 254	stage 3
time: 254	pc: 0x01000024	instr: 0x00000000	nop
time: 255	stage 2
time: 255	pc: 0x01000024	instr: 0x00000000	nop
time: 256	stage 1
time: 256	pc: 0x01000024	instr: 0x00f707b3	add	x15, x14, x15
time: 257	stage 0
time: 257	pc: 0x0100002c	instr: 0x00412503	lw	x10, 4(x2)
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000003  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00000000
new address: 0x00000003
rs1: x14 is 0x00000003
rs1: x2 is 0x010fffdc
new address: 0x01000030
read 0x018000ef from memory slot 0x01000030
time: 273	stage 4
time: 273	pc: 0x01000024	instr: 0x00000000	nop
time: 274	stage 3
time: 274	pc: 0x01000024	instr: 0x00000000	nop
time: 275	stage 2
time: 275	pc: 0x01000024	instr: 0x00000000	nop
time: 276	stage 1
time: 276	pc: 0x0100002c	instr: 0x00412503	lw	x10, 4(x2)
time: 277	stage 0
time: 277	pc: 0x01000030	instr: 0x018000ef	jal	x1, 0x01000048
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000003  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
input a is data_rs1
input a is data_rs1
rs1: x2 is 0x010fffdc
rs1: x0 is 0x00000000
0x010fffdc + 0x00000004 = 0x010fffe0
new address: 0x01000034
read 0x00050793 from memory slot 0x01000034
time: 293	stage 4
time: 293	pc: 0x01000024	instr: 0x00000000	nop
time: 294	stage 3
time: 294	pc: 0x01000024	instr: 0x00000000	nop
time: 295	stage 2
time: 295	pc: 0x0100002c	instr: 0x00412503	lw	x10, 4(x2)
time: 296	stage 1
time: 296	pc: 0x01000030	instr: 0x018000ef	jal	x1, 0x01000048
time: 297	stage 0
time: 297	pc: 0x01000034	instr: 0x00050793	addi	x15, x10, 0
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000003  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
new address: 0x010fffe0
input a is data_rs1
input a is data_rs1
read 0x00000000 from memory slot 0x010fffe0
rs1: x0 is 0x00000000
rs1: x10 is 0x00000000
decode: stallbj 1
0x00000000 + 0x00000018 = 0x00000018
input a is pc
0x01000030 + 0x00000018 = 0x01000048
new address: 0x01000038
read 0x00078513 from memory slot 0x01000038
time: 313	stage 4
time: 313	pc: 0x01000024	instr: 0x00000000	nop
time: 314	stage 3
time: 314	pc: 0x0100002c	instr: 0x00412503	lw	x10, 4(x2)
time: 315	stage 2
time: 315	pc: 0x01000030	instr: 0x018000ef	jal	x1, 0x01000048
time: 316	stage 1
time: 316	pc: 0x01000034	instr: 0x00050793	addi	x15, x10, 0
time: 317	stage 0
time: 317	pc: 0x01000038	instr: 0x00078513	addi	x10, x15, 0
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000003  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00412503
new address: 0x01000048
input a is pc
read 0xfe010113 from memory slot 0x01000048
0x01000034 + 0x00000018 = 0x0100004c
rs1: x10 is 0x00000000
rs1: x0 is 0x00000000
decode: stallbj 0
input a is data_rs1
0x01000034 + 0x00000000 = 0x01000034
0x00000000 + 0x00000000 = 0x00000000
new address: 0x01000048
read 0xfe010113 from memory slot 0x01000048
time: 333	stage 4
time: 333	pc: 0x0100002c	instr: 0x00412503	lw	x10, 4(x2)
time: 334	stage 3
time: 334	pc: 0x01000030	instr: 0x018000ef	jal	x1, 0x01000048
time: 335	stage 2
time: 335	pc: 0x01000034	instr: 0x00000000	nop
time: 336	stage 1
time: 336	pc: 0x01000038	instr: 0x00000000	nop
time: 337	stage 0
time: 337	pc: 0x01000048	instr: 0xfe010113	addi	x2, x2, -32
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000003  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x018000ef
new address: 0x00000000
input a is data_rs1
read 0xxxxxxxxx from memory slot 0x00000000
rs1: x0 is 0x00000000
rs1: x2 is 0x010fffdc
new address: 0x0100004c
read 0x00112e23 from memory slot 0x0100004c
time: 353	stage 4
time: 353	pc: 0x01000030	instr: 0x018000ef	jal	x1, 0x01000048
time: 354	stage 3
time: 354	pc: 0x01000034	instr: 0x00000000	nop
time: 355	stage 2
time: 355	pc: 0x01000038	instr: 0x00000000	nop
time: 356	stage 1
time: 356	pc: 0x01000048	instr: 0xfe010113	addi	x2, x2, -32
time: 357	stage 0
time: 357	pc: 0x0100004c	instr: 0x00112e23	sw	x1, 28(x2)
x00:0x00000000  x01:0x01000034  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000003  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00000000
input a is data_rs1
input a is data_rs1
rs1: x2 is 0x010fffdc
0x010fffdc + 0xffffffe0 = 0x010fffbc
new address: 0x01000050
read 0x00a12623 from memory slot 0x01000050
time: 373	stage 4
time: 373	pc: 0x01000034	instr: 0x00000000	nop
time: 374	stage 3
time: 374	pc: 0x01000038	instr: 0x00000000	nop
time: 375	stage 2
time: 375	pc: 0x01000048	instr: 0xfe010113	addi	x2, x2, -32
time: 376	stage 1
time: 376	pc: 0x0100004c	instr: 0x00112e23	sw	x1, 28(x2)
time: 377	stage 0
time: 377	pc: 0x01000050	instr: 0x00a12623	sw	x10, 12(x2)
x00:0x00000000  x01:0x01000034  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000003  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
new address: 0x010fffbc
input a is data_rs1
rs1: x2 is 0x010fffdc
mx bypass rs1
input a is data_rs1
0x010fffdc + 0x00000001 = 0x010fffdd
0x010fffbc + 0x0000001c = 0x010fffd8
new address: 0x01000054
read 0x00c12703 from memory slot 0x01000054
time: 393	stage 4
time: 393	pc: 0x01000038	instr: 0x00000000	nop
time: 394	stage 3
time: 394	pc: 0x01000048	instr: 0xfe010113	addi	x2, x2, -32
time: 395	stage 2
time: 395	pc: 0x0100004c	instr: 0x00112e23	sw	x1, 28(x2)
time: 396	stage 1
time: 396	pc: 0x01000050	instr: 0x00a12623	sw	x10, 12(x2)
time: 397	stage 0
time: 397	pc: 0x01000054	instr: 0x00c12703	lw	x14, 12(x2)
x00:0x00000000  x01:0x01000034  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000003  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

mx bypass rs1
rs2 is data_rs2
mem: instr_wb_out: 0xfe010113
new address: 0x010fffd8
input a is data_rs1
input a is data_rs1
rs1: x2 is 0x010fffdc
wx bypass rs1
0x010fffd8 + 0x0000000c = 0x010fffe4
input a is data_rs1
0x010fffbc + 0x0000000c = 0x010fffc8
new address: 0x01000058
read 0x00500793 from memory slot 0x01000058
time: 413	stage 4
time: 413	pc: 0x01000048	instr: 0xfe010113	addi	x2, x2, -32
time: 414	stage 3
time: 414	pc: 0x0100004c	instr: 0x00112e23	sw	x1, 28(x2)
time: 415	stage 2
time: 415	pc: 0x01000050	instr: 0x00a12623	sw	x10, 12(x2)
time: 416	stage 1
time: 416	pc: 0x01000054	instr: 0x00c12703	lw	x14, 12(x2)
time: 417	stage 0
time: 417	pc: 0x01000058	instr: 0x00500793	addi	x15, x0, 5
writing 0x01000034 into memory slot 0x010fffd8
rs1: x2 is 0x010fffbc
x00:0x00000000  x01:0x01000034  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000003  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

wx bypass rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00112e23
new address: 0x010fffc8
input a is data_rs1
input a is data_rs1
rs1: x2 is 0x010fffbc
rs1 is data_rs1
rs1: x0 is 0x00000000
0x010fffd8 + 0x0000000e = 0x010fffe6
input a is data_rs1
0x010fffbc + 0x0000000c = 0x010fffc8
new address: 0x0100005c
read 0x00f71863 from memory slot 0x0100005c
time: 433	stage 4
time: 433	pc: 0x0100004c	instr: 0x00112e23	sw	x1, 28(x2)
time: 434	stage 3
time: 434	pc: 0x01000050	instr: 0x00a12623	sw	x10, 12(x2)
time: 435	stage 2
time: 435	pc: 0x01000054	instr: 0x00c12703	lw	x14, 12(x2)
time: 436	stage 1
time: 436	pc: 0x01000058	instr: 0x00500793	addi	x15, x0, 5
time: 437	stage 0
time: 437	pc: 0x0100005c	instr: 0x00f71863	bne	x14, x15, 0x0100006c
writing 0x00000000 into memory slot 0x010fffc8
x00:0x00000000  x01:0x01000034  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000003  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00a12623
input a is data_rs1
input a is data_rs1
rs1: x0 is 0x00000000
rs1: x14 is 0x00000003
0x00000000 + 0x00000005 = 0x00000005
read 0x00000000 from memory slot 0x010fffc8
new address: 0x01000060
read 0x024000ef from memory slot 0x01000060
time: 453	stage 4
time: 453	pc: 0x01000050	instr: 0x00a12623	sw	x10, 12(x2)
time: 454	stage 3
time: 454	pc: 0x01000054	instr: 0x00c12703	lw	x14, 12(x2)
time: 455	stage 2
time: 455	pc: 0x01000058	instr: 0x00500793	addi	x15, x0, 5
time: 456	stage 1
time: 456	pc: 0x0100005c	instr: 0x00f71863	bne	x14, x15, 0x0100006c
time: 457	stage 0
time: 457	pc: 0x01000060	instr: 0x024000ef	jal	x1, 0x01000084
x00:0x00000000  x01:0x01000034  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000003  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00c12703
new address: 0x00000005
input a is data_rs1
input a is data_rs1
read 0xxxxxxxxx from memory slot 0x00000005
rs1: x14 is 0x00000003
rs1: x0 is 0x00000000
decode: stallbj 1
0x00000003 + 0x0000000f = 0x00000012
input a is pc
wx bypass rs1
0x0100005c + 0x00000010 = 0x0100006c
input a is pc
new address: 0x01000064
read 0x00050793 from memory slot 0x01000064
time: 473	stage 4
time: 473	pc: 0x01000054	instr: 0x00c12703	lw	x14, 12(x2)
time: 474	stage 3
time: 474	pc: 0x01000058	instr: 0x00500793	addi	x15, x0, 5
time: 475	stage 2
time: 475	pc: 0x0100005c	instr: 0x00f71863	bne	x14, x15, 0x0100006c
time: 476	stage 1
time: 476	pc: 0x01000060	instr: 0x024000ef	jal	x1, 0x01000084
time: 477	stage 0
time: 477	pc: 0x01000064	instr: 0x00050793	addi	x15, x10, 0
x00:0x00000000  x01:0x01000034  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000002
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

wx bypass rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00500793
new address: 0x0100006c
input a is pc
input a is pc
read 0x024000ef from memory slot 0x0100006c
0x01000060 + 0x00000010 = 0x01000070
rs1: x0 is 0x00000000
rs1 is data_rs1
decode: stallbj 0
input a is data_rs1
0x01000060 + 0x00000000 = 0x01000060
0x00000000 + 0x00000000 = 0x00000000
new address: 0x0100006c
read 0x024000ef from memory slot 0x0100006c
time: 493	stage 4
time: 493	pc: 0x01000058	instr: 0x00500793	addi	x15, x0, 5
time: 494	stage 3
time: 494	pc: 0x0100005c	instr: 0x00f71863	bne	x14, x15, 0x0100006c
time: 495	stage 2
time: 495	pc: 0x01000060	instr: 0x00000000	nop
time: 496	stage 1
time: 496	pc: 0x01000064	instr: 0x00000000	nop
time: 497	stage 0
time: 497	pc: 0x0100006c	instr: 0x024000ef	jal	x1, 0x01000090
x00:0x00000000  x01:0x01000034  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000005
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00f71863
new address: 0x00000000
input a is data_rs1
read 0xxxxxxxxx from memory slot 0x00000000
rs1: x0 is 0x00000000
new address: 0x01000070
read 0x00050793 from memory slot 0x01000070
time: 513	stage 4
time: 513	pc: 0x0100005c	instr: 0x00f71863	bne	x14, x15, 0x0100006c
time: 514	stage 3
time: 514	pc: 0x01000060	instr: 0x00000000	nop
time: 515	stage 2
time: 515	pc: 0x01000064	instr: 0x00000000	nop
time: 516	stage 1
time: 516	pc: 0x0100006c	instr: 0x024000ef	jal	x1, 0x01000090
time: 517	stage 0
time: 517	pc: 0x01000070	instr: 0x00050793	addi	x15, x10, 0
x00:0x00000000  x01:0x01000034  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000005
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00000000
input a is data_rs1
rs1: x0 is 0x00000000
rs1: x10 is 0x00000000
decode: stallbj 1
input a is pc
0x00000000 + 0x00000024 = 0x00000024
0x0100006c + 0x00000024 = 0x01000090
new address: 0x01000074
read 0x00078513 from memory slot 0x01000074
time: 533	stage 4
time: 533	pc: 0x01000060	instr: 0x00000000	nop
time: 534	stage 3
time: 534	pc: 0x01000064	instr: 0x00000000	nop
time: 535	stage 2
time: 535	pc: 0x0100006c	instr: 0x024000ef	jal	x1, 0x01000090
time: 536	stage 1
time: 536	pc: 0x01000070	instr: 0x00050793	addi	x15, x10, 0
time: 537	stage 0
time: 537	pc: 0x01000074	instr: 0x00078513	addi	x10, x15, 0
x00:0x00000000  x01:0x01000034  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000005
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
new address: 0x01000090
input a is pc
read 0x00000793 from memory slot 0x01000090
0x01000070 + 0x00000024 = 0x01000094
rs1: x10 is 0x00000000
rs1: x0 is 0x00000000
decode: stallbj 0
input a is data_rs1
0x01000070 + 0x00000000 = 0x01000070
0x00000000 + 0x00000000 = 0x00000000
new address: 0x01000090
read 0x00000793 from memory slot 0x01000090
time: 553	stage 4
time: 553	pc: 0x01000064	instr: 0x00000000	nop
time: 554	stage 3
time: 554	pc: 0x0100006c	instr: 0x024000ef	jal	x1, 0x01000090
time: 555	stage 2
time: 555	pc: 0x01000070	instr: 0x00000000	nop
time: 556	stage 1
time: 556	pc: 0x01000074	instr: 0x00000000	nop
time: 557	stage 0
time: 557	pc: 0x01000090	instr: 0x00000793	addi	x15, x0, 0
x00:0x00000000  x01:0x01000034  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000005
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x024000ef
new address: 0x00000000
input a is data_rs1
read 0xxxxxxxxx from memory slot 0x00000000
rs1: x0 is 0x00000000
new address: 0x01000094
read 0x00078513 from memory slot 0x01000094
time: 573	stage 4
time: 573	pc: 0x0100006c	instr: 0x024000ef	jal	x1, 0x01000090
time: 574	stage 3
time: 574	pc: 0x01000070	instr: 0x00000000	nop
time: 575	stage 2
time: 575	pc: 0x01000074	instr: 0x00000000	nop
time: 576	stage 1
time: 576	pc: 0x01000090	instr: 0x00000793	addi	x15, x0, 0
time: 577	stage 0
time: 577	pc: 0x01000094	instr: 0x00078513	addi	x10, x15, 0
x00:0x00000000  x01:0x01000070  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000005
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00000000
input a is data_rs1
rs1: x0 is 0x00000000
rs1: x15 is 0x00000005
new address: 0x01000098
read 0x00008067 from memory slot 0x01000098
time: 593	stage 4
time: 593	pc: 0x01000070	instr: 0x00000000	nop
time: 594	stage 3
time: 594	pc: 0x01000074	instr: 0x00000000	nop
time: 595	stage 2
time: 595	pc: 0x01000090	instr: 0x00000793	addi	x15, x0, 0
time: 596	stage 1
time: 596	pc: 0x01000094	instr: 0x00078513	addi	x10, x15, 0
time: 597	stage 0
time: 597	pc: 0x01000098	instr: 0x00008067	jalr	x0, 0(x1)
x00:0x00000000  x01:0x01000070  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000005
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

input a is data_rs1
rs1: x15 is 0x00000005
rs1: x1 is 0x01000070
mx bypass rs1
new address: 0x0100009c
read 0xxxxxxxxx from memory slot 0x0100009c
time: 613	stage 4
time: 613	pc: 0x01000074	instr: 0x00000000	nop
time: 614	stage 3
time: 614	pc: 0x01000090	instr: 0x00000793	addi	x15, x0, 0
time: 615	stage 2
time: 615	pc: 0x01000094	instr: 0x00078513	addi	x10, x15, 0
time: 616	stage 1
time: 616	pc: 0x01000098	instr: 0x00008067	jalr	x0, 0(x1)
time: 617	stage 0
time: 617	pc: 0x0100009c	instr: 0xxxxxxxxx	not instr
x00:0x00000000  x01:0x01000070  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000005
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

mem: instr_wb_out: 0x00000793
input a is data_rs1
rs1: x1 is 0x01000070
wx bypass rs1
rs1: xx is 0xxxxxxxxx
decode: stallbj 1
rs1 is data_rs1
input a is data_rs1
0x01000070 + 0x00000000 = 0x01000070
new address: 0x010000a0
time: 633	stage 4
time: 633	pc: 0x01000090	instr: 0x00000793	addi	x15, x0, 0
time: 634	stage 3
time: 634	pc: 0x01000094	instr: 0x00078513	addi	x10, x15, 0
time: 635	stage 2
time: 635	pc: 0x01000098	instr: 0x00008067	jalr	x0, 0(x1)
time: 636	stage 1
time: 636	pc: 0x0100009c	instr: 0xxxxxxxxx	not instr
time: 637	stage 0
time: 637	pc: 0x010000a0	instr: 0xxxxxxxxx	not instr
x00:0x00000000  x01:0x01000070  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

mem: instr_wb_out: 0x00078513
rs1 is data_rs1
rs2 is data_rs2
new address: 0x01000070
input a is data_rs1
input a is data_rs1
read 0x00050793 from memory slot 0x01000070
decode: stallbj 0
0xxxxxxxxx + 0x00000000 = 0xxxxxxxxx
mx bypass rs1
input a is data_rs1
0x01000070 + 0x00000000 = 0x01000070
new address: 0x01000070
read 0x00050793 from memory slot 0x01000070
time: 653	stage 4
time: 653	pc: 0x01000094	instr: 0x00078513	addi	x10, x15, 0
time: 654	stage 3
time: 654	pc: 0x01000098	instr: 0x00008067	jalr	x0, 0(x1)
time: 655	stage 2
time: 655	pc: 0x0100009c	instr: 0x00000000	nop
time: 656	stage 1
time: 656	pc: 0x010000a0	instr: 0xxxxxxxxx	not instr
time: 657	stage 0
time: 657	pc: 0x01000070	instr: 0x00050793	addi	x15, x10, 0
x00:0x00000000  x01:0x01000070  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

mx bypass rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00008067
input a is data_rs1
rs1: xx is 0xxxxxxxxx
rs1 is data_rs1
rs1: x10 is 0x00000000
input a is data_rs1
0xxxxxxxxx + 0x00000000 = 0xxxxxxxxx
new address: 0x01000074
read 0x00078513 from memory slot 0x01000074
time: 673	stage 4
time: 673	pc: 0x01000098	instr: 0x00008067	jalr	x0, 0(x1)
time: 674	stage 3
time: 674	pc: 0x0100009c	instr: 0x00000000	nop
time: 675	stage 2
time: 675	pc: 0x010000a0	instr: 0x00000000	nop
time: 676	stage 1
time: 676	pc: 0x01000070	instr: 0x00050793	addi	x15, x10, 0
time: 677	stage 0
time: 677	pc: 0x01000074	instr: 0x00078513	addi	x10, x15, 0
x00:0x00000000  x01:0x01000070  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00000000
new address: 0xxxxxxxxx
input a is data_rs1
input a is data_rs1
read 0xxxxxxxxx from memory slot 0xxxxxxxxx
rs1: x10 is 0x00000000
rs1: x15 is 0x00000000
0x00000000 + 0x00000000 = 0x00000000
new address: 0x01000078
read 0x01c12083 from memory slot 0x01000078
time: 693	stage 4
time: 693	pc: 0x0100009c	instr: 0x00000000	nop
time: 694	stage 3
time: 694	pc: 0x010000a0	instr: 0x00000000	nop
time: 695	stage 2
time: 695	pc: 0x01000070	instr: 0x00050793	addi	x15, x10, 0
time: 696	stage 1
time: 696	pc: 0x01000074	instr: 0x00078513	addi	x10, x15, 0
time: 697	stage 0
time: 697	pc: 0x01000078	instr: 0x01c12083	lw	x1, 28(x2)
x00:0x00000000  x01:0x01000070  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
new address: 0x00000000
input a is data_rs1
rs1: x15 is 0x00000000
rs1: x2 is 0x010fffbc
mx bypass rs1
new address: 0x0100007c
read 0x02010113 from memory slot 0x0100007c
time: 713	stage 4
time: 713	pc: 0x010000a0	instr: 0x00000000	nop
time: 714	stage 3
time: 714	pc: 0x01000070	instr: 0x00050793	addi	x15, x10, 0
time: 715	stage 2
time: 715	pc: 0x01000074	instr: 0x00078513	addi	x10, x15, 0
time: 716	stage 1
time: 716	pc: 0x01000078	instr: 0x01c12083	lw	x1, 28(x2)
time: 717	stage 0
time: 717	pc: 0x0100007c	instr: 0x02010113	addi	x2, x2, 32
x00:0x00000000  x01:0x01000070  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

mx bypass rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00050793
input a is data_rs1
rs1: x2 is 0x010fffbc
wx bypass rs1
rs1 is data_rs1
0x00000000 + 0x0000001c = 0x0000001c
input a is data_rs1
0x010fffbc + 0x0000001c = 0x010fffd8
new address: 0x01000080
read 0x00008067 from memory slot 0x01000080
time: 733	stage 4
time: 733	pc: 0x01000070	instr: 0x00050793	addi	x15, x10, 0
time: 734	stage 3
time: 734	pc: 0x01000074	instr: 0x00078513	addi	x10, x15, 0
time: 735	stage 2
time: 735	pc: 0x01000078	instr: 0x01c12083	lw	x1, 28(x2)
time: 736	stage 1
time: 736	pc: 0x0100007c	instr: 0x02010113	addi	x2, x2, 32
time: 737	stage 0
time: 737	pc: 0x01000080	instr: 0x00008067	jalr	x0, 0(x1)
x00:0x00000000  x01:0x01000070  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

mem: instr_wb_out: 0x00078513
rs1 is data_rs1
rs2 is data_rs2
new address: 0x010fffd8
input a is data_rs1
read 0x01000034 from memory slot 0x010fffd8
rs1: x2 is 0x010fffbc
rs1: x1 is 0x01000070
0x010fffbc + 0x00000020 = 0x010fffdc
new address: 0x01000084
read 0x00100793 from memory slot 0x01000084
time: 753	stage 4
time: 753	pc: 0x01000074	instr: 0x00078513	addi	x10, x15, 0
time: 754	stage 3
time: 754	pc: 0x01000078	instr: 0x01c12083	lw	x1, 28(x2)
time: 755	stage 2
time: 755	pc: 0x0100007c	instr: 0x02010113	addi	x2, x2, 32
time: 756	stage 1
time: 756	pc: 0x01000080	instr: 0x00008067	jalr	x0, 0(x1)
time: 757	stage 0
time: 757	pc: 0x01000084	instr: 0x00100793	addi	x15, x0, 1
x00:0x00000000  x01:0x01000070  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x01c12083
new address: 0x010fffdc
input a is data_rs1
input a is data_rs1
read 0xxxxxxxxx from memory slot 0x010fffdc
rs1: x1 is 0x01000070
mx bypass rs1
rs1: x0 is 0x00000000
decode: stallbj 1
0x01000070 + 0x00000000 = 0x01000070
input a is data_rs1
wx bypass rs1
0x010fffdc + 0x00000000 = 0x010fffdc
input a is data_rs1
0x01000034 + 0x00000000 = 0x01000034
new address: 0x01000088
read 0x00078513 from memory slot 0x01000088
time: 773	stage 4
time: 773	pc: 0x01000078	instr: 0x01c12083	lw	x1, 28(x2)
time: 774	stage 3
time: 774	pc: 0x0100007c	instr: 0x02010113	addi	x2, x2, 32
time: 775	stage 2
time: 775	pc: 0x01000080	instr: 0x00008067	jalr	x0, 0(x1)
time: 776	stage 1
time: 776	pc: 0x01000084	instr: 0x00100793	addi	x15, x0, 1
time: 777	stage 0
time: 777	pc: 0x01000088	instr: 0x00078513	addi	x10, x15, 0
x00:0x00000000  x01:0x01000034  x02:0x010fffbc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

wx bypass rs1
rs2 is data_rs2
mem: instr_wb_out: 0x02010113
new address: 0x01000034
input a is data_rs1
input a is data_rs1
read 0x00050793 from memory slot 0x01000034
rs1: x0 is 0x00000000
rs1 is data_rs1
decode: stallbj 0
0x010fffdc + 0x00000000 = 0x010fffdc
input a is data_rs1
mx bypass rs1
0x00000000 + 0x00000000 = 0x00000000
input a is data_rs1
0x01000034 + 0x00000000 = 0x01000034
new address: 0x01000034
read 0x00050793 from memory slot 0x01000034
time: 793	stage 4
time: 793	pc: 0x0100007c	instr: 0x02010113	addi	x2, x2, 32
time: 794	stage 3
time: 794	pc: 0x01000080	instr: 0x00008067	jalr	x0, 0(x1)
time: 795	stage 2
time: 795	pc: 0x01000084	instr: 0x00000000	nop
time: 796	stage 1
time: 796	pc: 0x01000088	instr: 0x00000000	nop
time: 797	stage 0
time: 797	pc: 0x01000034	instr: 0x00050793	addi	x15, x10, 0
x00:0x00000000  x01:0x01000034  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

mx bypass rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00008067
input a is data_rs1
rs1: x0 is 0x00000000
rs1 is data_rs1
rs1: x10 is 0x00000000
input a is data_rs1
0x00000000 + 0x00000000 = 0x00000000
new address: 0x01000038
read 0x00078513 from memory slot 0x01000038
time: 813	stage 4
time: 813	pc: 0x01000080	instr: 0x00008067	jalr	x0, 0(x1)
time: 814	stage 3
time: 814	pc: 0x01000084	instr: 0x00000000	nop
time: 815	stage 2
time: 815	pc: 0x01000088	instr: 0x00000000	nop
time: 816	stage 1
time: 816	pc: 0x01000034	instr: 0x00050793	addi	x15, x10, 0
time: 817	stage 0
time: 817	pc: 0x01000038	instr: 0x00078513	addi	x10, x15, 0
x00:0x00000000  x01:0x01000034  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
mem: instr_wb_out: 0x00000000
new address: 0x00000000
input a is data_rs1
read 0xxxxxxxxx from memory slot 0x00000000
rs1: x10 is 0x00000000
rs1: x15 is 0x00000000
new address: 0x0100003c
read 0x01c12083 from memory slot 0x0100003c
time: 833	stage 4
time: 833	pc: 0x01000084	instr: 0x00000000	nop
time: 834	stage 3
time: 834	pc: 0x01000088	instr: 0x00000000	nop
time: 835	stage 2
time: 835	pc: 0x01000034	instr: 0x00050793	addi	x15, x10, 0
time: 836	stage 1
time: 836	pc: 0x01000038	instr: 0x00078513	addi	x10, x15, 0
time: 837	stage 0
time: 837	pc: 0x0100003c	instr: 0x01c12083	lw	x1, 28(x2)
x00:0x00000000  x01:0x01000034  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

rs1 is data_rs1
rs2 is data_rs2
input a is data_rs1
rs1: x15 is 0x00000000
rs1: x2 is 0x010fffdc
mx bypass rs1
new address: 0x01000040
read 0x02010113 from memory slot 0x01000040
time: 853	stage 4
time: 853	pc: 0x01000088	instr: 0x00000000	nop
time: 854	stage 3
time: 854	pc: 0x01000034	instr: 0x00050793	addi	x15, x10, 0
time: 855	stage 2
time: 855	pc: 0x01000038	instr: 0x00078513	addi	x10, x15, 0
time: 856	stage 1
time: 856	pc: 0x0100003c	instr: 0x01c12083	lw	x1, 28(x2)
time: 857	stage 0
time: 857	pc: 0x01000040	instr: 0x02010113	addi	x2, x2, 32
x00:0x00000000  x01:0x01000034  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

mem: instr_wb_out: 0x00050793
input a is data_rs1
rs1: x2 is 0x010fffdc
wx bypass rs1
rs1 is data_rs1
0x00000000 + 0x0000001c = 0x0000001c
input a is data_rs1
0x010fffdc + 0x0000001c = 0x010ffff8
new address: 0x01000044
read 0x00008067 from memory slot 0x01000044
time: 873	stage 4
time: 873	pc: 0x01000034	instr: 0x00050793	addi	x15, x10, 0
time: 874	stage 3
time: 874	pc: 0x01000038	instr: 0x00078513	addi	x10, x15, 0
time: 875	stage 2
time: 875	pc: 0x0100003c	instr: 0x01c12083	lw	x1, 28(x2)
time: 876	stage 1
time: 876	pc: 0x01000040	instr: 0x02010113	addi	x2, x2, 32
time: 877	stage 0
time: 877	pc: 0x01000044	instr: 0x00008067	jalr	x0, 0(x1)
x00:0x00000000  x01:0x01000034  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

mem: instr_wb_out: 0x00078513
rs1 is data_rs1
rs2 is data_rs2
new address: 0x010ffff8
input a is data_rs1
read 0x00000000 from memory slot 0x010ffff8
rs1: x2 is 0x010fffdc
rs1: x1 is 0x01000034
0x010fffdc + 0x00000020 = 0x010ffffc
new address: 0x01000048
read 0xfe010113 from memory slot 0x01000048
time: 893	stage 4
time: 893	pc: 0x01000038	instr: 0x00078513	addi	x10, x15, 0
time: 894	stage 3
time: 894	pc: 0x0100003c	instr: 0x01c12083	lw	x1, 28(x2)
time: 895	stage 2
time: 895	pc: 0x01000040	instr: 0x02010113	addi	x2, x2, 32
time: 896	stage 1
time: 896	pc: 0x01000044	instr: 0x00008067	jalr	x0, 0(x1)
time: 897	stage 0
time: 897	pc: 0x01000048	instr: 0xfe010113	addi	x2, x2, -32
x00:0x00000000  x01:0x01000034  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

mem: instr_wb_out: 0x01c12083
rs1 is data_rs1
rs2 is data_rs2
new address: 0x010ffffc
input a is data_rs1
input a is data_rs1
read 0xxxxxxxxx from memory slot 0x010ffffc
rs1: x1 is 0x01000034
mx bypass rs1
rs1: x2 is 0x010fffdc
decode: stallbj 1
0x01000034 + 0x00000000 = 0x01000034
input a is data_rs1
wx bypass rs1
0x010ffffc + 0x00000000 = 0x010ffffc
input a is data_rs1
0x00000000 + 0x00000000 = 0x00000000
new address: 0x0100004c
read 0x00112e23 from memory slot 0x0100004c
time: 913	stage 4
time: 913	pc: 0x0100003c	instr: 0x01c12083	lw	x1, 28(x2)
time: 914	stage 3
time: 914	pc: 0x01000040	instr: 0x02010113	addi	x2, x2, 32
time: 915	stage 2
time: 915	pc: 0x01000044	instr: 0x00008067	jalr	x0, 0(x1)
time: 916	stage 1
time: 916	pc: 0x01000048	instr: 0xfe010113	addi	x2, x2, -32
time: 917	stage 0
time: 917	pc: 0x0100004c	instr: 0x00112e23	sw	x1, 28(x2)
x00:0x00000000  x01:0x00000000  x02:0x010fffdc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

wx bypass rs1
rs2 is data_rs2
mem: instr_wb_out: 0x02010113
new address: 0x00000000
input a is data_rs1
input a is data_rs1
rs1: x2 is 0x010fffdc
rs1 is data_rs1
rs1: x0 is 0x00000000
decode: stallbj 0
0x010ffffc + 0x00000000 = 0x010ffffc
input a is data_rs1
mx bypass rs1
0x010fffdc + 0x00000000 = 0x010fffdc
input a is data_rs1
0x00000000 + 0x00000000 = 0x00000000
new address: 0x00000000
read 0xxxxxxxxx from memory slot 0x00000000
time: 933	stage 4
time: 933	pc: 0x01000040	instr: 0x02010113	addi	x2, x2, 32
time: 934	stage 3
time: 934	pc: 0x01000044	instr: 0x00008067	jalr	x0, 0(x1)
time: 935	stage 2
time: 935	pc: 0x01000048	instr: 0x00000000	nop
time: 936	stage 1
time: 936	pc: 0x0100004c	instr: 0x00000000	nop
time: 937	stage 0
time: 937	pc: 0x00000000	instr: 0xxxxxxxxx	not instr
x00:0x00000000  x01:0x00000000  x02:0x010ffffc  x03:0x00000000  x04:0x00000000  x05:0x00000000  x06:0x00000000  x07:0x00000000
x08:0x00000000  x09:0x00000000  x10:0x00000000  x11:0x00000000  x12:0x00000000  x13:0x00000000  x14:0x00000000  x15:0x00000000
x16:0x00000000  x17:0x00000000  x18:0x00000000  x19:0x00000000  x20:0x00000000  x21:0x00000000  x22:0x00000000  x23:0x00000000
x24:0x00000000  x25:0x00000000  x26:0x00000000  x27:0x00000000  x28:0x00000000  x29:0x00000000  x30:0x00000000  x31:0x00000000

end: sp
