// CPU :
////////
IDEF(ADD,										"add",			0xFC0007FF, 0x00000020, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(ADDI,										"addi",			0xFC000000, 0x20000000, HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(ADDU,										"addu",			0xFC0007FF, 0x00000021, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(ADDIU,										"addiu",		0xFC000000, 0x24000000, HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(AND,										"and",			0xFC0007FF, 0x00000024, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(ANDI,										"andi",			0xFC000000, 0x30000000, HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16|IS_ZEROEXTENDED)
IDEF(NOR,										"nor",			0xFC0007FF, 0x00000027, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(OR,										"or",			0xFC0007FF, 0x00000025, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(ORI,										"ori",			0xFC000000, 0x34000000, HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16|IS_ZEROEXTENDED)
IDEF(XOR,										"xor",			0xFC0007FF, 0x00000026, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(XORI,										"xori",			0xFC000000, 0x38000000, HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16|IS_ZEROEXTENDED)
IDEF(SLL,										"sll",			0xFFE0003F, 0x00000000, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_SA|IS_SHIFT)
IDEF(SLLV,										"sllv",			0xFC0007FF, 0x00000004, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_RS_AS_INPUT|IS_SHIFT)
IDEF(SRA,										"sra",			0xFFE0003F, 0x00000003, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_SA|IS_SHIFT)
IDEF(SRAV,										"srav",			0xFC0007FF, 0x00000007, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_RS_AS_INPUT|IS_SHIFT)
IDEF(SRL,										"srl",			0xFFE0003F, 0x00000002, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_SA|IS_SHIFT)
IDEF(SRLV,										"srlv",			0xFC0007FF, 0x00000006, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_RS_AS_INPUT|IS_SHIFT)
IDEF(ROTR,										"rotr",			0xFFE0003F, 0x00200002, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_SA|IS_SHIFT)
IDEF(ROTRV,										"rotrv",		0xFC0007FF, 0x00000046, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_RS_AS_INPUT|IS_SHIFT)
IDEF(SLT,										"slt",			0xFC0007FF, 0x0000002A, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(SLTI,										"slti",			0xFC000000, 0x28000000, HAS_RS_AS_INPUT|HAS_IMM16|HAS_RT_AS_OUTPUT)
IDEF(SLTU,										"sltu",			0xFC0007FF, 0x0000002B, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(SLTIU,										"sltiu",		0xFC000000, 0x2C000000, HAS_RS_AS_INPUT|HAS_IMM16|HAS_RT_AS_OUTPUT)
IDEF(SUB,										"sub",			0xFC0007FF, 0x00000022, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(SUBU,										"subu",			0xFC0007FF, 0x00000023, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(LUI,										"lui",			0xFFE00000, 0x3C000000, HAS_RT_AS_OUTPUT|HAS_IMM16)
IDEF(SEB,										"seb",			0xFFE007FF, 0x7C000420, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(SEH,										"seh",			0xFFE007FF, 0x7C000620, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(BITREV,									"bitrev",		0xFFE007FF, 0x7C000520, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(WSBH,										"wsbh",			0xFFE007FF, 0x7C0000A0, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(WSBW,										"wsbw",			0xFFE007FF, 0x7C0000E0, HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(MOVZ,										"movz",			0xFC0007FF, 0x0000000A, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MOVN,										"movn",			0xFC0007FF, 0x0000000B, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MAX,										"max",			0xFC0007FF, 0x0000002C, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MIN,										"min",			0xFC0007FF, 0x0000002D, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(CLZ,										"clz",			0xFC1F07FF, 0x00000016, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT)
IDEF(CLO,										"clo",			0xFC1F07FF, 0x00000017, HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT)
IDEF(EXT,										"ext",			0xFC00003F, 0x7C000000, HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_LSB)
IDEF(INS,										"ins",			0xFC00003F, 0x7C000004, HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_LSB|HAS_MSB)

// MDU :
////////
IDEF(MULT,										"mult",			0xFC00FFFF, 0x00000018, HAS_HILO_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MULTU,										"multu",		0xFC00FFFF, 0x00000019, HAS_HILO_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MADD,										"madd",			0xFC00FFFF, 0x0000001C, HAS_HILO_AS_OUTPUT|HAS_HILO_AS_INPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MADDU,										"maddu",		0xFC00FFFF, 0x0000001D, HAS_HILO_AS_OUTPUT|HAS_HILO_AS_INPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MSUB,										"msub",			0xFC00FFFF, 0x0000002E, HAS_HILO_AS_OUTPUT|HAS_HILO_AS_INPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MSUBU,										"msubu",		0xFC00FFFF, 0x0000002F, HAS_HILO_AS_OUTPUT|HAS_HILO_AS_INPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(DIV,										"div",			0xFC00FFFF, 0x0000001A, HAS_HILO_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(DIVU,										"divu",			0xFC00FFFF, 0x0000001B, HAS_HILO_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(MFHI,										"mfhi",			0xFFFF07FF, 0x00000010, HAS_RD_AS_OUTPUT|HAS_HI_AS_INPUT)
IDEF(MFLO,										"mflo",			0xFFFF07FF, 0x00000012, HAS_RD_AS_OUTPUT|HAS_LO_AS_INPUT)
IDEF(MTHI,										"mthi",			0xFC1FFFFF, 0x00000011, HAS_HI_AS_OUTPUT|HAS_RS_AS_INPUT)
IDEF(MTLO,										"mtlo",			0xFC1FFFFF, 0x00000013, HAS_LO_AS_OUTPUT|HAS_RS_AS_INPUT)

// BCU :
////////
IDEF(BEQ,										"beq",			0xFC000000, 0x10000000, IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT|HAS_IMM16)
IDEF(BEQL,										"beql",			0xFC000000, 0x50000000, IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT|HAS_IMM16)
IDEF(BGEZ,										"bgez",			0xFC1F0000, 0x04010000, IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BGEZAL,									"bgezal",		0xFC1F0000, 0x04110000, IS_CONDITIONAL_BRANCH|HAS_RA_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BGEZALL,									"bgezall",		0xFC1F0000, 0x04130000, IS_CONDITIONAL_BRANCH|HAS_RA_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BGEZL,										"bgezl",		0xFC1F0000, 0x04030000, IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BGTZ,										"bgtz",			0xFC1F0000, 0x1C000000, IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BGTZL,										"bgtzl",		0xFC1F0000, 0x5C000000, IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BLEZ,										"blez",			0xFC1F0000, 0x18000000, IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BLEZL,										"blezl",		0xFC1F0000, 0x58000000, IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BLTZ,										"bltz",			0xFC1F0000, 0x04000000, IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BLTZAL,									"bltzal",		0xFC1F0000, 0x04100000, IS_CONDITIONAL_BRANCH|HAS_RA_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BLTZALL,									"bltzall",		0xFC1F0000, 0x04120000, IS_CONDITIONAL_BRANCH|HAS_RA_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BLTZL,										"bltzl",		0xFC1F0000, 0x04020000, IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BNE,										"bne",			0xFC000000, 0x14000000, IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT|HAS_IMM16)
IDEF(BNEL,										"bnel",			0xFC000000, 0x54000000, IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT|HAS_IMM16)
IDEF(J,											"j",			0xFC000000, 0x08000000, IS_DIRECT_JUMP|HAS_IMM26)
IDEF(JAL,										"jal",			0xFC000000, 0x0C000000, IS_DIRECT_JUMP|HAS_RA_AS_OUTPUT|HAS_IMM26)
IDEF(JALR,										"jalr",			0xFC1F07FF, 0x00000009, IS_INDIRECT_JUMP|HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT)
IDEF(RET,										"jalr",			0xFC1FFFFF, 0x0000F809, IS_INDIRECT_JUMP|HAS_RD_AS_OUTPUT|HAS_RA_AS_OUTPUT|HAS_RS_AS_INPUT)
IDEF(JR,										"jr",			0xFC1FFFFF, 0x00000008, IS_INDIRECT_JUMP|HAS_RS_AS_INPUT)
IDEF(BC1F,										"bc1f",			0xFFFF0000, 0x45000000, IS_CONDITIONAL_BRANCH|HAS_FCR31_AS_INPUT|HAS_IMM16)
IDEF(BC1T,										"bc1t",			0xFFFF0000, 0x45010000, IS_CONDITIONAL_BRANCH|HAS_FCR31_AS_INPUT|HAS_IMM16)
IDEF(BC1FL,										"bc1fl",		0xFFFF0000, 0x45020000, IS_CONDITIONAL_BRANCH|HAS_FCR31_AS_INPUT|HAS_IMM16)
IDEF(BC1TL,										"bc1tl",		0xFFFF0000, 0x45030000, IS_CONDITIONAL_BRANCH|HAS_FCR31_AS_INPUT|HAS_IMM16)
IDEF(BVF,										"bvf",			0xFFE30000, 0x49000000, IS_CONDITIONAL_BRANCH|HAS_VCC_AS_INPUT|HAS_IMM16|IS_VFPU2)
IDEF(BVT,										"bvt",			0xFFE30000, 0x49010000, IS_CONDITIONAL_BRANCH|HAS_VCC_AS_INPUT|HAS_IMM16|IS_VFPU2)
IDEF(BVFL,										"bvfl",			0xFFE30000, 0x49020000, IS_CONDITIONAL_BRANCH|HAS_VCC_AS_INPUT|HAS_IMM16|IS_VFPU2)
IDEF(BVTL,										"bvtl",			0xFFE30000, 0x49030000, IS_CONDITIONAL_BRANCH|HAS_VCC_AS_INPUT|HAS_IMM16|IS_VFPU2)

// LSU :
////////
IDEF(LB,										"lb",			0xFC000000, 0x80000000, IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LBU,										"lbu",			0xFC000000, 0x90000000, IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LH,										"lh",			0xFC000000, 0x84000000, IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LHU,										"lhu",			0xFC000000, 0x94000000, IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LW,										"lw",			0xFC000000, 0x8C000000, IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LWL,										"lwl",			0xFC000000, 0x88000000, IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LWR,										"lwr",			0xFC000000, 0x98000000, IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LL,										"ll",			0xFC000000, 0xC0000000, IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LWC1,										"lwc1",			0xFC000000, 0xC4000000, IS_LOAD|HAS_RS_AS_BASE|HAS_FT_AS_OUTPUT|HAS_IMM16)
IDEF(LV_S,										"lv.s",			0xFC000000, 0xC8000000, IS_LOAD|HAS_RS_AS_BASE)
IDEF(LVL_Q,										"lvl.q",		0xFC000002, 0xD4000000, IS_LOAD|HAS_RS_AS_BASE)
IDEF(LVR_Q,										"lvr.q",		0xFC000002, 0xD4000002, IS_LOAD|HAS_RS_AS_BASE)
IDEF(LV_Q,										"lv.q",			0xFC000002, 0xD8000000, IS_LOAD|HAS_RS_AS_BASE)
IDEF(SB,										"sb",			0xFC000000, 0xA0000000, IS_STORE|HAS_RT_AS_INPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(SH,										"sh",			0xFC000000, 0xA4000000, IS_STORE|HAS_RT_AS_INPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(SW,										"sw",			0xFC000000, 0xAC000000, IS_STORE|HAS_RT_AS_INPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(SWL,										"swl",			0xFC000000, 0xA8000000, IS_STORE|HAS_RT_AS_INPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(SWR,										"swr",			0xFC000000, 0xB8000000, IS_STORE|HAS_RT_AS_INPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(SC,										"sc",			0xFC000000, 0xE0000000, IS_STORE|HAS_RS_AS_BASE|HAS_RT_AS_INPUT|HAS_IMM16)
IDEF(SWC1,										"swc1",			0xFC000000, 0xE4000000, IS_STORE|HAS_RS_AS_BASE|HAS_FT_AS_INPUT|HAS_IMM16)
IDEF(SV_S,										"sv.s",			0xFC000000, 0xE8000000, IS_STORE|HAS_RS_AS_BASE)
IDEF(SVL_Q,										"svl.q",		0xFC000002, 0xF4000000, IS_STORE|HAS_RS_AS_BASE)
IDEF(SVR_Q,										"svr.q",		0xFC000002, 0xF4000002, IS_STORE|HAS_RS_AS_BASE)
IDEF(SV_Q,										"sv.q",			0xFC000000, 0xF8000000, IS_STORE|HAS_RS_AS_BASE)

// FPU :
////////
IDEF(ADD_S,										"add.s",		0xFFE0003F, 0x46000000, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT)
IDEF(SUB_S,										"sub.s",		0xFFE0003F, 0x46000001, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT)
IDEF(MUL_S,										"mul.s",		0xFFE0003F, 0x46000002, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT)
IDEF(DIV_S,										"div.s",		0xFFE0003F, 0x46000003, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT)
IDEF(SQRT_S,									"sqrt.s",		0xFFFF003F, 0x46000004, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(ABS_S,										"abs.s",		0xFFFF003F, 0x46000005, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(MOV_S,										"mov.s",		0xFFFF003F, 0x46000006, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(NEG_S,										"neg.s",		0xFFFF003F, 0x46000007, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(ROUND_W_S,									"round.w.s",	0xFFFF003F, 0x4600000C, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(TRUNC_W_S,									"trunc.w.s",	0xFFFF003F,	0x4600000D, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(CEIL_W_S,									"ceil.w.s",		0xFFFF003F, 0x4600000E, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(FLOOR_W_S,									"floor.w.s",	0xFFFF003F, 0x4600000F, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(CVT_S_W,									"cvt.s.w",		0xFFFF003F, 0x46800020, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(CVT_W_S,									"cvt.w.s",		0xFFFF003F, 0x46000024, HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(C_F_S,										"c.f.s",		0xFFE007FF, 0x46000030, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_UN_S,									"c.un.s",		0xFFE007FF, 0x46000031, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_EQ_S,									"c.eq.s",		0xFFE007FF, 0x46000032, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_UEQ_S,									"c.ueq.s",		0xFFE007FF, 0x46000033, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_OLT_S,									"c.olt.s",		0xFFE007FF, 0x46000034, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_ULT_S,									"c.ult.s",		0xFFE007FF, 0x46000035, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_OLE_S,									"c.ole.s",		0xFFE007FF, 0x46000036, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_ULE_S,									"c.ule.s",		0xFFE007FF, 0x46000037, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_SF_S,									"c.sf.s",		0xFFE007FF, 0x46000038, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_NGLE_S,									"c.ngle.s",		0xFFE007FF, 0x46000039, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_SEQ_S,									"c.seq.s",		0xFFE007FF, 0x4600003A, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_NGL_S,									"c.ngl.s",		0xFFE007FF, 0x4600003B, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_LT_S,									"c.lt.s",		0xFFE007FF, 0x4600003C, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_NGE_S,									"c.nge.s",		0xFFE007FF, 0x4600003D, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_LE_S,									"c.le.s",		0xFFE007FF, 0x4600003E, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_NGT_S,									"c.ngt.s",		0xFFE007FF, 0x4600003F, HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(MFC1,										"mfc1",			0xFFE007FF, 0x44000000, HAS_RT_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(CFC1,										"cfc1",			0xFFE007FF, 0x44400000, HAS_RT_AS_OUTPUT|HAS_FCR31_AS_INPUT)
IDEF(MTC1,										"mtc1",			0xFFE007FF, 0x44800000, HAS_FS_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(CTC1,										"ctc1",			0xFFE007FF, 0x44C00000, HAS_FCR31_AS_OUTPUT|HAS_RT_AS_INPUT)

// DBG :
////////
IDEF(MFDR,										"mfdr",			0xFFE007FF, 0x7000003D, IS_UNIMPLEMENTED)
IDEF(MTDR,										"mtdr",			0xFFE007FF, 0x7080003D, IS_UNIMPLEMENTED)
IDEF(DBREAK,									"dbreak",		0xFC00003F, 0x7000003F, IS_UNIMPLEMENTED)
IDEF(DRET,										"dret",			0xFFFFFFFF, 0x7000003E, IS_UNIMPLEMENTED)

// SYS :
/////////
IDEF(MFC0,										"mfc0",			0xFFE007FF, 0x40000000, IS_UNIMPLEMENTED)
IDEF(CFC0,										"cfc0",			0xFFE007FF, 0x40400000, IS_UNIMPLEMENTED)
IDEF(MTC0,										"mtc0",			0xFFE007FF, 0x40800000, IS_UNIMPLEMENTED)
IDEF(CTC0,										"ctc0",			0xFFE007FF, 0x40C00000, IS_UNIMPLEMENTED)
IDEF(SYSCALL,									"syscall",		0xFC00003F, 0x0000000C, IS_SYSCALL)
IDEF(BREAK,										"break",		0xFC00003F, 0x0000000D, IS_BREAK)
IDEF(ERET,										"eret",			0xFFFFFFFF, 0x42000018, IS_UNIMPLEMENTED)
IDEF(HALT,										"halt",			0xFFFFFFFF, 0x70000000, IS_UNIMPLEMENTED)
IDEF(MFIC,										"mfic",			0xFC1FFFFF, 0x70000024, IS_UNIMPLEMENTED)
IDEF(MTIC,										"mtic",			0xFC1FFFFF, 0x70000026, IS_UNIMPLEMENTED)

// CACHE :
//////////
IDEF(ICACHE_INDEX_INVALIDATE,					"cache",		0xFC1F0000, 0xBC040000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(ICACHE_INDEX_UNLOCK,						"cache",		0xFC1F0000, 0xBC060000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(ICACHE_HIT_INVALIDATE,						"cache",		0xFC1F0000, 0xBC080000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(ICACHE_FILL,								"cache",		0xFC1F0000,	0xBC0A0000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(ICACHE_FILL_WITH_LOCK,						"cache",		0xFC1F0000, 0xBC0B0000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(DCACHE_INDEX_WRITEBACK_INVALIDATE,			"cache",		0xFC1F0000, 0xBC140000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(DCACHE_INDEX_UNLOCK,						"cache",		0xFC1F0000, 0xBC160000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(DCACHE_CREATE_DIRTY_EXCLUSIVE,				"cache",		0xFC1F0000, 0xBC180000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(DCACHE_HIT_INVALIDATE,						"cache",		0xFC1F0000, 0xBC190000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(DCACHE_HIT_WRITEBACK,						"cache",		0xFC1F0000, 0xBC1A0000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(DCACHE_HIT_WRITEBACK_INVALIDATE,			"cache",		0xFC1F0000, 0xBC1B0000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(DCACHE_CREATE_DIRTY_EXCLUSIVE_WITH_LOCK,	"cache",		0xFC1F0000, 0xBC1C0000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(DCACHE_FILL,								"cache",		0xFC1F0000, 0xBC1E0000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(DCACHE_FILL_WITH_LOCK,						"cache",		0xFC1F0000, 0xBC1F0000, IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(SYNC,										"sync",			0xFFFFFFFF, 0x0000000F, IS_CACHE)

// VFPU :
/////////
// Group VFPU1
IDEF(VADD_S,									"vadd.s",		0xFF808080, 0x60000000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VADD_P,									"vadd.p",		0xFF808080, 0x60000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VADD_T,									"vadd.t",		0xFF808080, 0x60008000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VADD_Q,									"vadd.q",		0xFF808080, 0x60008080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VSUB_S,									"vsub.s",		0xFF808080, 0x60800000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VSUB_P,									"vsub.p",		0xFF808080, 0x60800080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VSUB_T,									"vsub.t",		0xFF808080, 0x60808000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VSUB_Q,									"vsub.q",		0xFF808080, 0x60808080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VSBN_S,									"vsbn.s",		0xFF808080, 0x61000000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VDIV_S,									"vdiv.s",		0xFF808080, 0x63800000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VDIV_P,									"vdiv.p",		0xFF808080, 0x63800080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VDIV_T,									"vdiv.t",		0xFF808080, 0x63808000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VDIV_Q,									"vdiv.q",		0xFF808080, 0x63808080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
// Group VFPU2
IDEF(VMUL_S,									"vmul.s",		0xFF808080, 0x64000000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VMUL_P,									"vmul.p",		0xFF808080, 0x64000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VMUL_T,									"vmul.t",		0xFF808080, 0x64008000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VMUL_Q,									"vmul.q",		0xFF808080, 0x64008080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VDOT_P,									"vdot.p",		0xFF808080, 0x64800080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VDOT_T,									"vdot.t",		0xFF808080, 0x64808000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VDOT_Q,									"vdot.q",		0xFF808080, 0x64808080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VSCL_P,									"vscl.p",		0xFF808080, 0x65000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VSCL_T,									"vscl.t",		0xFF808080, 0x65008000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VSCL_Q,									"vscl.q",		0xFF808080, 0x65008080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VHDP_P,									"vhdp.p",		0xFF808080, 0x66000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VHDP_T,									"vhdp.t",		0xFF808080, 0x66008000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VHDP_Q,									"vhdp.q",		0xFF808080, 0x66008080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VCRS_T,									"vcrs.t",		0xFF808080, 0x66808000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VDET_P,									"vdet.p",		0xFF808080, 0x67000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
// Group VFPU2
IDEF(MFV,										"mfv",			0xFFE0FF80, 0x48600000, HAS_RT_AS_OUTPUT|HAS_VD_AS_INPUT|IS_VFPU2)
IDEF(MFVC,										"mfvc",			0xFFE0FF80, 0x48600080, HAS_RT_AS_OUTPUT|HAS_VD_AS_INPUT|IS_VFPU2)
IDEF(MTV,										"mtv",			0xFFE0FF80, 0x48E00000, HAS_VD_AS_OUTPUT|HAS_RT_AS_INPUT|IS_VFPU2)
IDEF(MTVC,										"mtvc",			0xFFE0FF80, 0x48E00080, HAS_VD_AS_OUTPUT|HAS_RT_AS_INPUT|IS_VFPU2)
// Group VFPU3
IDEF(VCMP_S,									"vcmp.s",		0xFF808088, 0x6C000000, HAS_VCC_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|HAS_IMM4|IS_VFPU3|HAS_VSIZE)
IDEF(VCMP_P,									"vcmp.p",		0xFF808088, 0x6C000080, HAS_VCC_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|HAS_IMM4|IS_VFPU3|HAS_VSIZE)
IDEF(VCMP_T,									"vcmp.t",		0xFF808088, 0x6C008000, HAS_VCC_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|HAS_IMM4|IS_VFPU3|HAS_VSIZE)
IDEF(VCMP_Q,									"vcmp.q",		0xFF808088, 0x6C008080, HAS_VCC_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|HAS_IMM4|IS_VFPU3|HAS_VSIZE)
IDEF(VMIN_S,									"vmin.s",		0xFF808088, 0x6D000000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMIN_P,									"vmin.p",		0xFF808088, 0x6D000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMIN_T,									"vmin.t",		0xFF808088, 0x6D008000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMIN_Q,									"vmin.q",		0xFF808088, 0x6D008080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMAX_S,									"vmax.s",		0xFF808080, 0x6D800000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMAX_P,									"vmax.p",		0xFF808080, 0x6D800080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMAX_T,									"vmax.t",		0xFF808080, 0x6D808000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMAX_Q,									"vmax.q",		0xFF808080, 0x6D808080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSCMP_S,									"vscmp.s",		0xFF808080, 0x6E800000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSCMP_P,									"vscmp.p",		0xFF808080, 0x6E800080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSCMP_T,									"vscmp.t",		0xFF808080, 0x6E808000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSCMP_Q,									"vscmp.q",		0xFF808080, 0x6E808080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSGE_S,									"vsge.s",		0xFF808080, 0x6F000000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSGE_P,									"vsge.p",		0xFF808080, 0x6F000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSGE_T,									"vsge.t",		0xFF808080, 0x6F008000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSGE_Q,									"vsge.q",		0xFF808080, 0x6F008080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSLT_S,									"vslt.s",		0xFF808080, 0x6E000000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSLT_P,									"vslt.p",		0xFF808080, 0x6E000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSLT_T,									"vslt.t",		0xFF808080, 0x6E008000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSLT_Q,									"vslt.q",		0xFF808080, 0x6E008080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
// Group VFPU4
IDEF(VMOV_S,									"vmov.s",		0xFFFF8080, 0xD0000000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VMOV_P,									"vmov.p",		0xFFFF8080, 0xD0000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VMOV_T,									"vmov.t",		0xFFFF8080, 0xD0008000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VMOV_Q,									"vmov.q",		0xFFFF8080, 0xD0008080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VABS_S,									"vabs.s",		0xFFFF8080, 0xD0010000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VABS_P,									"vabs.p",		0xFFFF8080, 0xD0010080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VABS_T,									"vabs.t",		0xFFFF8080, 0xD0018000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VABS_Q,									"vabs.q",		0xFFFF8080, 0xD0018080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNEG_S,									"vneg.s",		0xFFFF8080, 0xD0020000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNEG_P,									"vneg.p",		0xFFFF8080, 0xD0020080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNEG_T,									"vneg.t",		0xFFFF8080, 0xD0028000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNEG_Q,									"vneg.q",		0xFFFF8080, 0xD0028080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VIDT_S,									"vidt.s",		0xFFFF8F80, 0xD0030000, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VIDT_P,									"vidt.p",		0xFFFF8F80, 0xD0030080, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VIDT_T,									"vidt.t",		0xFFFF8F80, 0xD0038000, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VIDT_Q,									"vidt.q",		0xFFFF8F80, 0xD0038080, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT0_S,									"vsat0.s",		0xFFFF8080, 0xD0040000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT0_P,									"vsat0.p",		0xFFFF8080, 0xD0040080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT0_T,									"vsat0.t",		0xFFFF8080, 0xD0048000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT0_Q,									"vsat0.q",		0xFFFF8080, 0xD0048080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT1_S,									"vsat1.s",		0xFFFF8080, 0xD0050000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT1_P,									"vsat1.p",		0xFFFF8080, 0xD0050080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT1_T,									"vsat1.t",		0xFFFF8080, 0xD0058000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT1_Q,									"vsat1.q",		0xFFFF8080, 0xD0058080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VZERO_S,									"vzero.s",		0xFFFF8F80, 0xD0060000, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VZERO_P,									"vzero.p",		0xFFFF8F80, 0xD0060080, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VZERO_T,									"vzero.t",		0xFFFF8F80, 0xD0068000, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VZERO_Q,									"vzero.q",		0xFFFF8F80, 0xD0068080, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VONE_S,									"vone.s",		0xFFFF8F80, 0xD0070000, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VONE_P,									"vone.p",		0xFFFF8F80, 0xD0070080, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VONE_T,									"vone.t",		0xFFFF8F80, 0xD0078000, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VONE_Q,									"vone.q",		0xFFFF8F80, 0xD0078080, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRCP_S,									"vrcp.s",		0xFFFF8080, 0xD0100000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRCP_P,									"vrcp.p",		0xFFFF8080, 0xD0100080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRCP_T,									"vrcp.t",		0xFFFF8080, 0xD0108000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRCP_Q,									"vrcp.q",		0xFFFF8080, 0xD0108080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRSQ_S,									"vrsq.s",		0xFFFF8080, 0xD0110000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRSQ_P,									"vrsq.p",		0xFFFF8080, 0xD0110080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRSQ_T,									"vrsq.t",		0xFFFF8080, 0xD0118000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRSQ_Q,									"vrsq.q",		0xFFFF8080, 0xD0118080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSIN_S,									"vsin.s",		0xFFFF8080, 0xD0120000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSIN_P,									"vsin.p",		0xFFFF8080, 0xD0120080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSIN_T,									"vsin.t",		0xFFFF8080, 0xD0128000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSIN_Q,									"vsin.q",		0xFFFF8080, 0xD0128080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VCOS_S,									"vcos.s",		0xFFFF8080, 0xD0130000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VCOS_P,									"vcos.p",		0xFFFF8080, 0xD0130080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VCOS_T,									"vcos.t",		0xFFFF8080, 0xD0138000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VCOS_Q,									"vcos.q",		0xFFFF8080, 0xD0138080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VEXP2_S,									"vexp2.s",		0xFFFF8080, 0xD0140000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VEXP2_P,									"vexp2.p",		0xFFFF8080, 0xD0140080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VEXP2_T,									"vexp2.t",		0xFFFF8080, 0xD0148000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VEXP2_Q,									"vexp2.q",		0xFFFF8080, 0xD0148080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VLOG2_S,									"vlog2.s",		0xFFFF8080, 0xD0150000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VLOG2_P,									"vlog2.p",		0xFFFF8080, 0xD0150080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VLOG2_T,									"vlog2.t",		0xFFFF8080, 0xD0158000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VLOG2_Q,									"vlog2.q",		0xFFFF8080, 0xD0158080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSQRT_S,									"vsqrt.s",		0xFFFF8080, 0xD0160000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSQRT_P,									"vsqrt.p",		0xFFFF8080, 0xD0160080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSQRT_T,									"vsqrt.t",		0xFFFF8080, 0xD0168000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSQRT_Q,									"vsqrt.q",		0xFFFF8080, 0xD0168080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VASIN_S,									"vasin.s",		0xFFFF8080, 0xD0170000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VASIN_P,									"vasin.p",		0xFFFF8080, 0xD0170080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VASIN_T,									"vasin.t",		0xFFFF8080, 0xD0178000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VASIN_Q,									"vasin.q",		0xFFFF8080, 0xD0178080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNRCP_S,									"vnrcp.s",		0xFFFF8080, 0xD0180000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNRCP_P,									"vnrcp.p",		0xFFFF8080, 0xD0180080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNRCP_T,									"vnrcp.t",		0xFFFF8080, 0xD0188000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNRCP_Q,									"vnrcp.q",		0xFFFF8080, 0xD0188080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNSIN_S,									"vnsin.s",		0xFFFF8080, 0xD01A0000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNSIN_P,									"vnsin.p",		0xFFFF8080, 0xD01A0080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNSIN_T,									"vnsin.t",		0xFFFF8080, 0xD01A8000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNSIN_Q,									"vnsin.q",		0xFFFF8080, 0xD01A8080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VREXP2_S,									"vrexp2.s",		0xFFFF8080, 0xD01C0000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VREXP2_P,									"vrexp2.p",		0xFFFF8080, 0xD01C0080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VREXP2_T,									"vrexp2.t",		0xFFFF8080, 0xD01C8000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VREXP2_Q,									"vrexp2.q",		0xFFFF8080, 0xD01C8080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDS_S,									"vrnds.s",		0xFFFF808F, 0xD0200000, HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDI_S,									"vrndi.s",		0xFFFF8F80, 0xD0210000, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDI_P,									"vrndi.p",		0xFFFF8F80, 0xD0210080, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDI_T,									"vrndi.t",		0xFFFF8F80, 0xD0218000, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDI_Q,									"vrndi.q",		0xFFFF8F80, 0xD0218080, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF1_S,									"vrndf1.s",		0xFFFF8F80, 0xD0220000, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF1_P,									"vrndf1.p",		0xFFFF8F80, 0xD0220080, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF1_T,									"vrndf1.t",		0xFFFF8F80, 0xD0228000, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF1_Q,									"vrndf1.q",		0xFFFF8F80, 0xD0228080, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF2_S,									"vrndf2.s",		0xFFFF8F80, 0xD0230000, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF2_P,									"vrndf2.p",		0xFFFF8F80, 0xD0230080, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF2_T,									"vrndf2.t",		0xFFFF8F80, 0xD0238000, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF2_Q,									"vrndf2.q",		0xFFFF8F80, 0xD0238080, HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VF2H_P,									"vf2h.p",		0xFFFF8080, 0xD0320080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VF2H_Q,									"vf2h.q",		0xFFFF8080, 0xD0328080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VH2F_S,									"vh2f.s",		0xFFFF8080, 0xD0330000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VH2F_P,									"vh2f.p",		0xFFFF8080, 0xD0330080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSBZ_P,									"vsbz.s",		0xFFFF8080, 0xD0360000, /*HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|*/IS_VFPU4|HAS_VSIZE)
IDEF(VLGB_S,									"vlgb.s",		0xFFFF8080, 0xD0370000, /*HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|*/IS_VFPU4|HAS_VSIZE)
IDEF(VUC2I_S,									"vuc2i.s",		0xFFFF8080, 0xD0380000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VC2I_S,									"vc2i.s",		0xFFFF8080, 0xD0390000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VUS2I_S,									"vus2i.s",		0xFFFF8080, 0xD03A0000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VUS2I_P,									"vus2i.p",		0xFFFF8080, 0xD03A0080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VS2I_S,									"vs2i.s",		0xFFFF8080, 0xD03B0000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VS2I_P,									"vs2i.p",		0xFFFF8080, 0xD03B0080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VI2UC_Q,									"vi2uc.q",		0xFFFF8080, 0xD03C8080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VI2C_Q,									"vi2c.q",		0xFFFF8080, 0xD03D8080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VI2US_P,									"vi2us.p",		0xFFFF8080, 0xD03E0080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VI2US_Q,									"vi2us.q",		0xFFFF8080, 0xD03E8080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VI2S_P,									"vi2s.p",		0xFFFF8080, 0xD03F0080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VI2S_Q,									"vi2s.q",		0xFFFF8080, 0xD03F8080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSRT1_Q,									"vsrt1.q",		0xFFFF8080, 0xD0408080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSRT2_Q,									"vsrt2.q",		0xFFFF8080, 0xD0418080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VBFY1_P,									"vbfy1.p",		0xFFFF8080, 0xD0420080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VBFY1_Q,									"vbfy1.q",		0xFFFF8080, 0xD0428080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VBFY2_Q,									"vbfy2.q",		0xFFFF8080, 0xD0438080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VOCP_S,									"vocp.s",		0xFFFF8080, 0xD0440000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VOCP_P,									"vocp.p",		0xFFFF8080, 0xD0440080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VOCP_T,									"vocp.t",		0xFFFF8080, 0xD0448000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VOCP_Q,									"vocp.q",		0xFFFF8080, 0xD0448080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSOCP_S,									"vsocp.s",		0xFFFF8080, 0xD0450000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSOCP_P,									"vsocp.p",		0xFFFF8080, 0xD0450080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VFAD_P,									"vfad.p",		0xFFFF8080, 0xD0460080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VFAD_T,									"vfad.t",		0xFFFF8080, 0xD0468000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VFAD_Q,									"vfad.q",		0xFFFF8080, 0xD0468080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VAVG_P,									"vavg.p",		0xFFFF8080, 0xD0470080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VAVG_T,									"vavg.t",		0xFFFF8080, 0xD0478000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VAVG_Q,									"vavg.q",		0xFFFF8080, 0xD0478080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSRT3_Q,									"vsrt3.q",		0xFFFF8080, 0xD0488080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSRT4_Q,									"vsrt4.q",		0xFFFF8080, 0xD0498080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSGN_S,									"vsgn.s",		0xFFFF8080, 0xD04A0000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSGN_P,									"vsgn.p",		0xFFFF8080, 0xD04A0080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSGN_T,									"vsgn.t",		0xFFFF8080, 0xD04A8000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSGN_Q,									"vsgn.q",		0xFFFF8080, 0xD04A8080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VMFVC,										"vmfvc",		0xFFFF8080, 0xD0508000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4)
IDEF(VMTVC,										"vmtvc",		0xFFFF8080, 0xD0510080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4)
IDEF(VT4444_Q,									"vt4444.q",		0xFFFF8080, 0xD0598080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VT5551_Q,									"vt5551.q",		0xFFFF8080, 0xD05A8080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VT5650_Q,									"vt5650.q",		0xFFFF8080, 0xD05B8080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VCST_S,									"vcst.s",		0xFFE08F80, 0xD0600000, HAS_VD_AS_OUTPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VCST_P,									"vcst.p",		0xFFE08F80, 0xD0600080, HAS_VD_AS_OUTPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VCST_T,									"vcst.t",		0xFFE08F80, 0xD0608000, HAS_VD_AS_OUTPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VCST_Q,									"vcst.q",		0xFFE08F80, 0xD0608080, HAS_VD_AS_OUTPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IN_S,									"vf2in.s",		0xFFE08080, 0xD2000000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IN_P,									"vf2in.p",		0xFFE08080, 0xD2000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IN_T,									"vf2in.t",		0xFFE08080, 0xD2008000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IN_Q,									"vf2in.q",		0xFFE08080, 0xD2008080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IZ_S,									"vf2iz.s",		0xFFE08080, 0xD2200000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IZ_P,									"vf2iz.p",		0xFFE08080, 0xD2200080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IZ_T,									"vf2iz.t",		0xFFE08080, 0xD2208000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IZ_Q,									"vf2iz.q",		0xFFE08080, 0xD2208080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IU_S,									"vf2iu.s",		0xFFE08080, 0xD2400000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IU_P,									"vf2iu.p",		0xFFE08080, 0xD2400080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IU_T,									"vf2iu.t",		0xFFE08080, 0xD2408000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IU_Q,									"vf2iu.q",		0xFFE08080, 0xD2408080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2ID_S,									"vf2id.s",		0xFFE08080, 0xD2600000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2ID_P,									"vf2id.p",		0xFFE08080, 0xD2600080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2ID_T,									"vf2id.t",		0xFFE08080, 0xD2608000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2ID_Q,									"vf2id.q",		0xFFE08080, 0xD2608080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VI2F_S,									"vi2f.s",		0xFFE08080, 0xD2800000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VI2F_P,									"vi2f.p",		0xFFE08080, 0xD2800080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VI2F_T,									"vi2f.t",		0xFFE08080, 0xD2808000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VI2F_Q,									"vi2f.q",		0xFFE08080, 0xD2808080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVT_S,									"vcmovt.s",		0xFFF88080, 0xD2A00000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVT_P,									"vcmovt.p",		0xFFF88080, 0xD2A00080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVT_T,									"vcmovt.t",		0xFFF88080, 0xD2A08000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVT_Q,									"vcmovt.q",		0xFFF88080, 0xD2A08080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVF_S,									"vcmovf.s",		0xFFF88080, 0xD2A80000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVF_P,									"vcmovf.p",		0xFFF88080, 0xD2A80080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVF_T,									"vcmovf.t",		0xFFF88080, 0xD2A88000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVF_Q,									"vcmovf.q",		0xFFF88080, 0xD2A88080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VWBN_S,									"vwbn.s",		0xFF008080, 0xD3000000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM8|IS_VFPU4|HAS_VSIZE)
// Group VFPU5
IDEF(VPFXS,										"vpfxs",		0xFF000000, 0xDC000000, HAS_IMM24|IS_VFPU5)
IDEF(VPFXT,										"vpfxt",		0xFF000000, 0xDD000000, HAS_IMM24|IS_VFPU5)
IDEF(VPFXD,										"vpfxd",		0xFF000000, 0xDE000000, HAS_IMM24|IS_VFPU5)
IDEF(VIIM,										"viim.s",		0xFF800000, 0xDF000000, HAS_VT_AS_OUTPUT|HAS_IMM16|IS_VFPU5)
IDEF(VFIM,										"vfim.s",		0xFF800000, 0xDF800000, HAS_VT_AS_OUTPUT|HAS_IMM16|IS_VFPU5)
// Group VFPU6
IDEF(VMMUL_P,									"vmmul.p",		0xFF808080, 0xF0000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMMUL_T,									"vmmul.t",		0xFF808080, 0xF0008000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMMUL_Q,									"vmmul.q",		0xFF808080, 0xF0008080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VHTFM2_P,									"vhtfm2.p",		0xFF808080, 0xF0800000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VTFM2_P,									"vtfm2.p",		0xFF808080, 0xF0800080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VHTFM3_T,									"vhtfm3.t",		0xFF808080, 0xF1000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VTFM3_T,									"vtfm3.t",		0xFF808080, 0xF1008000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VHTFM4_Q,									"vhtfm4.q",		0xFF808080, 0xF1808000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VTFM4_Q,									"vtfm4.q",		0xFF808080, 0xF1808080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMSCL_P,									"vmscl.p",		0xFF808080, 0xF2000080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMSCL_T,									"vmscl.t",		0xFF808080, 0xF2008000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMSCL_Q,									"vmscl.q",		0xFF808080, 0xF2008080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VCRSP_T,									"vcrsp.t",		0xFF808080, 0xF2808000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VQMUL_Q,									"vqmul.q",		0xFF808080, 0xF2808080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMMOV_P,									"vmmov.p",		0xFFFF8080, 0xF3800080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMMOV_T,									"vmmov.t",		0xFFFF8080, 0xF3808000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMMOV_Q,									"vmmov.q",		0xFFFF8080, 0xF3808080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMIDT_P,									"vmidt.p",		0xFFFF8F80, 0xF3830080, HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMIDT_T,									"vmidt.t",		0xFFFF8F80, 0xF3838000, HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMIDT_Q,									"vmidt.q",		0xFFFF8F80, 0xF3838080, HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMZERO_P,									"vmzero.p",		0xFFFF8F80, 0xF3860080, HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMZERO_T,									"vmzero.t",		0xFFFF8F80, 0xF3868000, HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMZERO_Q,									"vmzero.q",		0xFFFF8F80, 0xF3868080, HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMONE_P,									"vmone.p",		0xFFFF8F80, 0xF3870080, HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMONE_T,									"vmone.t",		0xFFFF8F80, 0xF3878000, HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMONE_Q,									"vmone.q",		0xFFFF8F80, 0xF3878080, HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VROT_P,									"vrot.p",		0xFFE08080, 0xF3A00080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU6|HAS_VSIZE)
IDEF(VROT_T,									"vrot.t",		0xFFE08080, 0xF3A08000, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU6|HAS_VSIZE)
IDEF(VROT_Q,									"vrot.q",		0xFFE08080, 0xF3A08080, HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU6|HAS_VSIZE)
// Group VFPU7
IDEF(VNOP,										"vnop",			0xFFFFFFFF, 0xFFFF0000, IS_VFPU7)
IDEF(VFLUSH,									"vflush",		0xFFFFFFFF, 0xFFFF040D, IS_VFPU7)
IDEF(VSYNC,										"vsync",		0xFFFFFFFF, 0xFFFF0320, IS_VFPU7)
