#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Apr 19 19:56:30 2017
# Process ID: 6348
# Current directory: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.runs/synth_2
# Command line: vivado.exe -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.runs/synth_2/ALU.vds
# Journal file: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a50tcsg324-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 283.070 ; gain = 73.313
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/ALU.vhd:46]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/ALU.vhd:48]
INFO: [Synth 8-3491] module 'Arithmetic32' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:34' bound to instance 'arithmetic' of component 'Arithmetic32' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/ALU.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Arithmetic32' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:48]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'a0' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:95]
INFO: [Synth 8-638] synthesizing module 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:49]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'bit0to30' (1#1) [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:49]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:50]
INFO: [Synth 8-3491] module 'bit0to30' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit0to30.vhd:34' bound to instance 'as' of component 'bit0to30' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:63]
INFO: [Synth 8-3491] module 'bit31' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit31.vhd:34' bound to instance 'a31' of component 'bit31' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:124]
INFO: [Synth 8-638] synthesizing module 'bit31' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit31.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'bit31' (2#1) [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/bit31.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Arithmetic32' (3#1) [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:48]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/ALU.vhd:60]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Shifter.vhd:35' bound to instance 'shift' of component 'Shifter' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/ALU.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Shifter.vhd:44]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Shifter.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (4#1) [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Shifter.vhd:44]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Control.vhd:9' bound to instance 'ctrl' of component 'control' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/ALU.vhd:115]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Control.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'control' (5#1) [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Control.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/ALU.vhd:46]
WARNING: [Synth 8-3331] design bit0to30 has unconnected port binvert
WARNING: [Synth 8-3331] design bit0to30 has unconnected port operation0
WARNING: [Synth 8-3331] design bit0to30 has unconnected port operation1
WARNING: [Synth 8-3331] design bit0to30 has unconnected port less
WARNING: [Synth 8-3331] design bit31 has unconnected port binvert
WARNING: [Synth 8-3331] design bit31 has unconnected port operation0
WARNING: [Synth 8-3331] design bit31 has unconnected port operation1
WARNING: [Synth 8-3331] design bit31 has unconnected port less
WARNING: [Synth 8-3331] design ALU has unconnected port ALUOp[1]
WARNING: [Synth 8-3331] design ALU has unconnected port ALUOp[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 321.406 ; gain = 111.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin a0:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:95]
WARNING: [Synth 8-3295] tying undriven pin a31:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:124]
WARNING: [Synth 8-3295] tying undriven pin stage[1].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[2].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[3].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[4].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[5].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[6].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[7].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[8].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[9].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[10].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[11].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[12].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[13].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[14].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[15].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[16].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[17].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[18].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[19].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[20].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[21].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[22].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[23].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[24].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[25].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[26].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[27].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[28].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[29].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin stage[30].as:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/Arithmetic32.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin arithmetic:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/ALU.vhd:97]
WARNING: [Synth 8-3295] tying undriven pin shift:clk to constant 0 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/ALU.vhd:108]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 321.406 ; gain = 111.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/britt.ahlgrim/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/britt.ahlgrim/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/britt.ahlgrim/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 617.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 617.270 ; gain = 407.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 617.270 ; gain = 407.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 617.270 ; gain = 407.512
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cinToUse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cinToUse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "invert" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "J" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MW" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RW" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "Zeroflag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zeroflag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 617.270 ; gain = 407.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 96    
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 164   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 194   
	   6 Input      1 Bit        Muxes := 129   
	   9 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module bit0to30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 4     
Module bit31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 5     
Module Arithmetic32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Shifter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design bit0to30 has unconnected port binvert
WARNING: [Synth 8-3331] design bit0to30 has unconnected port operation0
WARNING: [Synth 8-3331] design bit0to30 has unconnected port operation1
WARNING: [Synth 8-3331] design bit0to30 has unconnected port less
WARNING: [Synth 8-3331] design bit31 has unconnected port binvert
WARNING: [Synth 8-3331] design bit31 has unconnected port operation0
WARNING: [Synth 8-3331] design bit31 has unconnected port operation1
WARNING: [Synth 8-3331] design bit31 has unconnected port less
WARNING: [Synth 8-3331] design ALU has unconnected port ALUOp[1]
WARNING: [Synth 8-3331] design ALU has unconnected port ALUOp[0]
WARNING: [Synth 8-3332] Sequential element (Set_reg) is unused and will be removed from module bit31.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 617.270 ; gain = 407.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 617.270 ; gain = 407.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 617.270 ; gain = 407.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__1.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__1.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__1.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__1.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__1.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit31.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit31.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit31.
WARNING: [Synth 8-3332] Sequential element (resultToUse_reg) is unused and will be removed from module bit31.
WARNING: [Synth 8-3332] Sequential element (Result_reg) is unused and will be removed from module bit31.
WARNING: [Synth 8-3332] Sequential element (overflow_reg) is unused and will be removed from module bit31.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__2.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__2.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__2.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__2.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__2.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__3.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__3.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__3.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__3.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__3.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__4.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__4.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__4.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__4.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__4.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__5.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__5.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__5.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__5.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__5.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__6.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__6.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__6.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__6.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__6.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__7.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__7.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__7.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__7.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__7.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__8.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__8.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__8.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__8.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__8.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__9.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__9.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__9.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__9.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__9.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__10.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__10.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__10.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__10.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__10.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__11.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__11.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__11.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__11.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__11.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__12.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__12.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__12.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__12.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__12.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__13.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__13.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__13.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__13.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__13.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__14.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__14.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__14.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__14.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__14.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__15.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__15.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__15.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__15.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__15.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__16.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__16.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__16.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__16.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__16.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__17.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__17.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__17.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__17.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__17.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__18.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__18.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__18.
WARNING: [Synth 8-3332] Sequential element (result_reg) is unused and will be removed from module bit0to30__18.
WARNING: [Synth 8-3332] Sequential element (cout_reg) is unused and will be removed from module bit0to30__18.
WARNING: [Synth 8-3332] Sequential element (bToUse_reg) is unused and will be removed from module bit0to30__19.
WARNING: [Synth 8-3332] Sequential element (aToUse_reg) is unused and will be removed from module bit0to30__19.
WARNING: [Synth 8-3332] Sequential element (cinToUse_reg) is unused and will be removed from module bit0to30__19.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Zeroflag_reg)
INFO: [Synth 8-3886] merging instance 'Result_reg[0]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[1]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[2]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[3]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[4]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[5]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[6]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[7]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[8]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[9]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[10]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[11]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[12]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[13]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[14]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[15]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[16]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[17]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[18]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[19]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[20]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[21]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[22]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[23]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[24]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[25]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[26]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[27]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[28]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[29]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3886] merging instance 'Result_reg[30]' (FD) to 'Result_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Result_reg[31] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:32 . Memory (MB): peak = 617.270 ; gain = 407.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 617.270 ; gain = 407.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 617.270 ; gain = 407.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 617.270 ; gain = 407.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    34|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    34|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 617.270 ; gain = 407.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 207 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 617.270 ; gain = 111.387
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 617.270 ; gain = 407.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 190 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 617.270 ; gain = 407.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.runs/synth_2/ALU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 617.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 19:58:12 2017...
