// Seed: 652273737
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output wor id_3
);
  wor id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  wor id_13;
  always if (id_13 + id_1 - 1 - id_5) $display;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  task id_6(input reg id_7);
    begin : LABEL_0
      id_6 <= 1;
    end
  endtask
  module_0 modCall_1 (
      id_4,
      id_2
  );
endmodule
