// Seed: 1118522819
module module_0;
  always @(posedge "") if (1) if (id_0) if (1) id_0 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  inout id_1;
  assign id_2[1] = 1;
  logic id_3;
  logic id_4;
  type_11(
      1, id_1, id_1 - id_5
  );
  generate
    if (1) begin : id_6
      logic id_7, id_8;
    end
  endgenerate
endmodule
