

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Fri Feb 26 14:06:38 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FPS
* Solution:       basic (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.125 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       17|       17| 0.170 us | 0.170 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|     4709|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    64|        0|      971|    -|
|Memory               |       30|     -|        6|        6|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|     2886|      512|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       30|    65|     2892|     6198|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     2|    ~0   |        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |mul_12s_80ns_90_1_1_U9     |mul_12s_80ns_90_1_1    |        0|   5|  0|   89|    0|
    |mul_13s_71s_71_1_1_U11     |mul_13s_71s_71_1_1     |        0|   4|  0|   71|    0|
    |mul_36ns_43ns_79_1_1_U12   |mul_36ns_43ns_79_1_1   |        0|   4|  0|   19|    0|
    |mul_40ns_40ns_80_1_1_U10   |mul_40ns_40ns_80_1_1   |        0|   5|  0|   28|    0|
    |mul_44ns_49ns_93_1_1_U13   |mul_44ns_49ns_93_1_1   |        0|   6|  0|   17|    0|
    |mul_4ns_71ns_75_1_1_U2     |mul_4ns_71ns_75_1_1    |        0|   0|  0|   71|    0|
    |mul_50ns_50ns_100_1_1_U14  |mul_50ns_50ns_100_1_1  |        0|   9|  0|   21|    0|
    |mul_6ns_54s_54_1_1_U1      |mul_6ns_54s_54_1_1     |        0|   3|  0|   25|    0|
    |mul_6ns_73ns_79_1_1_U3     |mul_6ns_73ns_79_1_1    |        0|   4|  0|   75|    0|
    |mul_6ns_77ns_83_1_1_U8     |mul_6ns_77ns_83_1_1    |        0|   4|  0|   83|    0|
    |mul_6ns_82ns_88_1_1_U7     |mul_6ns_82ns_88_1_1    |        0|   5|  0|  102|    0|
    |mul_6ns_83ns_89_1_1_U4     |mul_6ns_83ns_89_1_1    |        0|   5|  0|  106|    0|
    |mul_6ns_87ns_93_1_1_U6     |mul_6ns_87ns_93_1_1    |        0|   5|  0|  122|    0|
    |mul_6ns_92ns_98_1_1_U5     |mul_6ns_92ns_98_1_1    |        0|   5|  0|  142|    0|
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                      |                       |        0|  64|  0|  971|    0|
    +---------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16ns_19s_31_4_1_U15  |mac_muladd_16s_16ns_19s_31_4_1  | i0 * i1 + i2 |
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                                      Memory                                                     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud  |        4|  0|   0|    0|    64|  109|     1|         6976|
    |pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U                                        |pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb  |        0|  6|   6|    0|    64|    6|     1|          384|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U          |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe  |        3|  0|   0|    0|    16|  105|     1|         1680|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_U          |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg  |        3|  0|   0|    0|    64|  102|     1|         6528|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi  |        3|  0|   0|    0|    64|   97|     1|         6208|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j  |        3|  0|   0|    0|    64|   92|     1|         5888|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi  |        3|  0|   0|    0|    64|   87|     1|         5568|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs  |        3|  0|   0|    0|    64|   82|     1|         5248|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC  |        3|  0|   0|    0|    64|   77|     1|         4928|
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U                   |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U                     |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U                     |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                                                            |                                                                                  |       30|  6|   6|    0|  1296|  883|    12|        75664|
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |add_ln1146_1_fu_2014_p2      |     +    |   0|  0|  112|         105|         105|
    |add_ln1146_2_fu_2020_p2      |     +    |   0|  0|  113|         106|         106|
    |add_ln649_fu_1663_p2         |     +    |   0|  0|   20|          13|           1|
    |add_ln657_1_fu_1469_p2       |     +    |   0|  0|  110|         103|         103|
    |add_ln657_2_fu_1479_p2       |     +    |   0|  0|  120|         109|         109|
    |add_ln657_3_fu_1485_p2       |     +    |   0|  0|  120|          93|          93|
    |add_ln657_4_fu_1491_p2       |     +    |   0|  0|  107|          83|          83|
    |add_ln657_5_fu_1501_p2       |     +    |   0|  0|  120|          93|          93|
    |add_ln657_7_fu_1827_p2       |     +    |   0|  0|   43|          36|          36|
    |add_ln657_9_fu_1911_p2       |     +    |   0|  0|   51|          44|          44|
    |add_ln657_fu_1463_p2         |     +    |   0|  0|  116|         109|         109|
    |b_exp_1_fu_654_p2            |     +    |   0|  0|   19|          12|          11|
    |b_exp_fu_594_p2              |     +    |   0|  0|   19|          12|          11|
    |exp_Z1P_m_1_l_V_fu_1921_p2   |     +    |   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_1843_p2     |     +    |   0|  0|   51|          44|          44|
    |log_sum_V_1_fu_1511_p2       |     +    |   0|  0|  120|         109|         109|
    |p_Val2_11_fu_2115_p2         |     +    |   0|  0|   18|          11|          10|
    |r_exp_V_1_fu_2034_p2         |     +    |   0|  0|   20|          13|           2|
    |ret_V_16_fu_1579_p2          |     +    |   0|  0|  120|         120|         120|
    |ret_V_17_fu_1589_p2          |     +    |   0|  0|  120|         120|         120|
    |ret_V_23_fu_1947_p2          |     +    |   0|  0|   65|          58|           5|
    |ret_V_24_fu_2008_p2          |     +    |   0|  0|  114|         107|         107|
    |ret_V_25_fu_827_p2           |     +    |   0|  0|  120|          76|          76|
    |ret_V_26_fu_908_p2           |     +    |   0|  0|  120|          82|          82|
    |ret_V_27_fu_989_p2           |     +    |   0|  0|  120|         102|         102|
    |ret_V_28_fu_1078_p2          |     +    |   0|  0|  120|         121|         121|
    |ret_V_29_fu_1166_p2          |     +    |   0|  0|  120|         126|         126|
    |ret_V_30_fu_1254_p2          |     +    |   0|  0|  120|         131|         131|
    |ret_V_31_fu_1366_p2          |     +    |   0|  0|  120|         136|         136|
    |ret_V_33_fu_1784_p2          |     +    |   0|  0|   43|          36|          36|
    |m_diff_fu_1704_p2            |     -    |   0|  0|   66|          59|          59|
    |ret_V_11_fu_1196_p2          |     -    |   0|  0|  120|         126|         126|
    |ret_V_13_fu_1284_p2          |     -    |   0|  0|  120|         131|         131|
    |ret_V_15_fu_1396_p2          |     -    |   0|  0|  120|         136|         136|
    |ret_V_3_fu_850_p2            |     -    |   0|  0|  120|          76|          76|
    |ret_V_5_fu_938_p2            |     -    |   0|  0|  120|          82|          82|
    |ret_V_7_fu_1020_p2           |     -    |   0|  0|  120|         102|         102|
    |ret_V_9_fu_1108_p2           |     -    |   0|  0|  120|         121|         121|
    |ret_V_fu_1551_p2             |     -    |   0|  0|  125|         118|         118|
    |and_ln407_1_fu_697_p2        |    and   |   0|  0|    2|           1|           1|
    |and_ln407_fu_691_p2          |    and   |   0|  0|    2|           1|           1|
    |and_ln657_fu_2135_p2         |    and   |   0|  0|    2|           1|           1|
    |and_ln848_1_fu_2219_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln848_fu_2214_p2         |    and   |   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001    |    and   |   0|  0|    2|           1|           1|
    |sel_tmp13_fu_715_p2          |    and   |   0|  0|    2|           1|           1|
    |x_is_1_fu_612_p2             |    and   |   0|  0|    2|           1|           1|
    |x_is_NaN_fu_2153_p2          |    and   |   0|  0|    2|           1|           1|
    |x_is_p1_fu_624_p2            |    and   |   0|  0|    2|           1|           1|
    |icmp_ln369_fu_600_p2         |   icmp   |   0|  0|   13|          12|           1|
    |icmp_ln407_1_fu_685_p2       |   icmp   |   0|  0|   13|          11|           1|
    |icmp_ln407_2_fu_703_p2       |   icmp   |   0|  0|   13|          11|           1|
    |icmp_ln407_fu_679_p2         |   icmp   |   0|  0|   13|          11|           2|
    |icmp_ln805_fu_1657_p2        |   icmp   |   0|  0|   20|          18|           1|
    |icmp_ln828_1_fu_630_p2       |   icmp   |   0|  0|   13|          11|           2|
    |icmp_ln828_fu_606_p2         |   icmp   |   0|  0|   29|          52|           1|
    |icmp_ln844_fu_2056_p2        |   icmp   |   0|  0|    9|           3|           1|
    |icmp_ln848_fu_2077_p2        |   icmp   |   0|  0|   13|          13|          11|
    |ap_block_pp0_stage0_subdone  |    or    |   0|  0|    2|           1|           1|
    |or_ln407_1_fu_2170_p2        |    or    |   0|  0|    2|           1|           1|
    |or_ln407_2_fu_2183_p2        |    or    |   0|  0|    2|           1|           1|
    |or_ln407_3_fu_709_p2         |    or    |   0|  0|    2|           1|           1|
    |or_ln407_fu_2158_p2          |    or    |   0|  0|    2|           1|           1|
    |ap_return                    |  select  |   0|  0|   63|           1|          64|
    |b_exp_2_fu_660_p3            |  select  |   0|  0|   12|           1|          12|
    |mul_ln682_fu_752_p1          |  select  |   0|  0|   54|           1|          54|
    |r_exp_V_fu_1677_p3           |  select  |   0|  0|   13|           1|          13|
    |sel_tmp14_fu_2203_p3         |  select  |   0|  0|   63|           1|          64|
    |select_ln1287_fu_809_p3      |  select  |   0|  0|   75|           1|          76|
    |select_ln369_fu_2232_p3      |  select  |   0|  0|   63|           1|          64|
    |select_ln407_1_fu_2175_p3    |  select  |   0|  0|   63|           1|          64|
    |select_ln407_2_fu_2187_p3    |  select  |   0|  0|   63|           1|          64|
    |select_ln407_3_fu_2195_p3    |  select  |   0|  0|   63|           1|          64|
    |select_ln407_fu_2163_p3      |  select  |   0|  0|   63|           1|          62|
    |select_ln651_fu_2039_p3      |  select  |   0|  0|   13|           1|          13|
    |select_ln657_fu_2140_p3      |  select  |   0|  0|   63|           1|          64|
    |select_ln658_fu_2069_p3      |  select  |   0|  0|   63|           1|           1|
    |select_ln804_fu_1669_p3      |  select  |   0|  0|   13|           1|          13|
    |select_ln848_fu_2224_p3      |  select  |   0|  0|   63|           1|           1|
    |tmp_V_fu_2103_p3             |  select  |   0|  0|   52|           1|          52|
    |ap_enable_pp0                |    xor   |   0|  0|    2|           1|           2|
    |xor_ln369_fu_673_p2          |    xor   |   0|  0|    2|           1|           2|
    |xor_ln657_fu_2209_p2         |    xor   |   0|  0|    2|           1|           2|
    |xor_ln832_fu_2148_p2         |    xor   |   0|  0|    2|           1|           2|
    |xor_ln964_fu_618_p2          |    xor   |   0|  0|    2|           1|           2|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0| 4709|        3492|        4025|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |Z2_reg_2531                          |    8|   0|    8|          0|
    |Z2_reg_2531_pp0_iter14_reg           |    8|   0|    8|          0|
    |Z3_reg_2538                          |    8|   0|    8|          0|
    |Z4_reg_2543                          |   35|   0|   35|          0|
    |a_1_reg_2348                         |    6|   0|    6|          0|
    |a_2_reg_2365                         |    6|   0|    6|          0|
    |a_reg_2326                           |    4|   0|    4|          0|
    |add_ln657_7_reg_2568                 |   36|   0|   36|          0|
    |and_ln407_1_reg_2307                 |    1|   0|    1|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |    1|   0|    1|          0|
    |b_exp_2_reg_2292                     |   12|   0|   12|          0|
    |exp_Z1P_m_1_V_reg_2583               |   50|   0|   50|          0|
    |exp_Z1_V_reg_2578                    |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_2588                 |   50|   0|   50|          0|
    |icmp_ln828_1_reg_2281                |    1|   0|    1|          0|
    |icmp_ln828_reg_2263                  |    1|   0|    1|          0|
    |icmp_ln844_reg_2593                  |    1|   0|    1|          0|
    |icmp_ln848_reg_2598                  |    1|   0|    1|          0|
    |m_diff_hi_V_reg_2526                 |    8|   0|    8|          0|
    |mul_ln682_reg_2319                   |   54|   0|   54|          0|
    |p_Repl2_s_reg_2257                   |   52|   0|   52|          0|
    |p_Result_16_reg_2499                 |    1|   0|    1|          0|
    |p_Result_16_reg_2499_pp0_iter10_reg  |    1|   0|    1|          0|
    |p_Result_s_reg_2287                  |    1|   0|    1|          0|
    |r_exp_V_reg_2519                     |   13|   0|   13|          0|
    |ret_V_17_reg_2494                    |  120|   0|  120|          0|
    |ret_V_34_reg_2563                    |   34|   0|   43|          9|
    |ret_V_5_reg_2359                     |   82|   0|   82|          0|
    |sel_tmp13_reg_2313                   |    1|   0|    1|          0|
    |select_ln657_reg_2603                |   63|   0|   64|          1|
    |tmp_10_reg_2433                      |   71|   0|   71|          0|
    |tmp_11_reg_2438                      |    6|   0|    6|          0|
    |tmp_12_reg_2484                      |   72|   0|   72|          0|
    |tmp_13_reg_2489                      |   40|   0|   40|          0|
    |tmp_2_reg_2404                       |    6|   0|    6|          0|
    |tmp_4_reg_2354                       |   67|   0|   67|          0|
    |tmp_5_reg_2416                       |   76|   0|   76|          0|
    |tmp_6_reg_2337                       |    1|   0|    1|          0|
    |tmp_7_reg_2421                       |    6|   0|    6|          0|
    |tmp_7_reg_2421_pp0_iter7_reg         |    6|   0|    6|          0|
    |tmp_8_reg_2382                       |   86|   0|   86|          0|
    |tmp_9_reg_2387                       |    6|   0|    6|          0|
    |tmp_s_reg_2399                       |   81|   0|   81|          0|
    |trunc_ln2_reg_2509                   |   59|   0|   59|          0|
    |trunc_ln657_3_reg_2371               |   76|   0|   76|          0|
    |trunc_ln657_reg_2332                 |   50|   0|   50|          0|
    |x_is_1_reg_2268                      |    1|   0|    1|          0|
    |x_is_p1_reg_2275                     |    1|   0|    1|          0|
    |z2_V_reg_2342                        |   73|   0|   73|          0|
    |z4_V_reg_2376                        |   92|   0|   92|          0|
    |z5_V_reg_2393                        |   87|   0|   87|          0|
    |z6_V_reg_2410                        |   82|   0|   82|          0|
    |z7_V_reg_2427                        |   77|   0|   77|          0|
    |zext_ln492_reg_2297                  |    6|   0|   64|         58|
    |a_1_reg_2348                         |   64|  32|    6|          0|
    |a_2_reg_2365                         |   64|  32|    6|          0|
    |a_reg_2326                           |   64|  32|    4|          0|
    |and_ln407_1_reg_2307                 |   64|  32|    1|          0|
    |b_exp_2_reg_2292                     |   64|  32|   12|          0|
    |icmp_ln828_1_reg_2281                |   64|  32|    1|          0|
    |icmp_ln828_reg_2263                  |   64|  32|    1|          0|
    |r_exp_V_reg_2519                     |   64|  32|   13|          0|
    |ret_V_17_reg_2494                    |   64|  32|  120|          0|
    |sel_tmp13_reg_2313                   |   64|  32|    1|          0|
    |tmp_2_reg_2404                       |   64|  32|    6|          0|
    |tmp_9_reg_2387                       |   64|  32|    6|          0|
    |trunc_ln2_reg_2509                   |   64|  32|   59|          0|
    |x_is_1_reg_2268                      |   64|  32|    1|          0|
    |x_is_p1_reg_2275                     |   64|  32|    1|          0|
    |zext_ln492_reg_2297                  |   64|  32|   64|         58|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 2886| 512| 2232|        126|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | pow_generic<double> | return value |
|base_r     |  in |   64|   ap_none  |        base_r       |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479]   --->   Operation 19 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %base_read" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:482]   --->   Operation 20 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 21 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Repl2_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 22 'partselect' 'p_Repl2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Repl2_s = trunc i64 %p_Val2_s"   --->   Operation 23 'trunc' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i11 %p_Repl2_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509]   --->   Operation 24 'zext' 'zext_ln509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.73ns)   --->   "%b_exp = add i12 %zext_ln509, i12" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509]   --->   Operation 25 'add' 'b_exp' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%icmp_ln369 = icmp_eq  i12 %b_exp, i12" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 26 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.98ns)   --->   "%icmp_ln828 = icmp_eq  i52 %p_Repl2_s, i52"   --->   Operation 27 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln828" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 28 'and' 'x_is_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln964 = xor i1 %p_Result_14, i1"   --->   Operation 29 'xor' 'xor_ln964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.12ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln964" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 30 'and' 'x_is_p1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln828_1 = icmp_eq  i11 %p_Repl2_3, i11"   --->   Operation 31 'icmp' 'icmp_ln828_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 32 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 33 'partselect' 'index0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.73ns)   --->   "%b_exp_1 = add i12 %zext_ln509, i12" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 34 'add' 'b_exp_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.29ns)   --->   "%b_exp_2 = select i1 %p_Result_s, i12 %b_exp_1, i12 %b_exp" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 35 'select' 'b_exp_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i6 %index0_V"   --->   Operation 36 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64, i64 %zext_ln492" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 37 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.59ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 38 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 0.59> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 39 [1/1] (0.12ns)   --->   "%xor_ln369 = xor i1 %x_is_1, i1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 39 'xor' 'xor_ln369' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln407 = icmp_ne  i11 %p_Repl2_3, i11" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 40 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln407_1 = icmp_ne  i11 %p_Repl2_3, i11" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 41 'icmp' 'icmp_ln407_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_1)   --->   "%and_ln407 = and i1 %icmp_ln407_1, i1 %xor_ln369" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 42 'and' 'and_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln407_1 = and i1 %and_ln407, i1 %icmp_ln407" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 43 'and' 'and_ln407_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.61ns)   --->   "%icmp_ln407_2 = icmp_eq  i11 %p_Repl2_3, i11" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 44 'icmp' 'icmp_ln407_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%or_ln407_3 = or i1 %icmp_ln828_1, i1 %icmp_ln407_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 45 'or' 'or_ln407_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%sel_tmp13 = and i1 %or_ln407_3, i1 %xor_ln369" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 46 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1, i52 %p_Repl2_s, i1"   --->   Operation 47 'bitconcatenate' 'p_Result_15' <Predicate = (!p_Result_s & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%b_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %p_Repl2_s"   --->   Operation 48 'bitconcatenate' 'b_frac' <Predicate = (p_Result_s & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1287_1 = zext i53 %b_frac"   --->   Operation 49 'zext' 'zext_ln1287_1' <Predicate = (p_Result_s & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.26ns)   --->   "%select_ln513 = select i1 %p_Result_s, i54 %zext_ln1287_1, i54 %p_Result_15" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 50 'select' 'select_ln513' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (0.59ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 51 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 0.59> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 52 'zext' 'zext_ln682' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.77ns)   --->   "%mul_ln682 = mul i54 %zext_ln682, i54 %select_ln513"   --->   Operation 53 'mul' 'mul_ln682' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 3.77> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln682, i32, i32"   --->   Operation 54 'partselect' 'a' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i54 %mul_ln682"   --->   Operation 55 'trunc' 'trunc_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln682, i32"   --->   Operation 56 'bitselect' 'tmp_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.60>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln682, i17"   --->   Operation 57 'bitconcatenate' 'z1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sf = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5, i54 %mul_ln682, i16"   --->   Operation 58 'bitconcatenate' 'sf' <Predicate = (!tmp_6 & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5, i54 %mul_ln682, i17"   --->   Operation 59 'bitconcatenate' 'tmp_3' <Predicate = (tmp_6 & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i75 %sf"   --->   Operation 60 'zext' 'zext_ln1287' <Predicate = (!tmp_6 & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.35ns)   --->   "%select_ln1287 = select i1 %tmp_6, i76 %tmp_3, i76 %zext_ln1287"   --->   Operation 61 'select' 'select_ln1287' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln657, i25"   --->   Operation 62 'bitconcatenate' 'lhs_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i75 %lhs_V_1"   --->   Operation 63 'zext' 'zext_ln1146' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_25 = add i76 %select_ln1287, i76 %zext_ln1146"   --->   Operation 64 'add' 'ret_V_25' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i4 %a"   --->   Operation 65 'zext' 'zext_ln1070' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i71 %z1_V"   --->   Operation 66 'zext' 'zext_ln1072_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (4.71ns)   --->   "%r_V_13 = mul i75 %zext_ln1070, i75 %zext_ln1072_1"   --->   Operation 67 'mul' 'r_V_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.71> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1147 = zext i75 %r_V_13"   --->   Operation 68 'zext' 'zext_ln1147' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%ret_V_3 = sub i76 %ret_V_25, i76 %zext_ln1147"   --->   Operation 69 'sub' 'ret_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_3, i32, i32"   --->   Operation 70 'partselect' 'z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_3, i32, i32"   --->   Operation 71 'partselect' 'a_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_3, i32, i32"   --->   Operation 72 'partselect' 'tmp_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%eZ_V = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i8.i73, i8, i73 %z2_V"   --->   Operation 73 'bitconcatenate' 'eZ_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_V_3 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_4, i14"   --->   Operation 74 'bitconcatenate' 'lhs_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1146_1 = zext i81 %lhs_V_3"   --->   Operation 75 'zext' 'zext_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i81 %eZ_V"   --->   Operation 76 'zext' 'zext_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = add i82 %zext_ln657, i82 %zext_ln1146_1"   --->   Operation 77 'add' 'ret_V_26' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1070_1 = zext i6 %a_1"   --->   Operation 78 'zext' 'zext_ln1070_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i73 %z2_V"   --->   Operation 79 'zext' 'zext_ln1072_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (4.80ns)   --->   "%r_V_2 = mul i79 %zext_ln1070_1, i79 %zext_ln1072_2"   --->   Operation 80 'mul' 'r_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.80> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%rhs_V_2 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_2, i1"   --->   Operation 81 'bitconcatenate' 'rhs_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1147_1 = zext i80 %rhs_V_2"   --->   Operation 82 'zext' 'zext_ln1147_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%ret_V_5 = sub i82 %ret_V_26, i82 %zext_ln1147_1"   --->   Operation 83 'sub' 'ret_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_5, i32, i32"   --->   Operation 84 'partselect' 'a_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln657_3 = trunc i82 %ret_V_5"   --->   Operation 85 'trunc' 'trunc_ln657_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.06>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_5, i1"   --->   Operation 86 'bitconcatenate' 'z3_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%eZ_V_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13, i82 %ret_V_5, i1"   --->   Operation 87 'bitconcatenate' 'eZ_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%lhs_V_5 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln657_3, i25"   --->   Operation 88 'bitconcatenate' 'lhs_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1146_2 = zext i101 %lhs_V_5"   --->   Operation 89 'zext' 'zext_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i96 %eZ_V_1"   --->   Operation 90 'zext' 'zext_ln657_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_27 = add i102 %zext_ln657_1, i102 %zext_ln1146_2"   --->   Operation 91 'add' 'ret_V_27' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1070_2 = zext i6 %a_2"   --->   Operation 92 'zext' 'zext_ln1070_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1072_3 = zext i83 %z3_V"   --->   Operation 93 'zext' 'zext_ln1072_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (5.09ns)   --->   "%r_V_3 = mul i89 %zext_ln1070_2, i89 %zext_ln1072_3"   --->   Operation 94 'mul' 'r_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.09> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_V_4 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_3, i6"   --->   Operation 95 'bitconcatenate' 'rhs_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1147_2 = zext i95 %rhs_V_4"   --->   Operation 96 'zext' 'zext_ln1147_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.97ns) (root node of TernaryAdder)   --->   "%ret_V_7 = sub i102 %ret_V_27, i102 %zext_ln1147_2"   --->   Operation 97 'sub' 'ret_V_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.97> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_7, i32, i32"   --->   Operation 98 'partselect' 'z4_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_7, i32, i32"   --->   Operation 99 'partselect' 'tmp_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_7, i32, i32"   --->   Operation 100 'partselect' 'tmp_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.14>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%eZ_V_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i18.i92, i18, i92 %z4_V"   --->   Operation 101 'bitconcatenate' 'eZ_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_8, i34"   --->   Operation 102 'bitconcatenate' 'lhs_V_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1146_3 = zext i120 %lhs_V_7"   --->   Operation 103 'zext' 'zext_ln1146_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i110 %eZ_V_2"   --->   Operation 104 'zext' 'zext_ln657_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = add i121 %zext_ln657_2, i121 %zext_ln1146_3"   --->   Operation 105 'add' 'ret_V_28' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1070_4 = zext i6 %tmp_9"   --->   Operation 106 'zext' 'zext_ln1070_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1072_4 = zext i92 %z4_V"   --->   Operation 107 'zext' 'zext_ln1072_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (5.09ns)   --->   "%r_V_4 = mul i98 %zext_ln1070_4, i98 %zext_ln1072_4"   --->   Operation 108 'mul' 'r_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.09> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%rhs_V_6 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_4, i11"   --->   Operation 109 'bitconcatenate' 'rhs_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1147_3 = zext i109 %rhs_V_6"   --->   Operation 110 'zext' 'zext_ln1147_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.04ns) (root node of TernaryAdder)   --->   "%ret_V_9 = sub i121 %ret_V_28, i121 %zext_ln1147_3"   --->   Operation 111 'sub' 'ret_V_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.04> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%z5_V = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_9, i32, i32"   --->   Operation 112 'partselect' 'z5_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_s = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_9, i32, i32"   --->   Operation 113 'partselect' 'tmp_s' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_9, i32, i32"   --->   Operation 114 'partselect' 'tmp_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.15>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%eZ_V_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23, i87 %z5_V"   --->   Operation 115 'bitconcatenate' 'eZ_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%lhs_V_9 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_s, i44"   --->   Operation 116 'bitconcatenate' 'lhs_V_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1146_4 = zext i125 %lhs_V_9"   --->   Operation 117 'zext' 'zext_ln1146_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i110 %eZ_V_3"   --->   Operation 118 'zext' 'zext_ln657_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i126 %zext_ln657_3, i126 %zext_ln1146_4"   --->   Operation 119 'add' 'ret_V_29' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1070_5 = zext i6 %tmp_2"   --->   Operation 120 'zext' 'zext_ln1070_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1072_5 = zext i87 %z5_V"   --->   Operation 121 'zext' 'zext_ln1072_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (5.09ns)   --->   "%r_V_5 = mul i93 %zext_ln1070_5, i93 %zext_ln1072_5"   --->   Operation 122 'mul' 'r_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.09> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%rhs_V_8 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_5, i16"   --->   Operation 123 'bitconcatenate' 'rhs_V_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1147_4 = zext i109 %rhs_V_8"   --->   Operation 124 'zext' 'zext_ln1147_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%ret_V_11 = sub i126 %ret_V_29, i126 %zext_ln1147_4"   --->   Operation 125 'sub' 'ret_V_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%z6_V = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_11, i32, i32"   --->   Operation 126 'partselect' 'z6_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_11, i32, i32"   --->   Operation 127 'partselect' 'tmp_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_11, i32, i32"   --->   Operation 128 'partselect' 'tmp_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.16>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%eZ_V_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28, i82 %z6_V"   --->   Operation 129 'bitconcatenate' 'eZ_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V_11 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_5, i54"   --->   Operation 130 'bitconcatenate' 'lhs_V_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1146_5 = zext i130 %lhs_V_11"   --->   Operation 131 'zext' 'zext_ln1146_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln657_4 = zext i110 %eZ_V_4"   --->   Operation 132 'zext' 'zext_ln657_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_30 = add i131 %zext_ln657_4, i131 %zext_ln1146_5"   --->   Operation 133 'add' 'ret_V_30' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1070_6 = zext i6 %tmp_7"   --->   Operation 134 'zext' 'zext_ln1070_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1072_6 = zext i82 %z6_V"   --->   Operation 135 'zext' 'zext_ln1072_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (5.09ns)   --->   "%r_V_6 = mul i88 %zext_ln1070_6, i88 %zext_ln1072_6"   --->   Operation 136 'mul' 'r_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.09> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%rhs_V_10 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_6, i21"   --->   Operation 137 'bitconcatenate' 'rhs_V_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1147_5 = zext i109 %rhs_V_10"   --->   Operation 138 'zext' 'zext_ln1147_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%ret_V_13 = sub i131 %ret_V_30, i131 %zext_ln1147_5"   --->   Operation 139 'sub' 'ret_V_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%z7_V = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_13, i32, i32"   --->   Operation 140 'partselect' 'z7_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_13, i32, i32"   --->   Operation 141 'partselect' 'tmp_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_13, i32, i32"   --->   Operation 142 'partselect' 'tmp_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.06>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i64, i64 %zext_ln492" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 143 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 144 [2/2] (1.15ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr"   --->   Operation 144 'load' 'log_sum_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln492_1 = zext i4 %a"   --->   Operation 145 'zext' 'zext_ln492_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i64, i64 %zext_ln492_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 146 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 147 [2/2] (1.15ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr"   --->   Operation 147 'load' 'logn_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln492_6 = zext i6 %a_1"   --->   Operation 148 'zext' 'zext_ln492_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i64, i64 %zext_ln492_6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 149 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 150 [2/2] (1.15ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr"   --->   Operation 150 'load' 'logn_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln492_7 = zext i6 %a_2"   --->   Operation 151 'zext' 'zext_ln492_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i64, i64 %zext_ln492_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 152 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 153 [2/2] (1.15ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr"   --->   Operation 153 'load' 'logn_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln492_8 = zext i6 %tmp_9"   --->   Operation 154 'zext' 'zext_ln492_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i64, i64 %zext_ln492_8" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 155 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 156 [2/2] (1.15ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr"   --->   Operation 156 'load' 'logn_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln492_9 = zext i6 %tmp_2"   --->   Operation 157 'zext' 'zext_ln492_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i64, i64 %zext_ln492_9" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 158 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 159 [2/2] (1.15ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr"   --->   Operation 159 'load' 'logn_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln492_10 = zext i6 %tmp_7"   --->   Operation 160 'zext' 'zext_ln492_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i64, i64 %zext_ln492_10" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 161 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 162 [2/2] (1.15ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr"   --->   Operation 162 'load' 'logn_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%eZ_V_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33, i77 %z7_V"   --->   Operation 163 'bitconcatenate' 'eZ_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%lhs_V_13 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_10, i64"   --->   Operation 164 'bitconcatenate' 'lhs_V_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1146_6 = zext i135 %lhs_V_13"   --->   Operation 165 'zext' 'zext_ln1146_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln657_5 = zext i110 %eZ_V_5"   --->   Operation 166 'zext' 'zext_ln657_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_31 = add i136 %zext_ln657_5, i136 %zext_ln1146_6"   --->   Operation 167 'add' 'ret_V_31' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1070_7 = zext i6 %tmp_11"   --->   Operation 168 'zext' 'zext_ln1070_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1072_7 = zext i77 %z7_V"   --->   Operation 169 'zext' 'zext_ln1072_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (4.96ns)   --->   "%r_V_7 = mul i83 %zext_ln1070_7, i83 %zext_ln1072_7"   --->   Operation 170 'mul' 'r_V_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.96> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%rhs_V_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_7, i26"   --->   Operation 171 'bitconcatenate' 'rhs_V_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1147_6 = zext i109 %rhs_V_12"   --->   Operation 172 'zext' 'zext_ln1147_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (1.09ns) (root node of TernaryAdder)   --->   "%ret_V_15 = sub i136 %ret_V_31, i136 %zext_ln1147_6"   --->   Operation 173 'sub' 'ret_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.09> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln492_11 = zext i6 %tmp_11"   --->   Operation 174 'zext' 'zext_ln492_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i64, i64 %zext_ln492_11" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 175 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 176 [2/2] (1.15ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr"   --->   Operation 176 'load' 'logn_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_15, i32, i32"   --->   Operation 177 'partselect' 'tmp_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_15, i32, i32"   --->   Operation 178 'partselect' 'tmp_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.12>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i12 %b_exp_2"   --->   Operation 179 'sext' 'sext_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (5.09ns)   --->   "%Elog2_V = mul i90 %sext_ln657, i90"   --->   Operation 180 'mul' 'Elog2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.09> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/2] (1.15ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr"   --->   Operation 181 'load' 'log_sum_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_10 : Operation 182 [1/2] (1.15ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr"   --->   Operation 182 'load' 'logn_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i105 %logn_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 183 'zext' 'zext_ln223' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 184 [1/2] (1.15ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr"   --->   Operation 184 'load' 'logn_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i102 %logn_V_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 185 'zext' 'zext_ln223_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 186 [1/2] (1.15ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr"   --->   Operation 186 'load' 'logn_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i97 %logn_V_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 187 'zext' 'zext_ln223_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 188 [1/2] (1.15ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr"   --->   Operation 188 'load' 'logn_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i92 %logn_V_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 189 'zext' 'zext_ln223_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 190 [1/2] (1.15ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr"   --->   Operation 190 'load' 'logn_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i87 %logn_V_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 191 'zext' 'zext_ln223_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 192 [1/2] (1.15ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr"   --->   Operation 192 'load' 'logn_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i82 %logn_V_5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 193 'zext' 'zext_ln223_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 194 [1/2] (1.15ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr"   --->   Operation 194 'load' 'logn_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln223_6 = zext i77 %logn_V_6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 195 'zext' 'zext_ln223_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (1.39ns)   --->   "%add_ln657 = add i109 %log_sum_V, i109 %zext_ln223"   --->   Operation 196 'add' 'add_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (1.35ns)   --->   "%add_ln657_1 = add i103 %zext_ln223_2, i103 %zext_ln223_1"   --->   Operation 197 'add' 'add_ln657_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln657_6 = zext i103 %add_ln657_1"   --->   Operation 198 'zext' 'zext_ln657_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657_2 = add i109 %add_ln657, i109 %zext_ln657_6"   --->   Operation 199 'add' 'add_ln657_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657_3 = add i93 %zext_ln223_4, i93 %zext_ln223_3"   --->   Operation 200 'add' 'add_ln657_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 201 [1/1] (1.24ns)   --->   "%add_ln657_4 = add i83 %zext_ln223_6, i83 %zext_ln223_5"   --->   Operation 201 'add' 'add_ln657_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln657_7 = zext i83 %add_ln657_4"   --->   Operation 202 'zext' 'zext_ln657_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%add_ln657_5 = add i93 %add_ln657_3, i93 %zext_ln657_7"   --->   Operation 203 'add' 'add_ln657_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln657_8 = zext i93 %add_ln657_5"   --->   Operation 204 'zext' 'zext_ln657_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i109 %add_ln657_2, i109 %zext_ln657_8"   --->   Operation 205 'add' 'log_sum_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1072_12 = zext i40 %tmp_13"   --->   Operation 206 'zext' 'zext_ln1072_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (3.38ns)   --->   "%r_V_14 = mul i80 %zext_ln1072_12, i80 %zext_ln1072_12"   --->   Operation 207 'mul' 'r_V_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%rhs_V_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_14, i32, i32"   --->   Operation 208 'partselect' 'rhs_V_s' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_12, i45"   --->   Operation 209 'bitconcatenate' 'lhs_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1147_7 = zext i117 %lhs_V"   --->   Operation 210 'zext' 'zext_ln1147_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1147_8 = zext i79 %rhs_V_s"   --->   Operation 211 'zext' 'zext_ln1147_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (1.43ns)   --->   "%ret_V = sub i118 %zext_ln1147_7, i118 %zext_ln1147_8"   --->   Operation 212 'sub' 'ret_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32, i32"   --->   Operation 213 'partselect' 'trunc_ln1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%lhs_V_15 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30"   --->   Operation 214 'bitconcatenate' 'lhs_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i109 %log_sum_V_1"   --->   Operation 215 'sext' 'sext_ln1146' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_16 = add i120 %sext_ln1146, i120 %lhs_V_15"   --->   Operation 216 'add' 'ret_V_16' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1146_1 = sext i73 %trunc_ln1"   --->   Operation 217 'sext' 'sext_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (1.03ns) (root node of TernaryAdder)   --->   "%ret_V_17 = add i120 %sext_ln1146_1, i120 %ret_V_16"   --->   Operation 218 'add' 'ret_V_17' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.03> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i120.i32.i32, i120 %ret_V_17, i32, i32"   --->   Operation 219 'partselect' 'm_fix_hi_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_17, i32"   --->   Operation 220 'bitselect' 'p_Result_16' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i16 %m_fix_hi_V"   --->   Operation 221 'sext' 'sext_ln1070' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 222 [3/3] (0.99ns) (grouped into DSP with root node ret_V_32)   --->   "%r_V_15 = mul i31 %sext_ln1070, i31"   --->   Operation 222 'mul' 'r_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i120.i32.i32, i120 %ret_V_17, i32, i32"   --->   Operation 223 'partselect' 'trunc_ln2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.99>
ST_11 : Operation 224 [2/3] (0.99ns) (grouped into DSP with root node ret_V_32)   --->   "%r_V_15 = mul i31 %sext_ln1070, i31"   --->   Operation 224 'mul' 'r_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 0.64>
ST_12 : Operation 225 [1/3] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%r_V_15 = mul i31 %sext_ln1070, i31"   --->   Operation 225 'mul' 'r_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%rhs_V_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_16, i18"   --->   Operation 226 'bitconcatenate' 'rhs_V_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1146_2 = sext i19 %rhs_V_13"   --->   Operation 227 'sext' 'sext_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 228 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_32 = add i31 %r_V_15, i31 %sext_ln1146_2"   --->   Operation 228 'add' 'ret_V_32' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.72>
ST_13 : Operation 229 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_32 = add i31 %r_V_15, i31 %sext_ln1146_2"   --->   Operation 229 'add' 'ret_V_32' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_32, i32, i32"   --->   Operation 230 'partselect' 'p_Result_cast' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_32, i32"   --->   Operation 231 'bitselect' 'p_Result_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_32"   --->   Operation 232 'trunc' 'trunc_ln805' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.69ns)   --->   "%icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18"   --->   Operation 233 'icmp' 'icmp_ln805' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (0.75ns)   --->   "%add_ln649 = add i13 %p_Result_cast, i13"   --->   Operation 234 'add' 'add_ln649' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V)   --->   "%select_ln804 = select i1 %icmp_ln805, i13 %p_Result_cast, i13 %add_ln649"   --->   Operation 235 'select' 'select_ln804' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (0.32ns) (out node of the LUT)   --->   "%r_exp_V = select i1 %p_Result_7, i13 %select_ln804, i13 %p_Result_cast"   --->   Operation 236 'select' 'r_exp_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.95>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1072 = sext i13 %r_exp_V"   --->   Operation 237 'sext' 'sext_ln1072' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (4.71ns)   --->   "%r_V = mul i71 %sext_ln1072, i71"   --->   Operation 238 'mul' 'r_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.71> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln657_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V, i32, i32"   --->   Operation 239 'partselect' 'trunc_ln657_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (1.08ns)   --->   "%m_diff = sub i59 %trunc_ln2, i59 %trunc_ln657_1"   --->   Operation 240 'sub' 'm_diff' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 241 'partselect' 'm_diff_hi_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 242 'partselect' 'Z2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 243 'partselect' 'Z3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff"   --->   Operation 244 'trunc' 'Z4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%Z4_ind_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 245 'partselect' 'Z4_ind_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln492_3 = zext i8 %Z4_ind_V"   --->   Operation 246 'zext' 'zext_ln492_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:278->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 247 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 248 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 248 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln492_4 = zext i8 %Z3"   --->   Operation 249 'zext' 'zext_ln492_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:283->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 250 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 251 [2/2] (1.15ns)   --->   "%f_Z3_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 251 'load' 'f_Z3_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 15 <SV = 14> <Delay = 6.59>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln492_2 = zext i8 %m_diff_hi_V"   --->   Operation 252 'zext' 'zext_ln492_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 253 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 254 [2/2] (1.15ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 254 'load' 'exp_Z1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_15 : Operation 255 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 255 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%f_Z4_V = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 256 'partselect' 'f_Z4_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln657_9 = zext i35 %Z4"   --->   Operation 257 'zext' 'zext_ln657_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln657_10 = zext i10 %f_Z4_V"   --->   Operation 258 'zext' 'zext_ln657_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.91ns)   --->   "%ret_V_33 = add i36 %zext_ln657_10, i36 %zext_ln657_9"   --->   Operation 259 'add' 'ret_V_33' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/2] (1.15ns)   --->   "%f_Z3_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 260 'load' 'f_Z3_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%ret_V_34 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9, i26 %f_Z3_V"   --->   Operation 261 'bitconcatenate' 'ret_V_34' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1072_8 = zext i43 %ret_V_34"   --->   Operation 262 'zext' 'zext_ln1072_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1072_9 = zext i36 %ret_V_33"   --->   Operation 263 'zext' 'zext_ln1072_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (3.60ns)   --->   "%r_V_10 = mul i79 %zext_ln1072_9, i79 %zext_ln1072_8"   --->   Operation 264 'mul' 'r_V_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 3.60> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln657_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_10, i32, i32"   --->   Operation 265 'partselect' 'trunc_ln657_s' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln657_11 = zext i20 %trunc_ln657_s"   --->   Operation 266 'zext' 'zext_ln657_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.92ns)   --->   "%add_ln657_7 = add i36 %zext_ln657_11, i36 %ret_V_33"   --->   Operation 267 'add' 'add_ln657_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln492_5 = zext i8 %Z2"   --->   Operation 268 'zext' 'zext_ln492_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:302->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 269 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 270 [2/2] (1.15ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 270 'load' 'f_Z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 6.82>
ST_16 : Operation 271 [1/2] (1.15ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 271 'load' 'exp_Z1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1146_7 = zext i43 %ret_V_34"   --->   Operation 272 'zext' 'zext_ln1146_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln657_12 = zext i36 %add_ln657_7"   --->   Operation 273 'zext' 'zext_ln657_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln1146_7, i44 %zext_ln657_12"   --->   Operation 274 'add' 'exp_Z2P_m_1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/2] (1.15ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 275 'load' 'f_Z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32, i32"   --->   Operation 276 'partselect' 'tmp_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1, i40 %tmp_14"   --->   Operation 277 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln1072_10 = zext i49 %exp_Z2_m_1_V"   --->   Operation 278 'zext' 'zext_ln1072_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1072_11 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 279 'zext' 'zext_ln1072_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (3.73ns)   --->   "%r_V_11 = mul i93 %zext_ln1072_11, i93 %zext_ln1072_10"   --->   Operation 280 'mul' 'r_V_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%lhs_V_18 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1, i40 %tmp_14, i2"   --->   Operation 281 'bitconcatenate' 'lhs_V_18' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1146_8 = zext i51 %lhs_V_18"   --->   Operation 282 'zext' 'zext_ln1146_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln657_2 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_11, i32, i32"   --->   Operation 283 'partselect' 'trunc_ln657_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln657_13 = zext i36 %trunc_ln657_2"   --->   Operation 284 'zext' 'zext_ln657_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.96ns)   --->   "%add_ln657_9 = add i44 %zext_ln657_13, i44 %exp_Z2P_m_1_V"   --->   Operation 285 'add' 'add_ln657_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln657_14 = zext i44 %add_ln657_9"   --->   Operation 286 'zext' 'zext_ln657_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.97ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln1146_8, i52 %zext_ln657_14"   --->   Operation 287 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32, i32"   --->   Operation 288 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32, i32"   --->   Operation 289 'partselect' 'exp_Z1_hi_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.57>
ST_17 : Operation 290 [1/1] (1.06ns)   --->   "%ret_V_23 = add i58 %exp_Z1_V, i58"   --->   Operation 290 'add' 'ret_V_23' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln1070_3 = zext i50 %exp_Z1_hi_V"   --->   Operation 291 'zext' 'zext_ln1070_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 292 'zext' 'zext_ln1072' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (3.73ns)   --->   "%r_V_16 = mul i100 %zext_ln1072, i100 %zext_ln1070_3"   --->   Operation 293 'mul' 'r_V_16' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%lhs_V_20 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_23, i49"   --->   Operation 294 'bitconcatenate' 'lhs_V_20' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1146_9 = zext i100 %r_V_16"   --->   Operation 295 'zext' 'zext_ln1146_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1146_10 = zext i100 %r_V_16"   --->   Operation 296 'zext' 'zext_ln1146_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i58 %ret_V_23"   --->   Operation 297 'trunc' 'trunc_ln1146' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49"   --->   Operation 298 'bitconcatenate' 'trunc_ln3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1146_11 = zext i100 %r_V_16"   --->   Operation 299 'zext' 'zext_ln1146_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln1146_2 = trunc i58 %ret_V_23"   --->   Operation 300 'trunc' 'trunc_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln1146_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1146_2, i49"   --->   Operation 301 'bitconcatenate' 'trunc_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (1.37ns)   --->   "%ret_V_24 = add i107 %zext_ln1146_9, i107 %lhs_V_20"   --->   Operation 302 'add' 'ret_V_24' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [1/1] (1.36ns)   --->   "%add_ln1146_1 = add i105 %trunc_ln1146_1, i105 %zext_ln1146_11"   --->   Operation 303 'add' 'add_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/1] (1.37ns)   --->   "%add_ln1146_2 = add i106 %trunc_ln3, i106 %zext_ln1146_10"   --->   Operation 304 'add' 'add_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_24, i32"   --->   Operation 305 'bitselect' 'tmp_16' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (0.75ns)   --->   "%r_exp_V_1 = add i13 %r_exp_V, i13"   --->   Operation 306 'add' 'r_exp_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 307 [1/1] (0.32ns)   --->   "%select_ln651 = select i1 %tmp_16, i13 %r_exp_V, i13 %r_exp_V_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 307 'select' 'select_ln651' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %select_ln651, i32, i32"   --->   Operation 308 'partselect' 'tmp_17' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (0.49ns)   --->   "%icmp_ln844 = icmp_sgt  i3 %tmp_17, i3"   --->   Operation 309 'icmp' 'icmp_ln844' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_17, i32"   --->   Operation 310 'bitselect' 'tmp_18' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_18, i64, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 311 'select' 'select_ln658' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 312 [1/1] (0.64ns)   --->   "%icmp_ln848 = icmp_slt  i13 %select_ln651, i13"   --->   Operation 312 'icmp' 'icmp_ln848' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1146_2, i32, i32"   --->   Operation 313 'partselect' 'tmp' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1146_1, i32, i32"   --->   Operation 314 'partselect' 'tmp_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_V = select i1 %tmp_16, i52 %tmp, i52 %tmp_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 315 'select' 'tmp_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i13 %select_ln651"   --->   Operation 316 'trunc' 'trunc_ln170' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.73ns)   --->   "%p_Val2_11 = add i11 %trunc_ln170, i11"   --->   Operation 317 'add' 'p_Val2_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%p_Result_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1, i11 %p_Val2_11, i52 %tmp_V"   --->   Operation 318 'bitconcatenate' 'p_Result_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%bitcast_ln520 = bitcast i64 %p_Result_13" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520]   --->   Operation 319 'bitcast' 'bitcast_ln520' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657 = and i1 %and_ln407_1, i1 %icmp_ln844" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 320 'and' 'and_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 321 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657, i64 %select_ln658, i64 %bitcast_ln520" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 321 'select' 'select_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.76>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7"   --->   Operation 322 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln832 = xor i1 %icmp_ln828, i1"   --->   Operation 323 'xor' 'xor_ln832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 324 [1/1] (0.12ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln828_1, i1 %xor_ln832" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 324 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 325 'or' 'or_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln407 = select i1 %x_is_p1, i64, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 326 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 327 'or' 'or_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 328 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 328 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_2 = or i1 %x_is_1, i1 %icmp_ln828_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 329 'or' 'or_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_2 = select i1 %or_ln407_1, i64 %select_ln407_1, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 330 'select' 'select_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 331 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln407_3 = select i1 %or_ln407_2, i64 %select_ln407_2, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 331 'select' 'select_ln407_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln848)   --->   "%sel_tmp14 = select i1 %sel_tmp13, i64 %select_ln407_3, i64 %select_ln657" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 332 'select' 'sel_tmp14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln848)   --->   "%xor_ln657 = xor i1 %icmp_ln844, i1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 333 'xor' 'xor_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln848)   --->   "%and_ln848 = and i1 %icmp_ln848, i1 %xor_ln657"   --->   Operation 334 'and' 'and_ln848' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln848)   --->   "%and_ln848_1 = and i1 %and_ln848, i1 %and_ln407_1"   --->   Operation 335 'and' 'and_ln848_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 336 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln848 = select i1 %and_ln848_1, i64, i64 %sel_tmp14"   --->   Operation 336 'select' 'select_ln848' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln369 = select i1 %x_is_1, i64 %select_ln407_1, i64 %select_ln848" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 337 'select' 'select_ln369' <Predicate = (!sel_tmp13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 338 [1/1] (0.41ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp13, i64 %select_ln407_3, i64 %select_ln369" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 338 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 339 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %UnifiedRetVal" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 339 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_read                                                                                                          (read          ) [ 0000000000000000000]
p_Val2_s                                                                                                           (bitcast       ) [ 0000000000000000000]
p_Result_14                                                                                                        (bitselect     ) [ 0000000000000000000]
p_Repl2_3                                                                                                          (partselect    ) [ 0000000000000000000]
p_Repl2_s                                                                                                          (trunc         ) [ 0110000000000000000]
zext_ln509                                                                                                         (zext          ) [ 0000000000000000000]
b_exp                                                                                                              (add           ) [ 0000000000000000000]
icmp_ln369                                                                                                         (icmp          ) [ 0000000000000000000]
icmp_ln828                                                                                                         (icmp          ) [ 0111111111111111111]
x_is_1                                                                                                             (and           ) [ 0111111111111111111]
xor_ln964                                                                                                          (xor           ) [ 0000000000000000000]
x_is_p1                                                                                                            (and           ) [ 0111111111111111111]
icmp_ln828_1                                                                                                       (icmp          ) [ 0111111111111111111]
p_Result_s                                                                                                         (bitselect     ) [ 0110000000000000000]
index0_V                                                                                                           (partselect    ) [ 0000000000000000000]
b_exp_1                                                                                                            (add           ) [ 0000000000000000000]
b_exp_2                                                                                                            (select        ) [ 0111111111100000000]
zext_ln492                                                                                                         (zext          ) [ 0111111111000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr                                       (getelementptr ) [ 0110000000000000000]
xor_ln369                                                                                                          (xor           ) [ 0000000000000000000]
icmp_ln407                                                                                                         (icmp          ) [ 0000000000000000000]
icmp_ln407_1                                                                                                       (icmp          ) [ 0000000000000000000]
and_ln407                                                                                                          (and           ) [ 0000000000000000000]
and_ln407_1                                                                                                        (and           ) [ 0111111111111111111]
icmp_ln407_2                                                                                                       (icmp          ) [ 0000000000000000000]
or_ln407_3                                                                                                         (or            ) [ 0000000000000000000]
sel_tmp13                                                                                                          (and           ) [ 0111111111111111111]
p_Result_15                                                                                                        (bitconcatenate) [ 0000000000000000000]
b_frac                                                                                                             (bitconcatenate) [ 0000000000000000000]
zext_ln1287_1                                                                                                      (zext          ) [ 0000000000000000000]
select_ln513                                                                                                       (select        ) [ 0000000000000000000]
b_frac_tilde_inverse_V                                                                                             (load          ) [ 0000000000000000000]
zext_ln682                                                                                                         (zext          ) [ 0000000000000000000]
mul_ln682                                                                                                          (mul           ) [ 0101000000000000000]
a                                                                                                                  (partselect    ) [ 0101111111000000000]
trunc_ln657                                                                                                        (trunc         ) [ 0101000000000000000]
tmp_6                                                                                                              (bitselect     ) [ 0101000000000000000]
z1_V                                                                                                               (bitconcatenate) [ 0000000000000000000]
sf                                                                                                                 (bitconcatenate) [ 0000000000000000000]
tmp_3                                                                                                              (bitconcatenate) [ 0000000000000000000]
zext_ln1287                                                                                                        (zext          ) [ 0000000000000000000]
select_ln1287                                                                                                      (select        ) [ 0000000000000000000]
lhs_V_1                                                                                                            (bitconcatenate) [ 0000000000000000000]
zext_ln1146                                                                                                        (zext          ) [ 0000000000000000000]
ret_V_25                                                                                                           (add           ) [ 0000000000000000000]
zext_ln1070                                                                                                        (zext          ) [ 0000000000000000000]
zext_ln1072_1                                                                                                      (zext          ) [ 0000000000000000000]
r_V_13                                                                                                             (mul           ) [ 0000000000000000000]
zext_ln1147                                                                                                        (zext          ) [ 0000000000000000000]
ret_V_3                                                                                                            (sub           ) [ 0000000000000000000]
z2_V                                                                                                               (partselect    ) [ 0100100000000000000]
a_1                                                                                                                (partselect    ) [ 0100111111000000000]
tmp_4                                                                                                              (partselect    ) [ 0100100000000000000]
eZ_V                                                                                                               (bitconcatenate) [ 0000000000000000000]
lhs_V_3                                                                                                            (bitconcatenate) [ 0000000000000000000]
zext_ln1146_1                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln657                                                                                                         (zext          ) [ 0000000000000000000]
ret_V_26                                                                                                           (add           ) [ 0000000000000000000]
zext_ln1070_1                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln1072_2                                                                                                      (zext          ) [ 0000000000000000000]
r_V_2                                                                                                              (mul           ) [ 0000000000000000000]
rhs_V_2                                                                                                            (bitconcatenate) [ 0000000000000000000]
zext_ln1147_1                                                                                                      (zext          ) [ 0000000000000000000]
ret_V_5                                                                                                            (sub           ) [ 0100010000000000000]
a_2                                                                                                                (partselect    ) [ 0100011111000000000]
trunc_ln657_3                                                                                                      (trunc         ) [ 0100010000000000000]
z3_V                                                                                                               (bitconcatenate) [ 0000000000000000000]
eZ_V_1                                                                                                             (bitconcatenate) [ 0000000000000000000]
lhs_V_5                                                                                                            (bitconcatenate) [ 0000000000000000000]
zext_ln1146_2                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln657_1                                                                                                       (zext          ) [ 0000000000000000000]
ret_V_27                                                                                                           (add           ) [ 0000000000000000000]
zext_ln1070_2                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln1072_3                                                                                                      (zext          ) [ 0000000000000000000]
r_V_3                                                                                                              (mul           ) [ 0000000000000000000]
rhs_V_4                                                                                                            (bitconcatenate) [ 0000000000000000000]
zext_ln1147_2                                                                                                      (zext          ) [ 0000000000000000000]
ret_V_7                                                                                                            (sub           ) [ 0000000000000000000]
z4_V                                                                                                               (partselect    ) [ 0100001000000000000]
tmp_8                                                                                                              (partselect    ) [ 0100001000000000000]
tmp_9                                                                                                              (partselect    ) [ 0100001111000000000]
eZ_V_2                                                                                                             (bitconcatenate) [ 0000000000000000000]
lhs_V_7                                                                                                            (bitconcatenate) [ 0000000000000000000]
zext_ln1146_3                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln657_2                                                                                                       (zext          ) [ 0000000000000000000]
ret_V_28                                                                                                           (add           ) [ 0000000000000000000]
zext_ln1070_4                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln1072_4                                                                                                      (zext          ) [ 0000000000000000000]
r_V_4                                                                                                              (mul           ) [ 0000000000000000000]
rhs_V_6                                                                                                            (bitconcatenate) [ 0000000000000000000]
zext_ln1147_3                                                                                                      (zext          ) [ 0000000000000000000]
ret_V_9                                                                                                            (sub           ) [ 0000000000000000000]
z5_V                                                                                                               (partselect    ) [ 0100000100000000000]
tmp_s                                                                                                              (partselect    ) [ 0100000100000000000]
tmp_2                                                                                                              (partselect    ) [ 0100000111000000000]
eZ_V_3                                                                                                             (bitconcatenate) [ 0000000000000000000]
lhs_V_9                                                                                                            (bitconcatenate) [ 0000000000000000000]
zext_ln1146_4                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln657_3                                                                                                       (zext          ) [ 0000000000000000000]
ret_V_29                                                                                                           (add           ) [ 0000000000000000000]
zext_ln1070_5                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln1072_5                                                                                                      (zext          ) [ 0000000000000000000]
r_V_5                                                                                                              (mul           ) [ 0000000000000000000]
rhs_V_8                                                                                                            (bitconcatenate) [ 0000000000000000000]
zext_ln1147_4                                                                                                      (zext          ) [ 0000000000000000000]
ret_V_11                                                                                                           (sub           ) [ 0000000000000000000]
z6_V                                                                                                               (partselect    ) [ 0100000010000000000]
tmp_5                                                                                                              (partselect    ) [ 0100000010000000000]
tmp_7                                                                                                              (partselect    ) [ 0100000011000000000]
eZ_V_4                                                                                                             (bitconcatenate) [ 0000000000000000000]
lhs_V_11                                                                                                           (bitconcatenate) [ 0000000000000000000]
zext_ln1146_5                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln657_4                                                                                                       (zext          ) [ 0000000000000000000]
ret_V_30                                                                                                           (add           ) [ 0000000000000000000]
zext_ln1070_6                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln1072_6                                                                                                      (zext          ) [ 0000000000000000000]
r_V_6                                                                                                              (mul           ) [ 0000000000000000000]
rhs_V_10                                                                                                           (bitconcatenate) [ 0000000000000000000]
zext_ln1147_5                                                                                                      (zext          ) [ 0000000000000000000]
ret_V_13                                                                                                           (sub           ) [ 0000000000000000000]
z7_V                                                                                                               (partselect    ) [ 0100000001000000000]
tmp_10                                                                                                             (partselect    ) [ 0100000001000000000]
tmp_11                                                                                                             (partselect    ) [ 0100000001000000000]
pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr (getelementptr ) [ 0100000000100000000]
zext_ln492_1                                                                                                       (zext          ) [ 0000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr         (getelementptr ) [ 0100000000100000000]
zext_ln492_6                                                                                                       (zext          ) [ 0000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr         (getelementptr ) [ 0100000000100000000]
zext_ln492_7                                                                                                       (zext          ) [ 0000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr        (getelementptr ) [ 0100000000100000000]
zext_ln492_8                                                                                                       (zext          ) [ 0000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr        (getelementptr ) [ 0100000000100000000]
zext_ln492_9                                                                                                       (zext          ) [ 0000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr        (getelementptr ) [ 0100000000100000000]
zext_ln492_10                                                                                                      (zext          ) [ 0000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr        (getelementptr ) [ 0100000000100000000]
eZ_V_5                                                                                                             (bitconcatenate) [ 0000000000000000000]
lhs_V_13                                                                                                           (bitconcatenate) [ 0000000000000000000]
zext_ln1146_6                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln657_5                                                                                                       (zext          ) [ 0000000000000000000]
ret_V_31                                                                                                           (add           ) [ 0000000000000000000]
zext_ln1070_7                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln1072_7                                                                                                      (zext          ) [ 0000000000000000000]
r_V_7                                                                                                              (mul           ) [ 0000000000000000000]
rhs_V_12                                                                                                           (bitconcatenate) [ 0000000000000000000]
zext_ln1147_6                                                                                                      (zext          ) [ 0000000000000000000]
ret_V_15                                                                                                           (sub           ) [ 0000000000000000000]
zext_ln492_11                                                                                                      (zext          ) [ 0000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr        (getelementptr ) [ 0100000000100000000]
tmp_12                                                                                                             (partselect    ) [ 0100000000100000000]
tmp_13                                                                                                             (partselect    ) [ 0100000000100000000]
sext_ln657                                                                                                         (sext          ) [ 0000000000000000000]
Elog2_V                                                                                                            (mul           ) [ 0000000000000000000]
log_sum_V                                                                                                          (load          ) [ 0000000000000000000]
logn_V                                                                                                             (load          ) [ 0000000000000000000]
zext_ln223                                                                                                         (zext          ) [ 0000000000000000000]
logn_V_1                                                                                                           (load          ) [ 0000000000000000000]
zext_ln223_1                                                                                                       (zext          ) [ 0000000000000000000]
logn_V_2                                                                                                           (load          ) [ 0000000000000000000]
zext_ln223_2                                                                                                       (zext          ) [ 0000000000000000000]
logn_V_3                                                                                                           (load          ) [ 0000000000000000000]
zext_ln223_3                                                                                                       (zext          ) [ 0000000000000000000]
logn_V_4                                                                                                           (load          ) [ 0000000000000000000]
zext_ln223_4                                                                                                       (zext          ) [ 0000000000000000000]
logn_V_5                                                                                                           (load          ) [ 0000000000000000000]
zext_ln223_5                                                                                                       (zext          ) [ 0000000000000000000]
logn_V_6                                                                                                           (load          ) [ 0000000000000000000]
zext_ln223_6                                                                                                       (zext          ) [ 0000000000000000000]
add_ln657                                                                                                          (add           ) [ 0000000000000000000]
add_ln657_1                                                                                                        (add           ) [ 0000000000000000000]
zext_ln657_6                                                                                                       (zext          ) [ 0000000000000000000]
add_ln657_2                                                                                                        (add           ) [ 0000000000000000000]
add_ln657_3                                                                                                        (add           ) [ 0000000000000000000]
add_ln657_4                                                                                                        (add           ) [ 0000000000000000000]
zext_ln657_7                                                                                                       (zext          ) [ 0000000000000000000]
add_ln657_5                                                                                                        (add           ) [ 0000000000000000000]
zext_ln657_8                                                                                                       (zext          ) [ 0000000000000000000]
log_sum_V_1                                                                                                        (add           ) [ 0000000000000000000]
zext_ln1072_12                                                                                                     (zext          ) [ 0000000000000000000]
r_V_14                                                                                                             (mul           ) [ 0000000000000000000]
rhs_V_s                                                                                                            (partselect    ) [ 0000000000000000000]
lhs_V                                                                                                              (bitconcatenate) [ 0000000000000000000]
zext_ln1147_7                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln1147_8                                                                                                      (zext          ) [ 0000000000000000000]
ret_V                                                                                                              (sub           ) [ 0000000000000000000]
trunc_ln1                                                                                                          (partselect    ) [ 0000000000000000000]
lhs_V_15                                                                                                           (bitconcatenate) [ 0000000000000000000]
sext_ln1146                                                                                                        (sext          ) [ 0000000000000000000]
ret_V_16                                                                                                           (add           ) [ 0000000000000000000]
sext_ln1146_1                                                                                                      (sext          ) [ 0000000000000000000]
ret_V_17                                                                                                           (add           ) [ 0100000000011111110]
m_fix_hi_V                                                                                                         (partselect    ) [ 0000000000000000000]
p_Result_16                                                                                                        (bitselect     ) [ 0100000000011000000]
sext_ln1070                                                                                                        (sext          ) [ 0100000000011000000]
trunc_ln2                                                                                                          (partselect    ) [ 0100000000011110000]
r_V_15                                                                                                             (mul           ) [ 0100000000000100000]
rhs_V_13                                                                                                           (bitconcatenate) [ 0000000000000000000]
sext_ln1146_2                                                                                                      (sext          ) [ 0100000000000100000]
ret_V_32                                                                                                           (add           ) [ 0000000000000000000]
p_Result_cast                                                                                                      (partselect    ) [ 0000000000000000000]
p_Result_7                                                                                                         (bitselect     ) [ 0000000000000000000]
trunc_ln805                                                                                                        (trunc         ) [ 0000000000000000000]
icmp_ln805                                                                                                         (icmp          ) [ 0000000000000000000]
add_ln649                                                                                                          (add           ) [ 0000000000000000000]
select_ln804                                                                                                       (select        ) [ 0000000000000000000]
r_exp_V                                                                                                            (select        ) [ 0100000000000011110]
sext_ln1072                                                                                                        (sext          ) [ 0000000000000000000]
r_V                                                                                                                (mul           ) [ 0000000000000000000]
trunc_ln657_1                                                                                                      (partselect    ) [ 0000000000000000000]
m_diff                                                                                                             (sub           ) [ 0000000000000000000]
m_diff_hi_V                                                                                                        (partselect    ) [ 0100000000000001000]
Z2                                                                                                                 (partselect    ) [ 0100000000000001100]
Z3                                                                                                                 (partselect    ) [ 0100000000000001000]
Z4                                                                                                                 (trunc         ) [ 0100000000000001000]
Z4_ind_V                                                                                                           (partselect    ) [ 0000000000000000000]
zext_ln492_3                                                                                                       (zext          ) [ 0000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                    (getelementptr ) [ 0100000000000001000]
zext_ln492_4                                                                                                       (zext          ) [ 0000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1                  (getelementptr ) [ 0100000000000001000]
zext_ln492_2                                                                                                       (zext          ) [ 0000000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                  (getelementptr ) [ 0100000000000000100]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load                    (load          ) [ 0000000000000000000]
f_Z4_V                                                                                                             (partselect    ) [ 0000000000000000000]
zext_ln657_9                                                                                                       (zext          ) [ 0000000000000000000]
zext_ln657_10                                                                                                      (zext          ) [ 0000000000000000000]
ret_V_33                                                                                                           (add           ) [ 0000000000000000000]
f_Z3_V                                                                                                             (load          ) [ 0000000000000000000]
ret_V_34                                                                                                           (bitconcatenate) [ 0100000000000000100]
zext_ln1072_8                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln1072_9                                                                                                      (zext          ) [ 0000000000000000000]
r_V_10                                                                                                             (mul           ) [ 0000000000000000000]
trunc_ln657_s                                                                                                      (partselect    ) [ 0000000000000000000]
zext_ln657_11                                                                                                      (zext          ) [ 0000000000000000000]
add_ln657_7                                                                                                        (add           ) [ 0100000000000000100]
zext_ln492_5                                                                                                       (zext          ) [ 0000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                    (getelementptr ) [ 0100000000000000100]
exp_Z1_V                                                                                                           (load          ) [ 0100000000000000010]
zext_ln1146_7                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln657_12                                                                                                      (zext          ) [ 0000000000000000000]
exp_Z2P_m_1_V                                                                                                      (add           ) [ 0000000000000000000]
f_Z2_V                                                                                                             (load          ) [ 0000000000000000000]
tmp_14                                                                                                             (partselect    ) [ 0000000000000000000]
exp_Z2_m_1_V                                                                                                       (bitconcatenate) [ 0000000000000000000]
zext_ln1072_10                                                                                                     (zext          ) [ 0000000000000000000]
zext_ln1072_11                                                                                                     (zext          ) [ 0000000000000000000]
r_V_11                                                                                                             (mul           ) [ 0000000000000000000]
lhs_V_18                                                                                                           (bitconcatenate) [ 0000000000000000000]
zext_ln1146_8                                                                                                      (zext          ) [ 0000000000000000000]
trunc_ln657_2                                                                                                      (partselect    ) [ 0000000000000000000]
zext_ln657_13                                                                                                      (zext          ) [ 0000000000000000000]
add_ln657_9                                                                                                        (add           ) [ 0000000000000000000]
zext_ln657_14                                                                                                      (zext          ) [ 0000000000000000000]
exp_Z1P_m_1_l_V                                                                                                    (add           ) [ 0000000000000000000]
exp_Z1P_m_1_V                                                                                                      (partselect    ) [ 0100000000000000010]
exp_Z1_hi_V                                                                                                        (partselect    ) [ 0100000000000000010]
ret_V_23                                                                                                           (add           ) [ 0000000000000000000]
zext_ln1070_3                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln1072                                                                                                        (zext          ) [ 0000000000000000000]
r_V_16                                                                                                             (mul           ) [ 0000000000000000000]
lhs_V_20                                                                                                           (bitconcatenate) [ 0000000000000000000]
zext_ln1146_9                                                                                                      (zext          ) [ 0000000000000000000]
zext_ln1146_10                                                                                                     (zext          ) [ 0000000000000000000]
trunc_ln1146                                                                                                       (trunc         ) [ 0000000000000000000]
trunc_ln3                                                                                                          (bitconcatenate) [ 0000000000000000000]
zext_ln1146_11                                                                                                     (zext          ) [ 0000000000000000000]
trunc_ln1146_2                                                                                                     (trunc         ) [ 0000000000000000000]
trunc_ln1146_1                                                                                                     (bitconcatenate) [ 0000000000000000000]
ret_V_24                                                                                                           (add           ) [ 0000000000000000000]
add_ln1146_1                                                                                                       (add           ) [ 0000000000000000000]
add_ln1146_2                                                                                                       (add           ) [ 0000000000000000000]
tmp_16                                                                                                             (bitselect     ) [ 0000000000000000000]
r_exp_V_1                                                                                                          (add           ) [ 0000000000000000000]
select_ln651                                                                                                       (select        ) [ 0000000000000000000]
tmp_17                                                                                                             (partselect    ) [ 0000000000000000000]
icmp_ln844                                                                                                         (icmp          ) [ 0100000000000000001]
tmp_18                                                                                                             (bitselect     ) [ 0000000000000000000]
select_ln658                                                                                                       (select        ) [ 0000000000000000000]
icmp_ln848                                                                                                         (icmp          ) [ 0100000000000000001]
tmp                                                                                                                (partselect    ) [ 0000000000000000000]
tmp_1                                                                                                              (partselect    ) [ 0000000000000000000]
tmp_V                                                                                                              (select        ) [ 0000000000000000000]
trunc_ln170                                                                                                        (trunc         ) [ 0000000000000000000]
p_Val2_11                                                                                                          (add           ) [ 0000000000000000000]
p_Result_13                                                                                                        (bitconcatenate) [ 0000000000000000000]
bitcast_ln520                                                                                                      (bitcast       ) [ 0000000000000000000]
and_ln657                                                                                                          (and           ) [ 0000000000000000000]
select_ln657                                                                                                       (select        ) [ 0100000000000000001]
specpipeline_ln0                                                                                                   (specpipeline  ) [ 0000000000000000000]
xor_ln832                                                                                                          (xor           ) [ 0000000000000000000]
x_is_NaN                                                                                                           (and           ) [ 0000000000000000000]
or_ln407                                                                                                           (or            ) [ 0000000000000000000]
select_ln407                                                                                                       (select        ) [ 0000000000000000000]
or_ln407_1                                                                                                         (or            ) [ 0000000000000000000]
select_ln407_1                                                                                                     (select        ) [ 0000000000000000000]
or_ln407_2                                                                                                         (or            ) [ 0000000000000000000]
select_ln407_2                                                                                                     (select        ) [ 0000000000000000000]
select_ln407_3                                                                                                     (select        ) [ 0000000000000000000]
sel_tmp14                                                                                                          (select        ) [ 0000000000000000000]
xor_ln657                                                                                                          (xor           ) [ 0000000000000000000]
and_ln848                                                                                                          (and           ) [ 0000000000000000000]
and_ln848_1                                                                                                        (and           ) [ 0000000000000000000]
select_ln848                                                                                                       (select        ) [ 0000000000000000000]
select_ln369                                                                                                       (select        ) [ 0000000000000000000]
UnifiedRetVal                                                                                                      (select        ) [ 0000000000000000000]
ret_ln690                                                                                                          (ret           ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i5.i54.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i5.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i50.i25"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i67.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i8.i73"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i67.i14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i79.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i13.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i101.i76.i25"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i95.i89.i6"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i92.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i86.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i18.i92"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i86.i34"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i98.i11"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i87.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i23.i87"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i125.i81.i44"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i93.i16"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i82.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i28.i82"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i76.i54"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i88.i21"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i33.i77"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i71.i64"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i83.i26"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i79.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i117.i72.i45"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i118.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i90.i30"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i120.i32"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="390" class="1004" name="base_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse_V/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="109" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="6" slack="8"/>
<pin id="413" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr/9 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="109" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="105" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="105" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="102" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="0"/>
<pin id="439" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr/9 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="102" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_1/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="97" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="0" index="1" bw="97" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_2/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="92" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="6" slack="0"/>
<pin id="465" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="92" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_3/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="87" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_access_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="87" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_4/9 "/>
</bind>
</comp>

<comp id="487" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="82" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="82" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_5/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="77" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr/9 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="0" index="1" bw="77" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_6/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="26" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="8" slack="0"/>
<pin id="517" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/14 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="0" slack="0"/>
<pin id="525" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="526" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="527" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="26" slack="0"/>
<pin id="528" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/14 f_Z3_V/14 "/>
</bind>
</comp>

<comp id="530" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="26" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="8" slack="0"/>
<pin id="534" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1/14 "/>
</bind>
</comp>

<comp id="538" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="58" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="8" slack="0"/>
<pin id="542" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/15 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_access_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/15 "/>
</bind>
</comp>

<comp id="551" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="42" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="8" slack="0"/>
<pin id="555" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/15 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_access_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/15 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_Val2_s_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_Result_14_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="0" index="2" bw="7" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_Repl2_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="11" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="0"/>
<pin id="579" dir="0" index="2" bw="7" slack="0"/>
<pin id="580" dir="0" index="3" bw="7" slack="0"/>
<pin id="581" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_3/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_Repl2_s_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln509_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="0"/>
<pin id="592" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln509/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="b_exp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="0" index="1" bw="11" slack="0"/>
<pin id="597" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln369_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="0"/>
<pin id="602" dir="0" index="1" bw="12" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln828_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="52" slack="0"/>
<pin id="608" dir="0" index="1" bw="52" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="x_is_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="xor_ln964_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln964/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="x_is_p1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln828_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="0"/>
<pin id="632" dir="0" index="1" bw="11" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828_1/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_Result_s_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="0"/>
<pin id="639" dir="0" index="2" bw="7" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="index0_V_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="0" index="3" bw="7" slack="0"/>
<pin id="649" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0_V/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="b_exp_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="0"/>
<pin id="656" dir="0" index="1" bw="11" slack="0"/>
<pin id="657" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="b_exp_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="12" slack="0"/>
<pin id="663" dir="0" index="2" bw="12" slack="0"/>
<pin id="664" dir="1" index="3" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln492_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="xor_ln369_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln369/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln407_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="0"/>
<pin id="681" dir="0" index="1" bw="11" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="icmp_ln407_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="0"/>
<pin id="687" dir="0" index="1" bw="11" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407_1/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="and_ln407_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="and_ln407_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407_1/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln407_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="0"/>
<pin id="705" dir="0" index="1" bw="11" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407_2/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="or_ln407_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_3/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sel_tmp13_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_Result_15_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="54" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="0" index="2" bw="52" slack="1"/>
<pin id="725" dir="0" index="3" bw="1" slack="0"/>
<pin id="726" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="b_frac_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="53" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="0" index="2" bw="52" slack="1"/>
<pin id="734" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_frac/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln1287_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="53" slack="0"/>
<pin id="739" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_1/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="select_ln513_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="0" index="1" bw="54" slack="0"/>
<pin id="744" dir="0" index="2" bw="54" slack="0"/>
<pin id="745" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln513/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln682_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="0"/>
<pin id="750" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="mul_ln682_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="6" slack="0"/>
<pin id="754" dir="0" index="1" bw="54" slack="0"/>
<pin id="755" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln682/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="a_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="0"/>
<pin id="760" dir="0" index="1" bw="54" slack="0"/>
<pin id="761" dir="0" index="2" bw="7" slack="0"/>
<pin id="762" dir="0" index="3" bw="7" slack="0"/>
<pin id="763" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="trunc_ln657_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="54" slack="0"/>
<pin id="770" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_6_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="54" slack="0"/>
<pin id="775" dir="0" index="2" bw="7" slack="0"/>
<pin id="776" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="z1_V_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="71" slack="0"/>
<pin id="782" dir="0" index="1" bw="54" slack="1"/>
<pin id="783" dir="0" index="2" bw="1" slack="0"/>
<pin id="784" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1_V/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sf_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="75" slack="0"/>
<pin id="789" dir="0" index="1" bw="5" slack="0"/>
<pin id="790" dir="0" index="2" bw="54" slack="1"/>
<pin id="791" dir="0" index="3" bw="1" slack="0"/>
<pin id="792" dir="1" index="4" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_3_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="76" slack="0"/>
<pin id="798" dir="0" index="1" bw="5" slack="0"/>
<pin id="799" dir="0" index="2" bw="54" slack="1"/>
<pin id="800" dir="0" index="3" bw="1" slack="0"/>
<pin id="801" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln1287_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="75" slack="0"/>
<pin id="807" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/3 "/>
</bind>
</comp>

<comp id="809" class="1004" name="select_ln1287_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="0" index="1" bw="76" slack="0"/>
<pin id="812" dir="0" index="2" bw="76" slack="0"/>
<pin id="813" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1287/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="lhs_V_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="75" slack="0"/>
<pin id="818" dir="0" index="1" bw="50" slack="1"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln1146_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="75" slack="0"/>
<pin id="825" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="ret_V_25_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="76" slack="0"/>
<pin id="829" dir="0" index="1" bw="75" slack="0"/>
<pin id="830" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln1070_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="1"/>
<pin id="835" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln1072_1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="71" slack="0"/>
<pin id="838" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="r_V_13_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="4" slack="0"/>
<pin id="842" dir="0" index="1" bw="71" slack="0"/>
<pin id="843" dir="1" index="2" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln1147_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="75" slack="0"/>
<pin id="848" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="ret_V_3_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="76" slack="0"/>
<pin id="852" dir="0" index="1" bw="75" slack="0"/>
<pin id="853" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="856" class="1004" name="z2_V_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="73" slack="0"/>
<pin id="858" dir="0" index="1" bw="76" slack="0"/>
<pin id="859" dir="0" index="2" bw="3" slack="0"/>
<pin id="860" dir="0" index="3" bw="8" slack="0"/>
<pin id="861" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2_V/3 "/>
</bind>
</comp>

<comp id="866" class="1004" name="a_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="6" slack="0"/>
<pin id="868" dir="0" index="1" bw="76" slack="0"/>
<pin id="869" dir="0" index="2" bw="8" slack="0"/>
<pin id="870" dir="0" index="3" bw="8" slack="0"/>
<pin id="871" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_1/3 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_4_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="67" slack="0"/>
<pin id="878" dir="0" index="1" bw="76" slack="0"/>
<pin id="879" dir="0" index="2" bw="3" slack="0"/>
<pin id="880" dir="0" index="3" bw="8" slack="0"/>
<pin id="881" dir="1" index="4" bw="67" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="886" class="1004" name="eZ_V_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="81" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="0" index="2" bw="73" slack="1"/>
<pin id="890" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V/4 "/>
</bind>
</comp>

<comp id="893" class="1004" name="lhs_V_3_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="81" slack="0"/>
<pin id="895" dir="0" index="1" bw="67" slack="1"/>
<pin id="896" dir="0" index="2" bw="1" slack="0"/>
<pin id="897" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln1146_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="81" slack="0"/>
<pin id="902" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_1/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln657_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="81" slack="0"/>
<pin id="906" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/4 "/>
</bind>
</comp>

<comp id="908" class="1004" name="ret_V_26_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="81" slack="0"/>
<pin id="910" dir="0" index="1" bw="81" slack="0"/>
<pin id="911" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/4 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln1070_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="6" slack="1"/>
<pin id="916" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_1/4 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln1072_2_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="73" slack="1"/>
<pin id="919" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_2/4 "/>
</bind>
</comp>

<comp id="920" class="1004" name="r_V_2_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="6" slack="0"/>
<pin id="922" dir="0" index="1" bw="73" slack="0"/>
<pin id="923" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="926" class="1004" name="rhs_V_2_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="80" slack="0"/>
<pin id="928" dir="0" index="1" bw="79" slack="0"/>
<pin id="929" dir="0" index="2" bw="1" slack="0"/>
<pin id="930" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/4 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln1147_1_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="80" slack="0"/>
<pin id="936" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_1/4 "/>
</bind>
</comp>

<comp id="938" class="1004" name="ret_V_5_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="82" slack="0"/>
<pin id="940" dir="0" index="1" bw="80" slack="0"/>
<pin id="941" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/4 "/>
</bind>
</comp>

<comp id="944" class="1004" name="a_2_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="6" slack="0"/>
<pin id="946" dir="0" index="1" bw="82" slack="0"/>
<pin id="947" dir="0" index="2" bw="8" slack="0"/>
<pin id="948" dir="0" index="3" bw="8" slack="0"/>
<pin id="949" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_2/4 "/>
</bind>
</comp>

<comp id="954" class="1004" name="trunc_ln657_3_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="82" slack="0"/>
<pin id="956" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657_3/4 "/>
</bind>
</comp>

<comp id="958" class="1004" name="z3_V_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="83" slack="0"/>
<pin id="960" dir="0" index="1" bw="82" slack="1"/>
<pin id="961" dir="0" index="2" bw="1" slack="0"/>
<pin id="962" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z3_V/5 "/>
</bind>
</comp>

<comp id="965" class="1004" name="eZ_V_1_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="96" slack="0"/>
<pin id="967" dir="0" index="1" bw="13" slack="0"/>
<pin id="968" dir="0" index="2" bw="82" slack="1"/>
<pin id="969" dir="0" index="3" bw="1" slack="0"/>
<pin id="970" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_1/5 "/>
</bind>
</comp>

<comp id="974" class="1004" name="lhs_V_5_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="101" slack="0"/>
<pin id="976" dir="0" index="1" bw="76" slack="1"/>
<pin id="977" dir="0" index="2" bw="1" slack="0"/>
<pin id="978" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/5 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln1146_2_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="101" slack="0"/>
<pin id="983" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_2/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln657_1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="96" slack="0"/>
<pin id="987" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="ret_V_27_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="96" slack="0"/>
<pin id="991" dir="0" index="1" bw="101" slack="0"/>
<pin id="992" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_27/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln1070_2_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="6" slack="1"/>
<pin id="997" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_2/5 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln1072_3_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="83" slack="0"/>
<pin id="1000" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_3/5 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="r_V_3_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="6" slack="0"/>
<pin id="1004" dir="0" index="1" bw="83" slack="0"/>
<pin id="1005" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/5 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="rhs_V_4_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="95" slack="0"/>
<pin id="1010" dir="0" index="1" bw="89" slack="0"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/5 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln1147_2_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="95" slack="0"/>
<pin id="1018" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_2/5 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="ret_V_7_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="102" slack="0"/>
<pin id="1022" dir="0" index="1" bw="95" slack="0"/>
<pin id="1023" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_7/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="z4_V_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="92" slack="0"/>
<pin id="1028" dir="0" index="1" bw="102" slack="0"/>
<pin id="1029" dir="0" index="2" bw="5" slack="0"/>
<pin id="1030" dir="0" index="3" bw="8" slack="0"/>
<pin id="1031" dir="1" index="4" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z4_V/5 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_8_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="86" slack="0"/>
<pin id="1038" dir="0" index="1" bw="102" slack="0"/>
<pin id="1039" dir="0" index="2" bw="5" slack="0"/>
<pin id="1040" dir="0" index="3" bw="8" slack="0"/>
<pin id="1041" dir="1" index="4" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_9_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="6" slack="0"/>
<pin id="1048" dir="0" index="1" bw="102" slack="0"/>
<pin id="1049" dir="0" index="2" bw="8" slack="0"/>
<pin id="1050" dir="0" index="3" bw="8" slack="0"/>
<pin id="1051" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="eZ_V_2_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="110" slack="0"/>
<pin id="1058" dir="0" index="1" bw="18" slack="0"/>
<pin id="1059" dir="0" index="2" bw="92" slack="1"/>
<pin id="1060" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_2/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="lhs_V_7_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="120" slack="0"/>
<pin id="1065" dir="0" index="1" bw="86" slack="1"/>
<pin id="1066" dir="0" index="2" bw="1" slack="0"/>
<pin id="1067" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/6 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln1146_3_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="120" slack="0"/>
<pin id="1072" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_3/6 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="zext_ln657_2_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="110" slack="0"/>
<pin id="1076" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_2/6 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="ret_V_28_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="110" slack="0"/>
<pin id="1080" dir="0" index="1" bw="120" slack="0"/>
<pin id="1081" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/6 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="zext_ln1070_4_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="6" slack="1"/>
<pin id="1086" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_4/6 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="zext_ln1072_4_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="92" slack="1"/>
<pin id="1089" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_4/6 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="r_V_4_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="6" slack="0"/>
<pin id="1092" dir="0" index="1" bw="92" slack="0"/>
<pin id="1093" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/6 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="rhs_V_6_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="109" slack="0"/>
<pin id="1098" dir="0" index="1" bw="98" slack="0"/>
<pin id="1099" dir="0" index="2" bw="1" slack="0"/>
<pin id="1100" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/6 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="zext_ln1147_3_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="109" slack="0"/>
<pin id="1106" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_3/6 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="ret_V_9_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="121" slack="0"/>
<pin id="1110" dir="0" index="1" bw="109" slack="0"/>
<pin id="1111" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9/6 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="z5_V_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="87" slack="0"/>
<pin id="1116" dir="0" index="1" bw="121" slack="0"/>
<pin id="1117" dir="0" index="2" bw="7" slack="0"/>
<pin id="1118" dir="0" index="3" bw="8" slack="0"/>
<pin id="1119" dir="1" index="4" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z5_V/6 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_s_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="81" slack="0"/>
<pin id="1126" dir="0" index="1" bw="121" slack="0"/>
<pin id="1127" dir="0" index="2" bw="7" slack="0"/>
<pin id="1128" dir="0" index="3" bw="8" slack="0"/>
<pin id="1129" dir="1" index="4" bw="81" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_2_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="6" slack="0"/>
<pin id="1136" dir="0" index="1" bw="121" slack="0"/>
<pin id="1137" dir="0" index="2" bw="8" slack="0"/>
<pin id="1138" dir="0" index="3" bw="8" slack="0"/>
<pin id="1139" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="eZ_V_3_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="110" slack="0"/>
<pin id="1146" dir="0" index="1" bw="23" slack="0"/>
<pin id="1147" dir="0" index="2" bw="87" slack="1"/>
<pin id="1148" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_3/7 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="lhs_V_9_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="125" slack="0"/>
<pin id="1153" dir="0" index="1" bw="81" slack="1"/>
<pin id="1154" dir="0" index="2" bw="1" slack="0"/>
<pin id="1155" dir="1" index="3" bw="125" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_9/7 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="zext_ln1146_4_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="125" slack="0"/>
<pin id="1160" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_4/7 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="zext_ln657_3_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="110" slack="0"/>
<pin id="1164" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_3/7 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="ret_V_29_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="110" slack="0"/>
<pin id="1168" dir="0" index="1" bw="125" slack="0"/>
<pin id="1169" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/7 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="zext_ln1070_5_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="6" slack="1"/>
<pin id="1174" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_5/7 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="zext_ln1072_5_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="87" slack="1"/>
<pin id="1177" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_5/7 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="r_V_5_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="6" slack="0"/>
<pin id="1180" dir="0" index="1" bw="87" slack="0"/>
<pin id="1181" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/7 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="rhs_V_8_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="109" slack="0"/>
<pin id="1186" dir="0" index="1" bw="93" slack="0"/>
<pin id="1187" dir="0" index="2" bw="1" slack="0"/>
<pin id="1188" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/7 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="zext_ln1147_4_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="109" slack="0"/>
<pin id="1194" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_4/7 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="ret_V_11_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="126" slack="0"/>
<pin id="1198" dir="0" index="1" bw="109" slack="0"/>
<pin id="1199" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_11/7 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="z6_V_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="82" slack="0"/>
<pin id="1204" dir="0" index="1" bw="126" slack="0"/>
<pin id="1205" dir="0" index="2" bw="7" slack="0"/>
<pin id="1206" dir="0" index="3" bw="8" slack="0"/>
<pin id="1207" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z6_V/7 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="tmp_5_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="76" slack="0"/>
<pin id="1214" dir="0" index="1" bw="126" slack="0"/>
<pin id="1215" dir="0" index="2" bw="7" slack="0"/>
<pin id="1216" dir="0" index="3" bw="8" slack="0"/>
<pin id="1217" dir="1" index="4" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="tmp_7_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="6" slack="0"/>
<pin id="1224" dir="0" index="1" bw="126" slack="0"/>
<pin id="1225" dir="0" index="2" bw="8" slack="0"/>
<pin id="1226" dir="0" index="3" bw="8" slack="0"/>
<pin id="1227" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="eZ_V_4_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="110" slack="0"/>
<pin id="1234" dir="0" index="1" bw="28" slack="0"/>
<pin id="1235" dir="0" index="2" bw="82" slack="1"/>
<pin id="1236" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_4/8 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="lhs_V_11_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="130" slack="0"/>
<pin id="1241" dir="0" index="1" bw="76" slack="1"/>
<pin id="1242" dir="0" index="2" bw="1" slack="0"/>
<pin id="1243" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_11/8 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="zext_ln1146_5_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="130" slack="0"/>
<pin id="1248" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_5/8 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="zext_ln657_4_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="110" slack="0"/>
<pin id="1252" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_4/8 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="ret_V_30_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="110" slack="0"/>
<pin id="1256" dir="0" index="1" bw="130" slack="0"/>
<pin id="1257" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/8 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="zext_ln1070_6_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="6" slack="1"/>
<pin id="1262" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_6/8 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="zext_ln1072_6_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="82" slack="1"/>
<pin id="1265" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_6/8 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="r_V_6_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="6" slack="0"/>
<pin id="1268" dir="0" index="1" bw="82" slack="0"/>
<pin id="1269" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/8 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="rhs_V_10_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="109" slack="0"/>
<pin id="1274" dir="0" index="1" bw="88" slack="0"/>
<pin id="1275" dir="0" index="2" bw="1" slack="0"/>
<pin id="1276" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_10/8 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="zext_ln1147_5_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="109" slack="0"/>
<pin id="1282" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_5/8 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="ret_V_13_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="131" slack="0"/>
<pin id="1286" dir="0" index="1" bw="109" slack="0"/>
<pin id="1287" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_13/8 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="z7_V_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="77" slack="0"/>
<pin id="1292" dir="0" index="1" bw="131" slack="0"/>
<pin id="1293" dir="0" index="2" bw="7" slack="0"/>
<pin id="1294" dir="0" index="3" bw="9" slack="0"/>
<pin id="1295" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z7_V/8 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="tmp_10_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="71" slack="0"/>
<pin id="1302" dir="0" index="1" bw="131" slack="0"/>
<pin id="1303" dir="0" index="2" bw="7" slack="0"/>
<pin id="1304" dir="0" index="3" bw="8" slack="0"/>
<pin id="1305" dir="1" index="4" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="tmp_11_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="6" slack="0"/>
<pin id="1312" dir="0" index="1" bw="131" slack="0"/>
<pin id="1313" dir="0" index="2" bw="8" slack="0"/>
<pin id="1314" dir="0" index="3" bw="9" slack="0"/>
<pin id="1315" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="zext_ln492_1_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="4" slack="7"/>
<pin id="1322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_1/9 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="zext_ln492_6_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="6" slack="6"/>
<pin id="1326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_6/9 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="zext_ln492_7_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="6" slack="5"/>
<pin id="1330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_7/9 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="zext_ln492_8_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="6" slack="4"/>
<pin id="1334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_8/9 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="zext_ln492_9_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="6" slack="3"/>
<pin id="1338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_9/9 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="zext_ln492_10_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="6" slack="2"/>
<pin id="1342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_10/9 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="eZ_V_5_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="110" slack="0"/>
<pin id="1346" dir="0" index="1" bw="33" slack="0"/>
<pin id="1347" dir="0" index="2" bw="77" slack="1"/>
<pin id="1348" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_5/9 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="lhs_V_13_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="135" slack="0"/>
<pin id="1353" dir="0" index="1" bw="71" slack="1"/>
<pin id="1354" dir="0" index="2" bw="1" slack="0"/>
<pin id="1355" dir="1" index="3" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_13/9 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="zext_ln1146_6_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="135" slack="0"/>
<pin id="1360" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_6/9 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="zext_ln657_5_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="110" slack="0"/>
<pin id="1364" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_5/9 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="ret_V_31_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="110" slack="0"/>
<pin id="1368" dir="0" index="1" bw="135" slack="0"/>
<pin id="1369" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/9 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="zext_ln1070_7_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="6" slack="1"/>
<pin id="1374" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_7/9 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="zext_ln1072_7_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="77" slack="1"/>
<pin id="1377" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_7/9 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="r_V_7_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="6" slack="0"/>
<pin id="1380" dir="0" index="1" bw="77" slack="0"/>
<pin id="1381" dir="1" index="2" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/9 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="rhs_V_12_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="109" slack="0"/>
<pin id="1386" dir="0" index="1" bw="83" slack="0"/>
<pin id="1387" dir="0" index="2" bw="1" slack="0"/>
<pin id="1388" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_12/9 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="zext_ln1147_6_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="109" slack="0"/>
<pin id="1394" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_6/9 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="ret_V_15_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="136" slack="0"/>
<pin id="1398" dir="0" index="1" bw="109" slack="0"/>
<pin id="1399" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_15/9 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="zext_ln492_11_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="6" slack="1"/>
<pin id="1404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_11/9 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="tmp_12_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="72" slack="0"/>
<pin id="1408" dir="0" index="1" bw="136" slack="0"/>
<pin id="1409" dir="0" index="2" bw="8" slack="0"/>
<pin id="1410" dir="0" index="3" bw="9" slack="0"/>
<pin id="1411" dir="1" index="4" bw="72" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="tmp_13_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="40" slack="0"/>
<pin id="1418" dir="0" index="1" bw="136" slack="0"/>
<pin id="1419" dir="0" index="2" bw="8" slack="0"/>
<pin id="1420" dir="0" index="3" bw="9" slack="0"/>
<pin id="1421" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="sext_ln657_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="12" slack="9"/>
<pin id="1428" dir="1" index="1" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657/10 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="Elog2_V_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="12" slack="0"/>
<pin id="1431" dir="0" index="1" bw="80" slack="0"/>
<pin id="1432" dir="1" index="2" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2_V/10 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="zext_ln223_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="105" slack="0"/>
<pin id="1437" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/10 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="zext_ln223_1_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="102" slack="0"/>
<pin id="1441" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/10 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="zext_ln223_2_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="97" slack="0"/>
<pin id="1445" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_2/10 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="zext_ln223_3_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="92" slack="0"/>
<pin id="1449" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_3/10 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="zext_ln223_4_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="87" slack="0"/>
<pin id="1453" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_4/10 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="zext_ln223_5_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="82" slack="0"/>
<pin id="1457" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_5/10 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="zext_ln223_6_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="77" slack="0"/>
<pin id="1461" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_6/10 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="add_ln657_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="109" slack="0"/>
<pin id="1465" dir="0" index="1" bw="105" slack="0"/>
<pin id="1466" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/10 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="add_ln657_1_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="97" slack="0"/>
<pin id="1471" dir="0" index="1" bw="102" slack="0"/>
<pin id="1472" dir="1" index="2" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_1/10 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="zext_ln657_6_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="103" slack="0"/>
<pin id="1477" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_6/10 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="add_ln657_2_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="109" slack="0"/>
<pin id="1481" dir="0" index="1" bw="103" slack="0"/>
<pin id="1482" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_2/10 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="add_ln657_3_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="87" slack="0"/>
<pin id="1487" dir="0" index="1" bw="92" slack="0"/>
<pin id="1488" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_3/10 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="add_ln657_4_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="77" slack="0"/>
<pin id="1493" dir="0" index="1" bw="82" slack="0"/>
<pin id="1494" dir="1" index="2" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_4/10 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="zext_ln657_7_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="83" slack="0"/>
<pin id="1499" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_7/10 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="add_ln657_5_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="93" slack="0"/>
<pin id="1503" dir="0" index="1" bw="83" slack="0"/>
<pin id="1504" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_5/10 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="zext_ln657_8_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="93" slack="0"/>
<pin id="1509" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_8/10 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="log_sum_V_1_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="109" slack="0"/>
<pin id="1513" dir="0" index="1" bw="93" slack="0"/>
<pin id="1514" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_V_1/10 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="zext_ln1072_12_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="40" slack="1"/>
<pin id="1519" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_12/10 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="r_V_14_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="40" slack="0"/>
<pin id="1522" dir="0" index="1" bw="40" slack="0"/>
<pin id="1523" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/10 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="rhs_V_s_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="79" slack="0"/>
<pin id="1528" dir="0" index="1" bw="80" slack="0"/>
<pin id="1529" dir="0" index="2" bw="1" slack="0"/>
<pin id="1530" dir="0" index="3" bw="8" slack="0"/>
<pin id="1531" dir="1" index="4" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_V_s/10 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="lhs_V_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="117" slack="0"/>
<pin id="1538" dir="0" index="1" bw="72" slack="1"/>
<pin id="1539" dir="0" index="2" bw="1" slack="0"/>
<pin id="1540" dir="1" index="3" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/10 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="zext_ln1147_7_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="117" slack="0"/>
<pin id="1545" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_7/10 "/>
</bind>
</comp>

<comp id="1547" class="1004" name="zext_ln1147_8_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="79" slack="0"/>
<pin id="1549" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_8/10 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="ret_V_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="117" slack="0"/>
<pin id="1553" dir="0" index="1" bw="79" slack="0"/>
<pin id="1554" dir="1" index="2" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="trunc_ln1_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="73" slack="0"/>
<pin id="1559" dir="0" index="1" bw="118" slack="0"/>
<pin id="1560" dir="0" index="2" bw="7" slack="0"/>
<pin id="1561" dir="0" index="3" bw="8" slack="0"/>
<pin id="1562" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/10 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="lhs_V_15_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="120" slack="0"/>
<pin id="1569" dir="0" index="1" bw="90" slack="0"/>
<pin id="1570" dir="0" index="2" bw="1" slack="0"/>
<pin id="1571" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_15/10 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="sext_ln1146_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="109" slack="0"/>
<pin id="1577" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146/10 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="ret_V_16_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="109" slack="0"/>
<pin id="1581" dir="0" index="1" bw="120" slack="0"/>
<pin id="1582" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/10 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="sext_ln1146_1_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="73" slack="0"/>
<pin id="1587" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146_1/10 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="ret_V_17_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="73" slack="0"/>
<pin id="1591" dir="0" index="1" bw="120" slack="0"/>
<pin id="1592" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/10 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="m_fix_hi_V_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="16" slack="0"/>
<pin id="1597" dir="0" index="1" bw="120" slack="0"/>
<pin id="1598" dir="0" index="2" bw="8" slack="0"/>
<pin id="1599" dir="0" index="3" bw="8" slack="0"/>
<pin id="1600" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/10 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="p_Result_16_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="1" slack="0"/>
<pin id="1607" dir="0" index="1" bw="120" slack="0"/>
<pin id="1608" dir="0" index="2" bw="8" slack="0"/>
<pin id="1609" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/10 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="sext_ln1070_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="16" slack="0"/>
<pin id="1615" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1070/10 "/>
</bind>
</comp>

<comp id="1617" class="1004" name="trunc_ln2_fu_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="59" slack="0"/>
<pin id="1619" dir="0" index="1" bw="120" slack="0"/>
<pin id="1620" dir="0" index="2" bw="7" slack="0"/>
<pin id="1621" dir="0" index="3" bw="8" slack="0"/>
<pin id="1622" dir="1" index="4" bw="59" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/10 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="rhs_V_13_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="19" slack="0"/>
<pin id="1629" dir="0" index="1" bw="1" slack="2"/>
<pin id="1630" dir="0" index="2" bw="18" slack="0"/>
<pin id="1631" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_13/12 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="sext_ln1146_2_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="19" slack="0"/>
<pin id="1636" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146_2/12 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="p_Result_cast_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="13" slack="0"/>
<pin id="1640" dir="0" index="1" bw="31" slack="0"/>
<pin id="1641" dir="0" index="2" bw="6" slack="0"/>
<pin id="1642" dir="0" index="3" bw="6" slack="0"/>
<pin id="1643" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_cast/13 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="p_Result_7_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="1" slack="0"/>
<pin id="1649" dir="0" index="1" bw="31" slack="0"/>
<pin id="1650" dir="0" index="2" bw="6" slack="0"/>
<pin id="1651" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/13 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="trunc_ln805_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="31" slack="0"/>
<pin id="1656" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/13 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="icmp_ln805_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="18" slack="0"/>
<pin id="1659" dir="0" index="1" bw="18" slack="0"/>
<pin id="1660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/13 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="add_ln649_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="13" slack="0"/>
<pin id="1665" dir="0" index="1" bw="1" slack="0"/>
<pin id="1666" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln649/13 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="select_ln804_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="1" slack="0"/>
<pin id="1671" dir="0" index="1" bw="13" slack="0"/>
<pin id="1672" dir="0" index="2" bw="13" slack="0"/>
<pin id="1673" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln804/13 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="r_exp_V_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="0"/>
<pin id="1679" dir="0" index="1" bw="13" slack="0"/>
<pin id="1680" dir="0" index="2" bw="13" slack="0"/>
<pin id="1681" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V/13 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="sext_ln1072_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="13" slack="1"/>
<pin id="1687" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1072/14 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="r_V_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="13" slack="0"/>
<pin id="1690" dir="0" index="1" bw="71" slack="0"/>
<pin id="1691" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/14 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="trunc_ln657_1_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="59" slack="0"/>
<pin id="1696" dir="0" index="1" bw="71" slack="0"/>
<pin id="1697" dir="0" index="2" bw="5" slack="0"/>
<pin id="1698" dir="0" index="3" bw="8" slack="0"/>
<pin id="1699" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_1/14 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="m_diff_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="59" slack="4"/>
<pin id="1706" dir="0" index="1" bw="59" slack="0"/>
<pin id="1707" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff/14 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="m_diff_hi_V_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="8" slack="0"/>
<pin id="1711" dir="0" index="1" bw="59" slack="0"/>
<pin id="1712" dir="0" index="2" bw="7" slack="0"/>
<pin id="1713" dir="0" index="3" bw="7" slack="0"/>
<pin id="1714" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/14 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="Z2_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="8" slack="0"/>
<pin id="1721" dir="0" index="1" bw="59" slack="0"/>
<pin id="1722" dir="0" index="2" bw="7" slack="0"/>
<pin id="1723" dir="0" index="3" bw="7" slack="0"/>
<pin id="1724" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2/14 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="Z3_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="8" slack="0"/>
<pin id="1731" dir="0" index="1" bw="59" slack="0"/>
<pin id="1732" dir="0" index="2" bw="7" slack="0"/>
<pin id="1733" dir="0" index="3" bw="7" slack="0"/>
<pin id="1734" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3/14 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="Z4_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="59" slack="0"/>
<pin id="1741" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/14 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="Z4_ind_V_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="8" slack="0"/>
<pin id="1745" dir="0" index="1" bw="59" slack="0"/>
<pin id="1746" dir="0" index="2" bw="6" slack="0"/>
<pin id="1747" dir="0" index="3" bw="7" slack="0"/>
<pin id="1748" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind_V/14 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="zext_ln492_3_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="8" slack="0"/>
<pin id="1755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_3/14 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="zext_ln492_4_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="8" slack="0"/>
<pin id="1760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_4/14 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="zext_ln492_2_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="8" slack="1"/>
<pin id="1765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_2/15 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="f_Z4_V_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="10" slack="0"/>
<pin id="1769" dir="0" index="1" bw="26" slack="0"/>
<pin id="1770" dir="0" index="2" bw="6" slack="0"/>
<pin id="1771" dir="0" index="3" bw="6" slack="0"/>
<pin id="1772" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4_V/15 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="zext_ln657_9_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="35" slack="1"/>
<pin id="1779" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_9/15 "/>
</bind>
</comp>

<comp id="1780" class="1004" name="zext_ln657_10_fu_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="10" slack="0"/>
<pin id="1782" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_10/15 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="ret_V_33_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="10" slack="0"/>
<pin id="1786" dir="0" index="1" bw="35" slack="0"/>
<pin id="1787" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/15 "/>
</bind>
</comp>

<comp id="1790" class="1004" name="ret_V_34_fu_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="43" slack="0"/>
<pin id="1792" dir="0" index="1" bw="8" slack="1"/>
<pin id="1793" dir="0" index="2" bw="1" slack="0"/>
<pin id="1794" dir="0" index="3" bw="26" slack="0"/>
<pin id="1795" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_34/15 "/>
</bind>
</comp>

<comp id="1799" class="1004" name="zext_ln1072_8_fu_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="43" slack="0"/>
<pin id="1801" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_8/15 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="zext_ln1072_9_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="36" slack="0"/>
<pin id="1805" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_9/15 "/>
</bind>
</comp>

<comp id="1807" class="1004" name="r_V_10_fu_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="36" slack="0"/>
<pin id="1809" dir="0" index="1" bw="43" slack="0"/>
<pin id="1810" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/15 "/>
</bind>
</comp>

<comp id="1813" class="1004" name="trunc_ln657_s_fu_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="20" slack="0"/>
<pin id="1815" dir="0" index="1" bw="79" slack="0"/>
<pin id="1816" dir="0" index="2" bw="7" slack="0"/>
<pin id="1817" dir="0" index="3" bw="8" slack="0"/>
<pin id="1818" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_s/15 "/>
</bind>
</comp>

<comp id="1823" class="1004" name="zext_ln657_11_fu_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="20" slack="0"/>
<pin id="1825" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_11/15 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="add_ln657_7_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="20" slack="0"/>
<pin id="1829" dir="0" index="1" bw="36" slack="0"/>
<pin id="1830" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_7/15 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="zext_ln492_5_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="8" slack="1"/>
<pin id="1835" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_5/15 "/>
</bind>
</comp>

<comp id="1837" class="1004" name="zext_ln1146_7_fu_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="43" slack="1"/>
<pin id="1839" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_7/16 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="zext_ln657_12_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="36" slack="1"/>
<pin id="1842" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_12/16 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="exp_Z2P_m_1_V_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="43" slack="0"/>
<pin id="1845" dir="0" index="1" bw="36" slack="0"/>
<pin id="1846" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/16 "/>
</bind>
</comp>

<comp id="1849" class="1004" name="tmp_14_fu_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="40" slack="0"/>
<pin id="1851" dir="0" index="1" bw="42" slack="0"/>
<pin id="1852" dir="0" index="2" bw="3" slack="0"/>
<pin id="1853" dir="0" index="3" bw="7" slack="0"/>
<pin id="1854" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/16 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="exp_Z2_m_1_V_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="49" slack="0"/>
<pin id="1861" dir="0" index="1" bw="8" slack="2"/>
<pin id="1862" dir="0" index="2" bw="1" slack="0"/>
<pin id="1863" dir="0" index="3" bw="40" slack="0"/>
<pin id="1864" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/16 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="zext_ln1072_10_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="49" slack="0"/>
<pin id="1870" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_10/16 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="zext_ln1072_11_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="44" slack="0"/>
<pin id="1874" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_11/16 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="r_V_11_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="44" slack="0"/>
<pin id="1878" dir="0" index="1" bw="49" slack="0"/>
<pin id="1879" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/16 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="lhs_V_18_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="51" slack="0"/>
<pin id="1884" dir="0" index="1" bw="8" slack="2"/>
<pin id="1885" dir="0" index="2" bw="1" slack="0"/>
<pin id="1886" dir="0" index="3" bw="40" slack="0"/>
<pin id="1887" dir="0" index="4" bw="1" slack="0"/>
<pin id="1888" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_18/16 "/>
</bind>
</comp>

<comp id="1893" class="1004" name="zext_ln1146_8_fu_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="51" slack="0"/>
<pin id="1895" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_8/16 "/>
</bind>
</comp>

<comp id="1897" class="1004" name="trunc_ln657_2_fu_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="36" slack="0"/>
<pin id="1899" dir="0" index="1" bw="93" slack="0"/>
<pin id="1900" dir="0" index="2" bw="7" slack="0"/>
<pin id="1901" dir="0" index="3" bw="8" slack="0"/>
<pin id="1902" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_2/16 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="zext_ln657_13_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="36" slack="0"/>
<pin id="1909" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_13/16 "/>
</bind>
</comp>

<comp id="1911" class="1004" name="add_ln657_9_fu_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="36" slack="0"/>
<pin id="1913" dir="0" index="1" bw="44" slack="0"/>
<pin id="1914" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_9/16 "/>
</bind>
</comp>

<comp id="1917" class="1004" name="zext_ln657_14_fu_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="44" slack="0"/>
<pin id="1919" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_14/16 "/>
</bind>
</comp>

<comp id="1921" class="1004" name="exp_Z1P_m_1_l_V_fu_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="51" slack="0"/>
<pin id="1923" dir="0" index="1" bw="44" slack="0"/>
<pin id="1924" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/16 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="exp_Z1P_m_1_V_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="50" slack="0"/>
<pin id="1929" dir="0" index="1" bw="52" slack="0"/>
<pin id="1930" dir="0" index="2" bw="3" slack="0"/>
<pin id="1931" dir="0" index="3" bw="7" slack="0"/>
<pin id="1932" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/16 "/>
</bind>
</comp>

<comp id="1937" class="1004" name="exp_Z1_hi_V_fu_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="50" slack="0"/>
<pin id="1939" dir="0" index="1" bw="58" slack="0"/>
<pin id="1940" dir="0" index="2" bw="5" slack="0"/>
<pin id="1941" dir="0" index="3" bw="7" slack="0"/>
<pin id="1942" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/16 "/>
</bind>
</comp>

<comp id="1947" class="1004" name="ret_V_23_fu_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="58" slack="1"/>
<pin id="1949" dir="0" index="1" bw="6" slack="0"/>
<pin id="1950" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/17 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="zext_ln1070_3_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="50" slack="1"/>
<pin id="1954" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_3/17 "/>
</bind>
</comp>

<comp id="1955" class="1004" name="zext_ln1072_fu_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="50" slack="1"/>
<pin id="1957" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/17 "/>
</bind>
</comp>

<comp id="1958" class="1004" name="r_V_16_fu_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="50" slack="0"/>
<pin id="1960" dir="0" index="1" bw="50" slack="0"/>
<pin id="1961" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/17 "/>
</bind>
</comp>

<comp id="1964" class="1004" name="lhs_V_20_fu_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="107" slack="0"/>
<pin id="1966" dir="0" index="1" bw="58" slack="0"/>
<pin id="1967" dir="0" index="2" bw="1" slack="0"/>
<pin id="1968" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_20/17 "/>
</bind>
</comp>

<comp id="1972" class="1004" name="zext_ln1146_9_fu_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="100" slack="0"/>
<pin id="1974" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_9/17 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="zext_ln1146_10_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="100" slack="0"/>
<pin id="1978" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_10/17 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="trunc_ln1146_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="58" slack="0"/>
<pin id="1982" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146/17 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="trunc_ln3_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="106" slack="0"/>
<pin id="1986" dir="0" index="1" bw="57" slack="0"/>
<pin id="1987" dir="0" index="2" bw="1" slack="0"/>
<pin id="1988" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln3/17 "/>
</bind>
</comp>

<comp id="1992" class="1004" name="zext_ln1146_11_fu_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="100" slack="0"/>
<pin id="1994" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_11/17 "/>
</bind>
</comp>

<comp id="1996" class="1004" name="trunc_ln1146_2_fu_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="58" slack="0"/>
<pin id="1998" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146_2/17 "/>
</bind>
</comp>

<comp id="2000" class="1004" name="trunc_ln1146_1_fu_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="105" slack="0"/>
<pin id="2002" dir="0" index="1" bw="56" slack="0"/>
<pin id="2003" dir="0" index="2" bw="1" slack="0"/>
<pin id="2004" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1146_1/17 "/>
</bind>
</comp>

<comp id="2008" class="1004" name="ret_V_24_fu_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="100" slack="0"/>
<pin id="2010" dir="0" index="1" bw="107" slack="0"/>
<pin id="2011" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/17 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="add_ln1146_1_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="105" slack="0"/>
<pin id="2016" dir="0" index="1" bw="100" slack="0"/>
<pin id="2017" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_1/17 "/>
</bind>
</comp>

<comp id="2020" class="1004" name="add_ln1146_2_fu_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="106" slack="0"/>
<pin id="2022" dir="0" index="1" bw="100" slack="0"/>
<pin id="2023" dir="1" index="2" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_2/17 "/>
</bind>
</comp>

<comp id="2026" class="1004" name="tmp_16_fu_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="1" slack="0"/>
<pin id="2028" dir="0" index="1" bw="107" slack="0"/>
<pin id="2029" dir="0" index="2" bw="8" slack="0"/>
<pin id="2030" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/17 "/>
</bind>
</comp>

<comp id="2034" class="1004" name="r_exp_V_1_fu_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="13" slack="4"/>
<pin id="2036" dir="0" index="1" bw="1" slack="0"/>
<pin id="2037" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V_1/17 "/>
</bind>
</comp>

<comp id="2039" class="1004" name="select_ln651_fu_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="1" slack="0"/>
<pin id="2041" dir="0" index="1" bw="13" slack="4"/>
<pin id="2042" dir="0" index="2" bw="13" slack="0"/>
<pin id="2043" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln651/17 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="tmp_17_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="3" slack="0"/>
<pin id="2048" dir="0" index="1" bw="13" slack="0"/>
<pin id="2049" dir="0" index="2" bw="5" slack="0"/>
<pin id="2050" dir="0" index="3" bw="5" slack="0"/>
<pin id="2051" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/17 "/>
</bind>
</comp>

<comp id="2056" class="1004" name="icmp_ln844_fu_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="3" slack="0"/>
<pin id="2058" dir="0" index="1" bw="3" slack="0"/>
<pin id="2059" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844/17 "/>
</bind>
</comp>

<comp id="2062" class="1004" name="tmp_18_fu_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="1" slack="0"/>
<pin id="2064" dir="0" index="1" bw="120" slack="7"/>
<pin id="2065" dir="0" index="2" bw="8" slack="0"/>
<pin id="2066" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/17 "/>
</bind>
</comp>

<comp id="2069" class="1004" name="select_ln658_fu_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="1" slack="0"/>
<pin id="2071" dir="0" index="1" bw="64" slack="0"/>
<pin id="2072" dir="0" index="2" bw="64" slack="0"/>
<pin id="2073" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln658/17 "/>
</bind>
</comp>

<comp id="2077" class="1004" name="icmp_ln848_fu_2077">
<pin_list>
<pin id="2078" dir="0" index="0" bw="13" slack="0"/>
<pin id="2079" dir="0" index="1" bw="13" slack="0"/>
<pin id="2080" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln848/17 "/>
</bind>
</comp>

<comp id="2083" class="1004" name="tmp_fu_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="52" slack="0"/>
<pin id="2085" dir="0" index="1" bw="106" slack="0"/>
<pin id="2086" dir="0" index="2" bw="7" slack="0"/>
<pin id="2087" dir="0" index="3" bw="8" slack="0"/>
<pin id="2088" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="2093" class="1004" name="tmp_1_fu_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="52" slack="0"/>
<pin id="2095" dir="0" index="1" bw="105" slack="0"/>
<pin id="2096" dir="0" index="2" bw="7" slack="0"/>
<pin id="2097" dir="0" index="3" bw="8" slack="0"/>
<pin id="2098" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/17 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="tmp_V_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="1" slack="0"/>
<pin id="2105" dir="0" index="1" bw="52" slack="0"/>
<pin id="2106" dir="0" index="2" bw="52" slack="0"/>
<pin id="2107" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/17 "/>
</bind>
</comp>

<comp id="2111" class="1004" name="trunc_ln170_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="13" slack="0"/>
<pin id="2113" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170/17 "/>
</bind>
</comp>

<comp id="2115" class="1004" name="p_Val2_11_fu_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="11" slack="0"/>
<pin id="2117" dir="0" index="1" bw="11" slack="0"/>
<pin id="2118" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11/17 "/>
</bind>
</comp>

<comp id="2121" class="1004" name="p_Result_13_fu_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="64" slack="0"/>
<pin id="2123" dir="0" index="1" bw="1" slack="0"/>
<pin id="2124" dir="0" index="2" bw="11" slack="0"/>
<pin id="2125" dir="0" index="3" bw="52" slack="0"/>
<pin id="2126" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/17 "/>
</bind>
</comp>

<comp id="2131" class="1004" name="bitcast_ln520_fu_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="64" slack="0"/>
<pin id="2133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln520/17 "/>
</bind>
</comp>

<comp id="2135" class="1004" name="and_ln657_fu_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="1" slack="16"/>
<pin id="2137" dir="0" index="1" bw="1" slack="0"/>
<pin id="2138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/17 "/>
</bind>
</comp>

<comp id="2140" class="1004" name="select_ln657_fu_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="1" slack="0"/>
<pin id="2142" dir="0" index="1" bw="64" slack="0"/>
<pin id="2143" dir="0" index="2" bw="64" slack="0"/>
<pin id="2144" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln657/17 "/>
</bind>
</comp>

<comp id="2148" class="1004" name="xor_ln832_fu_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="1" slack="17"/>
<pin id="2150" dir="0" index="1" bw="1" slack="0"/>
<pin id="2151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln832/18 "/>
</bind>
</comp>

<comp id="2153" class="1004" name="x_is_NaN_fu_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="1" slack="17"/>
<pin id="2155" dir="0" index="1" bw="1" slack="0"/>
<pin id="2156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/18 "/>
</bind>
</comp>

<comp id="2158" class="1004" name="or_ln407_fu_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="1" slack="17"/>
<pin id="2160" dir="0" index="1" bw="1" slack="0"/>
<pin id="2161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/18 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="select_ln407_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="1" slack="17"/>
<pin id="2165" dir="0" index="1" bw="64" slack="0"/>
<pin id="2166" dir="0" index="2" bw="64" slack="0"/>
<pin id="2167" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/18 "/>
</bind>
</comp>

<comp id="2170" class="1004" name="or_ln407_1_fu_2170">
<pin_list>
<pin id="2171" dir="0" index="0" bw="1" slack="17"/>
<pin id="2172" dir="0" index="1" bw="1" slack="0"/>
<pin id="2173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_1/18 "/>
</bind>
</comp>

<comp id="2175" class="1004" name="select_ln407_1_fu_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="1" slack="0"/>
<pin id="2177" dir="0" index="1" bw="64" slack="0"/>
<pin id="2178" dir="0" index="2" bw="64" slack="0"/>
<pin id="2179" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/18 "/>
</bind>
</comp>

<comp id="2183" class="1004" name="or_ln407_2_fu_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="1" slack="17"/>
<pin id="2185" dir="0" index="1" bw="1" slack="17"/>
<pin id="2186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_2/18 "/>
</bind>
</comp>

<comp id="2187" class="1004" name="select_ln407_2_fu_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="1" slack="0"/>
<pin id="2189" dir="0" index="1" bw="64" slack="0"/>
<pin id="2190" dir="0" index="2" bw="64" slack="0"/>
<pin id="2191" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_2/18 "/>
</bind>
</comp>

<comp id="2195" class="1004" name="select_ln407_3_fu_2195">
<pin_list>
<pin id="2196" dir="0" index="0" bw="1" slack="0"/>
<pin id="2197" dir="0" index="1" bw="64" slack="0"/>
<pin id="2198" dir="0" index="2" bw="64" slack="0"/>
<pin id="2199" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_3/18 "/>
</bind>
</comp>

<comp id="2203" class="1004" name="sel_tmp14_fu_2203">
<pin_list>
<pin id="2204" dir="0" index="0" bw="1" slack="17"/>
<pin id="2205" dir="0" index="1" bw="64" slack="0"/>
<pin id="2206" dir="0" index="2" bw="64" slack="1"/>
<pin id="2207" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp14/18 "/>
</bind>
</comp>

<comp id="2209" class="1004" name="xor_ln657_fu_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="1" slack="1"/>
<pin id="2211" dir="0" index="1" bw="1" slack="0"/>
<pin id="2212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/18 "/>
</bind>
</comp>

<comp id="2214" class="1004" name="and_ln848_fu_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="1" slack="1"/>
<pin id="2216" dir="0" index="1" bw="1" slack="0"/>
<pin id="2217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln848/18 "/>
</bind>
</comp>

<comp id="2219" class="1004" name="and_ln848_1_fu_2219">
<pin_list>
<pin id="2220" dir="0" index="0" bw="1" slack="0"/>
<pin id="2221" dir="0" index="1" bw="1" slack="17"/>
<pin id="2222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln848_1/18 "/>
</bind>
</comp>

<comp id="2224" class="1004" name="select_ln848_fu_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="1" slack="0"/>
<pin id="2226" dir="0" index="1" bw="64" slack="0"/>
<pin id="2227" dir="0" index="2" bw="64" slack="0"/>
<pin id="2228" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln848/18 "/>
</bind>
</comp>

<comp id="2232" class="1004" name="select_ln369_fu_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="1" slack="17"/>
<pin id="2234" dir="0" index="1" bw="64" slack="0"/>
<pin id="2235" dir="0" index="2" bw="64" slack="0"/>
<pin id="2236" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln369/18 "/>
</bind>
</comp>

<comp id="2239" class="1004" name="UnifiedRetVal_fu_2239">
<pin_list>
<pin id="2240" dir="0" index="0" bw="1" slack="17"/>
<pin id="2241" dir="0" index="1" bw="64" slack="0"/>
<pin id="2242" dir="0" index="2" bw="64" slack="0"/>
<pin id="2243" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/18 "/>
</bind>
</comp>

<comp id="2246" class="1007" name="grp_fu_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="16" slack="0"/>
<pin id="2248" dir="0" index="1" bw="31" slack="0"/>
<pin id="2249" dir="0" index="2" bw="19" slack="0"/>
<pin id="2250" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_15/10 ret_V_32/12 "/>
</bind>
</comp>

<comp id="2257" class="1005" name="p_Repl2_s_reg_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="52" slack="1"/>
<pin id="2259" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="2263" class="1005" name="icmp_ln828_reg_2263">
<pin_list>
<pin id="2264" dir="0" index="0" bw="1" slack="17"/>
<pin id="2265" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="icmp_ln828 "/>
</bind>
</comp>

<comp id="2268" class="1005" name="x_is_1_reg_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="1" slack="1"/>
<pin id="2270" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="x_is_1 "/>
</bind>
</comp>

<comp id="2275" class="1005" name="x_is_p1_reg_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="1" slack="17"/>
<pin id="2277" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="x_is_p1 "/>
</bind>
</comp>

<comp id="2281" class="1005" name="icmp_ln828_1_reg_2281">
<pin_list>
<pin id="2282" dir="0" index="0" bw="1" slack="17"/>
<pin id="2283" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="icmp_ln828_1 "/>
</bind>
</comp>

<comp id="2287" class="1005" name="p_Result_s_reg_2287">
<pin_list>
<pin id="2288" dir="0" index="0" bw="1" slack="1"/>
<pin id="2289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="2292" class="1005" name="b_exp_2_reg_2292">
<pin_list>
<pin id="2293" dir="0" index="0" bw="12" slack="9"/>
<pin id="2294" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="b_exp_2 "/>
</bind>
</comp>

<comp id="2297" class="1005" name="zext_ln492_reg_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="64" slack="8"/>
<pin id="2299" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln492 "/>
</bind>
</comp>

<comp id="2302" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_reg_2302">
<pin_list>
<pin id="2303" dir="0" index="0" bw="6" slack="1"/>
<pin id="2304" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="2307" class="1005" name="and_ln407_1_reg_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="1" slack="16"/>
<pin id="2309" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="and_ln407_1 "/>
</bind>
</comp>

<comp id="2313" class="1005" name="sel_tmp13_reg_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="1" slack="1"/>
<pin id="2315" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="sel_tmp13 "/>
</bind>
</comp>

<comp id="2319" class="1005" name="mul_ln682_reg_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="54" slack="1"/>
<pin id="2321" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln682 "/>
</bind>
</comp>

<comp id="2326" class="1005" name="a_reg_2326">
<pin_list>
<pin id="2327" dir="0" index="0" bw="4" slack="1"/>
<pin id="2328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="2332" class="1005" name="trunc_ln657_reg_2332">
<pin_list>
<pin id="2333" dir="0" index="0" bw="50" slack="1"/>
<pin id="2334" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657 "/>
</bind>
</comp>

<comp id="2337" class="1005" name="tmp_6_reg_2337">
<pin_list>
<pin id="2338" dir="0" index="0" bw="1" slack="1"/>
<pin id="2339" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2342" class="1005" name="z2_V_reg_2342">
<pin_list>
<pin id="2343" dir="0" index="0" bw="73" slack="1"/>
<pin id="2344" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="z2_V "/>
</bind>
</comp>

<comp id="2348" class="1005" name="a_1_reg_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="6" slack="1"/>
<pin id="2350" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="2354" class="1005" name="tmp_4_reg_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="67" slack="1"/>
<pin id="2356" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2359" class="1005" name="ret_V_5_reg_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="82" slack="1"/>
<pin id="2361" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="2365" class="1005" name="a_2_reg_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="6" slack="1"/>
<pin id="2367" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_2 "/>
</bind>
</comp>

<comp id="2371" class="1005" name="trunc_ln657_3_reg_2371">
<pin_list>
<pin id="2372" dir="0" index="0" bw="76" slack="1"/>
<pin id="2373" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657_3 "/>
</bind>
</comp>

<comp id="2376" class="1005" name="z4_V_reg_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="92" slack="1"/>
<pin id="2378" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="z4_V "/>
</bind>
</comp>

<comp id="2382" class="1005" name="tmp_8_reg_2382">
<pin_list>
<pin id="2383" dir="0" index="0" bw="86" slack="1"/>
<pin id="2384" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2387" class="1005" name="tmp_9_reg_2387">
<pin_list>
<pin id="2388" dir="0" index="0" bw="6" slack="1"/>
<pin id="2389" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2393" class="1005" name="z5_V_reg_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="87" slack="1"/>
<pin id="2395" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="z5_V "/>
</bind>
</comp>

<comp id="2399" class="1005" name="tmp_s_reg_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="81" slack="1"/>
<pin id="2401" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2404" class="1005" name="tmp_2_reg_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="6" slack="1"/>
<pin id="2406" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2410" class="1005" name="z6_V_reg_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="82" slack="1"/>
<pin id="2412" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="z6_V "/>
</bind>
</comp>

<comp id="2416" class="1005" name="tmp_5_reg_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="76" slack="1"/>
<pin id="2418" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2421" class="1005" name="tmp_7_reg_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="6" slack="1"/>
<pin id="2423" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2427" class="1005" name="z7_V_reg_2427">
<pin_list>
<pin id="2428" dir="0" index="0" bw="77" slack="1"/>
<pin id="2429" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="z7_V "/>
</bind>
</comp>

<comp id="2433" class="1005" name="tmp_10_reg_2433">
<pin_list>
<pin id="2434" dir="0" index="0" bw="71" slack="1"/>
<pin id="2435" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2438" class="1005" name="tmp_11_reg_2438">
<pin_list>
<pin id="2439" dir="0" index="0" bw="6" slack="1"/>
<pin id="2440" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2444" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr_reg_2444">
<pin_list>
<pin id="2445" dir="0" index="0" bw="6" slack="1"/>
<pin id="2446" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="2449" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="4" slack="1"/>
<pin id="2451" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr "/>
</bind>
</comp>

<comp id="2454" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_reg_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="6" slack="1"/>
<pin id="2456" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2459" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_reg_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="6" slack="1"/>
<pin id="2461" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2464" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr_reg_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="6" slack="1"/>
<pin id="2466" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2469" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr_reg_2469">
<pin_list>
<pin id="2470" dir="0" index="0" bw="6" slack="1"/>
<pin id="2471" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2474" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr_reg_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="6" slack="1"/>
<pin id="2476" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2479" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr_reg_2479">
<pin_list>
<pin id="2480" dir="0" index="0" bw="6" slack="1"/>
<pin id="2481" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2484" class="1005" name="tmp_12_reg_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="72" slack="1"/>
<pin id="2486" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="2489" class="1005" name="tmp_13_reg_2489">
<pin_list>
<pin id="2490" dir="0" index="0" bw="40" slack="1"/>
<pin id="2491" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2494" class="1005" name="ret_V_17_reg_2494">
<pin_list>
<pin id="2495" dir="0" index="0" bw="120" slack="7"/>
<pin id="2496" dir="1" index="1" bw="120" slack="7"/>
</pin_list>
<bind>
<opset="ret_V_17 "/>
</bind>
</comp>

<comp id="2499" class="1005" name="p_Result_16_reg_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="1" slack="2"/>
<pin id="2501" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_16 "/>
</bind>
</comp>

<comp id="2504" class="1005" name="sext_ln1070_reg_2504">
<pin_list>
<pin id="2505" dir="0" index="0" bw="31" slack="1"/>
<pin id="2506" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1070 "/>
</bind>
</comp>

<comp id="2509" class="1005" name="trunc_ln2_reg_2509">
<pin_list>
<pin id="2510" dir="0" index="0" bw="59" slack="4"/>
<pin id="2511" dir="1" index="1" bw="59" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="2514" class="1005" name="sext_ln1146_2_reg_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="31" slack="1"/>
<pin id="2516" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1146_2 "/>
</bind>
</comp>

<comp id="2519" class="1005" name="r_exp_V_reg_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="13" slack="1"/>
<pin id="2521" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V "/>
</bind>
</comp>

<comp id="2526" class="1005" name="m_diff_hi_V_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="8" slack="1"/>
<pin id="2528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="2531" class="1005" name="Z2_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="8" slack="1"/>
<pin id="2533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z2 "/>
</bind>
</comp>

<comp id="2538" class="1005" name="Z3_reg_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="8" slack="1"/>
<pin id="2540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z3 "/>
</bind>
</comp>

<comp id="2543" class="1005" name="Z4_reg_2543">
<pin_list>
<pin id="2544" dir="0" index="0" bw="35" slack="1"/>
<pin id="2545" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="2548" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2548">
<pin_list>
<pin id="2549" dir="0" index="0" bw="8" slack="1"/>
<pin id="2550" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="2553" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_2553">
<pin_list>
<pin id="2554" dir="0" index="0" bw="8" slack="1"/>
<pin id="2555" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 "/>
</bind>
</comp>

<comp id="2558" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2558">
<pin_list>
<pin id="2559" dir="0" index="0" bw="8" slack="1"/>
<pin id="2560" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="2563" class="1005" name="ret_V_34_reg_2563">
<pin_list>
<pin id="2564" dir="0" index="0" bw="43" slack="1"/>
<pin id="2565" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_34 "/>
</bind>
</comp>

<comp id="2568" class="1005" name="add_ln657_7_reg_2568">
<pin_list>
<pin id="2569" dir="0" index="0" bw="36" slack="1"/>
<pin id="2570" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln657_7 "/>
</bind>
</comp>

<comp id="2573" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2573">
<pin_list>
<pin id="2574" dir="0" index="0" bw="8" slack="1"/>
<pin id="2575" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="2578" class="1005" name="exp_Z1_V_reg_2578">
<pin_list>
<pin id="2579" dir="0" index="0" bw="58" slack="1"/>
<pin id="2580" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="2583" class="1005" name="exp_Z1P_m_1_V_reg_2583">
<pin_list>
<pin id="2584" dir="0" index="0" bw="50" slack="1"/>
<pin id="2585" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="2588" class="1005" name="exp_Z1_hi_V_reg_2588">
<pin_list>
<pin id="2589" dir="0" index="0" bw="50" slack="1"/>
<pin id="2590" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="2593" class="1005" name="icmp_ln844_reg_2593">
<pin_list>
<pin id="2594" dir="0" index="0" bw="1" slack="1"/>
<pin id="2595" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln844 "/>
</bind>
</comp>

<comp id="2598" class="1005" name="icmp_ln848_reg_2598">
<pin_list>
<pin id="2599" dir="0" index="0" bw="1" slack="1"/>
<pin id="2600" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln848 "/>
</bind>
</comp>

<comp id="2603" class="1005" name="select_ln657_reg_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="64" slack="1"/>
<pin id="2605" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln657 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="394"><net_src comp="26" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="0" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="2" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="414"><net_src comp="4" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="6" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="8" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="56" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="435" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="10" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="12" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="14" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="16" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="18" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="500" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="518"><net_src comp="22" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="56" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="529"><net_src comp="513" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="535"><net_src comp="22" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="56" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="530" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="543"><net_src comp="20" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="56" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="550"><net_src comp="538" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="556"><net_src comp="24" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="56" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="551" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="390" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="28" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="30" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="582"><net_src comp="32" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="564" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="34" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="36" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="589"><net_src comp="564" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="576" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="38" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="40" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="586" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="42" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="600" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="568" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="44" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="612" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="576" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="46" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="28" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="564" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="650"><net_src comp="50" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="564" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="52" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="48" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="658"><net_src comp="590" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="54" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="636" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="594" pin="2"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="644" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="677"><net_src comp="612" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="44" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="576" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="46" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="576" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="58" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="673" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="679" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="576" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="58" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="630" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="673" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="727"><net_src comp="60" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="44" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="62" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="735"><net_src comp="64" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="44" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="730" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="747"><net_src comp="721" pin="4"/><net_sink comp="741" pin=2"/></net>

<net id="751"><net_src comp="403" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="741" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="764"><net_src comp="66" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="68" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="70" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="771"><net_src comp="752" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="72" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="752" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="70" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="785"><net_src comp="74" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="76" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="793"><net_src comp="78" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="80" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="82" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="802"><net_src comp="84" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="80" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="804"><net_src comp="76" pin="0"/><net_sink comp="796" pin=3"/></net>

<net id="808"><net_src comp="787" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="796" pin="4"/><net_sink comp="809" pin=1"/></net>

<net id="815"><net_src comp="805" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="821"><net_src comp="86" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="88" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="826"><net_src comp="816" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="809" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="823" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="839"><net_src comp="780" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="833" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="836" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="840" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="827" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="846" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="862"><net_src comp="90" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="850" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="92" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="94" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="872"><net_src comp="96" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="850" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="98" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="94" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="882"><net_src comp="100" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="850" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="92" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="885"><net_src comp="102" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="891"><net_src comp="104" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="106" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="898"><net_src comp="108" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="110" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="903"><net_src comp="893" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="886" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="904" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="900" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="924"><net_src comp="914" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="931"><net_src comp="112" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="920" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="62" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="937"><net_src comp="926" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="908" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="934" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="950"><net_src comp="114" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="938" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="952"><net_src comp="116" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="953"><net_src comp="118" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="957"><net_src comp="938" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="963"><net_src comp="120" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="62" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="971"><net_src comp="122" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="124" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="973"><net_src comp="62" pin="0"/><net_sink comp="965" pin=3"/></net>

<net id="979"><net_src comp="126" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="88" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="984"><net_src comp="974" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="965" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="985" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="981" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1001"><net_src comp="958" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1006"><net_src comp="995" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="998" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1013"><net_src comp="128" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1015"><net_src comp="130" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1019"><net_src comp="1008" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1024"><net_src comp="989" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="1016" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1032"><net_src comp="132" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="134" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1035"><net_src comp="136" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1042"><net_src comp="138" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="1020" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1044"><net_src comp="134" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1045"><net_src comp="140" pin="0"/><net_sink comp="1036" pin=3"/></net>

<net id="1052"><net_src comp="142" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="1020" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1054"><net_src comp="144" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1055"><net_src comp="136" pin="0"/><net_sink comp="1046" pin=3"/></net>

<net id="1061"><net_src comp="146" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="148" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1068"><net_src comp="150" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="152" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1073"><net_src comp="1063" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="1056" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1070" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1094"><net_src comp="1084" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1101"><net_src comp="154" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="1090" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="58" pin="0"/><net_sink comp="1096" pin=2"/></net>

<net id="1107"><net_src comp="1096" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1112"><net_src comp="1078" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1104" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1120"><net_src comp="156" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="1108" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1122"><net_src comp="158" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1123"><net_src comp="160" pin="0"/><net_sink comp="1114" pin=3"/></net>

<net id="1130"><net_src comp="162" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="1108" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1132"><net_src comp="158" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1133"><net_src comp="164" pin="0"/><net_sink comp="1124" pin=3"/></net>

<net id="1140"><net_src comp="166" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="1108" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1142"><net_src comp="168" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1143"><net_src comp="160" pin="0"/><net_sink comp="1134" pin=3"/></net>

<net id="1149"><net_src comp="170" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1150"><net_src comp="172" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1156"><net_src comp="174" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1157"><net_src comp="176" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1161"><net_src comp="1151" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1165"><net_src comp="1144" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1170"><net_src comp="1162" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="1158" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1182"><net_src comp="1172" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1175" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1189"><net_src comp="178" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="1178" pin="2"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="82" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1195"><net_src comp="1184" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1200"><net_src comp="1166" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="1192" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1208"><net_src comp="180" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1209"><net_src comp="1196" pin="2"/><net_sink comp="1202" pin=1"/></net>

<net id="1210"><net_src comp="182" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1211"><net_src comp="184" pin="0"/><net_sink comp="1202" pin=3"/></net>

<net id="1218"><net_src comp="186" pin="0"/><net_sink comp="1212" pin=0"/></net>

<net id="1219"><net_src comp="1196" pin="2"/><net_sink comp="1212" pin=1"/></net>

<net id="1220"><net_src comp="182" pin="0"/><net_sink comp="1212" pin=2"/></net>

<net id="1221"><net_src comp="188" pin="0"/><net_sink comp="1212" pin=3"/></net>

<net id="1228"><net_src comp="190" pin="0"/><net_sink comp="1222" pin=0"/></net>

<net id="1229"><net_src comp="1196" pin="2"/><net_sink comp="1222" pin=1"/></net>

<net id="1230"><net_src comp="160" pin="0"/><net_sink comp="1222" pin=2"/></net>

<net id="1231"><net_src comp="184" pin="0"/><net_sink comp="1222" pin=3"/></net>

<net id="1237"><net_src comp="192" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1238"><net_src comp="194" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1244"><net_src comp="196" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="198" pin="0"/><net_sink comp="1239" pin=2"/></net>

<net id="1249"><net_src comp="1239" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1253"><net_src comp="1232" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1258"><net_src comp="1250" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="1246" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1270"><net_src comp="1260" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="1263" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1277"><net_src comp="200" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1278"><net_src comp="1266" pin="2"/><net_sink comp="1272" pin=1"/></net>

<net id="1279"><net_src comp="202" pin="0"/><net_sink comp="1272" pin=2"/></net>

<net id="1283"><net_src comp="1272" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1288"><net_src comp="1254" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="1280" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1296"><net_src comp="204" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="1284" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1298"><net_src comp="206" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1299"><net_src comp="208" pin="0"/><net_sink comp="1290" pin=3"/></net>

<net id="1306"><net_src comp="210" pin="0"/><net_sink comp="1300" pin=0"/></net>

<net id="1307"><net_src comp="1284" pin="2"/><net_sink comp="1300" pin=1"/></net>

<net id="1308"><net_src comp="206" pin="0"/><net_sink comp="1300" pin=2"/></net>

<net id="1309"><net_src comp="212" pin="0"/><net_sink comp="1300" pin=3"/></net>

<net id="1316"><net_src comp="214" pin="0"/><net_sink comp="1310" pin=0"/></net>

<net id="1317"><net_src comp="1284" pin="2"/><net_sink comp="1310" pin=1"/></net>

<net id="1318"><net_src comp="184" pin="0"/><net_sink comp="1310" pin=2"/></net>

<net id="1319"><net_src comp="208" pin="0"/><net_sink comp="1310" pin=3"/></net>

<net id="1323"><net_src comp="1320" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1327"><net_src comp="1324" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1331"><net_src comp="1328" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1335"><net_src comp="1332" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1339"><net_src comp="1336" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1343"><net_src comp="1340" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1349"><net_src comp="216" pin="0"/><net_sink comp="1344" pin=0"/></net>

<net id="1350"><net_src comp="218" pin="0"/><net_sink comp="1344" pin=1"/></net>

<net id="1356"><net_src comp="220" pin="0"/><net_sink comp="1351" pin=0"/></net>

<net id="1357"><net_src comp="56" pin="0"/><net_sink comp="1351" pin=2"/></net>

<net id="1361"><net_src comp="1351" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1365"><net_src comp="1344" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1370"><net_src comp="1362" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="1358" pin="1"/><net_sink comp="1366" pin=1"/></net>

<net id="1382"><net_src comp="1372" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1383"><net_src comp="1375" pin="1"/><net_sink comp="1378" pin=1"/></net>

<net id="1389"><net_src comp="222" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1390"><net_src comp="1378" pin="2"/><net_sink comp="1384" pin=1"/></net>

<net id="1391"><net_src comp="224" pin="0"/><net_sink comp="1384" pin=2"/></net>

<net id="1395"><net_src comp="1384" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1400"><net_src comp="1366" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="1392" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1405"><net_src comp="1402" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1412"><net_src comp="226" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1413"><net_src comp="1396" pin="2"/><net_sink comp="1406" pin=1"/></net>

<net id="1414"><net_src comp="228" pin="0"/><net_sink comp="1406" pin=2"/></net>

<net id="1415"><net_src comp="230" pin="0"/><net_sink comp="1406" pin=3"/></net>

<net id="1422"><net_src comp="232" pin="0"/><net_sink comp="1416" pin=0"/></net>

<net id="1423"><net_src comp="1396" pin="2"/><net_sink comp="1416" pin=1"/></net>

<net id="1424"><net_src comp="144" pin="0"/><net_sink comp="1416" pin=2"/></net>

<net id="1425"><net_src comp="230" pin="0"/><net_sink comp="1416" pin=3"/></net>

<net id="1433"><net_src comp="1426" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1434"><net_src comp="234" pin="0"/><net_sink comp="1429" pin=1"/></net>

<net id="1438"><net_src comp="429" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1442"><net_src comp="442" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1446"><net_src comp="455" pin="3"/><net_sink comp="1443" pin=0"/></net>

<net id="1450"><net_src comp="468" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1454"><net_src comp="481" pin="3"/><net_sink comp="1451" pin=0"/></net>

<net id="1458"><net_src comp="494" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1462"><net_src comp="507" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1467"><net_src comp="416" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1468"><net_src comp="1435" pin="1"/><net_sink comp="1463" pin=1"/></net>

<net id="1473"><net_src comp="1443" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="1439" pin="1"/><net_sink comp="1469" pin=1"/></net>

<net id="1478"><net_src comp="1469" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1483"><net_src comp="1463" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1484"><net_src comp="1475" pin="1"/><net_sink comp="1479" pin=1"/></net>

<net id="1489"><net_src comp="1451" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1490"><net_src comp="1447" pin="1"/><net_sink comp="1485" pin=1"/></net>

<net id="1495"><net_src comp="1459" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1496"><net_src comp="1455" pin="1"/><net_sink comp="1491" pin=1"/></net>

<net id="1500"><net_src comp="1491" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1505"><net_src comp="1485" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1506"><net_src comp="1497" pin="1"/><net_sink comp="1501" pin=1"/></net>

<net id="1510"><net_src comp="1501" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1515"><net_src comp="1479" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1516"><net_src comp="1507" pin="1"/><net_sink comp="1511" pin=1"/></net>

<net id="1524"><net_src comp="1517" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1525"><net_src comp="1517" pin="1"/><net_sink comp="1520" pin=1"/></net>

<net id="1532"><net_src comp="236" pin="0"/><net_sink comp="1526" pin=0"/></net>

<net id="1533"><net_src comp="1520" pin="2"/><net_sink comp="1526" pin=1"/></net>

<net id="1534"><net_src comp="238" pin="0"/><net_sink comp="1526" pin=2"/></net>

<net id="1535"><net_src comp="240" pin="0"/><net_sink comp="1526" pin=3"/></net>

<net id="1541"><net_src comp="242" pin="0"/><net_sink comp="1536" pin=0"/></net>

<net id="1542"><net_src comp="244" pin="0"/><net_sink comp="1536" pin=2"/></net>

<net id="1546"><net_src comp="1536" pin="3"/><net_sink comp="1543" pin=0"/></net>

<net id="1550"><net_src comp="1526" pin="4"/><net_sink comp="1547" pin=0"/></net>

<net id="1555"><net_src comp="1543" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1556"><net_src comp="1547" pin="1"/><net_sink comp="1551" pin=1"/></net>

<net id="1563"><net_src comp="246" pin="0"/><net_sink comp="1557" pin=0"/></net>

<net id="1564"><net_src comp="1551" pin="2"/><net_sink comp="1557" pin=1"/></net>

<net id="1565"><net_src comp="248" pin="0"/><net_sink comp="1557" pin=2"/></net>

<net id="1566"><net_src comp="250" pin="0"/><net_sink comp="1557" pin=3"/></net>

<net id="1572"><net_src comp="252" pin="0"/><net_sink comp="1567" pin=0"/></net>

<net id="1573"><net_src comp="1429" pin="2"/><net_sink comp="1567" pin=1"/></net>

<net id="1574"><net_src comp="254" pin="0"/><net_sink comp="1567" pin=2"/></net>

<net id="1578"><net_src comp="1511" pin="2"/><net_sink comp="1575" pin=0"/></net>

<net id="1583"><net_src comp="1575" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1584"><net_src comp="1567" pin="3"/><net_sink comp="1579" pin=1"/></net>

<net id="1588"><net_src comp="1557" pin="4"/><net_sink comp="1585" pin=0"/></net>

<net id="1593"><net_src comp="1585" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="1594"><net_src comp="1579" pin="2"/><net_sink comp="1589" pin=1"/></net>

<net id="1601"><net_src comp="256" pin="0"/><net_sink comp="1595" pin=0"/></net>

<net id="1602"><net_src comp="1589" pin="2"/><net_sink comp="1595" pin=1"/></net>

<net id="1603"><net_src comp="258" pin="0"/><net_sink comp="1595" pin=2"/></net>

<net id="1604"><net_src comp="188" pin="0"/><net_sink comp="1595" pin=3"/></net>

<net id="1610"><net_src comp="260" pin="0"/><net_sink comp="1605" pin=0"/></net>

<net id="1611"><net_src comp="1589" pin="2"/><net_sink comp="1605" pin=1"/></net>

<net id="1612"><net_src comp="188" pin="0"/><net_sink comp="1605" pin=2"/></net>

<net id="1616"><net_src comp="1595" pin="4"/><net_sink comp="1613" pin=0"/></net>

<net id="1623"><net_src comp="264" pin="0"/><net_sink comp="1617" pin=0"/></net>

<net id="1624"><net_src comp="1589" pin="2"/><net_sink comp="1617" pin=1"/></net>

<net id="1625"><net_src comp="266" pin="0"/><net_sink comp="1617" pin=2"/></net>

<net id="1626"><net_src comp="268" pin="0"/><net_sink comp="1617" pin=3"/></net>

<net id="1632"><net_src comp="270" pin="0"/><net_sink comp="1627" pin=0"/></net>

<net id="1633"><net_src comp="148" pin="0"/><net_sink comp="1627" pin=2"/></net>

<net id="1637"><net_src comp="1627" pin="3"/><net_sink comp="1634" pin=0"/></net>

<net id="1644"><net_src comp="272" pin="0"/><net_sink comp="1638" pin=0"/></net>

<net id="1645"><net_src comp="274" pin="0"/><net_sink comp="1638" pin=2"/></net>

<net id="1646"><net_src comp="276" pin="0"/><net_sink comp="1638" pin=3"/></net>

<net id="1652"><net_src comp="278" pin="0"/><net_sink comp="1647" pin=0"/></net>

<net id="1653"><net_src comp="276" pin="0"/><net_sink comp="1647" pin=2"/></net>

<net id="1661"><net_src comp="1654" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1662"><net_src comp="280" pin="0"/><net_sink comp="1657" pin=1"/></net>

<net id="1667"><net_src comp="1638" pin="4"/><net_sink comp="1663" pin=0"/></net>

<net id="1668"><net_src comp="282" pin="0"/><net_sink comp="1663" pin=1"/></net>

<net id="1674"><net_src comp="1657" pin="2"/><net_sink comp="1669" pin=0"/></net>

<net id="1675"><net_src comp="1638" pin="4"/><net_sink comp="1669" pin=1"/></net>

<net id="1676"><net_src comp="1663" pin="2"/><net_sink comp="1669" pin=2"/></net>

<net id="1682"><net_src comp="1647" pin="3"/><net_sink comp="1677" pin=0"/></net>

<net id="1683"><net_src comp="1669" pin="3"/><net_sink comp="1677" pin=1"/></net>

<net id="1684"><net_src comp="1638" pin="4"/><net_sink comp="1677" pin=2"/></net>

<net id="1692"><net_src comp="1685" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1693"><net_src comp="284" pin="0"/><net_sink comp="1688" pin=1"/></net>

<net id="1700"><net_src comp="286" pin="0"/><net_sink comp="1694" pin=0"/></net>

<net id="1701"><net_src comp="1688" pin="2"/><net_sink comp="1694" pin=1"/></net>

<net id="1702"><net_src comp="288" pin="0"/><net_sink comp="1694" pin=2"/></net>

<net id="1703"><net_src comp="98" pin="0"/><net_sink comp="1694" pin=3"/></net>

<net id="1708"><net_src comp="1694" pin="4"/><net_sink comp="1704" pin=1"/></net>

<net id="1715"><net_src comp="290" pin="0"/><net_sink comp="1709" pin=0"/></net>

<net id="1716"><net_src comp="1704" pin="2"/><net_sink comp="1709" pin=1"/></net>

<net id="1717"><net_src comp="48" pin="0"/><net_sink comp="1709" pin=2"/></net>

<net id="1718"><net_src comp="292" pin="0"/><net_sink comp="1709" pin=3"/></net>

<net id="1725"><net_src comp="290" pin="0"/><net_sink comp="1719" pin=0"/></net>

<net id="1726"><net_src comp="1704" pin="2"/><net_sink comp="1719" pin=1"/></net>

<net id="1727"><net_src comp="294" pin="0"/><net_sink comp="1719" pin=2"/></net>

<net id="1728"><net_src comp="68" pin="0"/><net_sink comp="1719" pin=3"/></net>

<net id="1735"><net_src comp="290" pin="0"/><net_sink comp="1729" pin=0"/></net>

<net id="1736"><net_src comp="1704" pin="2"/><net_sink comp="1729" pin=1"/></net>

<net id="1737"><net_src comp="296" pin="0"/><net_sink comp="1729" pin=2"/></net>

<net id="1738"><net_src comp="298" pin="0"/><net_sink comp="1729" pin=3"/></net>

<net id="1742"><net_src comp="1704" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1749"><net_src comp="290" pin="0"/><net_sink comp="1743" pin=0"/></net>

<net id="1750"><net_src comp="1704" pin="2"/><net_sink comp="1743" pin=1"/></net>

<net id="1751"><net_src comp="300" pin="0"/><net_sink comp="1743" pin=2"/></net>

<net id="1752"><net_src comp="158" pin="0"/><net_sink comp="1743" pin=3"/></net>

<net id="1756"><net_src comp="1743" pin="4"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1761"><net_src comp="1729" pin="4"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="1766"><net_src comp="1763" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="1773"><net_src comp="302" pin="0"/><net_sink comp="1767" pin=0"/></net>

<net id="1774"><net_src comp="520" pin="7"/><net_sink comp="1767" pin=1"/></net>

<net id="1775"><net_src comp="304" pin="0"/><net_sink comp="1767" pin=2"/></net>

<net id="1776"><net_src comp="306" pin="0"/><net_sink comp="1767" pin=3"/></net>

<net id="1783"><net_src comp="1767" pin="4"/><net_sink comp="1780" pin=0"/></net>

<net id="1788"><net_src comp="1780" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="1789"><net_src comp="1777" pin="1"/><net_sink comp="1784" pin=1"/></net>

<net id="1796"><net_src comp="308" pin="0"/><net_sink comp="1790" pin=0"/></net>

<net id="1797"><net_src comp="310" pin="0"/><net_sink comp="1790" pin=2"/></net>

<net id="1798"><net_src comp="520" pin="3"/><net_sink comp="1790" pin=3"/></net>

<net id="1802"><net_src comp="1790" pin="4"/><net_sink comp="1799" pin=0"/></net>

<net id="1806"><net_src comp="1784" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1811"><net_src comp="1803" pin="1"/><net_sink comp="1807" pin=0"/></net>

<net id="1812"><net_src comp="1799" pin="1"/><net_sink comp="1807" pin=1"/></net>

<net id="1819"><net_src comp="312" pin="0"/><net_sink comp="1813" pin=0"/></net>

<net id="1820"><net_src comp="1807" pin="2"/><net_sink comp="1813" pin=1"/></net>

<net id="1821"><net_src comp="314" pin="0"/><net_sink comp="1813" pin=2"/></net>

<net id="1822"><net_src comp="316" pin="0"/><net_sink comp="1813" pin=3"/></net>

<net id="1826"><net_src comp="1813" pin="4"/><net_sink comp="1823" pin=0"/></net>

<net id="1831"><net_src comp="1823" pin="1"/><net_sink comp="1827" pin=0"/></net>

<net id="1832"><net_src comp="1784" pin="2"/><net_sink comp="1827" pin=1"/></net>

<net id="1836"><net_src comp="1833" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1847"><net_src comp="1837" pin="1"/><net_sink comp="1843" pin=0"/></net>

<net id="1848"><net_src comp="1840" pin="1"/><net_sink comp="1843" pin=1"/></net>

<net id="1855"><net_src comp="318" pin="0"/><net_sink comp="1849" pin=0"/></net>

<net id="1856"><net_src comp="558" pin="3"/><net_sink comp="1849" pin=1"/></net>

<net id="1857"><net_src comp="320" pin="0"/><net_sink comp="1849" pin=2"/></net>

<net id="1858"><net_src comp="322" pin="0"/><net_sink comp="1849" pin=3"/></net>

<net id="1865"><net_src comp="324" pin="0"/><net_sink comp="1859" pin=0"/></net>

<net id="1866"><net_src comp="62" pin="0"/><net_sink comp="1859" pin=2"/></net>

<net id="1867"><net_src comp="1849" pin="4"/><net_sink comp="1859" pin=3"/></net>

<net id="1871"><net_src comp="1859" pin="4"/><net_sink comp="1868" pin=0"/></net>

<net id="1875"><net_src comp="1843" pin="2"/><net_sink comp="1872" pin=0"/></net>

<net id="1880"><net_src comp="1872" pin="1"/><net_sink comp="1876" pin=0"/></net>

<net id="1881"><net_src comp="1868" pin="1"/><net_sink comp="1876" pin=1"/></net>

<net id="1889"><net_src comp="326" pin="0"/><net_sink comp="1882" pin=0"/></net>

<net id="1890"><net_src comp="62" pin="0"/><net_sink comp="1882" pin=2"/></net>

<net id="1891"><net_src comp="1849" pin="4"/><net_sink comp="1882" pin=3"/></net>

<net id="1892"><net_src comp="328" pin="0"/><net_sink comp="1882" pin=4"/></net>

<net id="1896"><net_src comp="1882" pin="5"/><net_sink comp="1893" pin=0"/></net>

<net id="1903"><net_src comp="330" pin="0"/><net_sink comp="1897" pin=0"/></net>

<net id="1904"><net_src comp="1876" pin="2"/><net_sink comp="1897" pin=1"/></net>

<net id="1905"><net_src comp="332" pin="0"/><net_sink comp="1897" pin=2"/></net>

<net id="1906"><net_src comp="334" pin="0"/><net_sink comp="1897" pin=3"/></net>

<net id="1910"><net_src comp="1897" pin="4"/><net_sink comp="1907" pin=0"/></net>

<net id="1915"><net_src comp="1907" pin="1"/><net_sink comp="1911" pin=0"/></net>

<net id="1916"><net_src comp="1843" pin="2"/><net_sink comp="1911" pin=1"/></net>

<net id="1920"><net_src comp="1911" pin="2"/><net_sink comp="1917" pin=0"/></net>

<net id="1925"><net_src comp="1893" pin="1"/><net_sink comp="1921" pin=0"/></net>

<net id="1926"><net_src comp="1917" pin="1"/><net_sink comp="1921" pin=1"/></net>

<net id="1933"><net_src comp="336" pin="0"/><net_sink comp="1927" pin=0"/></net>

<net id="1934"><net_src comp="1921" pin="2"/><net_sink comp="1927" pin=1"/></net>

<net id="1935"><net_src comp="320" pin="0"/><net_sink comp="1927" pin=2"/></net>

<net id="1936"><net_src comp="48" pin="0"/><net_sink comp="1927" pin=3"/></net>

<net id="1943"><net_src comp="338" pin="0"/><net_sink comp="1937" pin=0"/></net>

<net id="1944"><net_src comp="545" pin="3"/><net_sink comp="1937" pin=1"/></net>

<net id="1945"><net_src comp="340" pin="0"/><net_sink comp="1937" pin=2"/></net>

<net id="1946"><net_src comp="332" pin="0"/><net_sink comp="1937" pin=3"/></net>

<net id="1951"><net_src comp="342" pin="0"/><net_sink comp="1947" pin=1"/></net>

<net id="1962"><net_src comp="1955" pin="1"/><net_sink comp="1958" pin=0"/></net>

<net id="1963"><net_src comp="1952" pin="1"/><net_sink comp="1958" pin=1"/></net>

<net id="1969"><net_src comp="344" pin="0"/><net_sink comp="1964" pin=0"/></net>

<net id="1970"><net_src comp="1947" pin="2"/><net_sink comp="1964" pin=1"/></net>

<net id="1971"><net_src comp="346" pin="0"/><net_sink comp="1964" pin=2"/></net>

<net id="1975"><net_src comp="1958" pin="2"/><net_sink comp="1972" pin=0"/></net>

<net id="1979"><net_src comp="1958" pin="2"/><net_sink comp="1976" pin=0"/></net>

<net id="1983"><net_src comp="1947" pin="2"/><net_sink comp="1980" pin=0"/></net>

<net id="1989"><net_src comp="348" pin="0"/><net_sink comp="1984" pin=0"/></net>

<net id="1990"><net_src comp="1980" pin="1"/><net_sink comp="1984" pin=1"/></net>

<net id="1991"><net_src comp="346" pin="0"/><net_sink comp="1984" pin=2"/></net>

<net id="1995"><net_src comp="1958" pin="2"/><net_sink comp="1992" pin=0"/></net>

<net id="1999"><net_src comp="1947" pin="2"/><net_sink comp="1996" pin=0"/></net>

<net id="2005"><net_src comp="350" pin="0"/><net_sink comp="2000" pin=0"/></net>

<net id="2006"><net_src comp="1996" pin="1"/><net_sink comp="2000" pin=1"/></net>

<net id="2007"><net_src comp="346" pin="0"/><net_sink comp="2000" pin=2"/></net>

<net id="2012"><net_src comp="1972" pin="1"/><net_sink comp="2008" pin=0"/></net>

<net id="2013"><net_src comp="1964" pin="3"/><net_sink comp="2008" pin=1"/></net>

<net id="2018"><net_src comp="2000" pin="3"/><net_sink comp="2014" pin=0"/></net>

<net id="2019"><net_src comp="1992" pin="1"/><net_sink comp="2014" pin=1"/></net>

<net id="2024"><net_src comp="1984" pin="3"/><net_sink comp="2020" pin=0"/></net>

<net id="2025"><net_src comp="1976" pin="1"/><net_sink comp="2020" pin=1"/></net>

<net id="2031"><net_src comp="352" pin="0"/><net_sink comp="2026" pin=0"/></net>

<net id="2032"><net_src comp="2008" pin="2"/><net_sink comp="2026" pin=1"/></net>

<net id="2033"><net_src comp="354" pin="0"/><net_sink comp="2026" pin=2"/></net>

<net id="2038"><net_src comp="356" pin="0"/><net_sink comp="2034" pin=1"/></net>

<net id="2044"><net_src comp="2026" pin="3"/><net_sink comp="2039" pin=0"/></net>

<net id="2045"><net_src comp="2034" pin="2"/><net_sink comp="2039" pin=2"/></net>

<net id="2052"><net_src comp="358" pin="0"/><net_sink comp="2046" pin=0"/></net>

<net id="2053"><net_src comp="2039" pin="3"/><net_sink comp="2046" pin=1"/></net>

<net id="2054"><net_src comp="134" pin="0"/><net_sink comp="2046" pin=2"/></net>

<net id="2055"><net_src comp="288" pin="0"/><net_sink comp="2046" pin=3"/></net>

<net id="2060"><net_src comp="2046" pin="4"/><net_sink comp="2056" pin=0"/></net>

<net id="2061"><net_src comp="360" pin="0"/><net_sink comp="2056" pin=1"/></net>

<net id="2067"><net_src comp="260" pin="0"/><net_sink comp="2062" pin=0"/></net>

<net id="2068"><net_src comp="188" pin="0"/><net_sink comp="2062" pin=2"/></net>

<net id="2074"><net_src comp="2062" pin="3"/><net_sink comp="2069" pin=0"/></net>

<net id="2075"><net_src comp="362" pin="0"/><net_sink comp="2069" pin=1"/></net>

<net id="2076"><net_src comp="364" pin="0"/><net_sink comp="2069" pin=2"/></net>

<net id="2081"><net_src comp="2039" pin="3"/><net_sink comp="2077" pin=0"/></net>

<net id="2082"><net_src comp="366" pin="0"/><net_sink comp="2077" pin=1"/></net>

<net id="2089"><net_src comp="368" pin="0"/><net_sink comp="2083" pin=0"/></net>

<net id="2090"><net_src comp="2020" pin="2"/><net_sink comp="2083" pin=1"/></net>

<net id="2091"><net_src comp="206" pin="0"/><net_sink comp="2083" pin=2"/></net>

<net id="2092"><net_src comp="370" pin="0"/><net_sink comp="2083" pin=3"/></net>

<net id="2099"><net_src comp="372" pin="0"/><net_sink comp="2093" pin=0"/></net>

<net id="2100"><net_src comp="2014" pin="2"/><net_sink comp="2093" pin=1"/></net>

<net id="2101"><net_src comp="70" pin="0"/><net_sink comp="2093" pin=2"/></net>

<net id="2102"><net_src comp="258" pin="0"/><net_sink comp="2093" pin=3"/></net>

<net id="2108"><net_src comp="2026" pin="3"/><net_sink comp="2103" pin=0"/></net>

<net id="2109"><net_src comp="2083" pin="4"/><net_sink comp="2103" pin=1"/></net>

<net id="2110"><net_src comp="2093" pin="4"/><net_sink comp="2103" pin=2"/></net>

<net id="2114"><net_src comp="2039" pin="3"/><net_sink comp="2111" pin=0"/></net>

<net id="2119"><net_src comp="2111" pin="1"/><net_sink comp="2115" pin=0"/></net>

<net id="2120"><net_src comp="374" pin="0"/><net_sink comp="2115" pin=1"/></net>

<net id="2127"><net_src comp="376" pin="0"/><net_sink comp="2121" pin=0"/></net>

<net id="2128"><net_src comp="62" pin="0"/><net_sink comp="2121" pin=1"/></net>

<net id="2129"><net_src comp="2115" pin="2"/><net_sink comp="2121" pin=2"/></net>

<net id="2130"><net_src comp="2103" pin="3"/><net_sink comp="2121" pin=3"/></net>

<net id="2134"><net_src comp="2121" pin="4"/><net_sink comp="2131" pin=0"/></net>

<net id="2139"><net_src comp="2056" pin="2"/><net_sink comp="2135" pin=1"/></net>

<net id="2145"><net_src comp="2135" pin="2"/><net_sink comp="2140" pin=0"/></net>

<net id="2146"><net_src comp="2069" pin="3"/><net_sink comp="2140" pin=1"/></net>

<net id="2147"><net_src comp="2131" pin="1"/><net_sink comp="2140" pin=2"/></net>

<net id="2152"><net_src comp="44" pin="0"/><net_sink comp="2148" pin=1"/></net>

<net id="2157"><net_src comp="2148" pin="2"/><net_sink comp="2153" pin=1"/></net>

<net id="2162"><net_src comp="2153" pin="2"/><net_sink comp="2158" pin=1"/></net>

<net id="2168"><net_src comp="386" pin="0"/><net_sink comp="2163" pin=1"/></net>

<net id="2169"><net_src comp="388" pin="0"/><net_sink comp="2163" pin=2"/></net>

<net id="2174"><net_src comp="2153" pin="2"/><net_sink comp="2170" pin=1"/></net>

<net id="2180"><net_src comp="2158" pin="2"/><net_sink comp="2175" pin=0"/></net>

<net id="2181"><net_src comp="2163" pin="3"/><net_sink comp="2175" pin=1"/></net>

<net id="2182"><net_src comp="386" pin="0"/><net_sink comp="2175" pin=2"/></net>

<net id="2192"><net_src comp="2170" pin="2"/><net_sink comp="2187" pin=0"/></net>

<net id="2193"><net_src comp="2175" pin="3"/><net_sink comp="2187" pin=1"/></net>

<net id="2194"><net_src comp="364" pin="0"/><net_sink comp="2187" pin=2"/></net>

<net id="2200"><net_src comp="2183" pin="2"/><net_sink comp="2195" pin=0"/></net>

<net id="2201"><net_src comp="2187" pin="3"/><net_sink comp="2195" pin=1"/></net>

<net id="2202"><net_src comp="362" pin="0"/><net_sink comp="2195" pin=2"/></net>

<net id="2208"><net_src comp="2195" pin="3"/><net_sink comp="2203" pin=1"/></net>

<net id="2213"><net_src comp="44" pin="0"/><net_sink comp="2209" pin=1"/></net>

<net id="2218"><net_src comp="2209" pin="2"/><net_sink comp="2214" pin=1"/></net>

<net id="2223"><net_src comp="2214" pin="2"/><net_sink comp="2219" pin=0"/></net>

<net id="2229"><net_src comp="2219" pin="2"/><net_sink comp="2224" pin=0"/></net>

<net id="2230"><net_src comp="362" pin="0"/><net_sink comp="2224" pin=1"/></net>

<net id="2231"><net_src comp="2203" pin="3"/><net_sink comp="2224" pin=2"/></net>

<net id="2237"><net_src comp="2175" pin="3"/><net_sink comp="2232" pin=1"/></net>

<net id="2238"><net_src comp="2224" pin="3"/><net_sink comp="2232" pin=2"/></net>

<net id="2244"><net_src comp="2195" pin="3"/><net_sink comp="2239" pin=1"/></net>

<net id="2245"><net_src comp="2232" pin="3"/><net_sink comp="2239" pin=2"/></net>

<net id="2251"><net_src comp="1613" pin="1"/><net_sink comp="2246" pin=0"/></net>

<net id="2252"><net_src comp="262" pin="0"/><net_sink comp="2246" pin=1"/></net>

<net id="2253"><net_src comp="1634" pin="1"/><net_sink comp="2246" pin=2"/></net>

<net id="2254"><net_src comp="2246" pin="3"/><net_sink comp="1638" pin=1"/></net>

<net id="2255"><net_src comp="2246" pin="3"/><net_sink comp="1647" pin=1"/></net>

<net id="2256"><net_src comp="2246" pin="3"/><net_sink comp="1654" pin=0"/></net>

<net id="2260"><net_src comp="586" pin="1"/><net_sink comp="2257" pin=0"/></net>

<net id="2261"><net_src comp="2257" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="2262"><net_src comp="2257" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="2266"><net_src comp="606" pin="2"/><net_sink comp="2263" pin=0"/></net>

<net id="2267"><net_src comp="2263" pin="1"/><net_sink comp="2148" pin=0"/></net>

<net id="2271"><net_src comp="612" pin="2"/><net_sink comp="2268" pin=0"/></net>

<net id="2272"><net_src comp="2268" pin="1"/><net_sink comp="2170" pin=0"/></net>

<net id="2273"><net_src comp="2268" pin="1"/><net_sink comp="2183" pin=0"/></net>

<net id="2274"><net_src comp="2268" pin="1"/><net_sink comp="2232" pin=0"/></net>

<net id="2278"><net_src comp="624" pin="2"/><net_sink comp="2275" pin=0"/></net>

<net id="2279"><net_src comp="2275" pin="1"/><net_sink comp="2158" pin=0"/></net>

<net id="2280"><net_src comp="2275" pin="1"/><net_sink comp="2163" pin=0"/></net>

<net id="2284"><net_src comp="630" pin="2"/><net_sink comp="2281" pin=0"/></net>

<net id="2285"><net_src comp="2281" pin="1"/><net_sink comp="2153" pin=0"/></net>

<net id="2286"><net_src comp="2281" pin="1"/><net_sink comp="2183" pin=1"/></net>

<net id="2290"><net_src comp="636" pin="3"/><net_sink comp="2287" pin=0"/></net>

<net id="2291"><net_src comp="2287" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="2295"><net_src comp="660" pin="3"/><net_sink comp="2292" pin=0"/></net>

<net id="2296"><net_src comp="2292" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="2300"><net_src comp="668" pin="1"/><net_sink comp="2297" pin=0"/></net>

<net id="2301"><net_src comp="2297" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="2305"><net_src comp="396" pin="3"/><net_sink comp="2302" pin=0"/></net>

<net id="2306"><net_src comp="2302" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="2310"><net_src comp="697" pin="2"/><net_sink comp="2307" pin=0"/></net>

<net id="2311"><net_src comp="2307" pin="1"/><net_sink comp="2135" pin=0"/></net>

<net id="2312"><net_src comp="2307" pin="1"/><net_sink comp="2219" pin=1"/></net>

<net id="2316"><net_src comp="715" pin="2"/><net_sink comp="2313" pin=0"/></net>

<net id="2317"><net_src comp="2313" pin="1"/><net_sink comp="2203" pin=0"/></net>

<net id="2318"><net_src comp="2313" pin="1"/><net_sink comp="2239" pin=0"/></net>

<net id="2322"><net_src comp="752" pin="2"/><net_sink comp="2319" pin=0"/></net>

<net id="2323"><net_src comp="2319" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="2324"><net_src comp="2319" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="2325"><net_src comp="2319" pin="1"/><net_sink comp="796" pin=2"/></net>

<net id="2329"><net_src comp="758" pin="4"/><net_sink comp="2326" pin=0"/></net>

<net id="2330"><net_src comp="2326" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="2331"><net_src comp="2326" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="2335"><net_src comp="768" pin="1"/><net_sink comp="2332" pin=0"/></net>

<net id="2336"><net_src comp="2332" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="2340"><net_src comp="772" pin="3"/><net_sink comp="2337" pin=0"/></net>

<net id="2341"><net_src comp="2337" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="2345"><net_src comp="856" pin="4"/><net_sink comp="2342" pin=0"/></net>

<net id="2346"><net_src comp="2342" pin="1"/><net_sink comp="886" pin=2"/></net>

<net id="2347"><net_src comp="2342" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="2351"><net_src comp="866" pin="4"/><net_sink comp="2348" pin=0"/></net>

<net id="2352"><net_src comp="2348" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="2353"><net_src comp="2348" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="2357"><net_src comp="876" pin="4"/><net_sink comp="2354" pin=0"/></net>

<net id="2358"><net_src comp="2354" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="2362"><net_src comp="938" pin="2"/><net_sink comp="2359" pin=0"/></net>

<net id="2363"><net_src comp="2359" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="2364"><net_src comp="2359" pin="1"/><net_sink comp="965" pin=2"/></net>

<net id="2368"><net_src comp="944" pin="4"/><net_sink comp="2365" pin=0"/></net>

<net id="2369"><net_src comp="2365" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="2370"><net_src comp="2365" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="2374"><net_src comp="954" pin="1"/><net_sink comp="2371" pin=0"/></net>

<net id="2375"><net_src comp="2371" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="2379"><net_src comp="1026" pin="4"/><net_sink comp="2376" pin=0"/></net>

<net id="2380"><net_src comp="2376" pin="1"/><net_sink comp="1056" pin=2"/></net>

<net id="2381"><net_src comp="2376" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="2385"><net_src comp="1036" pin="4"/><net_sink comp="2382" pin=0"/></net>

<net id="2386"><net_src comp="2382" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="2390"><net_src comp="1046" pin="4"/><net_sink comp="2387" pin=0"/></net>

<net id="2391"><net_src comp="2387" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="2392"><net_src comp="2387" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="2396"><net_src comp="1114" pin="4"/><net_sink comp="2393" pin=0"/></net>

<net id="2397"><net_src comp="2393" pin="1"/><net_sink comp="1144" pin=2"/></net>

<net id="2398"><net_src comp="2393" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="2402"><net_src comp="1124" pin="4"/><net_sink comp="2399" pin=0"/></net>

<net id="2403"><net_src comp="2399" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="2407"><net_src comp="1134" pin="4"/><net_sink comp="2404" pin=0"/></net>

<net id="2408"><net_src comp="2404" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="2409"><net_src comp="2404" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="2413"><net_src comp="1202" pin="4"/><net_sink comp="2410" pin=0"/></net>

<net id="2414"><net_src comp="2410" pin="1"/><net_sink comp="1232" pin=2"/></net>

<net id="2415"><net_src comp="2410" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="2419"><net_src comp="1212" pin="4"/><net_sink comp="2416" pin=0"/></net>

<net id="2420"><net_src comp="2416" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="2424"><net_src comp="1222" pin="4"/><net_sink comp="2421" pin=0"/></net>

<net id="2425"><net_src comp="2421" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="2426"><net_src comp="2421" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="2430"><net_src comp="1290" pin="4"/><net_sink comp="2427" pin=0"/></net>

<net id="2431"><net_src comp="2427" pin="1"/><net_sink comp="1344" pin=2"/></net>

<net id="2432"><net_src comp="2427" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="2436"><net_src comp="1300" pin="4"/><net_sink comp="2433" pin=0"/></net>

<net id="2437"><net_src comp="2433" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="2441"><net_src comp="1310" pin="4"/><net_sink comp="2438" pin=0"/></net>

<net id="2442"><net_src comp="2438" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="2443"><net_src comp="2438" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="2447"><net_src comp="409" pin="3"/><net_sink comp="2444" pin=0"/></net>

<net id="2448"><net_src comp="2444" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="2452"><net_src comp="422" pin="3"/><net_sink comp="2449" pin=0"/></net>

<net id="2453"><net_src comp="2449" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="2457"><net_src comp="435" pin="3"/><net_sink comp="2454" pin=0"/></net>

<net id="2458"><net_src comp="2454" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="2462"><net_src comp="448" pin="3"/><net_sink comp="2459" pin=0"/></net>

<net id="2463"><net_src comp="2459" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="2467"><net_src comp="461" pin="3"/><net_sink comp="2464" pin=0"/></net>

<net id="2468"><net_src comp="2464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="2472"><net_src comp="474" pin="3"/><net_sink comp="2469" pin=0"/></net>

<net id="2473"><net_src comp="2469" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="2477"><net_src comp="487" pin="3"/><net_sink comp="2474" pin=0"/></net>

<net id="2478"><net_src comp="2474" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="2482"><net_src comp="500" pin="3"/><net_sink comp="2479" pin=0"/></net>

<net id="2483"><net_src comp="2479" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="2487"><net_src comp="1406" pin="4"/><net_sink comp="2484" pin=0"/></net>

<net id="2488"><net_src comp="2484" pin="1"/><net_sink comp="1536" pin=1"/></net>

<net id="2492"><net_src comp="1416" pin="4"/><net_sink comp="2489" pin=0"/></net>

<net id="2493"><net_src comp="2489" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="2497"><net_src comp="1589" pin="2"/><net_sink comp="2494" pin=0"/></net>

<net id="2498"><net_src comp="2494" pin="1"/><net_sink comp="2062" pin=1"/></net>

<net id="2502"><net_src comp="1605" pin="3"/><net_sink comp="2499" pin=0"/></net>

<net id="2503"><net_src comp="2499" pin="1"/><net_sink comp="1627" pin=1"/></net>

<net id="2507"><net_src comp="1613" pin="1"/><net_sink comp="2504" pin=0"/></net>

<net id="2508"><net_src comp="2504" pin="1"/><net_sink comp="2246" pin=0"/></net>

<net id="2512"><net_src comp="1617" pin="4"/><net_sink comp="2509" pin=0"/></net>

<net id="2513"><net_src comp="2509" pin="1"/><net_sink comp="1704" pin=0"/></net>

<net id="2517"><net_src comp="1634" pin="1"/><net_sink comp="2514" pin=0"/></net>

<net id="2518"><net_src comp="2514" pin="1"/><net_sink comp="2246" pin=1"/></net>

<net id="2522"><net_src comp="1677" pin="3"/><net_sink comp="2519" pin=0"/></net>

<net id="2523"><net_src comp="2519" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="2524"><net_src comp="2519" pin="1"/><net_sink comp="2034" pin=0"/></net>

<net id="2525"><net_src comp="2519" pin="1"/><net_sink comp="2039" pin=1"/></net>

<net id="2529"><net_src comp="1709" pin="4"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="1763" pin=0"/></net>

<net id="2534"><net_src comp="1719" pin="4"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="1833" pin=0"/></net>

<net id="2536"><net_src comp="2531" pin="1"/><net_sink comp="1859" pin=1"/></net>

<net id="2537"><net_src comp="2531" pin="1"/><net_sink comp="1882" pin=1"/></net>

<net id="2541"><net_src comp="1729" pin="4"/><net_sink comp="2538" pin=0"/></net>

<net id="2542"><net_src comp="2538" pin="1"/><net_sink comp="1790" pin=1"/></net>

<net id="2546"><net_src comp="1739" pin="1"/><net_sink comp="2543" pin=0"/></net>

<net id="2547"><net_src comp="2543" pin="1"/><net_sink comp="1777" pin=0"/></net>

<net id="2551"><net_src comp="513" pin="3"/><net_sink comp="2548" pin=0"/></net>

<net id="2552"><net_src comp="2548" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="2556"><net_src comp="530" pin="3"/><net_sink comp="2553" pin=0"/></net>

<net id="2557"><net_src comp="2553" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="2561"><net_src comp="538" pin="3"/><net_sink comp="2558" pin=0"/></net>

<net id="2562"><net_src comp="2558" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="2566"><net_src comp="1790" pin="4"/><net_sink comp="2563" pin=0"/></net>

<net id="2567"><net_src comp="2563" pin="1"/><net_sink comp="1837" pin=0"/></net>

<net id="2571"><net_src comp="1827" pin="2"/><net_sink comp="2568" pin=0"/></net>

<net id="2572"><net_src comp="2568" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="2576"><net_src comp="551" pin="3"/><net_sink comp="2573" pin=0"/></net>

<net id="2577"><net_src comp="2573" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="2581"><net_src comp="545" pin="3"/><net_sink comp="2578" pin=0"/></net>

<net id="2582"><net_src comp="2578" pin="1"/><net_sink comp="1947" pin=0"/></net>

<net id="2586"><net_src comp="1927" pin="4"/><net_sink comp="2583" pin=0"/></net>

<net id="2587"><net_src comp="2583" pin="1"/><net_sink comp="1955" pin=0"/></net>

<net id="2591"><net_src comp="1937" pin="4"/><net_sink comp="2588" pin=0"/></net>

<net id="2592"><net_src comp="2588" pin="1"/><net_sink comp="1952" pin=0"/></net>

<net id="2596"><net_src comp="2056" pin="2"/><net_sink comp="2593" pin=0"/></net>

<net id="2597"><net_src comp="2593" pin="1"/><net_sink comp="2209" pin=0"/></net>

<net id="2601"><net_src comp="2077" pin="2"/><net_sink comp="2598" pin=0"/></net>

<net id="2602"><net_src comp="2598" pin="1"/><net_sink comp="2214" pin=0"/></net>

<net id="2606"><net_src comp="2140" pin="3"/><net_sink comp="2603" pin=0"/></net>

<net id="2607"><net_src comp="2603" pin="1"/><net_sink comp="2203" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_r | {}
	Port: pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: pow_generic<double> : base_r | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {1 2 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V | {9 10 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {15 16 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {14 15 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {15 16 }
  - Chain level:
	State 1
		p_Result_14 : 1
		p_Repl2_3 : 1
		p_Repl2_s : 1
		zext_ln509 : 2
		b_exp : 3
		icmp_ln369 : 4
		icmp_ln828 : 2
		x_is_1 : 5
		xor_ln964 : 2
		x_is_p1 : 5
		icmp_ln828_1 : 2
		p_Result_s : 1
		index0_V : 1
		b_exp_1 : 3
		b_exp_2 : 4
		zext_ln492 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr : 3
		b_frac_tilde_inverse_V : 4
		xor_ln369 : 5
		icmp_ln407 : 2
		icmp_ln407_1 : 2
		and_ln407 : 5
		and_ln407_1 : 5
		icmp_ln407_2 : 2
		or_ln407_3 : 3
		sel_tmp13 : 5
	State 2
		zext_ln1287_1 : 1
		select_ln513 : 2
		zext_ln682 : 1
		mul_ln682 : 3
		a : 4
		trunc_ln657 : 4
		tmp_6 : 4
	State 3
		zext_ln1287 : 1
		select_ln1287 : 2
		zext_ln1146 : 1
		ret_V_25 : 3
		zext_ln1072_1 : 1
		r_V_13 : 2
		zext_ln1147 : 3
		ret_V_3 : 4
		z2_V : 5
		a_1 : 5
		tmp_4 : 5
	State 4
		zext_ln1146_1 : 1
		zext_ln657 : 1
		ret_V_26 : 2
		r_V_2 : 1
		rhs_V_2 : 2
		zext_ln1147_1 : 3
		ret_V_5 : 4
		a_2 : 5
		trunc_ln657_3 : 5
	State 5
		zext_ln1146_2 : 1
		zext_ln657_1 : 1
		ret_V_27 : 2
		zext_ln1072_3 : 1
		r_V_3 : 2
		rhs_V_4 : 3
		zext_ln1147_2 : 4
		ret_V_7 : 5
		z4_V : 6
		tmp_8 : 6
		tmp_9 : 6
	State 6
		zext_ln1146_3 : 1
		zext_ln657_2 : 1
		ret_V_28 : 2
		r_V_4 : 1
		rhs_V_6 : 2
		zext_ln1147_3 : 3
		ret_V_9 : 4
		z5_V : 5
		tmp_s : 5
		tmp_2 : 5
	State 7
		zext_ln1146_4 : 1
		zext_ln657_3 : 1
		ret_V_29 : 2
		r_V_5 : 1
		rhs_V_8 : 2
		zext_ln1147_4 : 3
		ret_V_11 : 4
		z6_V : 5
		tmp_5 : 5
		tmp_7 : 5
	State 8
		zext_ln1146_5 : 1
		zext_ln657_4 : 1
		ret_V_30 : 2
		r_V_6 : 1
		rhs_V_10 : 2
		zext_ln1147_5 : 3
		ret_V_13 : 4
		z7_V : 5
		tmp_10 : 5
		tmp_11 : 5
	State 9
		log_sum_V : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr : 1
		logn_V : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr : 1
		logn_V_1 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr : 1
		logn_V_2 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr : 1
		logn_V_3 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr : 1
		logn_V_4 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr : 1
		logn_V_5 : 2
		zext_ln1146_6 : 1
		zext_ln657_5 : 1
		ret_V_31 : 2
		r_V_7 : 1
		rhs_V_12 : 2
		zext_ln1147_6 : 3
		ret_V_15 : 4
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr : 1
		logn_V_6 : 2
		tmp_12 : 5
		tmp_13 : 5
	State 10
		Elog2_V : 1
		zext_ln223 : 1
		zext_ln223_1 : 1
		zext_ln223_2 : 1
		zext_ln223_3 : 1
		zext_ln223_4 : 1
		zext_ln223_5 : 1
		zext_ln223_6 : 1
		add_ln657 : 2
		add_ln657_1 : 2
		zext_ln657_6 : 3
		add_ln657_2 : 4
		add_ln657_3 : 2
		add_ln657_4 : 2
		zext_ln657_7 : 3
		add_ln657_5 : 4
		zext_ln657_8 : 5
		log_sum_V_1 : 6
		r_V_14 : 1
		rhs_V_s : 2
		zext_ln1147_7 : 1
		zext_ln1147_8 : 3
		ret_V : 4
		trunc_ln1 : 5
		lhs_V_15 : 2
		sext_ln1146 : 7
		ret_V_16 : 8
		sext_ln1146_1 : 6
		ret_V_17 : 9
		m_fix_hi_V : 10
		p_Result_16 : 10
		sext_ln1070 : 11
		r_V_15 : 12
		trunc_ln2 : 10
	State 11
	State 12
		sext_ln1146_2 : 1
		ret_V_32 : 2
	State 13
		p_Result_cast : 1
		p_Result_7 : 1
		trunc_ln805 : 1
		icmp_ln805 : 2
		add_ln649 : 2
		select_ln804 : 3
		r_exp_V : 4
	State 14
		r_V : 1
		trunc_ln657_1 : 2
		m_diff : 3
		m_diff_hi_V : 4
		Z2 : 4
		Z3 : 4
		Z4 : 4
		Z4_ind_V : 4
		zext_ln492_3 : 5
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 6
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 7
		zext_ln492_4 : 5
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 : 6
		f_Z3_V : 7
	State 15
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		exp_Z1_V : 2
		f_Z4_V : 1
		zext_ln657_10 : 2
		ret_V_33 : 3
		ret_V_34 : 1
		zext_ln1072_8 : 2
		zext_ln1072_9 : 4
		r_V_10 : 5
		trunc_ln657_s : 6
		zext_ln657_11 : 7
		add_ln657_7 : 8
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		f_Z2_V : 2
	State 16
		exp_Z2P_m_1_V : 1
		tmp_14 : 1
		exp_Z2_m_1_V : 2
		zext_ln1072_10 : 3
		zext_ln1072_11 : 2
		r_V_11 : 4
		lhs_V_18 : 2
		zext_ln1146_8 : 3
		trunc_ln657_2 : 5
		zext_ln657_13 : 6
		add_ln657_9 : 7
		zext_ln657_14 : 8
		exp_Z1P_m_1_l_V : 9
		exp_Z1P_m_1_V : 10
		exp_Z1_hi_V : 1
	State 17
		r_V_16 : 1
		lhs_V_20 : 1
		zext_ln1146_9 : 2
		zext_ln1146_10 : 2
		trunc_ln1146 : 1
		trunc_ln3 : 2
		zext_ln1146_11 : 2
		trunc_ln1146_2 : 1
		trunc_ln1146_1 : 2
		ret_V_24 : 3
		add_ln1146_1 : 3
		add_ln1146_2 : 3
		tmp_16 : 4
		select_ln651 : 5
		tmp_17 : 6
		icmp_ln844 : 7
		select_ln658 : 1
		icmp_ln848 : 6
		tmp : 4
		tmp_1 : 4
		tmp_V : 5
		trunc_ln170 : 6
		p_Val2_11 : 7
		p_Result_13 : 8
		bitcast_ln520 : 9
		and_ln657 : 8
		select_ln657 : 10
	State 18
		select_ln407_2 : 1
		select_ln407_3 : 2
		sel_tmp14 : 3
		select_ln848 : 4
		select_ln369 : 5
		UnifiedRetVal : 6
		ret_ln690 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       b_exp_fu_594      |    0    |    0    |    18   |
|          |      b_exp_1_fu_654     |    0    |    0    |    18   |
|          |     ret_V_25_fu_827     |    0    |    0    |   120   |
|          |     ret_V_26_fu_908     |    0    |    0    |   120   |
|          |     ret_V_27_fu_989     |    0    |    0    |   120   |
|          |     ret_V_28_fu_1078    |    0    |    0    |   120   |
|          |     ret_V_29_fu_1166    |    0    |    0    |   120   |
|          |     ret_V_30_fu_1254    |    0    |    0    |   120   |
|          |     ret_V_31_fu_1366    |    0    |    0    |   120   |
|          |    add_ln657_fu_1463    |    0    |    0    |   116   |
|          |   add_ln657_1_fu_1469   |    0    |    0    |   109   |
|          |   add_ln657_2_fu_1479   |    0    |    0    |   120   |
|          |   add_ln657_3_fu_1485   |    0    |    0    |   120   |
|          |   add_ln657_4_fu_1491   |    0    |    0    |   107   |
|    add   |   add_ln657_5_fu_1501   |    0    |    0    |   120   |
|          |   log_sum_V_1_fu_1511   |    0    |    0    |   120   |
|          |     ret_V_16_fu_1579    |    0    |    0    |   120   |
|          |     ret_V_17_fu_1589    |    0    |    0    |   120   |
|          |    add_ln649_fu_1663    |    0    |    0    |    20   |
|          |     ret_V_33_fu_1784    |    0    |    0    |    42   |
|          |   add_ln657_7_fu_1827   |    0    |    0    |    43   |
|          |  exp_Z2P_m_1_V_fu_1843  |    0    |    0    |    50   |
|          |   add_ln657_9_fu_1911   |    0    |    0    |    51   |
|          | exp_Z1P_m_1_l_V_fu_1921 |    0    |    0    |    58   |
|          |     ret_V_23_fu_1947    |    0    |    0    |    65   |
|          |     ret_V_24_fu_2008    |    0    |    0    |   114   |
|          |   add_ln1146_1_fu_2014  |    0    |    0    |   112   |
|          |   add_ln1146_2_fu_2020  |    0    |    0    |   113   |
|          |    r_exp_V_1_fu_2034    |    0    |    0    |    20   |
|          |    p_Val2_11_fu_2115    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |     mul_ln682_fu_752    |    3    |    0    |    25   |
|          |      r_V_13_fu_840      |    0    |    0    |    71   |
|          |       r_V_2_fu_920      |    4    |    0    |    75   |
|          |      r_V_3_fu_1002      |    5    |    0    |   106   |
|          |      r_V_4_fu_1090      |    5    |    0    |   142   |
|          |      r_V_5_fu_1178      |    5    |    0    |   122   |
|    mul   |      r_V_6_fu_1266      |    5    |    0    |   102   |
|          |      r_V_7_fu_1378      |    4    |    0    |    83   |
|          |     Elog2_V_fu_1429     |    5    |    0    |    89   |
|          |      r_V_14_fu_1520     |    5    |    0    |    28   |
|          |       r_V_fu_1688       |    4    |    0    |    71   |
|          |      r_V_10_fu_1807     |    4    |    0    |    19   |
|          |      r_V_11_fu_1876     |    6    |    0    |    17   |
|          |      r_V_16_fu_1958     |    9    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_3_fu_850     |    0    |    0    |   120   |
|          |      ret_V_5_fu_938     |    0    |    0    |   120   |
|          |     ret_V_7_fu_1020     |    0    |    0    |   120   |
|          |     ret_V_9_fu_1108     |    0    |    0    |   120   |
|    sub   |     ret_V_11_fu_1196    |    0    |    0    |   120   |
|          |     ret_V_13_fu_1284    |    0    |    0    |   120   |
|          |     ret_V_15_fu_1396    |    0    |    0    |   120   |
|          |      ret_V_fu_1551      |    0    |    0    |   124   |
|          |      m_diff_fu_1704     |    0    |    0    |    66   |
|----------|-------------------------|---------|---------|---------|
|          |      b_exp_2_fu_660     |    0    |    0    |    12   |
|          |   select_ln513_fu_741   |    0    |    0    |    54   |
|          |   select_ln1287_fu_809  |    0    |    0    |    75   |
|          |   select_ln804_fu_1669  |    0    |    0    |    13   |
|          |     r_exp_V_fu_1677     |    0    |    0    |    13   |
|          |   select_ln651_fu_2039  |    0    |    0    |    13   |
|          |   select_ln658_fu_2069  |    0    |    0    |    63   |
|          |      tmp_V_fu_2103      |    0    |    0    |    52   |
|  select  |   select_ln657_fu_2140  |    0    |    0    |    63   |
|          |   select_ln407_fu_2163  |    0    |    0    |    63   |
|          |  select_ln407_1_fu_2175 |    0    |    0    |    63   |
|          |  select_ln407_2_fu_2187 |    0    |    0    |    63   |
|          |  select_ln407_3_fu_2195 |    0    |    0    |    63   |
|          |    sel_tmp14_fu_2203    |    0    |    0    |    63   |
|          |   select_ln848_fu_2224  |    0    |    0    |    63   |
|          |   select_ln369_fu_2232  |    0    |    0    |    63   |
|          |  UnifiedRetVal_fu_2239  |    0    |    0    |    63   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln369_fu_600    |    0    |    0    |    13   |
|          |    icmp_ln828_fu_606    |    0    |    0    |    29   |
|          |   icmp_ln828_1_fu_630   |    0    |    0    |    13   |
|          |    icmp_ln407_fu_679    |    0    |    0    |    13   |
|   icmp   |   icmp_ln407_1_fu_685   |    0    |    0    |    13   |
|          |   icmp_ln407_2_fu_703   |    0    |    0    |    13   |
|          |    icmp_ln805_fu_1657   |    0    |    0    |    20   |
|          |    icmp_ln844_fu_2056   |    0    |    0    |    9    |
|          |    icmp_ln848_fu_2077   |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |      x_is_1_fu_612      |    0    |    0    |    2    |
|          |      x_is_p1_fu_624     |    0    |    0    |    2    |
|          |     and_ln407_fu_691    |    0    |    0    |    2    |
|          |    and_ln407_1_fu_697   |    0    |    0    |    2    |
|    and   |     sel_tmp13_fu_715    |    0    |    0    |    2    |
|          |    and_ln657_fu_2135    |    0    |    0    |    2    |
|          |     x_is_NaN_fu_2153    |    0    |    0    |    2    |
|          |    and_ln848_fu_2214    |    0    |    0    |    2    |
|          |   and_ln848_1_fu_2219   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln964_fu_618    |    0    |    0    |    2    |
|    xor   |     xor_ln369_fu_673    |    0    |    0    |    2    |
|          |    xor_ln832_fu_2148    |    0    |    0    |    2    |
|          |    xor_ln657_fu_2209    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    or_ln407_3_fu_709    |    0    |    0    |    2    |
|    or    |     or_ln407_fu_2158    |    0    |    0    |    2    |
|          |    or_ln407_1_fu_2170   |    0    |    0    |    2    |
|          |    or_ln407_2_fu_2183   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |       grp_fu_2246       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  base_read_read_fu_390  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_14_fu_568   |    0    |    0    |    0    |
|          |    p_Result_s_fu_636    |    0    |    0    |    0    |
|          |       tmp_6_fu_772      |    0    |    0    |    0    |
| bitselect|   p_Result_16_fu_1605   |    0    |    0    |    0    |
|          |    p_Result_7_fu_1647   |    0    |    0    |    0    |
|          |      tmp_16_fu_2026     |    0    |    0    |    0    |
|          |      tmp_18_fu_2062     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     p_Repl2_3_fu_576    |    0    |    0    |    0    |
|          |     index0_V_fu_644     |    0    |    0    |    0    |
|          |         a_fu_758        |    0    |    0    |    0    |
|          |       z2_V_fu_856       |    0    |    0    |    0    |
|          |        a_1_fu_866       |    0    |    0    |    0    |
|          |       tmp_4_fu_876      |    0    |    0    |    0    |
|          |        a_2_fu_944       |    0    |    0    |    0    |
|          |       z4_V_fu_1026      |    0    |    0    |    0    |
|          |      tmp_8_fu_1036      |    0    |    0    |    0    |
|          |      tmp_9_fu_1046      |    0    |    0    |    0    |
|          |       z5_V_fu_1114      |    0    |    0    |    0    |
|          |      tmp_s_fu_1124      |    0    |    0    |    0    |
|          |      tmp_2_fu_1134      |    0    |    0    |    0    |
|          |       z6_V_fu_1202      |    0    |    0    |    0    |
|          |      tmp_5_fu_1212      |    0    |    0    |    0    |
|          |      tmp_7_fu_1222      |    0    |    0    |    0    |
|          |       z7_V_fu_1290      |    0    |    0    |    0    |
|          |      tmp_10_fu_1300     |    0    |    0    |    0    |
|          |      tmp_11_fu_1310     |    0    |    0    |    0    |
|partselect|      tmp_12_fu_1406     |    0    |    0    |    0    |
|          |      tmp_13_fu_1416     |    0    |    0    |    0    |
|          |     rhs_V_s_fu_1526     |    0    |    0    |    0    |
|          |    trunc_ln1_fu_1557    |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_1595   |    0    |    0    |    0    |
|          |    trunc_ln2_fu_1617    |    0    |    0    |    0    |
|          |  p_Result_cast_fu_1638  |    0    |    0    |    0    |
|          |  trunc_ln657_1_fu_1694  |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_1709   |    0    |    0    |    0    |
|          |        Z2_fu_1719       |    0    |    0    |    0    |
|          |        Z3_fu_1729       |    0    |    0    |    0    |
|          |     Z4_ind_V_fu_1743    |    0    |    0    |    0    |
|          |      f_Z4_V_fu_1767     |    0    |    0    |    0    |
|          |  trunc_ln657_s_fu_1813  |    0    |    0    |    0    |
|          |      tmp_14_fu_1849     |    0    |    0    |    0    |
|          |  trunc_ln657_2_fu_1897  |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_1927  |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_1937   |    0    |    0    |    0    |
|          |      tmp_17_fu_2046     |    0    |    0    |    0    |
|          |       tmp_fu_2083       |    0    |    0    |    0    |
|          |      tmp_1_fu_2093      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     p_Repl2_s_fu_586    |    0    |    0    |    0    |
|          |    trunc_ln657_fu_768   |    0    |    0    |    0    |
|          |   trunc_ln657_3_fu_954  |    0    |    0    |    0    |
|   trunc  |   trunc_ln805_fu_1654   |    0    |    0    |    0    |
|          |        Z4_fu_1739       |    0    |    0    |    0    |
|          |   trunc_ln1146_fu_1980  |    0    |    0    |    0    |
|          |  trunc_ln1146_2_fu_1996 |    0    |    0    |    0    |
|          |   trunc_ln170_fu_2111   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln509_fu_590    |    0    |    0    |    0    |
|          |    zext_ln492_fu_668    |    0    |    0    |    0    |
|          |   zext_ln1287_1_fu_737  |    0    |    0    |    0    |
|          |    zext_ln682_fu_748    |    0    |    0    |    0    |
|          |    zext_ln1287_fu_805   |    0    |    0    |    0    |
|          |    zext_ln1146_fu_823   |    0    |    0    |    0    |
|          |    zext_ln1070_fu_833   |    0    |    0    |    0    |
|          |   zext_ln1072_1_fu_836  |    0    |    0    |    0    |
|          |    zext_ln1147_fu_846   |    0    |    0    |    0    |
|          |   zext_ln1146_1_fu_900  |    0    |    0    |    0    |
|          |    zext_ln657_fu_904    |    0    |    0    |    0    |
|          |   zext_ln1070_1_fu_914  |    0    |    0    |    0    |
|          |   zext_ln1072_2_fu_917  |    0    |    0    |    0    |
|          |   zext_ln1147_1_fu_934  |    0    |    0    |    0    |
|          |   zext_ln1146_2_fu_981  |    0    |    0    |    0    |
|          |   zext_ln657_1_fu_985   |    0    |    0    |    0    |
|          |   zext_ln1070_2_fu_995  |    0    |    0    |    0    |
|          |   zext_ln1072_3_fu_998  |    0    |    0    |    0    |
|          |  zext_ln1147_2_fu_1016  |    0    |    0    |    0    |
|          |  zext_ln1146_3_fu_1070  |    0    |    0    |    0    |
|          |   zext_ln657_2_fu_1074  |    0    |    0    |    0    |
|          |  zext_ln1070_4_fu_1084  |    0    |    0    |    0    |
|          |  zext_ln1072_4_fu_1087  |    0    |    0    |    0    |
|          |  zext_ln1147_3_fu_1104  |    0    |    0    |    0    |
|          |  zext_ln1146_4_fu_1158  |    0    |    0    |    0    |
|          |   zext_ln657_3_fu_1162  |    0    |    0    |    0    |
|          |  zext_ln1070_5_fu_1172  |    0    |    0    |    0    |
|          |  zext_ln1072_5_fu_1175  |    0    |    0    |    0    |
|          |  zext_ln1147_4_fu_1192  |    0    |    0    |    0    |
|          |  zext_ln1146_5_fu_1246  |    0    |    0    |    0    |
|          |   zext_ln657_4_fu_1250  |    0    |    0    |    0    |
|          |  zext_ln1070_6_fu_1260  |    0    |    0    |    0    |
|          |  zext_ln1072_6_fu_1263  |    0    |    0    |    0    |
|          |  zext_ln1147_5_fu_1280  |    0    |    0    |    0    |
|          |   zext_ln492_1_fu_1320  |    0    |    0    |    0    |
|          |   zext_ln492_6_fu_1324  |    0    |    0    |    0    |
|          |   zext_ln492_7_fu_1328  |    0    |    0    |    0    |
|          |   zext_ln492_8_fu_1332  |    0    |    0    |    0    |
|          |   zext_ln492_9_fu_1336  |    0    |    0    |    0    |
|   zext   |  zext_ln492_10_fu_1340  |    0    |    0    |    0    |
|          |  zext_ln1146_6_fu_1358  |    0    |    0    |    0    |
|          |   zext_ln657_5_fu_1362  |    0    |    0    |    0    |
|          |  zext_ln1070_7_fu_1372  |    0    |    0    |    0    |
|          |  zext_ln1072_7_fu_1375  |    0    |    0    |    0    |
|          |  zext_ln1147_6_fu_1392  |    0    |    0    |    0    |
|          |  zext_ln492_11_fu_1402  |    0    |    0    |    0    |
|          |    zext_ln223_fu_1435   |    0    |    0    |    0    |
|          |   zext_ln223_1_fu_1439  |    0    |    0    |    0    |
|          |   zext_ln223_2_fu_1443  |    0    |    0    |    0    |
|          |   zext_ln223_3_fu_1447  |    0    |    0    |    0    |
|          |   zext_ln223_4_fu_1451  |    0    |    0    |    0    |
|          |   zext_ln223_5_fu_1455  |    0    |    0    |    0    |
|          |   zext_ln223_6_fu_1459  |    0    |    0    |    0    |
|          |   zext_ln657_6_fu_1475  |    0    |    0    |    0    |
|          |   zext_ln657_7_fu_1497  |    0    |    0    |    0    |
|          |   zext_ln657_8_fu_1507  |    0    |    0    |    0    |
|          |  zext_ln1072_12_fu_1517 |    0    |    0    |    0    |
|          |  zext_ln1147_7_fu_1543  |    0    |    0    |    0    |
|          |  zext_ln1147_8_fu_1547  |    0    |    0    |    0    |
|          |   zext_ln492_3_fu_1753  |    0    |    0    |    0    |
|          |   zext_ln492_4_fu_1758  |    0    |    0    |    0    |
|          |   zext_ln492_2_fu_1763  |    0    |    0    |    0    |
|          |   zext_ln657_9_fu_1777  |    0    |    0    |    0    |
|          |  zext_ln657_10_fu_1780  |    0    |    0    |    0    |
|          |  zext_ln1072_8_fu_1799  |    0    |    0    |    0    |
|          |  zext_ln1072_9_fu_1803  |    0    |    0    |    0    |
|          |  zext_ln657_11_fu_1823  |    0    |    0    |    0    |
|          |   zext_ln492_5_fu_1833  |    0    |    0    |    0    |
|          |  zext_ln1146_7_fu_1837  |    0    |    0    |    0    |
|          |  zext_ln657_12_fu_1840  |    0    |    0    |    0    |
|          |  zext_ln1072_10_fu_1868 |    0    |    0    |    0    |
|          |  zext_ln1072_11_fu_1872 |    0    |    0    |    0    |
|          |  zext_ln1146_8_fu_1893  |    0    |    0    |    0    |
|          |  zext_ln657_13_fu_1907  |    0    |    0    |    0    |
|          |  zext_ln657_14_fu_1917  |    0    |    0    |    0    |
|          |  zext_ln1070_3_fu_1952  |    0    |    0    |    0    |
|          |   zext_ln1072_fu_1955   |    0    |    0    |    0    |
|          |  zext_ln1146_9_fu_1972  |    0    |    0    |    0    |
|          |  zext_ln1146_10_fu_1976 |    0    |    0    |    0    |
|          |  zext_ln1146_11_fu_1992 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_15_fu_721   |    0    |    0    |    0    |
|          |      b_frac_fu_730      |    0    |    0    |    0    |
|          |       z1_V_fu_780       |    0    |    0    |    0    |
|          |        sf_fu_787        |    0    |    0    |    0    |
|          |       tmp_3_fu_796      |    0    |    0    |    0    |
|          |      lhs_V_1_fu_816     |    0    |    0    |    0    |
|          |       eZ_V_fu_886       |    0    |    0    |    0    |
|          |      lhs_V_3_fu_893     |    0    |    0    |    0    |
|          |      rhs_V_2_fu_926     |    0    |    0    |    0    |
|          |       z3_V_fu_958       |    0    |    0    |    0    |
|          |      eZ_V_1_fu_965      |    0    |    0    |    0    |
|          |      lhs_V_5_fu_974     |    0    |    0    |    0    |
|          |     rhs_V_4_fu_1008     |    0    |    0    |    0    |
|          |      eZ_V_2_fu_1056     |    0    |    0    |    0    |
|          |     lhs_V_7_fu_1063     |    0    |    0    |    0    |
|          |     rhs_V_6_fu_1096     |    0    |    0    |    0    |
|          |      eZ_V_3_fu_1144     |    0    |    0    |    0    |
|bitconcatenate|     lhs_V_9_fu_1151     |    0    |    0    |    0    |
|          |     rhs_V_8_fu_1184     |    0    |    0    |    0    |
|          |      eZ_V_4_fu_1232     |    0    |    0    |    0    |
|          |     lhs_V_11_fu_1239    |    0    |    0    |    0    |
|          |     rhs_V_10_fu_1272    |    0    |    0    |    0    |
|          |      eZ_V_5_fu_1344     |    0    |    0    |    0    |
|          |     lhs_V_13_fu_1351    |    0    |    0    |    0    |
|          |     rhs_V_12_fu_1384    |    0    |    0    |    0    |
|          |      lhs_V_fu_1536      |    0    |    0    |    0    |
|          |     lhs_V_15_fu_1567    |    0    |    0    |    0    |
|          |     rhs_V_13_fu_1627    |    0    |    0    |    0    |
|          |     ret_V_34_fu_1790    |    0    |    0    |    0    |
|          |   exp_Z2_m_1_V_fu_1859  |    0    |    0    |    0    |
|          |     lhs_V_18_fu_1882    |    0    |    0    |    0    |
|          |     lhs_V_20_fu_1964    |    0    |    0    |    0    |
|          |    trunc_ln3_fu_1984    |    0    |    0    |    0    |
|          |  trunc_ln1146_1_fu_2000 |    0    |    0    |    0    |
|          |   p_Result_13_fu_2121   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln657_fu_1426   |    0    |    0    |    0    |
|          |   sext_ln1146_fu_1575   |    0    |    0    |    0    |
|   sext   |  sext_ln1146_1_fu_1585  |    0    |    0    |    0    |
|          |   sext_ln1070_fu_1613   |    0    |    0    |    0    |
|          |  sext_ln1146_2_fu_1634  |    0    |    0    |    0    |
|          |   sext_ln1072_fu_1685   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    65   |    0    |   5667  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------------------------------------------------+--------+
|                                                                                                                           |   FF   |
+---------------------------------------------------------------------------------------------------------------------------+--------+
|                                                        Z2_reg_2531                                                        |    8   |
|                                                        Z3_reg_2538                                                        |    8   |
|                                                        Z4_reg_2543                                                        |   35   |
|                                                        a_1_reg_2348                                                       |    6   |
|                                                        a_2_reg_2365                                                       |    6   |
|                                                         a_reg_2326                                                        |    4   |
|                                                    add_ln657_7_reg_2568                                                   |   36   |
|                                                    and_ln407_1_reg_2307                                                   |    1   |
|                                                      b_exp_2_reg_2292                                                     |   12   |
|                                                   exp_Z1P_m_1_V_reg_2583                                                  |   50   |
|                                                     exp_Z1_V_reg_2578                                                     |   58   |
|                                                    exp_Z1_hi_V_reg_2588                                                   |   50   |
|                                                   icmp_ln828_1_reg_2281                                                   |    1   |
|                                                    icmp_ln828_reg_2263                                                    |    1   |
|                                                    icmp_ln844_reg_2593                                                    |    1   |
|                                                    icmp_ln848_reg_2598                                                    |    1   |
|                                                    m_diff_hi_V_reg_2526                                                   |    8   |
|                                                     mul_ln682_reg_2319                                                    |   54   |
|                                                     p_Repl2_s_reg_2257                                                    |   52   |
|                                                    p_Result_16_reg_2499                                                   |    1   |
|                                                    p_Result_s_reg_2287                                                    |    1   |
|pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr_reg_2444|    6   |
|                   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_reg_2302                   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_reg_2459   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr_reg_2464   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr_reg_2469   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr_reg_2474   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr_reg_2479   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_2449    |    4   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_reg_2454    |    6   |
|         pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2558        |    8   |
|          pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2573         |    8   |
|         pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_2553        |    8   |
|          pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2548         |    8   |
|                                                      r_exp_V_reg_2519                                                     |   13   |
|                                                     ret_V_17_reg_2494                                                     |   120  |
|                                                     ret_V_34_reg_2563                                                     |   43   |
|                                                      ret_V_5_reg_2359                                                     |   82   |
|                                                     sel_tmp13_reg_2313                                                    |    1   |
|                                                   select_ln657_reg_2603                                                   |   64   |
|                                                    sext_ln1070_reg_2504                                                   |   31   |
|                                                   sext_ln1146_2_reg_2514                                                  |   31   |
|                                                      tmp_10_reg_2433                                                      |   71   |
|                                                      tmp_11_reg_2438                                                      |    6   |
|                                                      tmp_12_reg_2484                                                      |   72   |
|                                                      tmp_13_reg_2489                                                      |   40   |
|                                                       tmp_2_reg_2404                                                      |    6   |
|                                                       tmp_4_reg_2354                                                      |   67   |
|                                                       tmp_5_reg_2416                                                      |   76   |
|                                                       tmp_6_reg_2337                                                      |    1   |
|                                                       tmp_7_reg_2421                                                      |    6   |
|                                                       tmp_8_reg_2382                                                      |   86   |
|                                                       tmp_9_reg_2387                                                      |    6   |
|                                                       tmp_s_reg_2399                                                      |   81   |
|                                                     trunc_ln2_reg_2509                                                    |   59   |
|                                                   trunc_ln657_3_reg_2371                                                  |   76   |
|                                                    trunc_ln657_reg_2332                                                   |   50   |
|                                                      x_is_1_reg_2268                                                      |    1   |
|                                                      x_is_p1_reg_2275                                                     |    1   |
|                                                       z2_V_reg_2342                                                       |   73   |
|                                                       z4_V_reg_2376                                                       |   92   |
|                                                       z5_V_reg_2393                                                       |   87   |
|                                                       z6_V_reg_2410                                                       |   82   |
|                                                       z7_V_reg_2427                                                       |   77   |
|                                                    zext_ln492_reg_2297                                                    |   64   |
+---------------------------------------------------------------------------------------------------------------------------+--------+
|                                                           Total                                                           |  2043  |
+---------------------------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_403 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_416 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_429 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_442 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_455 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_468 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_481 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_494 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_507 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_520 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_520 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_545 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_558 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_2246    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_2246    |  p1  |   2  |  31  |   62   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   246  ||  9.045  ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   65   |    -   |    0   |  5667  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   135  |
|  Register |    -   |    -   |  2043  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   65   |    9   |  2043  |  5802  |
+-----------+--------+--------+--------+--------+
