INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uzivatel/Documents/github/DE1_project/DE1_project_top_simulation/DE1_project.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uzivatel/Documents/github/DE1_project/DE1_project_top_simulation/DE1_project.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
