EESchema Schematic File Version 4
LIBS:ZaltTtlVga-cache
EELAYER 29 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title "Zalt TTL VGA"
Date "2020-02-09"
Rev "0.1"
Comp "Canned Bytes"
Comment1 "640x480 @60Hz"
Comment2 "512x384 + border"
Comment3 "Video Memory"
Comment4 ""
$EndDescr
$Sheet
S 3250 1500 1050 1250
U 5E451FD0
F0 "Line Counters" 50
F1 "LineCounters.sch" 50
F2 "AddressStrobe" O R 4300 1750 50 
F3 "AddressClear" O R 4300 1850 50 
F4 "~AddressEnable" O R 4300 1950 50 
$EndSheet
$Sheet
S 5100 1500 1300 1250
U 5E4A1CB2
F0 "Video Memory" 50
F1 "Memory.sch" 50
F2 "AddressStrobe" I L 5100 1750 50 
F3 "AddressClear" I L 5100 1850 50 
F4 "~AddressEnable" I L 5100 1950 50 
F5 "BusAddress" I L 5100 2300 50 
F6 "BusData" I L 5100 2400 50 
F7 "BusControl" I L 5100 2500 50 
F8 "PixelData" I R 6400 1750 50 
$EndSheet
Wire Wire Line
	4300 1750 5100 1750
Wire Wire Line
	4300 1850 5100 1850
Wire Wire Line
	4300 1950 5100 1950
$Sheet
S 6900 1500 1100 1250
U 5E4F03C9
F0 "Pixel Output" 50
F1 "PixelOutput.sch" 50
F2 "PixelData" I L 6900 1750 50 
$EndSheet
Wire Bus Line
	6400 1750 6900 1750
$EndSCHEMATC
