<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset="utf-8" />

<title>TriCore TC1793 (STM)</title>
<style type="text/css">
.url { text-decoration:none; }
td   { vertical-align:top; }
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>STM</h2>

<h2><tt>#include &lt;tc1793/stm.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#STM_CLC">STM_CLC</a></td>
<td>STM Clock Control Register</td>
<td>0xF0000200</td>
<td><a class="url" href="types/s.html#STM_CLC_t">STM_CLC_t</a></td>
<td>0x00000200</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_ID">STM_ID</a></td>
<td>STM Module Identification Register</td>
<td>0xF0000208</td>
<td><a class="url" href="types/s.html#STM_ID_t">STM_ID_t</a></td>
<td>0x0000C0XX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_TIM0">STM_TIM0</a></td>
<td>STM Timer Register 0</td>
<td>0xF0000210</td>
<td><a class="url" href="types/s.html#STM_TIM0_t">STM_TIM0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_TIM1">STM_TIM1</a></td>
<td>STM Timer Register 1</td>
<td>0xF0000214</td>
<td><a class="url" href="types/s.html#STM_TIM1_t">STM_TIM1_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_TIM2">STM_TIM2</a></td>
<td>STM Timer Register 2</td>
<td>0xF0000218</td>
<td><a class="url" href="types/s.html#STM_TIM2_t">STM_TIM2_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_TIM3">STM_TIM3</a></td>
<td>STM Timer Register 3</td>
<td>0xF000021C</td>
<td><a class="url" href="types/s.html#STM_TIM3_t">STM_TIM3_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_TIM4">STM_TIM4</a></td>
<td>STM Timer Register 4</td>
<td>0xF0000220</td>
<td><a class="url" href="types/s.html#STM_TIM4_t">STM_TIM4_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_TIM5">STM_TIM5</a></td>
<td>STM Timer Register 5</td>
<td>0xF0000224</td>
<td><a class="url" href="types/s.html#STM_TIM5_t">STM_TIM5_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_TIM6">STM_TIM6</a></td>
<td>STM Timer Register 6</td>
<td>0xF0000228</td>
<td><a class="url" href="types/s.html#STM_TIM6_t">STM_TIM6_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_CAP">STM_CAP</a></td>
<td>STM Timer Capture Register</td>
<td>0xF000022C</td>
<td><a class="url" href="types/s.html#STM_CAP_t">STM_CAP_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_CMP0">STM_CMP0</a></td>
<td>STM Compare Register 0</td>
<td>0xF0000230</td>
<td><a class="url" href="types/s.html#STM_CMPm_t">STM_CMPm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_CMP1">STM_CMP1</a></td>
<td>STM Compare Register 1</td>
<td>0xF0000234</td>
<td><a class="url" href="types/s.html#STM_CMPm_t">STM_CMPm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_CMCON">STM_CMCON</a></td>
<td>STM Compare Match Control Register</td>
<td>0xF0000238</td>
<td><a class="url" href="types/s.html#STM_CMCON_t">STM_CMCON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_ICR">STM_ICR</a></td>
<td>STM Interrupt Control Register</td>
<td>0xF000023C</td>
<td><a class="url" href="types/s.html#STM_ICR_t">STM_ICR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_ISRR">STM_ISRR</a></td>
<td>STM Interrupt Set/Reset Register</td>
<td>0xF0000240</td>
<td><a class="url" href="types/s.html#STM_ISRR_t">STM_ISRR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_SRC1">STM_SRC1</a></td>
<td>STM Service Request Control Register 1</td>
<td>0xF00002F8</td>
<td><a class="url" href="types/s.html#STM_SRCm_t">STM_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#STM_SRC0">STM_SRC0</a></td>
<td>STM Service Request Control Register 0</td>
<td>0xF00002FC</td>
<td><a class="url" href="types/s.html#STM_SRCm_t">STM_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_CAP_t">STM_CAP_t</a></td>
<td><a class="url" href="stm.html#STM_CAP">STM_CAP</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_CLC_t">STM_CLC_t</a></td>
<td><a class="url" href="stm.html#STM_CLC">STM_CLC</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_CMCON_t">STM_CMCON_t</a></td>
<td><a class="url" href="stm.html#STM_CMCON">STM_CMCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_CMPm_t">STM_CMPm_t</a></td>
<td><a class="url" href="stm.html#STM_CMP0">STM_CMP0</a>,       
<a class="url" href="stm.html#STM_CMP1">STM_CMP1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_ICR_t">STM_ICR_t</a></td>
<td><a class="url" href="stm.html#STM_ICR">STM_ICR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_ID_t">STM_ID_t</a></td>
<td><a class="url" href="stm.html#STM_ID">STM_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_ISRR_t">STM_ISRR_t</a></td>
<td><a class="url" href="stm.html#STM_ISRR">STM_ISRR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_SRCm_t">STM_SRCm_t</a></td>
<td><a class="url" href="stm.html#STM_SRC1">STM_SRC1</a>,       
<a class="url" href="stm.html#STM_SRC0">STM_SRC0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_TIM0_t">STM_TIM0_t</a></td>
<td><a class="url" href="stm.html#STM_TIM0">STM_TIM0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_TIM1_t">STM_TIM1_t</a></td>
<td><a class="url" href="stm.html#STM_TIM1">STM_TIM1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_TIM2_t">STM_TIM2_t</a></td>
<td><a class="url" href="stm.html#STM_TIM2">STM_TIM2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_TIM3_t">STM_TIM3_t</a></td>
<td><a class="url" href="stm.html#STM_TIM3">STM_TIM3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_TIM4_t">STM_TIM4_t</a></td>
<td><a class="url" href="stm.html#STM_TIM4">STM_TIM4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_TIM5_t">STM_TIM5_t</a></td>
<td><a class="url" href="stm.html#STM_TIM5">STM_TIM5</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#STM_TIM6_t">STM_TIM6_t</a></td>
<td><a class="url" href="stm.html#STM_TIM6">STM_TIM6</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="STM_CLC">&nbsp;</a>
<h3>STM_CLC</h3>
<h3>"STM Clock Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>STM_CLC_ADDR = 0xF0000200</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_CLC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000200</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_CLC_t">STM_CLC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_CLC.bits</b>&nbsp;&quot;STM Clock Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_CLC_MASK = <tt>0x0000073f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_CLC_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_CLC_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DISR</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Module Disable Request Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No disable requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Disable requested</td></tr>
</table>
</td>
</tr>
<tr>
<td>DISS</td>
<td>1</td>
<td>1 - 1</td>
<td>r</td>
<td><tt>0x00000002</tt></td>
<td>Module Disable Status Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>STM module is enabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>STM module is disabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SPEN</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Module Suspend Enable for OCDS
</td>
</tr>
<tr>
<td>EDIS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Sleep Mode Enable Control
</td>
</tr>
<tr>
<td>SBWE</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Module Suspend Bit Write Enable for OCDS
</td>
</tr>
<tr>
<td>FSOE</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Fast Switch Off Enable
</td>
</tr>
<tr>
<td>RMC</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Clock Divider in Run Mode
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>No clock signal fSTM generated</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Clock signal fSTM = fSYS selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Clock signal fSTM / 2 selected (default after reset)</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Clock signal fSTM / 3 selected</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Clock signal fSTM / 7 selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000072f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000073d</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_ID">&nbsp;</a>
<h3>STM_ID</h3>
<h3>"STM Module Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>STM_ID_ADDR = 0xF0000208</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000C0XX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_ID_t">STM_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_ID.bits</b>&nbsp;&quot;STM Module Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_ID_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_ID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_ID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MODREV</td>
<td>8</td>
<td>0 - 7</td>
<td>r</td>
<td><tt>0x000000ff</tt></td>
<td>Module Revision Number
</td>
</tr>
<tr>
<td>MODTYPE</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Module Type
</td>
</tr>
<tr>
<td>MODNUM</td>
<td>16</td>
<td>16 - 31</td>
<td>r</td>
<td><tt>0xffff0000</tt></td>
<td>Module Number Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_TIM0">&nbsp;</a>
<h3>STM_TIM0</h3>
<h3>"STM Timer Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>STM_TIM0_ADDR = 0xF0000210</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_TIM0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_TIM0_t">STM_TIM0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_TIM0.bits</b>&nbsp;&quot;STM Timer Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_TIM0_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_TIM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_TIM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STM_31_0</td>
<td>32</td>
<td>0 - 31</td>
<td>r</td>
<td><tt>0xffffffff</tt></td>
<td>System Timer Bits [31:0]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_TIM1">&nbsp;</a>
<h3>STM_TIM1</h3>
<h3>"STM Timer Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>STM_TIM1_ADDR = 0xF0000214</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_TIM1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_TIM1_t">STM_TIM1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_TIM1.bits</b>&nbsp;&quot;STM Timer Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_TIM1_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_TIM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_TIM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STM_35_4</td>
<td>32</td>
<td>0 - 31</td>
<td>r</td>
<td><tt>0xffffffff</tt></td>
<td>System Timer Bits [35:4]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_TIM2">&nbsp;</a>
<h3>STM_TIM2</h3>
<h3>"STM Timer Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>STM_TIM2_ADDR = 0xF0000218</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_TIM2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_TIM2_t">STM_TIM2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_TIM2.bits</b>&nbsp;&quot;STM Timer Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_TIM2_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_TIM2_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_TIM2_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STM_39_8</td>
<td>32</td>
<td>0 - 31</td>
<td>r</td>
<td><tt>0xffffffff</tt></td>
<td>System Timer Bits [39:8]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_TIM3">&nbsp;</a>
<h3>STM_TIM3</h3>
<h3>"STM Timer Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>STM_TIM3_ADDR = 0xF000021C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_TIM3_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_TIM3_t">STM_TIM3_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_TIM3.bits</b>&nbsp;&quot;STM Timer Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_TIM3_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_TIM3_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_TIM3_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STM_43_12</td>
<td>32</td>
<td>0 - 31</td>
<td>r</td>
<td><tt>0xffffffff</tt></td>
<td>System Timer Bits [43:12]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_TIM4">&nbsp;</a>
<h3>STM_TIM4</h3>
<h3>"STM Timer Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>STM_TIM4_ADDR = 0xF0000220</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_TIM4_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_TIM4_t">STM_TIM4_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_TIM4.bits</b>&nbsp;&quot;STM Timer Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_TIM4_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_TIM4_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_TIM4_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STM_47_16</td>
<td>32</td>
<td>0 - 31</td>
<td>r</td>
<td><tt>0xffffffff</tt></td>
<td>System Timer Bits [47:16]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_TIM5">&nbsp;</a>
<h3>STM_TIM5</h3>
<h3>"STM Timer Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>STM_TIM5_ADDR = 0xF0000224</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_TIM5_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_TIM5_t">STM_TIM5_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_TIM5.bits</b>&nbsp;&quot;STM Timer Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_TIM5_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_TIM5_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_TIM5_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STM_51_20</td>
<td>32</td>
<td>0 - 31</td>
<td>r</td>
<td><tt>0xffffffff</tt></td>
<td>System Timer Bits [51:20]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_TIM6">&nbsp;</a>
<h3>STM_TIM6</h3>
<h3>"STM Timer Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>STM_TIM6_ADDR = 0xF0000228</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_TIM6_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_TIM6_t">STM_TIM6_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_TIM6.bits</b>&nbsp;&quot;STM Timer Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_TIM6_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_TIM6_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_TIM6_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STM_55_32</td>
<td>24</td>
<td>0 - 23</td>
<td>r</td>
<td><tt>0x00ffffff</tt></td>
<td>System Timer Bits [55:32]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_CAP">&nbsp;</a>
<h3>STM_CAP</h3>
<h3>"STM Timer Capture Register"</h3>

<table>
<tr><td>Address</td><td><tt>STM_CAP_ADDR = 0xF000022C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_CAP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_CAP_t">STM_CAP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_CAP.bits</b>&nbsp;&quot;STM Timer Capture Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_CAP_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_CAP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_CAP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STM_55_32</td>
<td>24</td>
<td>0 - 23</td>
<td>r</td>
<td><tt>0x00ffffff</tt></td>
<td>Captured System Timer Bits [55:32]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_CMP0">&nbsp;</a>
<h3>STM_CMP0</h3>
<h3>"STM Compare Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>STM_CMP0_ADDR = 0xF0000230</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_CMPm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_CMPm_t">STM_CMPm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_CMP0.bits</b>&nbsp;&quot;STM Compare Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_CMPm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_CMPm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_CMPm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CMPVAL</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Compare Value of Compare Register x
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_CMP1">&nbsp;</a>
<h3>STM_CMP1</h3>
<h3>"STM Compare Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>STM_CMP1_ADDR = 0xF0000234</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_CMPm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_CMPm_t">STM_CMPm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_CMP1.bits</b>&nbsp;&quot;STM Compare Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_CMPm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_CMPm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_CMPm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CMPVAL</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Compare Value of Compare Register x
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_CMCON">&nbsp;</a>
<h3>STM_CMCON</h3>
<h3>"STM Compare Match Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>STM_CMCON_ADDR = 0xF0000238</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_CMCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_CMCON_t">STM_CMCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_CMCON.bits</b>&nbsp;&quot;STM Compare Match Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_CMCON_MASK = <tt>0x1f1f1f1f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_CMCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_CMCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MSIZE0</td>
<td>5</td>
<td>0 - 4</td>
<td>rw</td>
<td><tt>0x0000001f</tt></td>
<td>Compare Register Size for CMP0
<table class="valdesc">
<tr><td>00000</td><td>&nbsp;</td><td>CMP0[0] used for compare operation</td></tr>
<tr><td>00001</td><td>&nbsp;</td><td>CMP0[1:0] used for compare operation</td></tr>
<tr><td>11110</td><td>&nbsp;</td><td>CMP0[30:0] used for compare operation</td></tr>
<tr><td>11111</td><td>&nbsp;</td><td>CMP0[31:0] used for compare operation</td></tr>
</table>
</td>
</tr>
<tr>
<td>MSTART0</td>
<td>5</td>
<td>8 - 12</td>
<td>rw</td>
<td><tt>0x00001f00</tt></td>
<td>Start Bit Location for CMP0
<table class="valdesc">
<tr><td>00000</td><td>&nbsp;</td><td>STM[0] is the lowest bit number</td></tr>
<tr><td>00001</td><td>&nbsp;</td><td>STM[1] is the lowest bit number</td></tr>
<tr><td>10111</td><td>&nbsp;</td><td>STM[23] is the lowest bit number</td></tr>
<tr><td>11000</td><td>&nbsp;</td><td>STM[24] is the lowest bit number</td></tr>
</table>
</td>
</tr>
<tr>
<td>MSIZE1</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Compare Register Size for CMP1
<table class="valdesc">
<tr><td>00000</td><td>&nbsp;</td><td>CMP1[0] used for compare operation</td></tr>
<tr><td>00001</td><td>&nbsp;</td><td>CMP1[1:0] used for compare operation</td></tr>
<tr><td>11110</td><td>&nbsp;</td><td>CMP1[30:0] used for compare operation</td></tr>
<tr><td>11111</td><td>&nbsp;</td><td>CMP1[31:0] used for compare operation</td></tr>
</table>
</td>
</tr>
<tr>
<td>MSTART1</td>
<td>5</td>
<td>24 - 28</td>
<td>rw</td>
<td><tt>0x1f000000</tt></td>
<td>Start Bit Location for CMP1
<table class="valdesc">
<tr><td>00000</td><td>&nbsp;</td><td>STM[0] is the lowest bit number</td></tr>
<tr><td>00001</td><td>&nbsp;</td><td>STM[1] is the lowest bit number</td></tr>
<tr><td>10111</td><td>&nbsp;</td><td>STM[23] is the lowest bit number</td></tr>
<tr><td>11000</td><td>&nbsp;</td><td>STM[24] is the lowest bit number</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x1f1f1f1f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x1f1f1f1f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_ICR">&nbsp;</a>
<h3>STM_ICR</h3>
<h3>"STM Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>STM_ICR_ADDR = 0xF000023C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_ICR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_ICR_t">STM_ICR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_ICR.bits</b>&nbsp;&quot;STM Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_ICR_MASK = <tt>0x00000077</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_ICR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_ICR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CMP0EN</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Compare Register CMP0 Interrupt Enable Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt on compare match with CMP0 disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt on compare match with CMP0 enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMP0IR</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Compare Register CMP0 Interrupt Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A compare match interrupt has not been detected since the bit has been cleared for the last time.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A compare match interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMP0OS</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Compare Register CMP0 Interrupt Output Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt output STMIR0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt output STMIR1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMP1EN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Register CMP1 Interrupt Enable Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt on compare match with CMP1 disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt on compare match with CMP1 enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMP1IR</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Compare Register CMP1 Interrupt Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A compare match interrupt has not been detected since the bit has been cleared for the last time.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A compare match interrupt has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMP1OS</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Compare Register CMP1 Interrupt Output Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt output STMIR0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt output STMIR1 selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000077</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000055</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000022</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_ISRR">&nbsp;</a>
<h3>STM_ISRR</h3>
<h3>"STM Interrupt Set/Reset Register"</h3>

<table>
<tr><td>Address</td><td><tt>STM_ISRR_ADDR = 0xF0000240</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_ISRR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_ISRR_t">STM_ISRR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_ISRR.bits</b>&nbsp;&quot;STM Interrupt Set/Reset Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_ISRR_MASK = <tt>0x0000000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_ISRR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_ISRR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CMP0IRR</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Reset Compare Register CMP0 Interrupt Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit ICR.CMP0IR is not changed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit ICR.CMP0IR is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMP0IRS</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Set Compare Register CMP0 Interrupt Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit ICR.CMP0IR is not changed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit ICR.CMP0IR is set. The state of bit CMP0IRR is "don't care" in this case.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMP1IRR</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Reset Compare Register CMP1 Interrupt Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit ICR.CMP1IR is not changed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit ICR.CMP1IR is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMP1IRS</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Compare Register CMP1 Interrupt Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit ICR.CMP1IR is not changed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit ICR.CMP1IR is set. The state of bit CMP1IRR is "don't care" in this case.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000000f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_SRC1">&nbsp;</a>
<h3>STM_SRC1</h3>
<h3>"STM Service Request Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>STM_SRC1_ADDR = 0xF00002F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_SRCm_t">STM_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_SRC1.bits</b>&nbsp;&quot;STM Service Request Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="STM_SRC0">&nbsp;</a>
<h3>STM_SRC0</h3>
<h3>"STM Service Request Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>STM_SRC0_ADDR = 0xF00002FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>STM_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#STM_SRCm_t">STM_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>STM_SRC0.bits</b>&nbsp;&quot;STM Service Request Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>STM_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>STM_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>STM_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


