
---------- Begin Simulation Statistics ----------
final_tick                                 9613200000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62183                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885496                       # Number of bytes of host memory used
host_op_rate                                    69457                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   131.07                       # Real time elapsed on the host
host_tick_rate                               73345650                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009613                       # Number of seconds simulated
sim_ticks                                  9613200000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.556202                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  873807                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               895696                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66764                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1576254                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27774                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30603                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2829                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2101480                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  203923                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5098                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4347492                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4305453                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             61696                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                280461                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          695720                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     15008356                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.607501                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.510214                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11448569     76.28%     76.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1612956     10.75%     87.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       811101      5.40%     92.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       339090      2.26%     94.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       201534      1.34%     96.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       150867      1.01%     97.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        85448      0.57%     97.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        78330      0.52%     98.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       280461      1.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     15008356                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.359109                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.359109                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                218363                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5085                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               868317                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10068114                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 12767717                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2065142                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  62010                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 17937                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 16863                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2101480                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1612001                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2228729                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 50216                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         1108                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        9189116                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  239                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  134156                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.109299                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           12832941                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1105504                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.477928                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           15130095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.674245                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.906635                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13017067     86.03%     86.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   216703      1.43%     87.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   253424      1.67%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   260153      1.72%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   309622      2.05%     92.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   169099      1.12%     94.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   275737      1.82%     95.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    67351      0.45%     96.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   560939      3.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15130095                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      1813195                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit     26591424                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified     32207894                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull       261920                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage     261327097                       # number of prefetches that crossed the page
system.cpu.idleCycles                         4096884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                65103                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1935825                       # Number of branches executed
system.cpu.iew.exec_nop                         17908                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.495851                       # Inst execution rate
system.cpu.iew.exec_refs                      2351037                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     865329                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   70354                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1518021                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                146                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             15726                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               878490                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9813425                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1485708                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             64677                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9533711                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    180                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 20824                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  62010                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 21093                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1034                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            13183                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          304                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1924                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       120940                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        35397                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            163                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        37507                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27596                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9302158                       # num instructions consuming a value
system.cpu.iew.wb_count                       9488475                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.533690                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4964471                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.493498                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9499188                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11110441                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6917247                       # number of integer regfile writes
system.cpu.ipc                               0.423889                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.423889                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7184727     74.85%     74.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                25938      0.27%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11168      0.12%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3298      0.03%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1502735     15.66%     90.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              870352      9.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9598388                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       71523                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007452                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   24429     34.16%     34.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     34.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     959      1.34%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15410     21.55%     57.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 30722     42.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9570946                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           34213640                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9402488                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10397130                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9795371                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9598388                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 146                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          692006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1595                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             30                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       517176                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15130095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.634390                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.347223                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11353699     75.04%     75.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1221158      8.07%     83.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              963956      6.37%     89.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              680005      4.49%     93.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              469074      3.10%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              219599      1.45%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              149419      0.99%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46982      0.31%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               26203      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15130095                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.499215                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  98951                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             186349                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85987                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             90540                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             17367                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            20672                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1518021                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              878490                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6255503                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                         19226979                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   95707                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2642                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 12788405                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2260                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   231                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              16585227                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9998239                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11826139                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2058389                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  98643                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  62010                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                109189                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1110557                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         11681436                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          16395                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1122                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     57022                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            149                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            84533                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     24538626                       # The number of ROB reads
system.cpu.rob.rob_writes                    19749240                       # The number of ROB writes
system.cpu.timesIdled                          471022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83185                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3455                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15140                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           54                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1409162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2819365                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4367                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9411                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9411                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4367                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1361                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       881792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  881792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15139                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15139    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15139                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18699000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73253250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1399114                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12276                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1395867                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1020                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9714                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9714                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1395884                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3231                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1374                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1374                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4187634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        41933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4229567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    178672000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1614144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              180286144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1410204                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006188                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1410150    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     54      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1410204                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3001986429                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             31.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20461285                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2093825997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            21.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               504316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1988                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       888746                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1395050                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              504316                       # number of overall hits
system.l2.overall_hits::.cpu.data                1988                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       888746                       # number of overall hits
system.l2.overall_hits::total                 1395050                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2822                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10957                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13779                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2822                       # number of overall misses
system.l2.overall_misses::.cpu.data             10957                       # number of overall misses
system.l2.overall_misses::total                 13779                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    224626500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    900977500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1125604000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    224626500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    900977500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1125604000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           507138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       888746                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1408829                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          507138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       888746                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1408829                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.005565                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.846427                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009780                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.005565                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.846427                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009780                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79598.334515                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82228.484074                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81689.817839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79598.334515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82228.484074                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81689.817839                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13779                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13779                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    196415502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    791407500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    987823002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    196415502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    791407500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    987823002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.005565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.846427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.005565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.846427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.009780                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69601.524451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72228.484074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71690.471152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69601.524451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72228.484074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71690.471152                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12276                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12276                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1395813                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1395813                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1395813                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1395813                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   303                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9411                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9411                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    766632500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     766632500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.968808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81461.321857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81461.321857                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    672522500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    672522500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.968808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71461.321857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71461.321857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         504316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       888746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1393062                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    224626500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    224626500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       507138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       888746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1395884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.005565                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79598.334515                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79598.334515                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    196415502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    196415502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.005565                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002022                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69601.524451                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69601.524451                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    134345000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    134345000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.478490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.478490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86898.447607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86898.447607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    118885000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    118885000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.478490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.478490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76898.447607                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76898.447607                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1361                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1361                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1374                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1374                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.990539                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.990539                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1361                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1361                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     25850000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25850000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.990539                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.990539                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18993.387215                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18993.387215                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6173.035056                       # Cycle average of tags in use
system.l2.tags.total_refs                     2817949                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15057                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    187.152089                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     414.040720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1429.113971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4329.880365                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.043613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.132137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.188386                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11429                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.459076                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22569545                       # Number of tag accesses
system.l2.tags.data_accesses                 22569545                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         180544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         701248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             881792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       180544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        180544                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13778                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          18780843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72946365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91727208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     18780843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18780843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         18780843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72946365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             91727208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               29776                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13778                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13778                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    162301250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   68890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               420638750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11779.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30529.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9102                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13778                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.528302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.831549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.717404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2181     46.76%     46.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1318     28.26%     75.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          516     11.06%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          196      4.20%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          190      4.07%     94.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      1.20%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           59      1.27%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           51      1.09%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           97      2.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4664                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 881792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  881792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        91.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9613123000                       # Total gap between requests
system.mem_ctrls.avgGap                     697715.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       180544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       701248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 18780843.007531311363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 72946365.414222106338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10957                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     80286500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    340352250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28460.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31062.54                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    66.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16714740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8865120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48016500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     758465760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2488938060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1595520960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4916521140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        511.434396                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4124579750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    320840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5167780250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16671900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8834760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50358420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     758465760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2071464360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1947077760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4852872960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.813481                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5042559250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    320840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4249800750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1044905                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1044905                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1044905                       # number of overall hits
system.cpu.icache.overall_hits::total         1044905                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       567088                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         567088                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       567088                       # number of overall misses
system.cpu.icache.overall_misses::total        567088                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8737925894                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8737925894                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8737925894                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8737925894                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1611993                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1611993                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1611993                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1611993                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.351793                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.351793                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.351793                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.351793                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15408.412617                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15408.412617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15408.412617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15408.412617                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        65335                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8923                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.322089                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            744366                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks      1395867                       # number of writebacks
system.cpu.icache.writebacks::total           1395867                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        59950                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        59950                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        59950                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        59950                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       507138                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       507138                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       507138                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       888746                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1395884                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   7596830415                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7596830415                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   7596830415                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher  11067238572                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18664068987                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.314603                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.314603                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.314603                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.865937                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14979.809076                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14979.809076                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14979.809076                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12452.645156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13370.787964                       # average overall mshr miss latency
system.cpu.icache.replacements                1395867                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1044905                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1044905                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       567088                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        567088                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8737925894                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8737925894                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1611993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1611993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.351793                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.351793                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15408.412617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15408.412617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        59950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        59950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       507138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       507138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   7596830415                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7596830415                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.314603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.314603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14979.809076                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14979.809076                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       888746                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       888746                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher  11067238572                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  11067238572                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12452.645156                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12452.645156                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.998843                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2440788                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1395883                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.748562                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     6.285244                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher     9.713599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.392828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.607100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4619869                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4619869                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2236572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2236572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2237097                       # number of overall hits
system.cpu.dcache.overall_hits::total         2237097                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        78882                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          78882                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        78885                       # number of overall misses
system.cpu.dcache.overall_misses::total         78885                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5367239713                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5367239713                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5367239713                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5367239713                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2315454                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2315454                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2315982                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2315982                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034068                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034068                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034061                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034061                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68041.374623                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68041.374623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68038.787006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68038.787006                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48596                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1077                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1155                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.074459                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   179.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12276                       # number of writebacks
system.cpu.dcache.writebacks::total             12276                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        64568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        64568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        64568                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        64568                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14317                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14317                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    985532920                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    985532920                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    985830920                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    985830920                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006182                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006182                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006182                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006182                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68850.979461                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68850.979461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68857.366767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68857.366767                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1466117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1466117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    293919500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    293919500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1472298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1472298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004198                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004198                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47552.095130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47552.095130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2955                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2955                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    157228500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    157228500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48737.910725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48737.910725                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       770455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         770455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        71962                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        71962                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5049510275                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5049510275                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.085423                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.085423                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70169.120855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70169.120855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61613                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61613                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    805233482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    805233482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77807.854092                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77807.854092                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          525                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           525                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          528                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          528                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005682                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005682                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005682                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005682                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     23809938                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     23809938                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32219.131258                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32219.131258                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     23070938                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     23070938                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31219.131258                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31219.131258                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          108                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          108                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       193000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       193000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 64333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        90500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        90500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.018018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        45250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           999.591274                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2251616                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.246735                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   999.591274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          430                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4646689                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4646689                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9613200000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   9613200000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
