Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 19 14:38:35 2024
| Host         : DESKTOP-AAMUOAI running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 106
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| DPIP-2    | Warning  | Input pipelining                           | 20         |
| DPOP-3    | Warning  | PREG Output pipelining                     | 4          |
| DPOP-4    | Warning  | MREG Output pipelining                     | 12         |
| DPOR-2    | Warning  | Asynchronous load check                    | 68         |
| REQP-1774 | Warning  | RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 | 2          |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out input design_1_i/matrix_multiply_0/inst/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out input design_1_i/matrix_multiply_0/inst/p_0_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 input design_1_i/matrix_multiply_0/inst/p_0_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 input design_1_i/matrix_multiply_0/inst/p_0_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__1 input design_1_i/matrix_multiply_0/inst/p_0_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__10 input design_1_i/matrix_multiply_0/inst/p_0_out__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__2 input design_1_i/matrix_multiply_0/inst/p_0_out__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__2 input design_1_i/matrix_multiply_0/inst/p_0_out__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 input design_1_i/matrix_multiply_0/inst/p_0_out__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 input design_1_i/matrix_multiply_0/inst/p_0_out__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__4 input design_1_i/matrix_multiply_0/inst/p_0_out__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__5 input design_1_i/matrix_multiply_0/inst/p_0_out__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__5 input design_1_i/matrix_multiply_0/inst/p_0_out__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 input design_1_i/matrix_multiply_0/inst/p_0_out__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 input design_1_i/matrix_multiply_0/inst/p_0_out__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__7 input design_1_i/matrix_multiply_0/inst/p_0_out__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__8 input design_1_i/matrix_multiply_0/inst/p_0_out__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__8 input design_1_i/matrix_multiply_0/inst/p_0_out__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 input design_1_i/matrix_multiply_0/inst/p_0_out__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 input design_1_i/matrix_multiply_0/inst/p_0_out__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output design_1_i/matrix_multiply_0/inst/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output design_1_i/matrix_multiply_0/inst/p_0_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output design_1_i/matrix_multiply_0/inst/p_0_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output design_1_i/matrix_multiply_0/inst/p_0_out__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__1 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__10 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__2 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__4 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__5 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__7 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__8 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 multiplier stage design_1_i/matrix_multiply_0/inst/p_0_out__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOR-2#1 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#2 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#3 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#4 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#5 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#6 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#7 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#8 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#9 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#10 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#11 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#12 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#13 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#14 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#15 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#16 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#17 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__0 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[0][9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#18 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#19 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#20 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#21 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#22 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#23 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#24 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#25 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#26 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#27 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#28 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#29 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#30 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#31 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#32 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#33 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#34 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__3 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[1][9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#35 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#36 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#37 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#38 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#39 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#40 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#41 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#42 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#43 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#44 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#45 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#46 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#47 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#48 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#49 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#50 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#51 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__6 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[2][9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#52 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#53 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#54 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#55 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#56 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#57 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#58 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#59 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#60 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#61 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#62 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#63 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#64 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#65 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#66 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#67 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#68 Warning
Asynchronous load check  
DSP design_1_i/matrix_multiply_0/inst/p_0_out__9 output is connected to registers with an asynchronous reset (design_1_i/matrix_multiply_0/inst/mult_result_reg[3][9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

REQP-1774#1 Warning
RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32  
The RAMB36E2 cell design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
Related violations: <none>

REQP-1774#2 Warning
RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32  
The RAMB36E2 cell design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
Related violations: <none>


