#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029bec026aa0 .scope module, "Testbench" "Testbench" 2 10;
 .timescale 0 0;
v0000029bec083580_0 .var "CLK", 0 0;
v0000029bec0839e0_0 .var "INSTRUCTION", 31 0;
v0000029bec0825e0_0 .net "PC", 31 0, v0000029bec078be0_0;  1 drivers
v0000029bec083080_0 .var "RESET", 0 0;
v0000029bec0833a0_0 .var/i "i", 31 0;
E_0000029bec019150 .event anyedge, v0000029bec078e60_0;
S_0000029bebfd99f0 .scope module, "mycpu" "cpu" 2 15, 3 257 0, S_0000029bec026aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0000029bec081bb0_0 .net "ALUOP", 2 0, v0000029bec078c80_0;  1 drivers
v0000029bec081110_0 .net "ALURESULT", 7 0, v0000029bec0786e0_0;  1 drivers
v0000029bec080c10_0 .net "BRANCHADDRESS", 31 0, v0000029bec077560_0;  1 drivers
v0000029bec0811b0_0 .net "BRANCH_SELECT", 0 0, v0000029bec078a00_0;  1 drivers
v0000029bec081890_0 .net "BRANCH_SELECTED", 31 0, v0000029bec078820_0;  1 drivers
v0000029bec081390_0 .net "CLK", 0 0, v0000029bec083580_0;  1 drivers
v0000029bec081430_0 .net "IMMIDIATE", 7 0, v0000029bec077e20_0;  1 drivers
v0000029bec080210_0 .net "IMMIDIATE_SELECT", 0 0, v0000029bec077100_0;  1 drivers
v0000029bec0808f0_0 .net "IMMIDIATE_SELECTED", 7 0, v0000029bec0785a0_0;  1 drivers
v0000029bec0819d0_0 .net "INSTRUCTION", 31 0, v0000029bec0839e0_0;  1 drivers
v0000029bec0805d0_0 .net "JUMPADDRESS", 31 0, v0000029bec077f60_0;  1 drivers
v0000029bec081e30_0 .net "JUMPINSTRUCTION", 7 0, v0000029bec0776a0_0;  1 drivers
v0000029bec0800d0_0 .net "JUMP_SELECT", 0 0, v0000029bec0771a0_0;  1 drivers
v0000029bec081ed0_0 .net "JUMP_SELECTED", 31 0, v0000029bec077d80_0;  1 drivers
v0000029bec080170_0 .net "LEFTSHIFTEDBRANCH", 31 0, v0000029bec0779c0_0;  1 drivers
v0000029bec0802b0_0 .net "LEFTSHIFTEDJUMP", 31 0, v0000029bec077ec0_0;  1 drivers
v0000029bec081f70_0 .net "NEXTPCOUT", 31 0, v0000029bec078320_0;  1 drivers
v0000029bec080350_0 .net "OPCODE", 7 0, v0000029bec077740_0;  1 drivers
v0000029bec080990_0 .net "PCOUT", 31 0, v0000029bec078be0_0;  alias, 1 drivers
v0000029bec080a30_0 .net "READREG1", 2 0, v0000029bec078aa0_0;  1 drivers
v0000029bec080ad0_0 .net "READREG2", 2 0, v0000029bec0788c0_0;  1 drivers
v0000029bec080cb0_0 .net "REGOUT1", 7 0, L_0000029bec0263d0;  1 drivers
v0000029bec080d50_0 .net "REGOUT2", 7 0, L_0000029bec0266e0;  1 drivers
v0000029bec083120_0 .net "RESET", 0 0, v0000029bec083080_0;  1 drivers
v0000029bec0834e0_0 .net "SIGNEXTENDEDBRANCH", 31 0, v0000029bec081070_0;  1 drivers
v0000029bec083e40_0 .net "SIGNEXTENDEDJUMP", 31 0, v0000029bec080b70_0;  1 drivers
v0000029bec083940_0 .net "TWOS_COMP", 7 0, v0000029bec0803f0_0;  1 drivers
v0000029bec082860_0 .net "TWOS_COMP_SELECT", 0 0, v0000029bec077920_0;  1 drivers
v0000029bec083440_0 .net "TWOS_COMP_SELECTED", 7 0, v0000029bec081610_0;  1 drivers
v0000029bec082720_0 .net "WRITEENABLE", 0 0, v0000029bec077600_0;  1 drivers
v0000029bec082360_0 .net "WRITEREG", 2 0, v0000029bec078280_0;  1 drivers
v0000029bec082b80_0 .net "ZERO", 0 0, v0000029bec078f00_0;  1 drivers
v0000029bec082680_0 .net "ZERO_and_BRANCHSELECT", 0 0, L_0000029bec025f70;  1 drivers
S_0000029bebfd9b80 .scope module, "alu" "alu" 3 340, 4 47 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0000029bec022b50_0 .net "ADD_RESULT", 7 0, v0000029bec022510_0;  1 drivers
v0000029bec022fb0_0 .net "AND_RESULT", 7 0, L_0000029bec0267c0;  1 drivers
v0000029bec0780a0_0 .net "DATA1", 7 0, L_0000029bec0263d0;  alias, 1 drivers
v0000029bec077ba0_0 .net "DATA2", 7 0, v0000029bec0785a0_0;  alias, 1 drivers
v0000029bec078b40_0 .net "MOV_RESULT", 7 0, L_0000029bec0264b0;  1 drivers
v0000029bec0772e0_0 .net "OR_RESULT", 7 0, L_0000029bec025b80;  1 drivers
v0000029bec0786e0_0 .var "RESULT", 7 0;
v0000029bec077240_0 .net "SELECT", 2 0, v0000029bec078c80_0;  alias, 1 drivers
v0000029bec078f00_0 .var "ZERO", 0 0;
E_0000029bec019710/0 .event anyedge, v0000029bec077240_0, v0000029bec022470_0, v0000029bec022510_0, v0000029bec0226f0_0;
E_0000029bec019710/1 .event anyedge, v0000029bec023050_0;
E_0000029bec019710 .event/or E_0000029bec019710/0, E_0000029bec019710/1;
E_0000029bec019810 .event anyedge, v0000029bec0786e0_0;
S_0000029bebfe0770 .scope module, "add1" "add_module" 4 62, 4 13 0, S_0000029bebfd9b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000029bec022650_0 .net "DATA1", 7 0, L_0000029bec0263d0;  alias, 1 drivers
v0000029bec022330_0 .net "DATA2", 7 0, v0000029bec0785a0_0;  alias, 1 drivers
v0000029bec022510_0 .var "RESULT", 7 0;
E_0000029bec019e90 .event anyedge, v0000029bec022330_0, v0000029bec022650_0;
S_0000029bebfe0900 .scope module, "and1" "and_module" 4 63, 4 28 0, S_0000029bebfd9b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000029bec0267c0 .functor AND 8, L_0000029bec0263d0, v0000029bec0785a0_0, C4<11111111>, C4<11111111>;
v0000029bec022f10_0 .net "DATA1", 7 0, L_0000029bec0263d0;  alias, 1 drivers
v0000029bec0223d0_0 .net "DATA2", 7 0, v0000029bec0785a0_0;  alias, 1 drivers
v0000029bec0226f0_0 .net "RESULT", 7 0, L_0000029bec0267c0;  alias, 1 drivers
S_0000029bebf7e110 .scope module, "mov1" "mov_module" 4 61, 4 5 0, S_0000029bebfd9b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000029bec0264b0 .functor BUFZ 8, v0000029bec0785a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000029bec0228d0_0 .net "DATA2", 7 0, v0000029bec0785a0_0;  alias, 1 drivers
v0000029bec022470_0 .net "RESULT", 7 0, L_0000029bec0264b0;  alias, 1 drivers
S_0000029bebf7e2a0 .scope module, "or1" "or_module" 4 64, 4 37 0, S_0000029bebfd9b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000029bec025b80 .functor OR 8, L_0000029bec0263d0, v0000029bec0785a0_0, C4<00000000>, C4<00000000>;
v0000029bec022d30_0 .net "DATA1", 7 0, L_0000029bec0263d0;  alias, 1 drivers
v0000029bec022830_0 .net "DATA2", 7 0, v0000029bec0785a0_0;  alias, 1 drivers
v0000029bec023050_0 .net "RESULT", 7 0, L_0000029bec025b80;  alias, 1 drivers
S_0000029bebfd49c0 .scope module, "alu_immidiate_mux" "mux_module8" 3 333, 3 31 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0000029bec0781e0_0 .net "DATA1", 7 0, v0000029bec081610_0;  alias, 1 drivers
v0000029bec077060_0 .net "DATA2", 7 0, v0000029bec077e20_0;  alias, 1 drivers
v0000029bec0785a0_0 .var "RESULT", 7 0;
v0000029bec078640_0 .net "SELECT", 0 0, v0000029bec077100_0;  alias, 1 drivers
E_0000029bec01a310 .event anyedge, v0000029bec078640_0, v0000029bec077060_0, v0000029bec0781e0_0;
S_0000029bebfd4b50 .scope module, "branch_add" "branch_add" 3 325, 3 156 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "LEFTSHIFTEDBRANCH";
    .port_info 2 /OUTPUT 32 "BRANCHADDRESS";
v0000029bec077560_0 .var "BRANCHADDRESS", 31 0;
v0000029bec078dc0_0 .net "LEFTSHIFTEDBRANCH", 31 0, v0000029bec0779c0_0;  alias, 1 drivers
v0000029bec078140_0 .net "PCOUT", 31 0, v0000029bec078320_0;  alias, 1 drivers
E_0000029bec01a790 .event anyedge, v0000029bec078dc0_0, v0000029bec078140_0;
S_0000029bebfd61b0 .scope module, "branch_and" "branch_and" 3 335, 3 146 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1";
    .port_info 1 /INPUT 1 "DATA2";
    .port_info 2 /OUTPUT 1 "RESULT";
L_0000029bec025f70 .functor AND 1, v0000029bec078a00_0, v0000029bec078f00_0, C4<1>, C4<1>;
v0000029bec078d20_0 .net "DATA1", 0 0, v0000029bec078a00_0;  alias, 1 drivers
v0000029bec077b00_0 .net "DATA2", 0 0, v0000029bec078f00_0;  alias, 1 drivers
v0000029bec078780_0 .net "RESULT", 0 0, L_0000029bec025f70;  alias, 1 drivers
S_0000029bebfd6340 .scope module, "branch_select_mux" "mux_module32" 3 336, 3 44 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0000029bec078e60_0 .net "DATA1", 31 0, v0000029bec078be0_0;  alias, 1 drivers
v0000029bec077420_0 .net "DATA2", 31 0, v0000029bec077560_0;  alias, 1 drivers
v0000029bec078820_0 .var "RESULT", 31 0;
v0000029bec0774c0_0 .net "SELECT", 0 0, L_0000029bec025f70;  alias, 1 drivers
E_0000029bec01a290 .event anyedge, v0000029bec078780_0, v0000029bec077560_0, v0000029bec078e60_0;
S_0000029bebfe1f60 .scope module, "control_unit" "control_unit" 3 327, 3 167 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ALU_SRC";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
    .port_info 5 /OUTPUT 1 "BRANCH_SELECT";
    .port_info 6 /OUTPUT 1 "JUMP_SELECT";
v0000029bec078c80_0 .var "ALU_OP", 2 0;
v0000029bec077100_0 .var "ALU_SRC", 0 0;
v0000029bec078a00_0 .var "BRANCH_SELECT", 0 0;
v0000029bec0771a0_0 .var "JUMP_SELECT", 0 0;
v0000029bec078500_0 .net "OPCODE", 7 0, v0000029bec077740_0;  alias, 1 drivers
v0000029bec077600_0 .var "REG_WRITE", 0 0;
v0000029bec077920_0 .var "TWOS_COMP", 0 0;
E_0000029bec01a7d0 .event anyedge, v0000029bec078500_0;
S_0000029bebfe20f0 .scope module, "instruction_decoder" "instruction_decoder" 3 317, 3 90 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 8 "IMMIDIATE";
    .port_info 6 /OUTPUT 8 "JUMPADDRESS";
v0000029bec077e20_0 .var "IMMIDIATE", 7 0;
v0000029bec077380_0 .net "INSTRUCTION", 31 0, v0000029bec0839e0_0;  alias, 1 drivers
v0000029bec0776a0_0 .var "JUMPADDRESS", 7 0;
v0000029bec077740_0 .var "OPCODE", 7 0;
v0000029bec078aa0_0 .var "REGISTER_1", 2 0;
v0000029bec0788c0_0 .var "REGISTER_2", 2 0;
v0000029bec078280_0 .var "REGISTER_DEST", 2 0;
E_0000029bec01abd0 .event anyedge, v0000029bec077380_0;
S_0000029bebfe6480 .scope module, "jump_concatenate" "jump_concatenate" 3 321, 3 133 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "LEFTSHIFTEDJUMP";
    .port_info 2 /OUTPUT 32 "JUMPADDRESS";
v0000029bec077f60_0 .var "JUMPADDRESS", 31 0;
v0000029bec0783c0_0 .net "LEFTSHIFTEDJUMP", 31 0, v0000029bec077ec0_0;  alias, 1 drivers
v0000029bec078960_0 .net "PCOUT", 31 0, v0000029bec078320_0;  alias, 1 drivers
E_0000029bec01af50 .event anyedge, v0000029bec0783c0_0, v0000029bec078140_0;
S_0000029bebfe6610 .scope module, "jump_select_mux" "mux_module32" 3 338, 3 44 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0000029bec0777e0_0 .net "DATA1", 31 0, v0000029bec078820_0;  alias, 1 drivers
v0000029bec077c40_0 .net "DATA2", 31 0, v0000029bec077f60_0;  alias, 1 drivers
v0000029bec077d80_0 .var "RESULT", 31 0;
v0000029bec077ce0_0 .net "SELECT", 0 0, v0000029bec0771a0_0;  alias, 1 drivers
E_0000029bec01a590 .event anyedge, v0000029bec0771a0_0, v0000029bec077f60_0, v0000029bec078820_0;
S_0000029bebfddb60 .scope module, "left_shift_for_branch" "left_shift" 3 324, 3 121 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v0000029bec077880_0 .net "INPUT", 31 0, v0000029bec081070_0;  alias, 1 drivers
v0000029bec0779c0_0 .var "OUTPUT", 31 0;
E_0000029bec01a2d0 .event anyedge, v0000029bec077880_0;
S_0000029bebfddcf0 .scope module, "left_shift_for_jump" "left_shift" 3 320, 3 121 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v0000029bec077a60_0 .net "INPUT", 31 0, v0000029bec080b70_0;  alias, 1 drivers
v0000029bec077ec0_0 .var "OUTPUT", 31 0;
E_0000029bec01a690 .event anyedge, v0000029bec077a60_0;
S_0000029bec07b6c0 .scope module, "pc" "programme_counter" 3 316, 3 68 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RESULT";
    .port_info 1 /OUTPUT 32 "NEXTRESULT";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "CLK";
v0000029bec078000_0 .net "CLK", 0 0, v0000029bec083580_0;  alias, 1 drivers
v0000029bec078320_0 .var "NEXTRESULT", 31 0;
v0000029bec078460_0 .net "RESET", 0 0, v0000029bec083080_0;  alias, 1 drivers
v0000029bec078be0_0 .var "RESULT", 31 0;
E_0000029bec01a810 .event posedge, v0000029bec078000_0;
S_0000029bec07b850 .scope module, "reg_file" "reg_file" 3 329, 5 4 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000029bec0263d0/d .functor BUFZ 8, L_0000029bec0827c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000029bec0263d0 .delay 8 (2,2,2) L_0000029bec0263d0/d;
L_0000029bec0266e0/d .functor BUFZ 8, L_0000029bec082900, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000029bec0266e0 .delay 8 (2,2,2) L_0000029bec0266e0/d;
v0000029bec0807b0_0 .net "CLK", 0 0, v0000029bec083580_0;  alias, 1 drivers
v0000029bec080850_0 .net "IN", 7 0, v0000029bec0786e0_0;  alias, 1 drivers
v0000029bec081a70_0 .net "INADDRESS", 2 0, v0000029bec078280_0;  alias, 1 drivers
v0000029bec0816b0_0 .net "OUT1", 7 0, L_0000029bec0263d0;  alias, 1 drivers
v0000029bec081b10_0 .net "OUT1ADDRESS", 2 0, v0000029bec078aa0_0;  alias, 1 drivers
v0000029bec080710_0 .net "OUT2", 7 0, L_0000029bec0266e0;  alias, 1 drivers
v0000029bec081750_0 .net "OUT2ADDRESS", 2 0, v0000029bec0788c0_0;  alias, 1 drivers
v0000029bec081d90_0 .net "RESET", 0 0, v0000029bec083080_0;  alias, 1 drivers
v0000029bec080df0_0 .net "WRITE", 0 0, v0000029bec077600_0;  alias, 1 drivers
v0000029bec080f30_0 .net *"_ivl_0", 7 0, L_0000029bec0827c0;  1 drivers
v0000029bec0814d0_0 .net *"_ivl_10", 4 0, L_0000029bec082f40;  1 drivers
L_0000029bec0840f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029bec0812f0_0 .net *"_ivl_13", 1 0, L_0000029bec0840f0;  1 drivers
v0000029bec080530_0 .net *"_ivl_2", 4 0, L_0000029bec082ea0;  1 drivers
L_0000029bec0840a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029bec081250_0 .net *"_ivl_5", 1 0, L_0000029bec0840a8;  1 drivers
v0000029bec081930_0 .net *"_ivl_8", 7 0, L_0000029bec082900;  1 drivers
v0000029bec080670 .array "registers", 0 7, 7 0;
L_0000029bec0827c0 .array/port v0000029bec080670, L_0000029bec082ea0;
L_0000029bec082ea0 .concat [ 3 2 0 0], v0000029bec078aa0_0, L_0000029bec0840a8;
L_0000029bec082900 .array/port v0000029bec080670, L_0000029bec082f40;
L_0000029bec082f40 .concat [ 3 2 0 0], v0000029bec0788c0_0, L_0000029bec0840f0;
S_0000029bec07b530 .scope module, "sign_extender_for_branch" "sign_extender" 3 323, 3 109 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v0000029bec080fd0_0 .net "INPUT", 7 0, v0000029bec077e20_0;  alias, 1 drivers
v0000029bec081070_0 .var "OUTPUT", 31 0;
E_0000029bec01a5d0 .event anyedge, v0000029bec077060_0;
S_0000029bec07b210 .scope module, "sign_extender_for_jump" "sign_extender" 3 319, 3 109 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v0000029bec081570_0 .net "INPUT", 7 0, v0000029bec0776a0_0;  alias, 1 drivers
v0000029bec080b70_0 .var "OUTPUT", 31 0;
E_0000029bec01a3d0 .event anyedge, v0000029bec0776a0_0;
S_0000029bec07b9e0 .scope module, "twos_complement_mux" "mux_module8" 3 332, 3 31 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0000029bec081c50_0 .net "DATA1", 7 0, L_0000029bec0266e0;  alias, 1 drivers
v0000029bec080490_0 .net "DATA2", 7 0, v0000029bec0803f0_0;  alias, 1 drivers
v0000029bec081610_0 .var "RESULT", 7 0;
v0000029bec081cf0_0 .net "SELECT", 0 0, v0000029bec077920_0;  alias, 1 drivers
E_0000029bec01afd0 .event anyedge, v0000029bec077920_0, v0000029bec080490_0, v0000029bec080710_0;
S_0000029bec07be90 .scope module, "twoscomp" "twos_complement" 3 330, 3 57 0, S_0000029bebfd99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v0000029bec0817f0_0 .net "DATA", 7 0, L_0000029bec0266e0;  alias, 1 drivers
v0000029bec0803f0_0 .var "RESULT", 7 0;
E_0000029bec01a350 .event anyedge, v0000029bec080710_0;
    .scope S_0000029bec07b6c0;
T_0 ;
    %wait E_0000029bec01a810;
    %load/vec4 v0000029bec078460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029bec078be0_0, 1;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000029bec078320_0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029bec078320_0;
    %assign/vec4 v0000029bec078be0_0, 1;
    %load/vec4 v0000029bec078320_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000029bec078320_0, 2;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029bebfe20f0;
T_1 ;
    %wait E_0000029bec01abd0;
    %load/vec4 v0000029bec077380_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v0000029bec077740_0, 0, 8;
    %load/vec4 v0000029bec077380_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v0000029bec078aa0_0, 0, 3;
    %load/vec4 v0000029bec077380_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v0000029bec0788c0_0, 0, 3;
    %load/vec4 v0000029bec077380_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v0000029bec078280_0, 0, 3;
    %load/vec4 v0000029bec077380_0;
    %parti/s 9, 0, 2;
    %pad/u 8;
    %store/vec4 v0000029bec077e20_0, 0, 8;
    %load/vec4 v0000029bec077380_0;
    %parti/s 9, 16, 6;
    %pad/u 8;
    %store/vec4 v0000029bec0776a0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000029bec07b210;
T_2 ;
    %wait E_0000029bec01a3d0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029bec080b70_0, 4, 24;
    %load/vec4 v0000029bec081570_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029bec080b70_0, 4, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000029bebfddcf0;
T_3 ;
    %wait E_0000029bec01a690;
    %load/vec4 v0000029bec077a60_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029bec077ec0_0, 4, 30;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029bec077ec0_0, 4, 3;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000029bebfe6480;
T_4 ;
    %wait E_0000029bec01af50;
    %load/vec4 v0000029bec078960_0;
    %parti/s 4, 28, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029bec077f60_0, 4, 4;
    %load/vec4 v0000029bec0783c0_0;
    %parti/s 28, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029bec077f60_0, 4, 28;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000029bec07b530;
T_5 ;
    %wait E_0000029bec01a5d0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029bec081070_0, 4, 24;
    %load/vec4 v0000029bec080fd0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029bec081070_0, 4, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000029bebfddb60;
T_6 ;
    %wait E_0000029bec01a2d0;
    %load/vec4 v0000029bec077880_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029bec0779c0_0, 4, 30;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029bec0779c0_0, 4, 3;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029bebfd4b50;
T_7 ;
    %wait E_0000029bec01a790;
    %load/vec4 v0000029bec078140_0;
    %load/vec4 v0000029bec078dc0_0;
    %add;
    %store/vec4 v0000029bec077560_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000029bebfe1f60;
T_8 ;
    %wait E_0000029bec01a7d0;
    %delay 1, 0;
    %load/vec4 v0000029bec078500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029bec078c80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bec077100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bec077600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec078a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec0771a0_0, 0, 1;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029bec078c80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bec077600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec078a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec0771a0_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029bec078c80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bec077600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec078a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec0771a0_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029bec078c80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bec077920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bec077600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec078a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec0771a0_0, 0, 1;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000029bec078c80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bec077600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec078a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec0771a0_0, 0, 1;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000029bec078c80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bec077600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec078a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec0771a0_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000029bec078c80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec078a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bec0771a0_0, 0, 1;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029bec078c80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec077600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bec078a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec0771a0_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000029bec07b850;
T_9 ;
    %wait E_0000029bec01a810;
    %load/vec4 v0000029bec081d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000029bec080670, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000029bec080670, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000029bec080670, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000029bec080670, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000029bec080670, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000029bec080670, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000029bec080670, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000029bec080670, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000029bec080df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000029bec080850_0;
    %load/vec4 v0000029bec081a70_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000029bec080670, 0, 4;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000029bec07be90;
T_10 ;
    %wait E_0000029bec01a350;
    %delay 1, 0;
    %load/vec4 v0000029bec0817f0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0000029bec0803f0_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000029bec07b9e0;
T_11 ;
    %wait E_0000029bec01afd0;
    %load/vec4 v0000029bec081cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0000029bec080490_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0000029bec081c50_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0000029bec081610_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000029bebfd49c0;
T_12 ;
    %wait E_0000029bec01a310;
    %load/vec4 v0000029bec078640_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0000029bec077060_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0000029bec0781e0_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0000029bec0785a0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000029bebfd6340;
T_13 ;
    %wait E_0000029bec01a290;
    %load/vec4 v0000029bec0774c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0000029bec077420_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0000029bec078e60_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0000029bec078820_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000029bebfe6610;
T_14 ;
    %wait E_0000029bec01a590;
    %load/vec4 v0000029bec077ce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0000029bec077c40_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0000029bec0777e0_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0000029bec077d80_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000029bebfe0770;
T_15 ;
    %wait E_0000029bec019e90;
    %load/vec4 v0000029bec022330_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_15.0, 5;
    %load/vec4 v0000029bec022650_0;
    %load/vec4 v0000029bec022330_0;
    %sub;
    %store/vec4 v0000029bec022510_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000029bec022650_0;
    %load/vec4 v0000029bec022330_0;
    %add;
    %store/vec4 v0000029bec022510_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000029bebfd9b80;
T_16 ;
    %wait E_0000029bec019810;
    %load/vec4 v0000029bec0786e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bec078f00_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec078f00_0, 0, 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000029bebfd9b80;
T_17 ;
    %wait E_0000029bec019710;
    %load/vec4 v0000029bec077240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %delay 1, 0;
    %load/vec4 v0000029bec078b40_0;
    %store/vec4 v0000029bec0786e0_0, 0, 8;
    %jmp T_17.4;
T_17.1 ;
    %delay 2, 0;
    %load/vec4 v0000029bec022b50_0;
    %store/vec4 v0000029bec0786e0_0, 0, 8;
    %jmp T_17.4;
T_17.2 ;
    %delay 1, 0;
    %load/vec4 v0000029bec022fb0_0;
    %store/vec4 v0000029bec0786e0_0, 0, 8;
    %jmp T_17.4;
T_17.3 ;
    %delay 1, 0;
    %load/vec4 v0000029bec0772e0_0;
    %store/vec4 v0000029bec0786e0_0, 0, 8;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000029bec026aa0;
T_18 ;
    %wait E_0000029bec019150;
    %delay 2, 0;
    %load/vec4 v0000029bec0825e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %jmp T_18.6;
T_18.0 ;
    %pushi/vec4 262149, 0, 32;
    %store/vec4 v0000029bec0839e0_0, 0, 32;
    %jmp T_18.6;
T_18.1 ;
    %pushi/vec4 131081, 0, 32;
    %store/vec4 v0000029bec0839e0_0, 0, 32;
    %jmp T_18.6;
T_18.2 ;
    %pushi/vec4 33948674, 0, 32;
    %store/vec4 v0000029bec0839e0_0, 0, 32;
    %jmp T_18.6;
T_18.3 ;
    %pushi/vec4 16777222, 0, 32;
    %store/vec4 v0000029bec0839e0_0, 0, 32;
    %jmp T_18.6;
T_18.4 ;
    %pushi/vec4 65537, 0, 32;
    %store/vec4 v0000029bec0839e0_0, 0, 32;
    %jmp T_18.6;
T_18.5 ;
    %pushi/vec4 33686017, 0, 32;
    %store/vec4 v0000029bec0839e0_0, 0, 32;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000029bec026aa0;
T_19 ;
    %vpi_call 2 39 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029bec026aa0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029bec0833a0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000029bec0833a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000029bec080670, v0000029bec0833a0_0 > {0 0 0};
    %load/vec4 v0000029bec0833a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029bec0833a0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec083080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec083580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bec083080_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bec083080_0, 0, 1;
    %delay 55, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000029bec026aa0;
T_20 ;
    %delay 4, 0;
    %load/vec4 v0000029bec083580_0;
    %inv;
    %store/vec4 v0000029bec083580_0, 0, 1;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb3.v";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
