DIG_SYNTHESIS_TOOL = yosys
DIG_SIMULATOR_TOOL = iverilog
DIG_COVERAGE_TOOL  = covered
ANA_SIMULATOR_TOOL = ltspice
WAVEFORM_VIEWER    = gtkwave
PLATFORM           = Ganymede
PROJECT_FLOW       = digital
TECH_LIB           = $(CADTOOLS)/yosys/examples/cmos/cmos_cells.lib