---
layout: Layout
---

### Contents

![8 Bit Adder block element](/assets/img/courses/vhdl-adder.png)

* VHDL Basics
* Combinational Logic
* Synchronous Logic
* Finite State Machines
* Verification and Designflow

### Outcomes

* Outcome 1
* Outcome 2
* Outcome 3

### Methods

| Type        | Effort \[h\] |
| :---------- | :----------- |
| Independent | ?           |
| Practical   | ?           |
| Lecture     | ?           |

<!-- more -->