/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 264 256)
	(text "ID_EX" (rect 5 0 33 12)(font "Arial" ))
	(text "inst" (rect 8 224 20 236)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "ID_ALUOp[3..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "ID_ALUOp[3..0]" (rect 21 27 89 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "ID_RS[31..0]" (rect 0 0 53 12)(font "Arial" ))
		(text "ID_RS[31..0]" (rect 21 43 74 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "ID_RT[31..0]" (rect 0 0 53 12)(font "Arial" ))
		(text "ID_RT[31..0]" (rect 21 59 74 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "ID_RD[4..0]" (rect 0 0 51 12)(font "Arial" ))
		(text "ID_RD[4..0]" (rect 21 75 72 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "ID_RegWrite" (rect 0 0 55 12)(font "Arial" ))
		(text "ID_RegWrite" (rect 21 91 76 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "ID_MemToReg" (rect 0 0 64 12)(font "Arial" ))
		(text "ID_MemToReg" (rect 21 107 85 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "ID_MEM_WEN" (rect 0 0 69 12)(font "Arial" ))
		(text "ID_MEM_WEN" (rect 21 123 90 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 0 144)
		(input)
		(text "ID_MEM_REN" (rect 0 0 67 12)(font "Arial" ))
		(text "ID_MEM_REN" (rect 21 139 88 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 1))
	)
	(port
		(pt 0 160)
		(input)
		(text "ID_RegDst" (rect 0 0 47 12)(font "Arial" ))
		(text "ID_RegDst" (rect 21 155 68 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 1))
	)
	(port
		(pt 0 176)
		(input)
		(text "ID_ALUSrc" (rect 0 0 50 12)(font "Arial" ))
		(text "ID_ALUSrc" (rect 21 171 71 183)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 1))
	)
	(port
		(pt 0 192)
		(input)
		(text "clock" (rect 0 0 20 12)(font "Arial" ))
		(text "clock" (rect 21 187 41 199)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 1))
	)
	(port
		(pt 0 208)
		(input)
		(text "reset" (rect 0 0 20 12)(font "Arial" ))
		(text "reset" (rect 21 203 41 215)(font "Arial" ))
		(line (pt 0 208)(pt 16 208)(line_width 1))
	)
	(port
		(pt 248 32)
		(output)
		(text "EX_ALUOp[3..0]" (rect 0 0 71 12)(font "Arial" ))
		(text "EX_ALUOp[3..0]" (rect 156 27 227 39)(font "Arial" ))
		(line (pt 248 32)(pt 232 32)(line_width 3))
	)
	(port
		(pt 248 48)
		(output)
		(text "EX_RS[31..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "EX_RS[31..0]" (rect 171 43 227 55)(font "Arial" ))
		(line (pt 248 48)(pt 232 48)(line_width 3))
	)
	(port
		(pt 248 64)
		(output)
		(text "EX_RT[31..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "EX_RT[31..0]" (rect 171 59 227 71)(font "Arial" ))
		(line (pt 248 64)(pt 232 64)(line_width 3))
	)
	(port
		(pt 248 80)
		(output)
		(text "EX_RD[4..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "EX_RD[4..0]" (rect 172 75 227 87)(font "Arial" ))
		(line (pt 248 80)(pt 232 80)(line_width 3))
	)
	(port
		(pt 248 96)
		(output)
		(text "EX_RegWrite" (rect 0 0 59 12)(font "Arial" ))
		(text "EX_RegWrite" (rect 168 91 227 103)(font "Arial" ))
		(line (pt 248 96)(pt 232 96)(line_width 1))
	)
	(port
		(pt 248 112)
		(output)
		(text "EX_MemToReg" (rect 0 0 68 12)(font "Arial" ))
		(text "EX_MemToReg" (rect 159 107 227 119)(font "Arial" ))
		(line (pt 248 112)(pt 232 112)(line_width 1))
	)
	(port
		(pt 248 128)
		(output)
		(text "EX_MEM_WEN" (rect 0 0 73 12)(font "Arial" ))
		(text "EX_MEM_WEN" (rect 154 123 227 135)(font "Arial" ))
		(line (pt 248 128)(pt 232 128)(line_width 1))
	)
	(port
		(pt 248 144)
		(output)
		(text "EX_MEM_REN" (rect 0 0 70 12)(font "Arial" ))
		(text "EX_MEM_REN" (rect 157 139 227 151)(font "Arial" ))
		(line (pt 248 144)(pt 232 144)(line_width 1))
	)
	(port
		(pt 248 160)
		(output)
		(text "EX_ALUSrc" (rect 0 0 54 12)(font "Arial" ))
		(text "EX_ALUSrc" (rect 173 155 227 167)(font "Arial" ))
		(line (pt 248 160)(pt 232 160)(line_width 1))
	)
	(port
		(pt 248 176)
		(output)
		(text "EX_RegDst" (rect 0 0 50 12)(font "Arial" ))
		(text "EX_RegDst" (rect 177 171 227 183)(font "Arial" ))
		(line (pt 248 176)(pt 232 176)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 232 224)(line_width 1))
	)
)
