// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_core_id (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        kk_i,
        kk_o,
        kk_o_ap_vld,
        check_msg_out0_V_i_dout,
        check_msg_out0_V_i_empty_n,
        check_msg_out0_V_i_read,
        check_msg_out0_V_cor_dout,
        check_msg_out0_V_cor_empty_n,
        check_msg_out0_V_cor_read,
        check_msg_out0_V_old_dout,
        check_msg_out0_V_old_empty_n,
        check_msg_out0_V_old_read,
        check_msg_out0_V_new_dout,
        check_msg_out0_V_new_empty_n,
        check_msg_out0_V_new_read,
        check_msg_out1_V_i_dout,
        check_msg_out1_V_i_empty_n,
        check_msg_out1_V_i_read,
        check_msg_out1_V_cor_dout,
        check_msg_out1_V_cor_empty_n,
        check_msg_out1_V_cor_read,
        check_msg_out1_V_old_dout,
        check_msg_out1_V_old_empty_n,
        check_msg_out1_V_old_read,
        check_msg_out1_V_new_dout,
        check_msg_out1_V_new_empty_n,
        check_msg_out1_V_new_read,
        CORE_NUM,
        bit_clusters_V_21,
        bit_clusters_V_0,
        bit_clusters_V_1,
        bit_clusters_V_2,
        bit_clusters_V_3,
        bit_clusters_V_4,
        bit_clusters_V_5,
        bit_clusters_V_6,
        bit_clusters_V_7,
        bit_clusters_V_8,
        bit_clusters_V_9,
        bit_clusters_V_10,
        bit_clusters_V_11,
        bit_clusters_V_12,
        bit_clusters_V_13,
        bit_clusters_V_14,
        bit_clusters_V_15,
        bit_clusters_V_16,
        bit_clusters_V_17,
        bit_clusters_V_18,
        bit_clusters_V_19,
        bit_clusters_V_20,
        merge_weights_V_0_address0,
        merge_weights_V_0_ce0,
        merge_weights_V_0_q0,
        merge_weights_V_1_address0,
        merge_weights_V_1_ce0,
        merge_weights_V_1_q0,
        merge_weights_V_2_address0,
        merge_weights_V_2_ce0,
        merge_weights_V_2_q0,
        merge_weights_V_3_address0,
        merge_weights_V_3_ce0,
        merge_weights_V_3_q0,
        merge_weights_V_4_address0,
        merge_weights_V_4_ce0,
        merge_weights_V_4_q0,
        merge_weights_V_5_address0,
        merge_weights_V_5_ce0,
        merge_weights_V_5_q0,
        merge_weights_V_6_address0,
        merge_weights_V_6_ce0,
        merge_weights_V_6_q0,
        merge_weights_V_7_address0,
        merge_weights_V_7_ce0,
        merge_weights_V_7_q0,
        merge_weights_V_8_address0,
        merge_weights_V_8_ce0,
        merge_weights_V_8_q0,
        merge_weights_V_9_address0,
        merge_weights_V_9_ce0,
        merge_weights_V_9_q0,
        merge_weights_V_10_address0,
        merge_weights_V_10_ce0,
        merge_weights_V_10_q0,
        merge_weights_V_11_address0,
        merge_weights_V_11_ce0,
        merge_weights_V_11_q0,
        merge_weights_V_12_address0,
        merge_weights_V_12_ce0,
        merge_weights_V_12_q0,
        merge_weights_V_13_address0,
        merge_weights_V_13_ce0,
        merge_weights_V_13_q0,
        merge_weights_V_14_address0,
        merge_weights_V_14_ce0,
        merge_weights_V_14_q0,
        merge_weights_V_15_address0,
        merge_weights_V_15_ce0,
        merge_weights_V_15_q0,
        merge_weights_V_16_address0,
        merge_weights_V_16_ce0,
        merge_weights_V_16_q0,
        merge_weights_V_17_address0,
        merge_weights_V_17_ce0,
        merge_weights_V_17_q0,
        merge_weights_V_18_address0,
        merge_weights_V_18_ce0,
        merge_weights_V_18_q0,
        merge_weights_V_19_address0,
        merge_weights_V_19_ce0,
        merge_weights_V_19_q0,
        merge_weights_V_20_address0,
        merge_weights_V_20_ce0,
        merge_weights_V_20_q0,
        merge_weights_V_21_address0,
        merge_weights_V_21_ce0,
        merge_weights_V_21_q0,
        merge_weights_V_22_address0,
        merge_weights_V_22_ce0,
        merge_weights_V_22_q0,
        merge_weights_V_23_address0,
        merge_weights_V_23_ce0,
        merge_weights_V_23_q0,
        merge_weights_V_24_address0,
        merge_weights_V_24_ce0,
        merge_weights_V_24_q0,
        merge_weights_V_25_address0,
        merge_weights_V_25_ce0,
        merge_weights_V_25_q0,
        merge_weights_V_26_address0,
        merge_weights_V_26_ce0,
        merge_weights_V_26_q0,
        merge_weights_V_27_address0,
        merge_weights_V_27_ce0,
        merge_weights_V_27_q0,
        merge_weights_V_28_address0,
        merge_weights_V_28_ce0,
        merge_weights_V_28_q0,
        merge_weights_V_29_address0,
        merge_weights_V_29_ce0,
        merge_weights_V_29_q0,
        merge_weights_V_30_address0,
        merge_weights_V_30_ce0,
        merge_weights_V_30_q0,
        merge_weights_V_31_address0,
        merge_weights_V_31_ce0,
        merge_weights_V_31_q0,
        merge_weights_V_32_address0,
        merge_weights_V_32_ce0,
        merge_weights_V_32_q0,
        merge_weights_V_33_address0,
        merge_weights_V_33_ce0,
        merge_weights_V_33_q0,
        merge_weights_V_34_address0,
        merge_weights_V_34_ce0,
        merge_weights_V_34_q0,
        merge_weights_V_35_address0,
        merge_weights_V_35_ce0,
        merge_weights_V_35_q0,
        merge_weights_V_36_address0,
        merge_weights_V_36_ce0,
        merge_weights_V_36_q0,
        merge_weights_V_37_address0,
        merge_weights_V_37_ce0,
        merge_weights_V_37_q0,
        merge_weights_V_38_address0,
        merge_weights_V_38_ce0,
        merge_weights_V_38_q0,
        merge_weights_V_39_address0,
        merge_weights_V_39_ce0,
        merge_weights_V_39_q0,
        merge_weights_V_40_address0,
        merge_weights_V_40_ce0,
        merge_weights_V_40_q0,
        merge_weights_V_41_address0,
        merge_weights_V_41_ce0,
        merge_weights_V_41_q0,
        merge_weights_V_42_address0,
        merge_weights_V_42_ce0,
        merge_weights_V_42_q0,
        merge_weights_V_43_address0,
        merge_weights_V_43_ce0,
        merge_weights_V_43_q0,
        merge_weights_V_44_address0,
        merge_weights_V_44_ce0,
        merge_weights_V_44_q0,
        merge_weights_V_45_address0,
        merge_weights_V_45_ce0,
        merge_weights_V_45_q0,
        merge_weights_V_46_address0,
        merge_weights_V_46_ce0,
        merge_weights_V_46_q0,
        merge_weights_V_47_address0,
        merge_weights_V_47_ce0,
        merge_weights_V_47_q0,
        merge_weights_V_48_address0,
        merge_weights_V_48_ce0,
        merge_weights_V_48_q0,
        merge_weights_V_49_address0,
        merge_weights_V_49_ce0,
        merge_weights_V_49_q0,
        merge_weights_V_50_address0,
        merge_weights_V_50_ce0,
        merge_weights_V_50_q0,
        merge_weights_V_51_address0,
        merge_weights_V_51_ce0,
        merge_weights_V_51_q0,
        merge_weights_V_52_address0,
        merge_weights_V_52_ce0,
        merge_weights_V_52_q0,
        merge_weights_V_53_address0,
        merge_weights_V_53_ce0,
        merge_weights_V_53_q0,
        merge_weights_V_54_address0,
        merge_weights_V_54_ce0,
        merge_weights_V_54_q0,
        merge_weights_V_55_address0,
        merge_weights_V_55_ce0,
        merge_weights_V_55_q0,
        merge_weights_V_56_address0,
        merge_weights_V_56_ce0,
        merge_weights_V_56_q0,
        merge_weights_V_57_address0,
        merge_weights_V_57_ce0,
        merge_weights_V_57_q0,
        merge_weights_V_58_address0,
        merge_weights_V_58_ce0,
        merge_weights_V_58_q0,
        merge_weights_V_59_address0,
        merge_weights_V_59_ce0,
        merge_weights_V_59_q0,
        merge_weights_V_60_address0,
        merge_weights_V_60_ce0,
        merge_weights_V_60_q0,
        merge_weights_V_61_address0,
        merge_weights_V_61_ce0,
        merge_weights_V_61_q0,
        merge_weights_V_62_address0,
        merge_weights_V_62_ce0,
        merge_weights_V_62_q0,
        merge_weights_V_63_address0,
        merge_weights_V_63_ce0,
        merge_weights_V_63_q0,
        compute_core_id_out_s_1_din,
        compute_core_id_out_s_1_full_n,
        compute_core_id_out_s_1_write,
        compute_core_id_out_1_0_din,
        compute_core_id_out_1_0_full_n,
        compute_core_id_out_1_0_write,
        update_cluster_in_V_s_din,
        update_cluster_in_V_s_full_n,
        update_cluster_in_V_s_write,
        update_cluster_in_V_4_din,
        update_cluster_in_V_4_full_n,
        update_cluster_in_V_4_write,
        update_cluster_in_V_3_din,
        update_cluster_in_V_3_full_n,
        update_cluster_in_V_3_write,
        update_cluster_in_V_1_din,
        update_cluster_in_V_1_full_n,
        update_cluster_in_V_1_write
);

parameter    ap_ST_fsm_state1 = 2'd0;
parameter    ap_ST_fsm_state2 = 2'd1;
parameter    ap_ST_fsm_state3 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [0:0] kk_i;
output  [0:0] kk_o;
output   kk_o_ap_vld;
input  [31:0] check_msg_out0_V_i_dout;
input   check_msg_out0_V_i_empty_n;
output   check_msg_out0_V_i_read;
input  [31:0] check_msg_out0_V_cor_dout;
input   check_msg_out0_V_cor_empty_n;
output   check_msg_out0_V_cor_read;
input  [511:0] check_msg_out0_V_old_dout;
input   check_msg_out0_V_old_empty_n;
output   check_msg_out0_V_old_read;
input  [511:0] check_msg_out0_V_new_dout;
input   check_msg_out0_V_new_empty_n;
output   check_msg_out0_V_new_read;
input  [31:0] check_msg_out1_V_i_dout;
input   check_msg_out1_V_i_empty_n;
output   check_msg_out1_V_i_read;
input  [31:0] check_msg_out1_V_cor_dout;
input   check_msg_out1_V_cor_empty_n;
output   check_msg_out1_V_cor_read;
input  [511:0] check_msg_out1_V_old_dout;
input   check_msg_out1_V_old_empty_n;
output   check_msg_out1_V_old_read;
input  [511:0] check_msg_out1_V_new_dout;
input   check_msg_out1_V_new_empty_n;
output   check_msg_out1_V_new_read;
input  [31:0] CORE_NUM;
input  [511:0] bit_clusters_V_21;
input  [511:0] bit_clusters_V_0;
input  [511:0] bit_clusters_V_1;
input  [511:0] bit_clusters_V_2;
input  [511:0] bit_clusters_V_3;
input  [511:0] bit_clusters_V_4;
input  [511:0] bit_clusters_V_5;
input  [511:0] bit_clusters_V_6;
input  [511:0] bit_clusters_V_7;
input  [511:0] bit_clusters_V_8;
input  [511:0] bit_clusters_V_9;
input  [511:0] bit_clusters_V_10;
input  [511:0] bit_clusters_V_11;
input  [511:0] bit_clusters_V_12;
input  [511:0] bit_clusters_V_13;
input  [511:0] bit_clusters_V_14;
input  [511:0] bit_clusters_V_15;
input  [511:0] bit_clusters_V_16;
input  [511:0] bit_clusters_V_17;
input  [511:0] bit_clusters_V_18;
input  [511:0] bit_clusters_V_19;
input  [511:0] bit_clusters_V_20;
output  [7:0] merge_weights_V_0_address0;
output   merge_weights_V_0_ce0;
input  [7:0] merge_weights_V_0_q0;
output  [7:0] merge_weights_V_1_address0;
output   merge_weights_V_1_ce0;
input  [7:0] merge_weights_V_1_q0;
output  [7:0] merge_weights_V_2_address0;
output   merge_weights_V_2_ce0;
input  [7:0] merge_weights_V_2_q0;
output  [7:0] merge_weights_V_3_address0;
output   merge_weights_V_3_ce0;
input  [7:0] merge_weights_V_3_q0;
output  [7:0] merge_weights_V_4_address0;
output   merge_weights_V_4_ce0;
input  [7:0] merge_weights_V_4_q0;
output  [7:0] merge_weights_V_5_address0;
output   merge_weights_V_5_ce0;
input  [7:0] merge_weights_V_5_q0;
output  [7:0] merge_weights_V_6_address0;
output   merge_weights_V_6_ce0;
input  [7:0] merge_weights_V_6_q0;
output  [7:0] merge_weights_V_7_address0;
output   merge_weights_V_7_ce0;
input  [7:0] merge_weights_V_7_q0;
output  [7:0] merge_weights_V_8_address0;
output   merge_weights_V_8_ce0;
input  [7:0] merge_weights_V_8_q0;
output  [7:0] merge_weights_V_9_address0;
output   merge_weights_V_9_ce0;
input  [7:0] merge_weights_V_9_q0;
output  [7:0] merge_weights_V_10_address0;
output   merge_weights_V_10_ce0;
input  [7:0] merge_weights_V_10_q0;
output  [7:0] merge_weights_V_11_address0;
output   merge_weights_V_11_ce0;
input  [7:0] merge_weights_V_11_q0;
output  [7:0] merge_weights_V_12_address0;
output   merge_weights_V_12_ce0;
input  [7:0] merge_weights_V_12_q0;
output  [7:0] merge_weights_V_13_address0;
output   merge_weights_V_13_ce0;
input  [7:0] merge_weights_V_13_q0;
output  [7:0] merge_weights_V_14_address0;
output   merge_weights_V_14_ce0;
input  [7:0] merge_weights_V_14_q0;
output  [7:0] merge_weights_V_15_address0;
output   merge_weights_V_15_ce0;
input  [7:0] merge_weights_V_15_q0;
output  [7:0] merge_weights_V_16_address0;
output   merge_weights_V_16_ce0;
input  [7:0] merge_weights_V_16_q0;
output  [7:0] merge_weights_V_17_address0;
output   merge_weights_V_17_ce0;
input  [7:0] merge_weights_V_17_q0;
output  [7:0] merge_weights_V_18_address0;
output   merge_weights_V_18_ce0;
input  [7:0] merge_weights_V_18_q0;
output  [7:0] merge_weights_V_19_address0;
output   merge_weights_V_19_ce0;
input  [7:0] merge_weights_V_19_q0;
output  [7:0] merge_weights_V_20_address0;
output   merge_weights_V_20_ce0;
input  [7:0] merge_weights_V_20_q0;
output  [7:0] merge_weights_V_21_address0;
output   merge_weights_V_21_ce0;
input  [7:0] merge_weights_V_21_q0;
output  [7:0] merge_weights_V_22_address0;
output   merge_weights_V_22_ce0;
input  [7:0] merge_weights_V_22_q0;
output  [7:0] merge_weights_V_23_address0;
output   merge_weights_V_23_ce0;
input  [7:0] merge_weights_V_23_q0;
output  [7:0] merge_weights_V_24_address0;
output   merge_weights_V_24_ce0;
input  [7:0] merge_weights_V_24_q0;
output  [7:0] merge_weights_V_25_address0;
output   merge_weights_V_25_ce0;
input  [7:0] merge_weights_V_25_q0;
output  [7:0] merge_weights_V_26_address0;
output   merge_weights_V_26_ce0;
input  [7:0] merge_weights_V_26_q0;
output  [7:0] merge_weights_V_27_address0;
output   merge_weights_V_27_ce0;
input  [7:0] merge_weights_V_27_q0;
output  [7:0] merge_weights_V_28_address0;
output   merge_weights_V_28_ce0;
input  [7:0] merge_weights_V_28_q0;
output  [7:0] merge_weights_V_29_address0;
output   merge_weights_V_29_ce0;
input  [7:0] merge_weights_V_29_q0;
output  [7:0] merge_weights_V_30_address0;
output   merge_weights_V_30_ce0;
input  [7:0] merge_weights_V_30_q0;
output  [7:0] merge_weights_V_31_address0;
output   merge_weights_V_31_ce0;
input  [7:0] merge_weights_V_31_q0;
output  [7:0] merge_weights_V_32_address0;
output   merge_weights_V_32_ce0;
input  [7:0] merge_weights_V_32_q0;
output  [7:0] merge_weights_V_33_address0;
output   merge_weights_V_33_ce0;
input  [7:0] merge_weights_V_33_q0;
output  [7:0] merge_weights_V_34_address0;
output   merge_weights_V_34_ce0;
input  [7:0] merge_weights_V_34_q0;
output  [7:0] merge_weights_V_35_address0;
output   merge_weights_V_35_ce0;
input  [7:0] merge_weights_V_35_q0;
output  [7:0] merge_weights_V_36_address0;
output   merge_weights_V_36_ce0;
input  [7:0] merge_weights_V_36_q0;
output  [7:0] merge_weights_V_37_address0;
output   merge_weights_V_37_ce0;
input  [7:0] merge_weights_V_37_q0;
output  [7:0] merge_weights_V_38_address0;
output   merge_weights_V_38_ce0;
input  [7:0] merge_weights_V_38_q0;
output  [7:0] merge_weights_V_39_address0;
output   merge_weights_V_39_ce0;
input  [7:0] merge_weights_V_39_q0;
output  [7:0] merge_weights_V_40_address0;
output   merge_weights_V_40_ce0;
input  [7:0] merge_weights_V_40_q0;
output  [7:0] merge_weights_V_41_address0;
output   merge_weights_V_41_ce0;
input  [7:0] merge_weights_V_41_q0;
output  [7:0] merge_weights_V_42_address0;
output   merge_weights_V_42_ce0;
input  [7:0] merge_weights_V_42_q0;
output  [7:0] merge_weights_V_43_address0;
output   merge_weights_V_43_ce0;
input  [7:0] merge_weights_V_43_q0;
output  [7:0] merge_weights_V_44_address0;
output   merge_weights_V_44_ce0;
input  [7:0] merge_weights_V_44_q0;
output  [7:0] merge_weights_V_45_address0;
output   merge_weights_V_45_ce0;
input  [7:0] merge_weights_V_45_q0;
output  [7:0] merge_weights_V_46_address0;
output   merge_weights_V_46_ce0;
input  [7:0] merge_weights_V_46_q0;
output  [7:0] merge_weights_V_47_address0;
output   merge_weights_V_47_ce0;
input  [7:0] merge_weights_V_47_q0;
output  [7:0] merge_weights_V_48_address0;
output   merge_weights_V_48_ce0;
input  [7:0] merge_weights_V_48_q0;
output  [7:0] merge_weights_V_49_address0;
output   merge_weights_V_49_ce0;
input  [7:0] merge_weights_V_49_q0;
output  [7:0] merge_weights_V_50_address0;
output   merge_weights_V_50_ce0;
input  [7:0] merge_weights_V_50_q0;
output  [7:0] merge_weights_V_51_address0;
output   merge_weights_V_51_ce0;
input  [7:0] merge_weights_V_51_q0;
output  [7:0] merge_weights_V_52_address0;
output   merge_weights_V_52_ce0;
input  [7:0] merge_weights_V_52_q0;
output  [7:0] merge_weights_V_53_address0;
output   merge_weights_V_53_ce0;
input  [7:0] merge_weights_V_53_q0;
output  [7:0] merge_weights_V_54_address0;
output   merge_weights_V_54_ce0;
input  [7:0] merge_weights_V_54_q0;
output  [7:0] merge_weights_V_55_address0;
output   merge_weights_V_55_ce0;
input  [7:0] merge_weights_V_55_q0;
output  [7:0] merge_weights_V_56_address0;
output   merge_weights_V_56_ce0;
input  [7:0] merge_weights_V_56_q0;
output  [7:0] merge_weights_V_57_address0;
output   merge_weights_V_57_ce0;
input  [7:0] merge_weights_V_57_q0;
output  [7:0] merge_weights_V_58_address0;
output   merge_weights_V_58_ce0;
input  [7:0] merge_weights_V_58_q0;
output  [7:0] merge_weights_V_59_address0;
output   merge_weights_V_59_ce0;
input  [7:0] merge_weights_V_59_q0;
output  [7:0] merge_weights_V_60_address0;
output   merge_weights_V_60_ce0;
input  [7:0] merge_weights_V_60_q0;
output  [7:0] merge_weights_V_61_address0;
output   merge_weights_V_61_ce0;
input  [7:0] merge_weights_V_61_q0;
output  [7:0] merge_weights_V_62_address0;
output   merge_weights_V_62_ce0;
input  [7:0] merge_weights_V_62_q0;
output  [7:0] merge_weights_V_63_address0;
output   merge_weights_V_63_ce0;
input  [7:0] merge_weights_V_63_q0;
output  [31:0] compute_core_id_out_s_1_din;
input   compute_core_id_out_s_1_full_n;
output   compute_core_id_out_s_1_write;
output  [31:0] compute_core_id_out_1_0_din;
input   compute_core_id_out_1_0_full_n;
output   compute_core_id_out_1_0_write;
output  [511:0] update_cluster_in_V_s_din;
input   update_cluster_in_V_s_full_n;
output   update_cluster_in_V_s_write;
output  [511:0] update_cluster_in_V_4_din;
input   update_cluster_in_V_4_full_n;
output   update_cluster_in_V_4_write;
output  [31:0] update_cluster_in_V_3_din;
input   update_cluster_in_V_3_full_n;
output   update_cluster_in_V_3_write;
output  [31:0] update_cluster_in_V_1_din;
input   update_cluster_in_V_1_full_n;
output   update_cluster_in_V_1_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[0:0] kk_o;
reg kk_o_ap_vld;
reg compute_core_id_out_s_1_write;
reg compute_core_id_out_1_0_write;
reg update_cluster_in_V_s_write;
reg update_cluster_in_V_4_write;
reg update_cluster_in_V_3_write;
reg update_cluster_in_V_1_write;

reg    ap_done_reg;
reg   [1:0] ap_CS_fsm;
reg    check_msg_out0_V_i_blk_n;
wire   [0:0] tmp_nbreadreq_fu_228_p6;
reg    check_msg_out0_V_cor_blk_n;
reg    check_msg_out0_V_old_blk_n;
reg    check_msg_out0_V_new_blk_n;
reg    check_msg_out1_V_i_blk_n;
wire   [0:0] tmp_1_nbreadreq_fu_254_p6;
reg    check_msg_out1_V_cor_blk_n;
reg    check_msg_out1_V_old_blk_n;
reg    check_msg_out1_V_new_blk_n;
reg   [0:0] kk_load_reg_566;
wire    check_msg_out0_V_i0_status;
reg    ap_predicate_op24_read_state1;
wire    check_msg_out1_V_i0_status;
reg    ap_predicate_op34_read_state1;
reg    ap_block_state1;
reg   [0:0] tmp_reg_570;
reg   [0:0] tmp_1_reg_594;
wire    grp_core_id_func_fu_320_ap_start;
wire    grp_core_id_func_fu_320_ap_done;
wire    grp_core_id_func_fu_320_ap_idle;
wire    grp_core_id_func_fu_320_ap_ready;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_0_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_0_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_1_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_1_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_2_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_2_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_3_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_3_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_4_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_4_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_5_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_5_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_6_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_6_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_7_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_7_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_8_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_8_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_9_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_9_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_10_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_10_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_11_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_11_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_12_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_12_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_13_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_13_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_14_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_14_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_15_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_15_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_16_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_16_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_17_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_17_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_18_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_18_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_19_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_19_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_20_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_20_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_21_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_21_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_22_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_22_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_23_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_23_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_24_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_24_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_25_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_25_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_26_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_26_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_27_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_27_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_28_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_28_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_29_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_29_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_30_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_30_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_31_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_31_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_32_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_32_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_33_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_33_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_34_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_34_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_35_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_35_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_36_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_36_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_37_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_37_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_38_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_38_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_39_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_39_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_40_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_40_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_41_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_41_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_42_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_42_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_43_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_43_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_44_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_44_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_45_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_45_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_46_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_46_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_47_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_47_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_48_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_48_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_49_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_49_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_50_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_50_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_51_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_51_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_52_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_52_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_53_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_53_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_54_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_54_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_55_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_55_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_56_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_56_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_57_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_57_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_58_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_58_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_59_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_59_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_60_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_60_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_61_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_61_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_62_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_62_ce0;
wire   [7:0] grp_core_id_func_fu_320_merge_weights_V_63_address0;
wire    grp_core_id_func_fu_320_merge_weights_V_63_ce0;
wire   [31:0] grp_core_id_func_fu_320_compute_core_id_out_s_1_din;
wire    grp_core_id_func_fu_320_compute_core_id_out_s_1_write;
wire   [31:0] grp_core_id_func_fu_320_compute_core_id_out_1_0_din;
wire    grp_core_id_func_fu_320_compute_core_id_out_1_0_write;
wire   [511:0] grp_core_id_func_fu_320_update_cluster_in_V_s_din;
wire    grp_core_id_func_fu_320_update_cluster_in_V_s_write;
wire   [511:0] grp_core_id_func_fu_320_update_cluster_in_V_4_din;
wire    grp_core_id_func_fu_320_update_cluster_in_V_4_write;
wire   [31:0] grp_core_id_func_fu_320_update_cluster_in_V_3_din;
wire    grp_core_id_func_fu_320_update_cluster_in_V_3_write;
wire   [31:0] grp_core_id_func_fu_320_update_cluster_in_V_1_din;
wire    grp_core_id_func_fu_320_update_cluster_in_V_1_write;
reg   [511:0] p_3_i_reg_280;
reg   [511:0] p_2_i_reg_290;
reg   [31:0] p_1_i_reg_300;
reg   [31:0] p_0_i_reg_310;
reg    grp_core_id_func_fu_320_ap_start_reg;
reg    check_msg_out0_V_i0_update;
reg    check_msg_out1_V_i0_update;
reg    ap_predicate_op45_call_state3;
reg    ap_block_state3_on_subcall_done;
reg   [1:0] ap_NS_fsm;
reg    ap_condition_528;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd0;
#0 kk_load_reg_566 = 1'd0;
#0 tmp_reg_570 = 1'd0;
#0 tmp_1_reg_594 = 1'd0;
#0 p_3_i_reg_280 = 512'd0;
#0 p_2_i_reg_290 = 512'd0;
#0 p_1_i_reg_300 = 32'd0;
#0 p_0_i_reg_310 = 32'd0;
#0 grp_core_id_func_fu_320_ap_start_reg = 1'b0;
end

core_id_func grp_core_id_func_fu_320(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_core_id_func_fu_320_ap_start),
    .ap_done(grp_core_id_func_fu_320_ap_done),
    .ap_idle(grp_core_id_func_fu_320_ap_idle),
    .ap_ready(grp_core_id_func_fu_320_ap_ready),
    .msg_i(p_0_i_reg_310),
    .msg_core_id(p_1_i_reg_300),
    .msg_old_features_V(p_2_i_reg_290),
    .msg_new_features_V(p_3_i_reg_280),
    .CORE_NUM(CORE_NUM),
    .bit_clusters_V_21(bit_clusters_V_21),
    .bit_clusters_V_0(bit_clusters_V_0),
    .bit_clusters_V_1(bit_clusters_V_1),
    .bit_clusters_V_2(bit_clusters_V_2),
    .bit_clusters_V_3(bit_clusters_V_3),
    .bit_clusters_V_4(bit_clusters_V_4),
    .bit_clusters_V_5(bit_clusters_V_5),
    .bit_clusters_V_6(bit_clusters_V_6),
    .bit_clusters_V_7(bit_clusters_V_7),
    .bit_clusters_V_8(bit_clusters_V_8),
    .bit_clusters_V_9(bit_clusters_V_9),
    .bit_clusters_V_10(bit_clusters_V_10),
    .bit_clusters_V_11(bit_clusters_V_11),
    .bit_clusters_V_12(bit_clusters_V_12),
    .bit_clusters_V_13(bit_clusters_V_13),
    .bit_clusters_V_14(bit_clusters_V_14),
    .bit_clusters_V_15(bit_clusters_V_15),
    .bit_clusters_V_16(bit_clusters_V_16),
    .bit_clusters_V_17(bit_clusters_V_17),
    .bit_clusters_V_18(bit_clusters_V_18),
    .bit_clusters_V_19(bit_clusters_V_19),
    .bit_clusters_V_20(bit_clusters_V_20),
    .merge_weights_V_0_address0(grp_core_id_func_fu_320_merge_weights_V_0_address0),
    .merge_weights_V_0_ce0(grp_core_id_func_fu_320_merge_weights_V_0_ce0),
    .merge_weights_V_0_q0(merge_weights_V_0_q0),
    .merge_weights_V_1_address0(grp_core_id_func_fu_320_merge_weights_V_1_address0),
    .merge_weights_V_1_ce0(grp_core_id_func_fu_320_merge_weights_V_1_ce0),
    .merge_weights_V_1_q0(merge_weights_V_1_q0),
    .merge_weights_V_2_address0(grp_core_id_func_fu_320_merge_weights_V_2_address0),
    .merge_weights_V_2_ce0(grp_core_id_func_fu_320_merge_weights_V_2_ce0),
    .merge_weights_V_2_q0(merge_weights_V_2_q0),
    .merge_weights_V_3_address0(grp_core_id_func_fu_320_merge_weights_V_3_address0),
    .merge_weights_V_3_ce0(grp_core_id_func_fu_320_merge_weights_V_3_ce0),
    .merge_weights_V_3_q0(merge_weights_V_3_q0),
    .merge_weights_V_4_address0(grp_core_id_func_fu_320_merge_weights_V_4_address0),
    .merge_weights_V_4_ce0(grp_core_id_func_fu_320_merge_weights_V_4_ce0),
    .merge_weights_V_4_q0(merge_weights_V_4_q0),
    .merge_weights_V_5_address0(grp_core_id_func_fu_320_merge_weights_V_5_address0),
    .merge_weights_V_5_ce0(grp_core_id_func_fu_320_merge_weights_V_5_ce0),
    .merge_weights_V_5_q0(merge_weights_V_5_q0),
    .merge_weights_V_6_address0(grp_core_id_func_fu_320_merge_weights_V_6_address0),
    .merge_weights_V_6_ce0(grp_core_id_func_fu_320_merge_weights_V_6_ce0),
    .merge_weights_V_6_q0(merge_weights_V_6_q0),
    .merge_weights_V_7_address0(grp_core_id_func_fu_320_merge_weights_V_7_address0),
    .merge_weights_V_7_ce0(grp_core_id_func_fu_320_merge_weights_V_7_ce0),
    .merge_weights_V_7_q0(merge_weights_V_7_q0),
    .merge_weights_V_8_address0(grp_core_id_func_fu_320_merge_weights_V_8_address0),
    .merge_weights_V_8_ce0(grp_core_id_func_fu_320_merge_weights_V_8_ce0),
    .merge_weights_V_8_q0(merge_weights_V_8_q0),
    .merge_weights_V_9_address0(grp_core_id_func_fu_320_merge_weights_V_9_address0),
    .merge_weights_V_9_ce0(grp_core_id_func_fu_320_merge_weights_V_9_ce0),
    .merge_weights_V_9_q0(merge_weights_V_9_q0),
    .merge_weights_V_10_address0(grp_core_id_func_fu_320_merge_weights_V_10_address0),
    .merge_weights_V_10_ce0(grp_core_id_func_fu_320_merge_weights_V_10_ce0),
    .merge_weights_V_10_q0(merge_weights_V_10_q0),
    .merge_weights_V_11_address0(grp_core_id_func_fu_320_merge_weights_V_11_address0),
    .merge_weights_V_11_ce0(grp_core_id_func_fu_320_merge_weights_V_11_ce0),
    .merge_weights_V_11_q0(merge_weights_V_11_q0),
    .merge_weights_V_12_address0(grp_core_id_func_fu_320_merge_weights_V_12_address0),
    .merge_weights_V_12_ce0(grp_core_id_func_fu_320_merge_weights_V_12_ce0),
    .merge_weights_V_12_q0(merge_weights_V_12_q0),
    .merge_weights_V_13_address0(grp_core_id_func_fu_320_merge_weights_V_13_address0),
    .merge_weights_V_13_ce0(grp_core_id_func_fu_320_merge_weights_V_13_ce0),
    .merge_weights_V_13_q0(merge_weights_V_13_q0),
    .merge_weights_V_14_address0(grp_core_id_func_fu_320_merge_weights_V_14_address0),
    .merge_weights_V_14_ce0(grp_core_id_func_fu_320_merge_weights_V_14_ce0),
    .merge_weights_V_14_q0(merge_weights_V_14_q0),
    .merge_weights_V_15_address0(grp_core_id_func_fu_320_merge_weights_V_15_address0),
    .merge_weights_V_15_ce0(grp_core_id_func_fu_320_merge_weights_V_15_ce0),
    .merge_weights_V_15_q0(merge_weights_V_15_q0),
    .merge_weights_V_16_address0(grp_core_id_func_fu_320_merge_weights_V_16_address0),
    .merge_weights_V_16_ce0(grp_core_id_func_fu_320_merge_weights_V_16_ce0),
    .merge_weights_V_16_q0(merge_weights_V_16_q0),
    .merge_weights_V_17_address0(grp_core_id_func_fu_320_merge_weights_V_17_address0),
    .merge_weights_V_17_ce0(grp_core_id_func_fu_320_merge_weights_V_17_ce0),
    .merge_weights_V_17_q0(merge_weights_V_17_q0),
    .merge_weights_V_18_address0(grp_core_id_func_fu_320_merge_weights_V_18_address0),
    .merge_weights_V_18_ce0(grp_core_id_func_fu_320_merge_weights_V_18_ce0),
    .merge_weights_V_18_q0(merge_weights_V_18_q0),
    .merge_weights_V_19_address0(grp_core_id_func_fu_320_merge_weights_V_19_address0),
    .merge_weights_V_19_ce0(grp_core_id_func_fu_320_merge_weights_V_19_ce0),
    .merge_weights_V_19_q0(merge_weights_V_19_q0),
    .merge_weights_V_20_address0(grp_core_id_func_fu_320_merge_weights_V_20_address0),
    .merge_weights_V_20_ce0(grp_core_id_func_fu_320_merge_weights_V_20_ce0),
    .merge_weights_V_20_q0(merge_weights_V_20_q0),
    .merge_weights_V_21_address0(grp_core_id_func_fu_320_merge_weights_V_21_address0),
    .merge_weights_V_21_ce0(grp_core_id_func_fu_320_merge_weights_V_21_ce0),
    .merge_weights_V_21_q0(merge_weights_V_21_q0),
    .merge_weights_V_22_address0(grp_core_id_func_fu_320_merge_weights_V_22_address0),
    .merge_weights_V_22_ce0(grp_core_id_func_fu_320_merge_weights_V_22_ce0),
    .merge_weights_V_22_q0(merge_weights_V_22_q0),
    .merge_weights_V_23_address0(grp_core_id_func_fu_320_merge_weights_V_23_address0),
    .merge_weights_V_23_ce0(grp_core_id_func_fu_320_merge_weights_V_23_ce0),
    .merge_weights_V_23_q0(merge_weights_V_23_q0),
    .merge_weights_V_24_address0(grp_core_id_func_fu_320_merge_weights_V_24_address0),
    .merge_weights_V_24_ce0(grp_core_id_func_fu_320_merge_weights_V_24_ce0),
    .merge_weights_V_24_q0(merge_weights_V_24_q0),
    .merge_weights_V_25_address0(grp_core_id_func_fu_320_merge_weights_V_25_address0),
    .merge_weights_V_25_ce0(grp_core_id_func_fu_320_merge_weights_V_25_ce0),
    .merge_weights_V_25_q0(merge_weights_V_25_q0),
    .merge_weights_V_26_address0(grp_core_id_func_fu_320_merge_weights_V_26_address0),
    .merge_weights_V_26_ce0(grp_core_id_func_fu_320_merge_weights_V_26_ce0),
    .merge_weights_V_26_q0(merge_weights_V_26_q0),
    .merge_weights_V_27_address0(grp_core_id_func_fu_320_merge_weights_V_27_address0),
    .merge_weights_V_27_ce0(grp_core_id_func_fu_320_merge_weights_V_27_ce0),
    .merge_weights_V_27_q0(merge_weights_V_27_q0),
    .merge_weights_V_28_address0(grp_core_id_func_fu_320_merge_weights_V_28_address0),
    .merge_weights_V_28_ce0(grp_core_id_func_fu_320_merge_weights_V_28_ce0),
    .merge_weights_V_28_q0(merge_weights_V_28_q0),
    .merge_weights_V_29_address0(grp_core_id_func_fu_320_merge_weights_V_29_address0),
    .merge_weights_V_29_ce0(grp_core_id_func_fu_320_merge_weights_V_29_ce0),
    .merge_weights_V_29_q0(merge_weights_V_29_q0),
    .merge_weights_V_30_address0(grp_core_id_func_fu_320_merge_weights_V_30_address0),
    .merge_weights_V_30_ce0(grp_core_id_func_fu_320_merge_weights_V_30_ce0),
    .merge_weights_V_30_q0(merge_weights_V_30_q0),
    .merge_weights_V_31_address0(grp_core_id_func_fu_320_merge_weights_V_31_address0),
    .merge_weights_V_31_ce0(grp_core_id_func_fu_320_merge_weights_V_31_ce0),
    .merge_weights_V_31_q0(merge_weights_V_31_q0),
    .merge_weights_V_32_address0(grp_core_id_func_fu_320_merge_weights_V_32_address0),
    .merge_weights_V_32_ce0(grp_core_id_func_fu_320_merge_weights_V_32_ce0),
    .merge_weights_V_32_q0(merge_weights_V_32_q0),
    .merge_weights_V_33_address0(grp_core_id_func_fu_320_merge_weights_V_33_address0),
    .merge_weights_V_33_ce0(grp_core_id_func_fu_320_merge_weights_V_33_ce0),
    .merge_weights_V_33_q0(merge_weights_V_33_q0),
    .merge_weights_V_34_address0(grp_core_id_func_fu_320_merge_weights_V_34_address0),
    .merge_weights_V_34_ce0(grp_core_id_func_fu_320_merge_weights_V_34_ce0),
    .merge_weights_V_34_q0(merge_weights_V_34_q0),
    .merge_weights_V_35_address0(grp_core_id_func_fu_320_merge_weights_V_35_address0),
    .merge_weights_V_35_ce0(grp_core_id_func_fu_320_merge_weights_V_35_ce0),
    .merge_weights_V_35_q0(merge_weights_V_35_q0),
    .merge_weights_V_36_address0(grp_core_id_func_fu_320_merge_weights_V_36_address0),
    .merge_weights_V_36_ce0(grp_core_id_func_fu_320_merge_weights_V_36_ce0),
    .merge_weights_V_36_q0(merge_weights_V_36_q0),
    .merge_weights_V_37_address0(grp_core_id_func_fu_320_merge_weights_V_37_address0),
    .merge_weights_V_37_ce0(grp_core_id_func_fu_320_merge_weights_V_37_ce0),
    .merge_weights_V_37_q0(merge_weights_V_37_q0),
    .merge_weights_V_38_address0(grp_core_id_func_fu_320_merge_weights_V_38_address0),
    .merge_weights_V_38_ce0(grp_core_id_func_fu_320_merge_weights_V_38_ce0),
    .merge_weights_V_38_q0(merge_weights_V_38_q0),
    .merge_weights_V_39_address0(grp_core_id_func_fu_320_merge_weights_V_39_address0),
    .merge_weights_V_39_ce0(grp_core_id_func_fu_320_merge_weights_V_39_ce0),
    .merge_weights_V_39_q0(merge_weights_V_39_q0),
    .merge_weights_V_40_address0(grp_core_id_func_fu_320_merge_weights_V_40_address0),
    .merge_weights_V_40_ce0(grp_core_id_func_fu_320_merge_weights_V_40_ce0),
    .merge_weights_V_40_q0(merge_weights_V_40_q0),
    .merge_weights_V_41_address0(grp_core_id_func_fu_320_merge_weights_V_41_address0),
    .merge_weights_V_41_ce0(grp_core_id_func_fu_320_merge_weights_V_41_ce0),
    .merge_weights_V_41_q0(merge_weights_V_41_q0),
    .merge_weights_V_42_address0(grp_core_id_func_fu_320_merge_weights_V_42_address0),
    .merge_weights_V_42_ce0(grp_core_id_func_fu_320_merge_weights_V_42_ce0),
    .merge_weights_V_42_q0(merge_weights_V_42_q0),
    .merge_weights_V_43_address0(grp_core_id_func_fu_320_merge_weights_V_43_address0),
    .merge_weights_V_43_ce0(grp_core_id_func_fu_320_merge_weights_V_43_ce0),
    .merge_weights_V_43_q0(merge_weights_V_43_q0),
    .merge_weights_V_44_address0(grp_core_id_func_fu_320_merge_weights_V_44_address0),
    .merge_weights_V_44_ce0(grp_core_id_func_fu_320_merge_weights_V_44_ce0),
    .merge_weights_V_44_q0(merge_weights_V_44_q0),
    .merge_weights_V_45_address0(grp_core_id_func_fu_320_merge_weights_V_45_address0),
    .merge_weights_V_45_ce0(grp_core_id_func_fu_320_merge_weights_V_45_ce0),
    .merge_weights_V_45_q0(merge_weights_V_45_q0),
    .merge_weights_V_46_address0(grp_core_id_func_fu_320_merge_weights_V_46_address0),
    .merge_weights_V_46_ce0(grp_core_id_func_fu_320_merge_weights_V_46_ce0),
    .merge_weights_V_46_q0(merge_weights_V_46_q0),
    .merge_weights_V_47_address0(grp_core_id_func_fu_320_merge_weights_V_47_address0),
    .merge_weights_V_47_ce0(grp_core_id_func_fu_320_merge_weights_V_47_ce0),
    .merge_weights_V_47_q0(merge_weights_V_47_q0),
    .merge_weights_V_48_address0(grp_core_id_func_fu_320_merge_weights_V_48_address0),
    .merge_weights_V_48_ce0(grp_core_id_func_fu_320_merge_weights_V_48_ce0),
    .merge_weights_V_48_q0(merge_weights_V_48_q0),
    .merge_weights_V_49_address0(grp_core_id_func_fu_320_merge_weights_V_49_address0),
    .merge_weights_V_49_ce0(grp_core_id_func_fu_320_merge_weights_V_49_ce0),
    .merge_weights_V_49_q0(merge_weights_V_49_q0),
    .merge_weights_V_50_address0(grp_core_id_func_fu_320_merge_weights_V_50_address0),
    .merge_weights_V_50_ce0(grp_core_id_func_fu_320_merge_weights_V_50_ce0),
    .merge_weights_V_50_q0(merge_weights_V_50_q0),
    .merge_weights_V_51_address0(grp_core_id_func_fu_320_merge_weights_V_51_address0),
    .merge_weights_V_51_ce0(grp_core_id_func_fu_320_merge_weights_V_51_ce0),
    .merge_weights_V_51_q0(merge_weights_V_51_q0),
    .merge_weights_V_52_address0(grp_core_id_func_fu_320_merge_weights_V_52_address0),
    .merge_weights_V_52_ce0(grp_core_id_func_fu_320_merge_weights_V_52_ce0),
    .merge_weights_V_52_q0(merge_weights_V_52_q0),
    .merge_weights_V_53_address0(grp_core_id_func_fu_320_merge_weights_V_53_address0),
    .merge_weights_V_53_ce0(grp_core_id_func_fu_320_merge_weights_V_53_ce0),
    .merge_weights_V_53_q0(merge_weights_V_53_q0),
    .merge_weights_V_54_address0(grp_core_id_func_fu_320_merge_weights_V_54_address0),
    .merge_weights_V_54_ce0(grp_core_id_func_fu_320_merge_weights_V_54_ce0),
    .merge_weights_V_54_q0(merge_weights_V_54_q0),
    .merge_weights_V_55_address0(grp_core_id_func_fu_320_merge_weights_V_55_address0),
    .merge_weights_V_55_ce0(grp_core_id_func_fu_320_merge_weights_V_55_ce0),
    .merge_weights_V_55_q0(merge_weights_V_55_q0),
    .merge_weights_V_56_address0(grp_core_id_func_fu_320_merge_weights_V_56_address0),
    .merge_weights_V_56_ce0(grp_core_id_func_fu_320_merge_weights_V_56_ce0),
    .merge_weights_V_56_q0(merge_weights_V_56_q0),
    .merge_weights_V_57_address0(grp_core_id_func_fu_320_merge_weights_V_57_address0),
    .merge_weights_V_57_ce0(grp_core_id_func_fu_320_merge_weights_V_57_ce0),
    .merge_weights_V_57_q0(merge_weights_V_57_q0),
    .merge_weights_V_58_address0(grp_core_id_func_fu_320_merge_weights_V_58_address0),
    .merge_weights_V_58_ce0(grp_core_id_func_fu_320_merge_weights_V_58_ce0),
    .merge_weights_V_58_q0(merge_weights_V_58_q0),
    .merge_weights_V_59_address0(grp_core_id_func_fu_320_merge_weights_V_59_address0),
    .merge_weights_V_59_ce0(grp_core_id_func_fu_320_merge_weights_V_59_ce0),
    .merge_weights_V_59_q0(merge_weights_V_59_q0),
    .merge_weights_V_60_address0(grp_core_id_func_fu_320_merge_weights_V_60_address0),
    .merge_weights_V_60_ce0(grp_core_id_func_fu_320_merge_weights_V_60_ce0),
    .merge_weights_V_60_q0(merge_weights_V_60_q0),
    .merge_weights_V_61_address0(grp_core_id_func_fu_320_merge_weights_V_61_address0),
    .merge_weights_V_61_ce0(grp_core_id_func_fu_320_merge_weights_V_61_ce0),
    .merge_weights_V_61_q0(merge_weights_V_61_q0),
    .merge_weights_V_62_address0(grp_core_id_func_fu_320_merge_weights_V_62_address0),
    .merge_weights_V_62_ce0(grp_core_id_func_fu_320_merge_weights_V_62_ce0),
    .merge_weights_V_62_q0(merge_weights_V_62_q0),
    .merge_weights_V_63_address0(grp_core_id_func_fu_320_merge_weights_V_63_address0),
    .merge_weights_V_63_ce0(grp_core_id_func_fu_320_merge_weights_V_63_ce0),
    .merge_weights_V_63_q0(merge_weights_V_63_q0),
    .compute_core_id_out_s_1_din(grp_core_id_func_fu_320_compute_core_id_out_s_1_din),
    .compute_core_id_out_s_1_full_n(compute_core_id_out_s_1_full_n),
    .compute_core_id_out_s_1_write(grp_core_id_func_fu_320_compute_core_id_out_s_1_write),
    .compute_core_id_out_1_0_din(grp_core_id_func_fu_320_compute_core_id_out_1_0_din),
    .compute_core_id_out_1_0_full_n(compute_core_id_out_1_0_full_n),
    .compute_core_id_out_1_0_write(grp_core_id_func_fu_320_compute_core_id_out_1_0_write),
    .update_cluster_in_V_s_din(grp_core_id_func_fu_320_update_cluster_in_V_s_din),
    .update_cluster_in_V_s_full_n(update_cluster_in_V_s_full_n),
    .update_cluster_in_V_s_write(grp_core_id_func_fu_320_update_cluster_in_V_s_write),
    .update_cluster_in_V_4_din(grp_core_id_func_fu_320_update_cluster_in_V_4_din),
    .update_cluster_in_V_4_full_n(update_cluster_in_V_4_full_n),
    .update_cluster_in_V_4_write(grp_core_id_func_fu_320_update_cluster_in_V_4_write),
    .update_cluster_in_V_3_din(grp_core_id_func_fu_320_update_cluster_in_V_3_din),
    .update_cluster_in_V_3_full_n(update_cluster_in_V_3_full_n),
    .update_cluster_in_V_3_write(grp_core_id_func_fu_320_update_cluster_in_V_3_write),
    .update_cluster_in_V_1_din(grp_core_id_func_fu_320_update_cluster_in_V_1_din),
    .update_cluster_in_V_1_full_n(update_cluster_in_V_1_full_n),
    .update_cluster_in_V_1_write(grp_core_id_func_fu_320_update_cluster_in_V_1_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state3_on_subcall_done) & (ap_ST_fsm_state3 == ap_CS_fsm))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_core_id_func_fu_320_ap_start_reg <= 1'b0;
    end else begin
        if ((ap_ST_fsm_state2 == ap_CS_fsm)) begin
            grp_core_id_func_fu_320_ap_start_reg <= 1'b1;
        end else if ((grp_core_id_func_fu_320_ap_ready == 1'b1)) begin
            grp_core_id_func_fu_320_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        kk_load_reg_566 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((check_msg_out1_V_i0_status == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((check_msg_out0_V_i0_status == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1))) & (ap_ST_fsm_state1 == ap_CS_fsm))) begin
            kk_load_reg_566 <= kk_i;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_0_i_reg_310 <= 32'd0;
    end else begin
        if ((1'b1 == ap_condition_528)) begin
            if (((tmp_nbreadreq_fu_228_p6 == 1'd1) & (kk_i == 1'd0))) begin
                p_0_i_reg_310 <= check_msg_out0_V_i_dout;
            end else if (((tmp_1_nbreadreq_fu_254_p6 == 1'd1) & (kk_i == 1'd1))) begin
                p_0_i_reg_310 <= check_msg_out1_V_i_dout;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_1_i_reg_300 <= 32'd0;
    end else begin
        if ((1'b1 == ap_condition_528)) begin
            if (((tmp_nbreadreq_fu_228_p6 == 1'd1) & (kk_i == 1'd0))) begin
                p_1_i_reg_300 <= check_msg_out0_V_cor_dout;
            end else if (((tmp_1_nbreadreq_fu_254_p6 == 1'd1) & (kk_i == 1'd1))) begin
                p_1_i_reg_300 <= check_msg_out1_V_cor_dout;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_2_i_reg_290 <= 512'd0;
    end else begin
        if ((1'b1 == ap_condition_528)) begin
            if (((tmp_nbreadreq_fu_228_p6 == 1'd1) & (kk_i == 1'd0))) begin
                p_2_i_reg_290 <= check_msg_out0_V_old_dout;
            end else if (((tmp_1_nbreadreq_fu_254_p6 == 1'd1) & (kk_i == 1'd1))) begin
                p_2_i_reg_290 <= check_msg_out1_V_old_dout;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_3_i_reg_280 <= 512'd0;
    end else begin
        if ((1'b1 == ap_condition_528)) begin
            if (((tmp_nbreadreq_fu_228_p6 == 1'd1) & (kk_i == 1'd0))) begin
                p_3_i_reg_280 <= check_msg_out0_V_new_dout;
            end else if (((tmp_1_nbreadreq_fu_254_p6 == 1'd1) & (kk_i == 1'd1))) begin
                p_3_i_reg_280 <= check_msg_out1_V_new_dout;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_1_reg_594 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((check_msg_out1_V_i0_status == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((check_msg_out0_V_i0_status == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1))) & (kk_i == 1'd1) & (ap_ST_fsm_state1 == ap_CS_fsm))) begin
            tmp_1_reg_594 <= tmp_1_nbreadreq_fu_254_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_reg_570 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((check_msg_out1_V_i0_status == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((check_msg_out0_V_i0_status == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1))) & (kk_i == 1'd0) & (ap_ST_fsm_state1 == ap_CS_fsm))) begin
            tmp_reg_570 <= tmp_nbreadreq_fu_228_p6;
        end
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (ap_ST_fsm_state3 == ap_CS_fsm))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state1 == ap_CS_fsm) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (ap_ST_fsm_state3 == ap_CS_fsm))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_228_p6 == 1'd1) & (kk_i == 1'd0) & (ap_ST_fsm_state1 == ap_CS_fsm))) begin
        check_msg_out0_V_cor_blk_n = check_msg_out0_V_cor_empty_n;
    end else begin
        check_msg_out0_V_cor_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((check_msg_out1_V_i0_status == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((check_msg_out0_V_i0_status == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1))) & (ap_ST_fsm_state1 == ap_CS_fsm) & (ap_predicate_op24_read_state1 == 1'b1))) begin
        check_msg_out0_V_i0_update = 1'b1;
    end else begin
        check_msg_out0_V_i0_update = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_228_p6 == 1'd1) & (kk_i == 1'd0) & (ap_ST_fsm_state1 == ap_CS_fsm))) begin
        check_msg_out0_V_i_blk_n = check_msg_out0_V_i_empty_n;
    end else begin
        check_msg_out0_V_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_228_p6 == 1'd1) & (kk_i == 1'd0) & (ap_ST_fsm_state1 == ap_CS_fsm))) begin
        check_msg_out0_V_new_blk_n = check_msg_out0_V_new_empty_n;
    end else begin
        check_msg_out0_V_new_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_228_p6 == 1'd1) & (kk_i == 1'd0) & (ap_ST_fsm_state1 == ap_CS_fsm))) begin
        check_msg_out0_V_old_blk_n = check_msg_out0_V_old_empty_n;
    end else begin
        check_msg_out0_V_old_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_1_nbreadreq_fu_254_p6 == 1'd1) & (kk_i == 1'd1) & (ap_ST_fsm_state1 == ap_CS_fsm))) begin
        check_msg_out1_V_cor_blk_n = check_msg_out1_V_cor_empty_n;
    end else begin
        check_msg_out1_V_cor_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((check_msg_out1_V_i0_status == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((check_msg_out0_V_i0_status == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1))) & (ap_ST_fsm_state1 == ap_CS_fsm) & (ap_predicate_op34_read_state1 == 1'b1))) begin
        check_msg_out1_V_i0_update = 1'b1;
    end else begin
        check_msg_out1_V_i0_update = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_1_nbreadreq_fu_254_p6 == 1'd1) & (kk_i == 1'd1) & (ap_ST_fsm_state1 == ap_CS_fsm))) begin
        check_msg_out1_V_i_blk_n = check_msg_out1_V_i_empty_n;
    end else begin
        check_msg_out1_V_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_1_nbreadreq_fu_254_p6 == 1'd1) & (kk_i == 1'd1) & (ap_ST_fsm_state1 == ap_CS_fsm))) begin
        check_msg_out1_V_new_blk_n = check_msg_out1_V_new_empty_n;
    end else begin
        check_msg_out1_V_new_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_1_nbreadreq_fu_254_p6 == 1'd1) & (kk_i == 1'd1) & (ap_ST_fsm_state1 == ap_CS_fsm))) begin
        check_msg_out1_V_old_blk_n = check_msg_out1_V_old_empty_n;
    end else begin
        check_msg_out1_V_old_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state3 == ap_CS_fsm) & (((tmp_1_reg_594 == 1'd1) & (kk_load_reg_566 == 1'd1)) | ((tmp_reg_570 == 1'd1) & (kk_load_reg_566 == 1'd0))))) begin
        compute_core_id_out_1_0_write = grp_core_id_func_fu_320_compute_core_id_out_1_0_write;
    end else begin
        compute_core_id_out_1_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state3 == ap_CS_fsm) & (((tmp_1_reg_594 == 1'd1) & (kk_load_reg_566 == 1'd1)) | ((tmp_reg_570 == 1'd1) & (kk_load_reg_566 == 1'd0))))) begin
        compute_core_id_out_s_1_write = grp_core_id_func_fu_320_compute_core_id_out_s_1_write;
    end else begin
        compute_core_id_out_s_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_528)) begin
        if (((tmp_1_nbreadreq_fu_254_p6 == 1'd0) & (kk_i == 1'd1))) begin
            kk_o = 1'd0;
        end else if (((tmp_nbreadreq_fu_228_p6 == 1'd0) & (kk_i == 1'd0))) begin
            kk_o = 1'd1;
        end else begin
            kk_o = kk_i;
        end
    end else begin
        kk_o = kk_i;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((check_msg_out1_V_i0_status == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((check_msg_out0_V_i0_status == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1))) & (tmp_1_nbreadreq_fu_254_p6 == 1'd0) & (kk_i == 1'd1) & (ap_ST_fsm_state1 == ap_CS_fsm)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((check_msg_out1_V_i0_status == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((check_msg_out0_V_i0_status == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1))) & (tmp_nbreadreq_fu_228_p6 == 1'd0) & (kk_i == 1'd0) & (ap_ST_fsm_state1 == ap_CS_fsm)))) begin
        kk_o_ap_vld = 1'b1;
    end else begin
        kk_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state3 == ap_CS_fsm) & (((tmp_1_reg_594 == 1'd1) & (kk_load_reg_566 == 1'd1)) | ((tmp_reg_570 == 1'd1) & (kk_load_reg_566 == 1'd0))))) begin
        update_cluster_in_V_1_write = grp_core_id_func_fu_320_update_cluster_in_V_1_write;
    end else begin
        update_cluster_in_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state3 == ap_CS_fsm) & (((tmp_1_reg_594 == 1'd1) & (kk_load_reg_566 == 1'd1)) | ((tmp_reg_570 == 1'd1) & (kk_load_reg_566 == 1'd0))))) begin
        update_cluster_in_V_3_write = grp_core_id_func_fu_320_update_cluster_in_V_3_write;
    end else begin
        update_cluster_in_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state3 == ap_CS_fsm) & (((tmp_1_reg_594 == 1'd1) & (kk_load_reg_566 == 1'd1)) | ((tmp_reg_570 == 1'd1) & (kk_load_reg_566 == 1'd0))))) begin
        update_cluster_in_V_4_write = grp_core_id_func_fu_320_update_cluster_in_V_4_write;
    end else begin
        update_cluster_in_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ST_fsm_state3 == ap_CS_fsm) & (((tmp_1_reg_594 == 1'd1) & (kk_load_reg_566 == 1'd1)) | ((tmp_reg_570 == 1'd1) & (kk_load_reg_566 == 1'd0))))) begin
        update_cluster_in_V_s_write = grp_core_id_func_fu_320_update_cluster_in_V_s_write;
    end else begin
        update_cluster_in_V_s_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((check_msg_out1_V_i0_status == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((check_msg_out0_V_i0_status == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1))) & (ap_ST_fsm_state1 == ap_CS_fsm) & (((tmp_1_nbreadreq_fu_254_p6 == 1'd1) & (kk_i == 1'd1)) | ((tmp_nbreadreq_fu_228_p6 == 1'd1) & (kk_i == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((check_msg_out1_V_i0_status == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((check_msg_out0_V_i0_status == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1))) & (ap_ST_fsm_state1 == ap_CS_fsm) & (((tmp_1_nbreadreq_fu_254_p6 == 1'd0) & (kk_i == 1'd1)) | ((tmp_nbreadreq_fu_228_p6 == 1'd0) & (kk_i == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (ap_ST_fsm_state3 == ap_CS_fsm))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((check_msg_out1_V_i0_status == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((check_msg_out0_V_i0_status == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_core_id_func_fu_320_ap_done == 1'b0) & (ap_predicate_op45_call_state3 == 1'b1));
end

always @ (*) begin
    ap_condition_528 = (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((check_msg_out1_V_i0_status == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1)) | ((check_msg_out0_V_i0_status == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1))) & (ap_ST_fsm_state1 == ap_CS_fsm));
end

always @ (*) begin
    ap_predicate_op24_read_state1 = ((tmp_nbreadreq_fu_228_p6 == 1'd1) & (kk_i == 1'd0));
end

always @ (*) begin
    ap_predicate_op34_read_state1 = ((tmp_1_nbreadreq_fu_254_p6 == 1'd1) & (kk_i == 1'd1));
end

always @ (*) begin
    ap_predicate_op45_call_state3 = (((tmp_1_reg_594 == 1'd1) & (kk_load_reg_566 == 1'd1)) | ((tmp_reg_570 == 1'd1) & (kk_load_reg_566 == 1'd0)));
end

assign check_msg_out0_V_cor_read = check_msg_out0_V_i0_update;

assign check_msg_out0_V_i0_status = (check_msg_out0_V_old_empty_n & check_msg_out0_V_new_empty_n & check_msg_out0_V_i_empty_n & check_msg_out0_V_cor_empty_n);

assign check_msg_out0_V_i_read = check_msg_out0_V_i0_update;

assign check_msg_out0_V_new_read = check_msg_out0_V_i0_update;

assign check_msg_out0_V_old_read = check_msg_out0_V_i0_update;

assign check_msg_out1_V_cor_read = check_msg_out1_V_i0_update;

assign check_msg_out1_V_i0_status = (check_msg_out1_V_old_empty_n & check_msg_out1_V_new_empty_n & check_msg_out1_V_i_empty_n & check_msg_out1_V_cor_empty_n);

assign check_msg_out1_V_i_read = check_msg_out1_V_i0_update;

assign check_msg_out1_V_new_read = check_msg_out1_V_i0_update;

assign check_msg_out1_V_old_read = check_msg_out1_V_i0_update;

assign compute_core_id_out_1_0_din = grp_core_id_func_fu_320_compute_core_id_out_1_0_din;

assign compute_core_id_out_s_1_din = grp_core_id_func_fu_320_compute_core_id_out_s_1_din;

assign grp_core_id_func_fu_320_ap_start = grp_core_id_func_fu_320_ap_start_reg;

assign merge_weights_V_0_address0 = grp_core_id_func_fu_320_merge_weights_V_0_address0;

assign merge_weights_V_0_ce0 = grp_core_id_func_fu_320_merge_weights_V_0_ce0;

assign merge_weights_V_10_address0 = grp_core_id_func_fu_320_merge_weights_V_10_address0;

assign merge_weights_V_10_ce0 = grp_core_id_func_fu_320_merge_weights_V_10_ce0;

assign merge_weights_V_11_address0 = grp_core_id_func_fu_320_merge_weights_V_11_address0;

assign merge_weights_V_11_ce0 = grp_core_id_func_fu_320_merge_weights_V_11_ce0;

assign merge_weights_V_12_address0 = grp_core_id_func_fu_320_merge_weights_V_12_address0;

assign merge_weights_V_12_ce0 = grp_core_id_func_fu_320_merge_weights_V_12_ce0;

assign merge_weights_V_13_address0 = grp_core_id_func_fu_320_merge_weights_V_13_address0;

assign merge_weights_V_13_ce0 = grp_core_id_func_fu_320_merge_weights_V_13_ce0;

assign merge_weights_V_14_address0 = grp_core_id_func_fu_320_merge_weights_V_14_address0;

assign merge_weights_V_14_ce0 = grp_core_id_func_fu_320_merge_weights_V_14_ce0;

assign merge_weights_V_15_address0 = grp_core_id_func_fu_320_merge_weights_V_15_address0;

assign merge_weights_V_15_ce0 = grp_core_id_func_fu_320_merge_weights_V_15_ce0;

assign merge_weights_V_16_address0 = grp_core_id_func_fu_320_merge_weights_V_16_address0;

assign merge_weights_V_16_ce0 = grp_core_id_func_fu_320_merge_weights_V_16_ce0;

assign merge_weights_V_17_address0 = grp_core_id_func_fu_320_merge_weights_V_17_address0;

assign merge_weights_V_17_ce0 = grp_core_id_func_fu_320_merge_weights_V_17_ce0;

assign merge_weights_V_18_address0 = grp_core_id_func_fu_320_merge_weights_V_18_address0;

assign merge_weights_V_18_ce0 = grp_core_id_func_fu_320_merge_weights_V_18_ce0;

assign merge_weights_V_19_address0 = grp_core_id_func_fu_320_merge_weights_V_19_address0;

assign merge_weights_V_19_ce0 = grp_core_id_func_fu_320_merge_weights_V_19_ce0;

assign merge_weights_V_1_address0 = grp_core_id_func_fu_320_merge_weights_V_1_address0;

assign merge_weights_V_1_ce0 = grp_core_id_func_fu_320_merge_weights_V_1_ce0;

assign merge_weights_V_20_address0 = grp_core_id_func_fu_320_merge_weights_V_20_address0;

assign merge_weights_V_20_ce0 = grp_core_id_func_fu_320_merge_weights_V_20_ce0;

assign merge_weights_V_21_address0 = grp_core_id_func_fu_320_merge_weights_V_21_address0;

assign merge_weights_V_21_ce0 = grp_core_id_func_fu_320_merge_weights_V_21_ce0;

assign merge_weights_V_22_address0 = grp_core_id_func_fu_320_merge_weights_V_22_address0;

assign merge_weights_V_22_ce0 = grp_core_id_func_fu_320_merge_weights_V_22_ce0;

assign merge_weights_V_23_address0 = grp_core_id_func_fu_320_merge_weights_V_23_address0;

assign merge_weights_V_23_ce0 = grp_core_id_func_fu_320_merge_weights_V_23_ce0;

assign merge_weights_V_24_address0 = grp_core_id_func_fu_320_merge_weights_V_24_address0;

assign merge_weights_V_24_ce0 = grp_core_id_func_fu_320_merge_weights_V_24_ce0;

assign merge_weights_V_25_address0 = grp_core_id_func_fu_320_merge_weights_V_25_address0;

assign merge_weights_V_25_ce0 = grp_core_id_func_fu_320_merge_weights_V_25_ce0;

assign merge_weights_V_26_address0 = grp_core_id_func_fu_320_merge_weights_V_26_address0;

assign merge_weights_V_26_ce0 = grp_core_id_func_fu_320_merge_weights_V_26_ce0;

assign merge_weights_V_27_address0 = grp_core_id_func_fu_320_merge_weights_V_27_address0;

assign merge_weights_V_27_ce0 = grp_core_id_func_fu_320_merge_weights_V_27_ce0;

assign merge_weights_V_28_address0 = grp_core_id_func_fu_320_merge_weights_V_28_address0;

assign merge_weights_V_28_ce0 = grp_core_id_func_fu_320_merge_weights_V_28_ce0;

assign merge_weights_V_29_address0 = grp_core_id_func_fu_320_merge_weights_V_29_address0;

assign merge_weights_V_29_ce0 = grp_core_id_func_fu_320_merge_weights_V_29_ce0;

assign merge_weights_V_2_address0 = grp_core_id_func_fu_320_merge_weights_V_2_address0;

assign merge_weights_V_2_ce0 = grp_core_id_func_fu_320_merge_weights_V_2_ce0;

assign merge_weights_V_30_address0 = grp_core_id_func_fu_320_merge_weights_V_30_address0;

assign merge_weights_V_30_ce0 = grp_core_id_func_fu_320_merge_weights_V_30_ce0;

assign merge_weights_V_31_address0 = grp_core_id_func_fu_320_merge_weights_V_31_address0;

assign merge_weights_V_31_ce0 = grp_core_id_func_fu_320_merge_weights_V_31_ce0;

assign merge_weights_V_32_address0 = grp_core_id_func_fu_320_merge_weights_V_32_address0;

assign merge_weights_V_32_ce0 = grp_core_id_func_fu_320_merge_weights_V_32_ce0;

assign merge_weights_V_33_address0 = grp_core_id_func_fu_320_merge_weights_V_33_address0;

assign merge_weights_V_33_ce0 = grp_core_id_func_fu_320_merge_weights_V_33_ce0;

assign merge_weights_V_34_address0 = grp_core_id_func_fu_320_merge_weights_V_34_address0;

assign merge_weights_V_34_ce0 = grp_core_id_func_fu_320_merge_weights_V_34_ce0;

assign merge_weights_V_35_address0 = grp_core_id_func_fu_320_merge_weights_V_35_address0;

assign merge_weights_V_35_ce0 = grp_core_id_func_fu_320_merge_weights_V_35_ce0;

assign merge_weights_V_36_address0 = grp_core_id_func_fu_320_merge_weights_V_36_address0;

assign merge_weights_V_36_ce0 = grp_core_id_func_fu_320_merge_weights_V_36_ce0;

assign merge_weights_V_37_address0 = grp_core_id_func_fu_320_merge_weights_V_37_address0;

assign merge_weights_V_37_ce0 = grp_core_id_func_fu_320_merge_weights_V_37_ce0;

assign merge_weights_V_38_address0 = grp_core_id_func_fu_320_merge_weights_V_38_address0;

assign merge_weights_V_38_ce0 = grp_core_id_func_fu_320_merge_weights_V_38_ce0;

assign merge_weights_V_39_address0 = grp_core_id_func_fu_320_merge_weights_V_39_address0;

assign merge_weights_V_39_ce0 = grp_core_id_func_fu_320_merge_weights_V_39_ce0;

assign merge_weights_V_3_address0 = grp_core_id_func_fu_320_merge_weights_V_3_address0;

assign merge_weights_V_3_ce0 = grp_core_id_func_fu_320_merge_weights_V_3_ce0;

assign merge_weights_V_40_address0 = grp_core_id_func_fu_320_merge_weights_V_40_address0;

assign merge_weights_V_40_ce0 = grp_core_id_func_fu_320_merge_weights_V_40_ce0;

assign merge_weights_V_41_address0 = grp_core_id_func_fu_320_merge_weights_V_41_address0;

assign merge_weights_V_41_ce0 = grp_core_id_func_fu_320_merge_weights_V_41_ce0;

assign merge_weights_V_42_address0 = grp_core_id_func_fu_320_merge_weights_V_42_address0;

assign merge_weights_V_42_ce0 = grp_core_id_func_fu_320_merge_weights_V_42_ce0;

assign merge_weights_V_43_address0 = grp_core_id_func_fu_320_merge_weights_V_43_address0;

assign merge_weights_V_43_ce0 = grp_core_id_func_fu_320_merge_weights_V_43_ce0;

assign merge_weights_V_44_address0 = grp_core_id_func_fu_320_merge_weights_V_44_address0;

assign merge_weights_V_44_ce0 = grp_core_id_func_fu_320_merge_weights_V_44_ce0;

assign merge_weights_V_45_address0 = grp_core_id_func_fu_320_merge_weights_V_45_address0;

assign merge_weights_V_45_ce0 = grp_core_id_func_fu_320_merge_weights_V_45_ce0;

assign merge_weights_V_46_address0 = grp_core_id_func_fu_320_merge_weights_V_46_address0;

assign merge_weights_V_46_ce0 = grp_core_id_func_fu_320_merge_weights_V_46_ce0;

assign merge_weights_V_47_address0 = grp_core_id_func_fu_320_merge_weights_V_47_address0;

assign merge_weights_V_47_ce0 = grp_core_id_func_fu_320_merge_weights_V_47_ce0;

assign merge_weights_V_48_address0 = grp_core_id_func_fu_320_merge_weights_V_48_address0;

assign merge_weights_V_48_ce0 = grp_core_id_func_fu_320_merge_weights_V_48_ce0;

assign merge_weights_V_49_address0 = grp_core_id_func_fu_320_merge_weights_V_49_address0;

assign merge_weights_V_49_ce0 = grp_core_id_func_fu_320_merge_weights_V_49_ce0;

assign merge_weights_V_4_address0 = grp_core_id_func_fu_320_merge_weights_V_4_address0;

assign merge_weights_V_4_ce0 = grp_core_id_func_fu_320_merge_weights_V_4_ce0;

assign merge_weights_V_50_address0 = grp_core_id_func_fu_320_merge_weights_V_50_address0;

assign merge_weights_V_50_ce0 = grp_core_id_func_fu_320_merge_weights_V_50_ce0;

assign merge_weights_V_51_address0 = grp_core_id_func_fu_320_merge_weights_V_51_address0;

assign merge_weights_V_51_ce0 = grp_core_id_func_fu_320_merge_weights_V_51_ce0;

assign merge_weights_V_52_address0 = grp_core_id_func_fu_320_merge_weights_V_52_address0;

assign merge_weights_V_52_ce0 = grp_core_id_func_fu_320_merge_weights_V_52_ce0;

assign merge_weights_V_53_address0 = grp_core_id_func_fu_320_merge_weights_V_53_address0;

assign merge_weights_V_53_ce0 = grp_core_id_func_fu_320_merge_weights_V_53_ce0;

assign merge_weights_V_54_address0 = grp_core_id_func_fu_320_merge_weights_V_54_address0;

assign merge_weights_V_54_ce0 = grp_core_id_func_fu_320_merge_weights_V_54_ce0;

assign merge_weights_V_55_address0 = grp_core_id_func_fu_320_merge_weights_V_55_address0;

assign merge_weights_V_55_ce0 = grp_core_id_func_fu_320_merge_weights_V_55_ce0;

assign merge_weights_V_56_address0 = grp_core_id_func_fu_320_merge_weights_V_56_address0;

assign merge_weights_V_56_ce0 = grp_core_id_func_fu_320_merge_weights_V_56_ce0;

assign merge_weights_V_57_address0 = grp_core_id_func_fu_320_merge_weights_V_57_address0;

assign merge_weights_V_57_ce0 = grp_core_id_func_fu_320_merge_weights_V_57_ce0;

assign merge_weights_V_58_address0 = grp_core_id_func_fu_320_merge_weights_V_58_address0;

assign merge_weights_V_58_ce0 = grp_core_id_func_fu_320_merge_weights_V_58_ce0;

assign merge_weights_V_59_address0 = grp_core_id_func_fu_320_merge_weights_V_59_address0;

assign merge_weights_V_59_ce0 = grp_core_id_func_fu_320_merge_weights_V_59_ce0;

assign merge_weights_V_5_address0 = grp_core_id_func_fu_320_merge_weights_V_5_address0;

assign merge_weights_V_5_ce0 = grp_core_id_func_fu_320_merge_weights_V_5_ce0;

assign merge_weights_V_60_address0 = grp_core_id_func_fu_320_merge_weights_V_60_address0;

assign merge_weights_V_60_ce0 = grp_core_id_func_fu_320_merge_weights_V_60_ce0;

assign merge_weights_V_61_address0 = grp_core_id_func_fu_320_merge_weights_V_61_address0;

assign merge_weights_V_61_ce0 = grp_core_id_func_fu_320_merge_weights_V_61_ce0;

assign merge_weights_V_62_address0 = grp_core_id_func_fu_320_merge_weights_V_62_address0;

assign merge_weights_V_62_ce0 = grp_core_id_func_fu_320_merge_weights_V_62_ce0;

assign merge_weights_V_63_address0 = grp_core_id_func_fu_320_merge_weights_V_63_address0;

assign merge_weights_V_63_ce0 = grp_core_id_func_fu_320_merge_weights_V_63_ce0;

assign merge_weights_V_6_address0 = grp_core_id_func_fu_320_merge_weights_V_6_address0;

assign merge_weights_V_6_ce0 = grp_core_id_func_fu_320_merge_weights_V_6_ce0;

assign merge_weights_V_7_address0 = grp_core_id_func_fu_320_merge_weights_V_7_address0;

assign merge_weights_V_7_ce0 = grp_core_id_func_fu_320_merge_weights_V_7_ce0;

assign merge_weights_V_8_address0 = grp_core_id_func_fu_320_merge_weights_V_8_address0;

assign merge_weights_V_8_ce0 = grp_core_id_func_fu_320_merge_weights_V_8_ce0;

assign merge_weights_V_9_address0 = grp_core_id_func_fu_320_merge_weights_V_9_address0;

assign merge_weights_V_9_ce0 = grp_core_id_func_fu_320_merge_weights_V_9_ce0;

assign tmp_1_nbreadreq_fu_254_p6 = (check_msg_out1_V_old_empty_n & check_msg_out1_V_new_empty_n & check_msg_out1_V_i_empty_n & check_msg_out1_V_cor_empty_n);

assign tmp_nbreadreq_fu_228_p6 = (check_msg_out0_V_old_empty_n & check_msg_out0_V_new_empty_n & check_msg_out0_V_i_empty_n & check_msg_out0_V_cor_empty_n);

assign update_cluster_in_V_1_din = grp_core_id_func_fu_320_update_cluster_in_V_1_din;

assign update_cluster_in_V_3_din = grp_core_id_func_fu_320_update_cluster_in_V_3_din;

assign update_cluster_in_V_4_din = grp_core_id_func_fu_320_update_cluster_in_V_4_din;

assign update_cluster_in_V_s_din = grp_core_id_func_fu_320_update_cluster_in_V_s_din;

endmodule //compute_core_id
