(* For Capstone Engine. AUTO-GENERATED FILE, DO NOT EDIT [riscv_const.ml] *)

(* Operand type for instruction's operands *)

let _RISCV_OP_INVALID = 0;;
let _RISCV_OP_REG = 1;;
let _RISCV_OP_IMM = 2;;
let _RISCV_OP_MEM = 3;;

(* RISCV registers *)

let _RISCV_REG_INVALID = 0;;

(* General purpose registers *)
let _RISCV_REG_X0 = 1;;
let _RISCV_REG_X1 = 2;;
let _RISCV_REG_X2 = 3;;
let _RISCV_REG_X3 = 4;;
let _RISCV_REG_X4 = 5;;
let _RISCV_REG_X5 = 6;;
let _RISCV_REG_X6 = 7;;
let _RISCV_REG_X7 = 8;;
let _RISCV_REG_X8 = 9;;
let _RISCV_REG_X9 = 10;;
let _RISCV_REG_X10 = 11;;
let _RISCV_REG_X11 = 12;;
let _RISCV_REG_X12 = 13;;
let _RISCV_REG_X13 = 14;;
let _RISCV_REG_X14 = 15;;
let _RISCV_REG_X15 = 16;;
let _RISCV_REG_X16 = 17;;
let _RISCV_REG_X17 = 18;;
let _RISCV_REG_X18 = 19;;
let _RISCV_REG_X19 = 20;;
let _RISCV_REG_X20 = 21;;
let _RISCV_REG_X21 = 22;;
let _RISCV_REG_X22 = 23;;
let _RISCV_REG_X23 = 24;;
let _RISCV_REG_X24 = 25;;
let _RISCV_REG_X25 = 26;;
let _RISCV_REG_X26 = 27;;
let _RISCV_REG_X27 = 28;;
let _RISCV_REG_X28 = 29;;
let _RISCV_REG_X29 = 30;;
let _RISCV_REG_X30 = 31;;
let _RISCV_REG_X31 = 32;;

(* Single-precision floating-point registers *)
let _RISCV_REG_F0_32 = 33;;
let _RISCV_REG_F1_32 = 34;;
let _RISCV_REG_F2_32 = 35;;
let _RISCV_REG_F3_32 = 36;;
let _RISCV_REG_F4_32 = 37;;
let _RISCV_REG_F5_32 = 38;;
let _RISCV_REG_F6_32 = 39;;
let _RISCV_REG_F7_32 = 40;;
let _RISCV_REG_F8_32 = 41;;
let _RISCV_REG_F9_32 = 42;;
let _RISCV_REG_F10_32 = 43;;
let _RISCV_REG_F11_32 = 44;;
let _RISCV_REG_F12_32 = 45;;
let _RISCV_REG_F13_32 = 46;;
let _RISCV_REG_F14_32 = 47;;
let _RISCV_REG_F15_32 = 48;;
let _RISCV_REG_F16_32 = 49;;
let _RISCV_REG_F17_32 = 50;;
let _RISCV_REG_F18_32 = 51;;
let _RISCV_REG_F19_32 = 52;;
let _RISCV_REG_F20_32 = 53;;
let _RISCV_REG_F21_32 = 54;;
let _RISCV_REG_F22_32 = 55;;
let _RISCV_REG_F23_32 = 56;;
let _RISCV_REG_F24_32 = 57;;
let _RISCV_REG_F25_32 = 58;;
let _RISCV_REG_F26_32 = 59;;
let _RISCV_REG_F27_32 = 60;;
let _RISCV_REG_F28_32 = 61;;
let _RISCV_REG_F29_32 = 62;;
let _RISCV_REG_F30_32 = 63;;
let _RISCV_REG_F31_32 = 64;;

(* Double-precision floating-point registers *)
let _RISCV_REG_F0_64 = 65;;
let _RISCV_REG_F1_64 = 66;;
let _RISCV_REG_F2_64 = 67;;
let _RISCV_REG_F3_64 = 68;;
let _RISCV_REG_F4_64 = 69;;
let _RISCV_REG_F5_64 = 70;;
let _RISCV_REG_F6_64 = 71;;
let _RISCV_REG_F7_64 = 72;;
let _RISCV_REG_F8_64 = 73;;
let _RISCV_REG_F9_64 = 74;;
let _RISCV_REG_F10_64 = 75;;
let _RISCV_REG_F11_64 = 76;;
let _RISCV_REG_F12_64 = 77;;
let _RISCV_REG_F13_64 = 78;;
let _RISCV_REG_F14_64 = 79;;
let _RISCV_REG_F15_64 = 80;;
let _RISCV_REG_F16_64 = 81;;
let _RISCV_REG_F17_64 = 82;;
let _RISCV_REG_F18_64 = 83;;
let _RISCV_REG_F19_64 = 84;;
let _RISCV_REG_F20_64 = 85;;
let _RISCV_REG_F21_64 = 86;;
let _RISCV_REG_F22_64 = 87;;
let _RISCV_REG_F23_64 = 88;;
let _RISCV_REG_F24_64 = 89;;
let _RISCV_REG_F25_64 = 90;;
let _RISCV_REG_F26_64 = 91;;
let _RISCV_REG_F27_64 = 92;;
let _RISCV_REG_F28_64 = 93;;
let _RISCV_REG_F29_64 = 94;;
let _RISCV_REG_F30_64 = 95;;
let _RISCV_REG_F31_64 = 96;;
let _RISCV_REG_ENDING = 97;;

(* RISCV instruction *)

let _RISCV_INS_INVALID = 0;;
let _RISCV_INS_ADD = 1;;
let _RISCV_INS_ADDI = 2;;
let _RISCV_INS_ADDIW = 3;;
let _RISCV_INS_ADDW = 4;;
let _RISCV_INS_AMOADD_D = 5;;
let _RISCV_INS_AMOADD_D_AQ = 6;;
let _RISCV_INS_AMOADD_D_AQ_RL = 7;;
let _RISCV_INS_AMOADD_D_RL = 8;;
let _RISCV_INS_AMOADD_W = 9;;
let _RISCV_INS_AMOADD_W_AQ = 10;;
let _RISCV_INS_AMOADD_W_AQ_RL = 11;;
let _RISCV_INS_AMOADD_W_RL = 12;;
let _RISCV_INS_AMOAND_D = 13;;
let _RISCV_INS_AMOAND_D_AQ = 14;;
let _RISCV_INS_AMOAND_D_AQ_RL = 15;;
let _RISCV_INS_AMOAND_D_RL = 16;;
let _RISCV_INS_AMOAND_W = 17;;
let _RISCV_INS_AMOAND_W_AQ = 18;;
let _RISCV_INS_AMOAND_W_AQ_RL = 19;;
let _RISCV_INS_AMOAND_W_RL = 20;;
let _RISCV_INS_AMOMAXU_D = 21;;
let _RISCV_INS_AMOMAXU_D_AQ = 22;;
let _RISCV_INS_AMOMAXU_D_AQ_RL = 23;;
let _RISCV_INS_AMOMAXU_D_RL = 24;;
let _RISCV_INS_AMOMAXU_W = 25;;
let _RISCV_INS_AMOMAXU_W_AQ = 26;;
let _RISCV_INS_AMOMAXU_W_AQ_RL = 27;;
let _RISCV_INS_AMOMAXU_W_RL = 28;;
let _RISCV_INS_AMOMAX_D = 29;;
let _RISCV_INS_AMOMAX_D_AQ = 30;;
let _RISCV_INS_AMOMAX_D_AQ_RL = 31;;
let _RISCV_INS_AMOMAX_D_RL = 32;;
let _RISCV_INS_AMOMAX_W = 33;;
let _RISCV_INS_AMOMAX_W_AQ = 34;;
let _RISCV_INS_AMOMAX_W_AQ_RL = 35;;
let _RISCV_INS_AMOMAX_W_RL = 36;;
let _RISCV_INS_AMOMINU_D = 37;;
let _RISCV_INS_AMOMINU_D_AQ = 38;;
let _RISCV_INS_AMOMINU_D_AQ_RL = 39;;
let _RISCV_INS_AMOMINU_D_RL = 40;;
let _RISCV_INS_AMOMINU_W = 41;;
let _RISCV_INS_AMOMINU_W_AQ = 42;;
let _RISCV_INS_AMOMINU_W_AQ_RL = 43;;
let _RISCV_INS_AMOMINU_W_RL = 44;;
let _RISCV_INS_AMOMIN_D = 45;;
let _RISCV_INS_AMOMIN_D_AQ = 46;;
let _RISCV_INS_AMOMIN_D_AQ_RL = 47;;
let _RISCV_INS_AMOMIN_D_RL = 48;;
let _RISCV_INS_AMOMIN_W = 49;;
let _RISCV_INS_AMOMIN_W_AQ = 50;;
let _RISCV_INS_AMOMIN_W_AQ_RL = 51;;
let _RISCV_INS_AMOMIN_W_RL = 52;;
let _RISCV_INS_AMOOR_D = 53;;
let _RISCV_INS_AMOOR_D_AQ = 54;;
let _RISCV_INS_AMOOR_D_AQ_RL = 55;;
let _RISCV_INS_AMOOR_D_RL = 56;;
let _RISCV_INS_AMOOR_W = 57;;
let _RISCV_INS_AMOOR_W_AQ = 58;;
let _RISCV_INS_AMOOR_W_AQ_RL = 59;;
let _RISCV_INS_AMOOR_W_RL = 60;;
let _RISCV_INS_AMOSWAP_D = 61;;
let _RISCV_INS_AMOSWAP_D_AQ = 62;;
let _RISCV_INS_AMOSWAP_D_AQ_RL = 63;;
let _RISCV_INS_AMOSWAP_D_RL = 64;;
let _RISCV_INS_AMOSWAP_W = 65;;
let _RISCV_INS_AMOSWAP_W_AQ = 66;;
let _RISCV_INS_AMOSWAP_W_AQ_RL = 67;;
let _RISCV_INS_AMOSWAP_W_RL = 68;;
let _RISCV_INS_AMOXOR_D = 69;;
let _RISCV_INS_AMOXOR_D_AQ = 70;;
let _RISCV_INS_AMOXOR_D_AQ_RL = 71;;
let _RISCV_INS_AMOXOR_D_RL = 72;;
let _RISCV_INS_AMOXOR_W = 73;;
let _RISCV_INS_AMOXOR_W_AQ = 74;;
let _RISCV_INS_AMOXOR_W_AQ_RL = 75;;
let _RISCV_INS_AMOXOR_W_RL = 76;;
let _RISCV_INS_AND = 77;;
let _RISCV_INS_ANDI = 78;;
let _RISCV_INS_AUIPC = 79;;
let _RISCV_INS_BEQ = 80;;
let _RISCV_INS_BGE = 81;;
let _RISCV_INS_BGEU = 82;;
let _RISCV_INS_BLT = 83;;
let _RISCV_INS_BLTU = 84;;
let _RISCV_INS_BNE = 85;;
let _RISCV_INS_CSRRC = 86;;
let _RISCV_INS_CSRRCI = 87;;
let _RISCV_INS_CSRRS = 88;;
let _RISCV_INS_CSRRSI = 89;;
let _RISCV_INS_CSRRW = 90;;
let _RISCV_INS_CSRRWI = 91;;
let _RISCV_INS_DIV = 92;;
let _RISCV_INS_DIVU = 93;;
let _RISCV_INS_DIVUW = 94;;
let _RISCV_INS_DIVW = 95;;
let _RISCV_INS_EBREAK = 96;;
let _RISCV_INS_ECALL = 97;;
let _RISCV_INS_FADD_D = 98;;
let _RISCV_INS_FADD_S = 99;;
let _RISCV_INS_FCLASS_D = 100;;
let _RISCV_INS_FCLASS_S = 101;;
let _RISCV_INS_FCVT_D_L = 102;;
let _RISCV_INS_FCVT_D_LU = 103;;
let _RISCV_INS_FCVT_D_S = 104;;
let _RISCV_INS_FCVT_D_W = 105;;
let _RISCV_INS_FCVT_D_WU = 106;;
let _RISCV_INS_FCVT_LU_D = 107;;
let _RISCV_INS_FCVT_LU_S = 108;;
let _RISCV_INS_FCVT_L_D = 109;;
let _RISCV_INS_FCVT_L_S = 110;;
let _RISCV_INS_FCVT_S_D = 111;;
let _RISCV_INS_FCVT_S_L = 112;;
let _RISCV_INS_FCVT_S_LU = 113;;
let _RISCV_INS_FCVT_S_W = 114;;
let _RISCV_INS_FCVT_S_WU = 115;;
let _RISCV_INS_FCVT_WU_D = 116;;
let _RISCV_INS_FCVT_WU_S = 117;;
let _RISCV_INS_FCVT_W_D = 118;;
let _RISCV_INS_FCVT_W_S = 119;;
let _RISCV_INS_FDIV_D = 120;;
let _RISCV_INS_FDIV_S = 121;;
let _RISCV_INS_FENCE = 122;;
let _RISCV_INS_FENCE_I = 123;;
let _RISCV_INS_FEQ_D = 124;;
let _RISCV_INS_FEQ_S = 125;;
let _RISCV_INS_FLD = 126;;
let _RISCV_INS_FLE_D = 127;;
let _RISCV_INS_FLE_S = 128;;
let _RISCV_INS_FLT_D = 129;;
let _RISCV_INS_FLT_S = 130;;
let _RISCV_INS_FLW = 131;;
let _RISCV_INS_FMADD_D = 132;;
let _RISCV_INS_FMADD_S = 133;;
let _RISCV_INS_FMAX_D = 134;;
let _RISCV_INS_FMAX_S = 135;;
let _RISCV_INS_FMIN_D = 136;;
let _RISCV_INS_FMIN_S = 137;;
let _RISCV_INS_FMSUB_D = 138;;
let _RISCV_INS_FMSUB_S = 139;;
let _RISCV_INS_FMUL_D = 140;;
let _RISCV_INS_FMUL_S = 141;;
let _RISCV_INS_FMV_D_X = 142;;
let _RISCV_INS_FMV_W_X = 143;;
let _RISCV_INS_FMV_X_D = 144;;
let _RISCV_INS_FMV_X_W = 145;;
let _RISCV_INS_FNMADD_D = 146;;
let _RISCV_INS_FNMADD_S = 147;;
let _RISCV_INS_FNMSUB_D = 148;;
let _RISCV_INS_FNMSUB_S = 149;;
let _RISCV_INS_FSD = 150;;
let _RISCV_INS_FSGNJN_D = 151;;
let _RISCV_INS_FSGNJN_S = 152;;
let _RISCV_INS_FSGNJX_D = 153;;
let _RISCV_INS_FSGNJX_S = 154;;
let _RISCV_INS_FSGNJ_D = 155;;
let _RISCV_INS_FSGNJ_S = 156;;
let _RISCV_INS_FSQRT_D = 157;;
let _RISCV_INS_FSQRT_S = 158;;
let _RISCV_INS_FSUB_D = 159;;
let _RISCV_INS_FSUB_S = 160;;
let _RISCV_INS_FSW = 161;;
let _RISCV_INS_JAL = 162;;
let _RISCV_INS_JALR = 163;;
let _RISCV_INS_LB = 164;;
let _RISCV_INS_LBU = 165;;
let _RISCV_INS_LD = 166;;
let _RISCV_INS_LH = 167;;
let _RISCV_INS_LHU = 168;;
let _RISCV_INS_LR_D = 169;;
let _RISCV_INS_LR_D_AQ = 170;;
let _RISCV_INS_LR_D_AQ_RL = 171;;
let _RISCV_INS_LR_D_RL = 172;;
let _RISCV_INS_LR_W = 173;;
let _RISCV_INS_LR_W_AQ = 174;;
let _RISCV_INS_LR_W_AQ_RL = 175;;
let _RISCV_INS_LR_W_RL = 176;;
let _RISCV_INS_LUI = 177;;
let _RISCV_INS_LW = 178;;
let _RISCV_INS_LWU = 179;;
let _RISCV_INS_MUL = 180;;
let _RISCV_INS_MULH = 181;;
let _RISCV_INS_MULHSU = 182;;
let _RISCV_INS_MULHU = 183;;
let _RISCV_INS_MULW = 184;;
let _RISCV_INS_OR = 185;;
let _RISCV_INS_ORI = 186;;
let _RISCV_INS_REM = 187;;
let _RISCV_INS_REMU = 188;;
let _RISCV_INS_REMUW = 189;;
let _RISCV_INS_REMW = 190;;
let _RISCV_INS_SB = 191;;
let _RISCV_INS_SC_D = 192;;
let _RISCV_INS_SC_D_AQ = 193;;
let _RISCV_INS_SC_D_AQ_RL = 194;;
let _RISCV_INS_SC_D_RL = 195;;
let _RISCV_INS_SC_W = 196;;
let _RISCV_INS_SC_W_AQ = 197;;
let _RISCV_INS_SC_W_AQ_RL = 198;;
let _RISCV_INS_SC_W_RL = 199;;
let _RISCV_INS_SD = 200;;
let _RISCV_INS_SH = 201;;
let _RISCV_INS_SLL = 202;;
let _RISCV_INS_SLLI = 203;;
let _RISCV_INS_SLLIW = 204;;
let _RISCV_INS_SLLW = 205;;
let _RISCV_INS_SLT = 206;;
let _RISCV_INS_SLTI = 207;;
let _RISCV_INS_SLTIU = 208;;
let _RISCV_INS_SLTU = 209;;
let _RISCV_INS_SRA = 210;;
let _RISCV_INS_SRAI = 211;;
let _RISCV_INS_SRAIW = 212;;
let _RISCV_INS_SRAW = 213;;
let _RISCV_INS_SRL = 214;;
let _RISCV_INS_SRLI = 215;;
let _RISCV_INS_SRLIW = 216;;
let _RISCV_INS_SRLW = 217;;
let _RISCV_INS_SUB = 218;;
let _RISCV_INS_SUBW = 219;;
let _RISCV_INS_SW = 220;;
let _RISCV_INS_XOR = 221;;
let _RISCV_INS_XORI = 222;;

(* some pseudo instructions *)
let _RISCV_INS_PseudoCALL = 223;;
let _RISCV_INS_PseudoRET = 224;;
let _RISCV_INS_ENDING = 225;;

(* Group of RISCV instructions *)

let _RISCV_GRP_INVALID = 0;;

(* Generic groups *)
let _RISCV_GRP_JUMP = 1;;

(* Architecture-specific groups *)
let _RISCV_GRP_RV32I = 128;;
let _RISCV_GRP_RV64I = 129;;
let _RISCV_GRP_RV32M = 130;;
let _RISCV_GRP_RV64M = 131;;
let _RISCV_GRP_RV32A = 132;;
let _RISCV_GRP_RV64A = 133;;
let _RISCV_GRP_RV32F = 134;;
let _RISCV_GRP_RV64F = 135;;
let _RISCV_GRP_RV32D = 136;;
let _RISCV_GRP_RV64D = 137;;
let _RISCV_GRP_ENDING = 138;;
