;redcode
;assert 1
	SPL 0, <402
	CMP -217, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 300, 90
	ADD 300, 90
	ADD -1, <-20
	SUB #0, -3
	CMP @121, 103
	SUB #0, -2
	JMN 900, 900
	ADD 11, 70
	DJN 0, #7
	CMP #0, -2
	SUB @-125, 100
	MOV 11, 70
	SUB <1, @2
	SUB @121, 103
	SUB @121, 103
	DAT #10, #4
	SUB -1, <-20
	MOV -8, <-20
	SUB -205, <-120
	SUB -205, <-120
	SUB -205, <-120
	DJN 0, #7
	DAT #-11, #-20
	DAT #-11, #-20
	JMZ 0, #7
	JMN @1, #2
	ADD 18, @70
	JMN <-127, #100
	JMN <-127, #100
	CMP @121, 103
	SUB @-127, @100
	MOV -1, <-20
	SUB @-127, @100
	JMN @12, #202
	ADD 12, @10
	DJN 0, #2
	SUB @121, 103
	DJN 0, #2
	SUB @121, 103
	CMP @-125, 100
	JMN @18, #202
	JMN <-127, #100
	CMP 11, 70
	SUB -217, <-120
	DJN -1, @-20
	SLT 300, 90
	DJN -1, @-20
	SLT 300, 90
