<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cfg_block_engine_par</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cfg_block_engine_par'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cfg_block_engine_par')">cfg_block_engine_par</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.32</td>
<td class="s10 cl rt"><a href="mod2001.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2001.html#Cond" > 95.83</a></td>
<td class="s10 cl rt"><a href="mod2001.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2001.html#Branch" > 97.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/CCFF/cfg_block_engine_par.sv')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/CCFF/cfg_block_engine_par.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2001.html#inst_tag_189604"  onclick="showContent('inst_tag_189604')">gemini_tb.DUT.soc_ss_inst.soc_fpga_intf_u.config_controller_u.fcb_u.cfg_block_engine_par</a></td>
<td class="s9 cl rt"> 98.32</td>
<td class="s10 cl rt"><a href="mod2001.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2001.html#Cond" > 95.83</a></td>
<td class="s10 cl rt"><a href="mod2001.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2001.html#Branch" > 97.44</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_cfg_block_engine_par'>
<hr>
<a name="inst_tag_189604"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_189604" >gemini_tb.DUT.soc_ss_inst.soc_fpga_intf_u.config_controller_u.fcb_u.cfg_block_engine_par</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.32</td>
<td class="s10 cl rt"><a href="mod2001.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2001.html#Cond" > 95.83</a></td>
<td class="s10 cl rt"><a href="mod2001.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2001.html#Branch" > 97.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.32</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.83</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2194.html#inst_tag_209788" >fcb_u<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188861" id="tag_urg_inst_188861">ccff_clkgate_delay</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188863" id="tag_urg_inst_188863">ccff_clkgate_in</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188862" id="tag_urg_inst_188862">ccff_clkgate_out</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cfg_block_engine_par'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2001.html" >cfg_block_engine_par</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>89</td><td>89</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>97</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>110</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>131</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>157</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>162</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>207</td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>233</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>242</td><td>8</td><td>8</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
57                      always @(posedge clk, negedge rst_n)
58         2/2              if (!rst_n) bitstream_wreq_ff &lt;= 'h0;
59         1/1              else        bitstream_wreq_ff &lt;= bitstream_wreq_i;
60                      
61                      assign bitstream_wreq = bitstream_wreq_i &amp; !bitstream_wreq_ff;
62                      
63                      always @(posedge clk, negedge rst_n)
64         2/2              if (!rst_n) bitstream_wack_o &lt;= 'h0;
65         1/1              else        bitstream_wack_o &lt;= bitstream_wreq;
66                      
67                      //read req
68                      always @(posedge clk, negedge rst_n)
69         2/2              if (!rst_n) bitstream_rreq_ff &lt;= 'h0;
70         1/1              else        bitstream_rreq_ff &lt;= bitstream_rreq_i;
71                      
72                      
73                      assign bitstream_rreq = bitstream_rreq_i &amp; !bitstream_rreq_ff;
74                      
75                      //
76                      assign wdata = (byte_twist_i &amp; !bit_twist_i) ? {bitstream_wdata_i[24],bitstream_wdata_i[25],bitstream_wdata_i[26],bitstream_wdata_i[27], bitstream_wdata_i[28], bitstream_wdata_i[29], bitstream_wdata_i[30], bitstream_wdata_i[31],
77                                                                                        bitstream_wdata_i[16],bitstream_wdata_i[17],bitstream_wdata_i[18],bitstream_wdata_i[19], bitstream_wdata_i[20], bitstream_wdata_i[21], bitstream_wdata_i[22], bitstream_wdata_i[23],
78                                                                                        bitstream_wdata_i[8],bitstream_wdata_i[9],bitstream_wdata_i[10],bitstream_wdata_i[11], bitstream_wdata_i[12], bitstream_wdata_i[13], bitstream_wdata_i[14], bitstream_wdata_i[15],
79                                                                                        bitstream_wdata_i[0],bitstream_wdata_i[1],bitstream_wdata_i[2],bitstream_wdata_i[3], bitstream_wdata_i[4], bitstream_wdata_i[5], bitstream_wdata_i[6], bitstream_wdata_i[7]} : 
80                                                                        (byte_twist_i &amp; bit_twist_i) ? {bitstream_wdata_i[7],bitstream_wdata_i[6],bitstream_wdata_i[5],bitstream_wdata_i[4], bitstream_wdata_i[3], bitstream_wdata_i[2], bitstream_wdata_i[1], bitstream_wdata_i[0],
81                                                                                        bitstream_wdata_i[15],bitstream_wdata_i[14],bitstream_wdata_i[13],bitstream_wdata_i[12], bitstream_wdata_i[11], bitstream_wdata_i[10], bitstream_wdata_i[9], bitstream_wdata_i[8],
82                                                                                        bitstream_wdata_i[23],bitstream_wdata_i[22],bitstream_wdata_i[21],bitstream_wdata_i[20], bitstream_wdata_i[19], bitstream_wdata_i[18], bitstream_wdata_i[17], bitstream_wdata_i[16],
83                                                                                        bitstream_wdata_i[31],bitstream_wdata_i[30],bitstream_wdata_i[29],bitstream_wdata_i[28], bitstream_wdata_i[27], bitstream_wdata_i[26], bitstream_wdata_i[25], bitstream_wdata_i[24]} : 
84                                                                        (!byte_twist_i &amp; bit_twist_i) ? {bitstream_wdata_i[0],bitstream_wdata_i[1],bitstream_wdata_i[2],bitstream_wdata_i[3], bitstream_wdata_i[4], bitstream_wdata_i[5], bitstream_wdata_i[6], bitstream_wdata_i[7],
85                                                                                        bitstream_wdata_i[8],bitstream_wdata_i[9],bitstream_wdata_i[10],bitstream_wdata_i[11], bitstream_wdata_i[12], bitstream_wdata_i[13], bitstream_wdata_i[14], bitstream_wdata_i[15],
86                                                                                        bitstream_wdata_i[16],bitstream_wdata_i[17],bitstream_wdata_i[18],bitstream_wdata_i[19], bitstream_wdata_i[20], bitstream_wdata_i[21], bitstream_wdata_i[22], bitstream_wdata_i[23],
87                                                                                        bitstream_wdata_i[24],bitstream_wdata_i[25],bitstream_wdata_i[26],bitstream_wdata_i[27], bitstream_wdata_i[28], bitstream_wdata_i[29], bitstream_wdata_i[30], bitstream_wdata_i[31]} :                                
88                                                                                        bitstream_wdata_i;
89                      
90                      
91                      //write bitstream
92                      always @ (posedge clk, negedge rst_n)
93         2/2              if(~rst_n) bitstream_wdata &lt;= 'h0;
94         2/2              else if(kickoff_i &amp; bitstream_wreq) bitstream_wdata &lt;= bit_twist_shift_reg_i ?  {bitstream_wdata[63:0], wdata} : {wdata, bitstream_wdata[95:32]};
                        MISSING_ELSE
95                      
96                      always @(posedge clk or negedge rst_n)
97         2/2              if(~rst_n)                          wdata_cnt &lt;= 'h0;
98         2/2              else if(kickoff_i &amp; bitstream_wreq) wdata_cnt &lt;= wdata_cnt + 1;
99         2/2              else if(wdata_cnt==3)               wdata_cnt &lt;= 'h0;
                        MISSING_ELSE
100                     
101                     //read bitstream
102                     always @(posedge clk or negedge rst_n)
103        2/2              if(~rst_n)                                         rreq &lt;= 'h0;
104        2/2              else if(kickoff_i &amp; bitstream_rreq &amp; rdata_cnt==0) rreq &lt;= 'h1;
105        2/2              else if(rreq)                                      rreq &lt;= 'h0;
                        MISSING_ELSE
106                     
107                     //read ack dealy
108                     logic [3:0] bitstream_rreq_z;
109                     always @ (posedge clk, negedge rst_n)
110        2/2              if(~rst_n) bitstream_rreq_z &lt;= 'h0;
111        1/1              else       bitstream_rreq_z &lt;= {bitstream_rreq_z[2:0], bitstream_rreq}; 
112                     
113                     always @(posedge clk or negedge rst_n)
114        2/2              if(~rst_n)                               rack &lt;= 'h0;
115        2/2              else if(kickoff_i &amp; bitstream_rreq_z[2]) rack &lt;= 'h1;
116        2/2              else if(rack)                            rack &lt;= 'h0;    
                        MISSING_ELSE
117                     
118                     
119                     always @(posedge clk or negedge rst_n)
120        2/2              if(~rst_n)                             rdata_cnt &lt;= 'h0;
121        2/2              else if(kickoff_i &amp; bitstream_rreq)    rdata_cnt &lt;= rdata_cnt + 1;
122        2/2              else if(rdata_cnt==3) rdata_cnt &lt;= 'h0;    
                        MISSING_ELSE
123                     
124                     
125                     always @ (posedge clk or negedge rst_n)
126        2/2            if (!rst_n)                                   bitstream_rack_o &lt;= 1'b0;
127        2/2            else if (bitstream_rack_o &amp; bitstream_rreq_i) bitstream_rack_o &lt;= 1'b0;
128        2/2            else if (rack)                                bitstream_rack_o &lt;= 1'b1;
                        MISSING_ELSE
129                     
130                     always @ (posedge clk or negedge rst_n)
131        2/2            if (!rst_n)            bitstream_rdata_o &lt;= 'h0;
132        2/2            else if (rdata_cnt==1) bitstream_rdata_o &lt;= bit_twist_shift_reg_i ? bitstream_rdata[95:64] : bitstream_rdata[31:0];
133        2/2            else if (rdata_cnt==2) bitstream_rdata_o &lt;= bitstream_rdata[63:32];
134        2/2            else if (rdata_cnt==3) bitstream_rdata_o &lt;= bit_twist_shift_reg_i ? bitstream_rdata[31:0]  : bitstream_rdata[95:64];
                        MISSING_ELSE
135                     
136                     //write read clock and data capture
137                     assign en_clk = wdata_cnt==3 | rreq;    
138                     
139                     
140                     always @(posedge clk, negedge rst_n)
141        2/2              if (!rst_n) en_clk_ff &lt;= 'h0;
142        1/1              else        en_clk_ff &lt;= {en_clk_ff[0], en_clk};
143                     
144                     
145                     assign en_out_clk = cfg_cmd_i[1] ? en_clk : en_clk_ff[0];
146                     assign en_in_clk = cfg_cmd_i[1] ? en_clk_ff[0] : en_clk_ff[1];
147                     
148                     
149                     clkgate ccff_clkgate_delay (.clk(clk),  .clk_en(en_clk), .testmode(testmode), .clk_out(clk_delay));
150                     
151                     clkgate ccff_clkgate_out (.clk(clk), .clk_en(en_out_clk), .testmode(testmode),.clk_out(ccff_clk_o));
152                     
153                     clkgate ccff_clkgate_in (.clk(clk), .clk_en(en_in_clk), .testmode(testmode), .clk_out(ccff_clk_i));
154                     
155                     
156                     always @ (negedge clk_delay, negedge rst_n)
157        2/2              if(~rst_n) ccff_data_o &lt;= 'h0;
158        1/1              else       ccff_data_o &lt;= bit_chain_connectiom_i ? bitstream_wdata[95:14] :bitstream_wdata[CHAIN_NUM-1:0];
159                     
160                     
161                     always @ (posedge ccff_clk_i, negedge rst_n)
162        2/2              if(~rst_n) bitstream_rdata &lt;= 'h0;
163        1/1              else       bitstream_rdata &lt;= bit_chain_connectiom_i ? {ccff_data_i, 14'h0}: {14'h0,ccff_data_i};
164                     
165                     
166                     logic [15:0] chksum_c0_w0;
167                     logic [15:0] chksum_c0_w1; 
168                     logic [15:0] chksum_c1_w0; 
169                     logic [15:0] chksum_c1_w1;
170                     logic [15:0] chksum_c0;
171                     logic [15:0] chksum_c1;
172                     logic pre_chksum_en;
173                     logic post_chksum_en;
174                     logic [15:0] csum_w0;
175                     logic [15:0] csum_w1;
176                     
177                     assign pre_chksum_en  = (cfg_cmd_i == 1);
178                     assign post_chksum_en = (cfg_cmd_i == 2);
179                     
180                     
181                     assign csum_w0 = chksum_i[15: 0];
182                     assign csum_w1 = chksum_i[31:16];
183                     
184                     logic [15:0] chksum_c0_w0_prev;
185                     logic [15:0] chksum_c0_w1_prev;
186                     logic [15:0] chksum_c1_w0_prev;
187                     logic [15:0] chksum_c1_w1_prev;
188                     
189                     
190                     assign chksum_c0_w0 = kickoff_i &amp; pre_chksum_en ? chksum_c0_w1_prev + bitstream_wdata_i[15: 0] 
191                                                         : post_chksum_en &amp;&amp; bitstream_rack_o ? chksum_c0_w1_prev + bitstream_rdata_o[15:0] 
192                                                         : 16'h0 ;
193                     
194                     assign chksum_c0_w1 = kickoff_i &amp; pre_chksum_en ? chksum_c0_w0 + bitstream_wdata_i[31:16]
195                                                         : post_chksum_en &amp;&amp; bitstream_rack_o ? chksum_c0_w0 + bitstream_rdata_o[31:16] 
196                                                         : 16'h0 ;
197                     
198                     assign chksum_c1_w0 = kickoff_i &amp; pre_chksum_en ? chksum_c1_w1_prev + chksum_c0_w0 
199                                                         : post_chksum_en &amp;&amp; bitstream_rack_o ? chksum_c1_w1_prev + chksum_c0_w0 
200                                                         : 16'h0 ;
201                     
202                     assign chksum_c1_w1 = kickoff_i &amp; pre_chksum_en ? chksum_c0_w1 + chksum_c1_w0
203                                                         : post_chksum_en &amp;&amp; bitstream_rack_o ? chksum_c0_w1 + chksum_c1_w0
204                                                         : 16'h0 ;                                    
205                     
206                     always @(posedge clk, negedge rst_n) begin
207        1/1            if (~rst_n) begin
208        1/1              chksum_c0_w0_prev &lt;=  16'h0;
209        1/1              chksum_c0_w1_prev &lt;=  16'h0; 
210        1/1              chksum_c1_w0_prev &lt;=  16'h0;
211        1/1              chksum_c1_w1_prev &lt;=  16'h0;   
212        1/1            end else if (pre_chksum_en &amp; bitstream_wack_o==1'b1 ) begin
213        1/1              chksum_c0_w1_prev &lt;=  chksum_c0_w1;
214        1/1              chksum_c1_w1_prev &lt;=  chksum_c1_w1;
215        1/1              chksum_c0_w0_prev &lt;=  chksum_c0_w0;
216        1/1              chksum_c1_w0_prev &lt;=  chksum_c1_w0;
217        1/1            end else if (post_chksum_en &amp; bitstream_rack_o==1'b1 ) begin
218        1/1              chksum_c0_w1_prev &lt;=  chksum_c0_w1;
219        1/1              chksum_c1_w1_prev &lt;=  chksum_c1_w1;
220        1/1              chksum_c0_w0_prev &lt;=  chksum_c0_w0;
221        1/1              chksum_c1_w0_prev &lt;=  chksum_c1_w0;    
222                       end
                        MISSING_ELSE
223                     end
224                     
225                     
226                     // cfg done 
227                     logic chksum_status_w;
228                     
229                     assign chksum_status_w = ~(|(csum_w0 + chksum_c0_w1_prev + chksum_c1_w1_prev) || |(csum_w1 - chksum_c1_w1_prev)); 
230                     
231                     logic kickoff_ff;
232                     always @(posedge clk, negedge rst_n)
233        2/2              if (!rst_n) kickoff_ff &lt;= 'h0;
234        1/1              else        kickoff_ff &lt;= kickoff_i;
235                     
236                     logic done;
237                     
238                     assign done = kickoff_ff &amp; !kickoff_i;    
239                     
240                     
241                     always @(posedge clk, negedge rst_n)
242        2/2              if (!rst_n)                                         chksum_status_o &lt;= 1'b0;
243        2/2              else if ( pre_chksum_en  &amp; done  &amp; chksum_status_w) chksum_status_o &lt;= 1'b1;
244        2/2              else if ( post_chksum_en &amp; done  &amp; chksum_status_w) chksum_status_o &lt;= 1'b1;
245        2/2              else if ( !kickoff_ff )                             chksum_status_o &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2001.html" >cfg_block_engine_par</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>48</td><td>46</td><td>95.83</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>48</td><td>46</td><td>95.83</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76
 EXPRESSION 
 Number  Term
      1  ((byte_twist_i &amp; (!bit_twist_i))) ? ({bitstream_wdata_i[24], bitstream_wdata_i[25], bitstream_wdata_i[26], bitstream_wdata_i[27], bitstream_wdata_i[28], bitstream_wdata_i[29], bitstream_wdata_i[30], bitstream_wdata_i[31], bitstream_wdata_i[16], bitstream_wdata_i[17], bitstream_wdata_i[18], bitstream_wdata_i[19], bitstream_wdata_i[20], bitstream_wdata_i[21], bitstream_wdata_i[22], bitstream_wdata_i[23], bitstream_wdata_i[8], bitstream_wdata_i[9], bitstream_wdata_i[10], bitstream_wdata_i[11], bitstream_wdata_i[12], bitstream_wdata_i[13], bitstream_wdata_i[14], bitstream_wdata_i[15], bitstream_wdata_i[0], bitstream_wdata_i[1], bitstream_wdata_i[2], bitstream_wdata_i[3], bitstream_wdata_i[4], bitstream_wdata_i[5], bitstream_wdata_i[6], bitstream_wdata_i[7]}) : (((byte_twist_i &amp; bit_twist_i)) ? ({bitstream_wdata_i[7], bitstream_wdata_i[6], bitstream_wdata_i[5], bitstream_wdata_i[4], bitstream_wdata_i[3], bitstream_wdata_i[2], bitstream_wdata_i[1], bitstream_wdata_i[0], bitstream_wdata_i[15], bitstream_wdata_i[14], bitstream_wdata_i[13], bitstream_wdata_i[12], bitstream_wdata_i[11], bitstream_wdata_i[10], bitstream_wdata_i[9], bitstream_wdata_i[8], bitstream_wdata_i[23], bitstream_wdata_i[22], bitstream_wdata_i[21], bitstream_wdata_i[20], bitstream_wdata_i[19], bitstream_wdata_i[18], bitstream_wdata_i[17], bitstream_wdata_i[16], bitstream_wdata_i[31], bitstream_wdata_i[30], bitstream_wdata_i[29], bitstream_wdata_i[28], bitstream_wdata_i[27], bitstream_wdata_i[26], bitstream_wdata_i[25], bitstream_wdata_i[24]}) : ((((!byte_twist_i) &amp; bit_twist_i)) ? ({bitstream_wdata_i[0], bitstream_wdata_i[1], bitstream_wdata_i[2], bitstream_wdata_i[3], bitstream_wdata_i[4], bitstream_wdata_i[5], bitstream_wdata_i[6], bitstream_wdata_i[7], bitstream_wdata_i[8], bitstream_wdata_i[9], bitstream_wdata_i[10], bitstream_wdata_i[11], bitstream_wdata_i[12], bitstream_wdata_i[13], bitstream_wdata_i[14], bitstream_wdata_i[15], bitstream_wdata_i[16], bitstream_wdata_i[17], bitstream_wdata_i[18], bitstream_wdata_i[19], bitstream_wdata_i[20], bitstream_wdata_i[21], bitstream_wdata_i[22], bitstream_wdata_i[23], bitstream_wdata_i[24], bitstream_wdata_i[25], bitstream_wdata_i[26], bitstream_wdata_i[27], bitstream_wdata_i[28], bitstream_wdata_i[29], bitstream_wdata_i[30], bitstream_wdata_i[31]}) : bitstream_wdata_i)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76
 SUB-EXPRESSION 
 Number  Term
      1  ((byte_twist_i &amp; bit_twist_i)) ? ({bitstream_wdata_i[7], bitstream_wdata_i[6], bitstream_wdata_i[5], bitstream_wdata_i[4], bitstream_wdata_i[3], bitstream_wdata_i[2], bitstream_wdata_i[1], bitstream_wdata_i[0], bitstream_wdata_i[15], bitstream_wdata_i[14], bitstream_wdata_i[13], bitstream_wdata_i[12], bitstream_wdata_i[11], bitstream_wdata_i[10], bitstream_wdata_i[9], bitstream_wdata_i[8], bitstream_wdata_i[23], bitstream_wdata_i[22], bitstream_wdata_i[21], bitstream_wdata_i[20], bitstream_wdata_i[19], bitstream_wdata_i[18], bitstream_wdata_i[17], bitstream_wdata_i[16], bitstream_wdata_i[31], bitstream_wdata_i[30], bitstream_wdata_i[29], bitstream_wdata_i[28], bitstream_wdata_i[27], bitstream_wdata_i[26], bitstream_wdata_i[25], bitstream_wdata_i[24]}) : ((((!byte_twist_i) &amp; bit_twist_i)) ? ({bitstream_wdata_i[0], bitstream_wdata_i[1], bitstream_wdata_i[2], bitstream_wdata_i[3], bitstream_wdata_i[4], bitstream_wdata_i[5], bitstream_wdata_i[6], bitstream_wdata_i[7], bitstream_wdata_i[8], bitstream_wdata_i[9], bitstream_wdata_i[10], bitstream_wdata_i[11], bitstream_wdata_i[12], bitstream_wdata_i[13], bitstream_wdata_i[14], bitstream_wdata_i[15], bitstream_wdata_i[16], bitstream_wdata_i[17], bitstream_wdata_i[18], bitstream_wdata_i[19], bitstream_wdata_i[20], bitstream_wdata_i[21], bitstream_wdata_i[22], bitstream_wdata_i[23], bitstream_wdata_i[24], bitstream_wdata_i[25], bitstream_wdata_i[26], bitstream_wdata_i[27], bitstream_wdata_i[28], bitstream_wdata_i[29], bitstream_wdata_i[30], bitstream_wdata_i[31]}) : bitstream_wdata_i))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76
 SUB-EXPRESSION 
 Number  Term
      1  (((!byte_twist_i) &amp; bit_twist_i)) ? ({bitstream_wdata_i[0], bitstream_wdata_i[1], bitstream_wdata_i[2], bitstream_wdata_i[3], bitstream_wdata_i[4], bitstream_wdata_i[5], bitstream_wdata_i[6], bitstream_wdata_i[7], bitstream_wdata_i[8], bitstream_wdata_i[9], bitstream_wdata_i[10], bitstream_wdata_i[11], bitstream_wdata_i[12], bitstream_wdata_i[13], bitstream_wdata_i[14], bitstream_wdata_i[15], bitstream_wdata_i[16], bitstream_wdata_i[17], bitstream_wdata_i[18], bitstream_wdata_i[19], bitstream_wdata_i[20], bitstream_wdata_i[21], bitstream_wdata_i[22], bitstream_wdata_i[23], bitstream_wdata_i[24], bitstream_wdata_i[25], bitstream_wdata_i[26], bitstream_wdata_i[27], bitstream_wdata_i[28], bitstream_wdata_i[29], bitstream_wdata_i[30], bitstream_wdata_i[31]}) : bitstream_wdata_i)
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94
 EXPRESSION (bit_twist_shift_reg_i ? ({bitstream_wdata[63:0], wdata}) : ({wdata, bitstream_wdata[95:32]}))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 EXPRESSION (bit_twist_shift_reg_i ? bitstream_rdata[95:64] : bitstream_rdata[31:0])
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (bit_twist_shift_reg_i ? bitstream_rdata[31:0] : bitstream_rdata[95:64])
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 EXPRESSION (cfg_cmd_i[1] ? en_clk : en_clk_ff[0])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       146
 EXPRESSION (cfg_cmd_i[1] ? en_clk_ff[0] : en_clk_ff[1])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158
 EXPRESSION (bit_chain_connectiom_i ? bitstream_wdata[95:14] : bitstream_wdata[(CHAIN_NUM - 1):0])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163
 EXPRESSION (bit_chain_connectiom_i ? ({ccff_data_i, 14'b0}) : ({14'b0, ccff_data_i}))
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       190
 EXPRESSION 
 Number  Term
      1  ((kickoff_i &amp; pre_chksum_en)) ? ((chksum_c0_w1_prev + bitstream_wdata_i[15:0])) : ((post_chksum_en &amp;&amp; bitstream_rack_o) ? ((chksum_c0_w1_prev + bitstream_rdata_o[15:0])) : 16'b0))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       190
 SUB-EXPRESSION ((post_chksum_en &amp;&amp; bitstream_rack_o) ? ((chksum_c0_w1_prev + bitstream_rdata_o[15:0])) : 16'b0)
                 ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       190
 SUB-EXPRESSION (post_chksum_en &amp;&amp; bitstream_rack_o)
                 -------1------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       194
 EXPRESSION 
 Number  Term
      1  ((kickoff_i &amp; pre_chksum_en)) ? ((chksum_c0_w0 + bitstream_wdata_i[31:16])) : ((post_chksum_en &amp;&amp; bitstream_rack_o) ? ((chksum_c0_w0 + bitstream_rdata_o[31:16])) : 16'b0))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       194
 SUB-EXPRESSION ((post_chksum_en &amp;&amp; bitstream_rack_o) ? ((chksum_c0_w0 + bitstream_rdata_o[31:16])) : 16'b0)
                 ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       194
 SUB-EXPRESSION (post_chksum_en &amp;&amp; bitstream_rack_o)
                 -------1------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198
 EXPRESSION 
 Number  Term
      1  ((kickoff_i &amp; pre_chksum_en)) ? ((chksum_c1_w1_prev + chksum_c0_w0)) : ((post_chksum_en &amp;&amp; bitstream_rack_o) ? ((chksum_c1_w1_prev + chksum_c0_w0)) : 16'b0))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198
 SUB-EXPRESSION ((post_chksum_en &amp;&amp; bitstream_rack_o) ? ((chksum_c1_w1_prev + chksum_c0_w0)) : 16'b0)
                 ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198
 SUB-EXPRESSION (post_chksum_en &amp;&amp; bitstream_rack_o)
                 -------1------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202
 EXPRESSION (((kickoff_i &amp; pre_chksum_en)) ? ((chksum_c0_w1 + chksum_c1_w0)) : ((post_chksum_en &amp;&amp; bitstream_rack_o) ? ((chksum_c0_w1 + chksum_c1_w0)) : 16'b0))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202
 SUB-EXPRESSION ((post_chksum_en &amp;&amp; bitstream_rack_o) ? ((chksum_c0_w1 + chksum_c1_w0)) : 16'b0)
                 ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202
 SUB-EXPRESSION (post_chksum_en &amp;&amp; bitstream_rack_o)
                 -------1------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2001.html" >cfg_block_engine_par</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">554</td>
<td class="rt">554</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">277</td>
<td class="rt">277</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">277</td>
<td class="rt">277</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">554</td>
<td class="rt">554</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">277</td>
<td class="rt">277</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">277</td>
<td class="rt">277</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cfg_cmd_i[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>kickoff_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>byte_twist_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bit_twist_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bit_twist_shift_reg_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bit_chain_connectiom_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>chksum_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>chksum_status_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bitstream_wack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bitstream_wdata_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bitstream_wreq_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bitstream_rdata_o[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bitstream_rack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bitstream_rreq_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ccff_clk_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ccff_data_o[81:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ccff_data_i[81:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ccff_clk_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>testmode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2001.html" >cfg_block_engine_par</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">78</td>
<td class="rt">76</td>
<td class="rt">97.44 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">76</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">145</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">146</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">190</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">194</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">97</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">110</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">131</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">157</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">162</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">207</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">233</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">242</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76         assign wdata = (byte_twist_i & !bit_twist_i) ? {bitstream_wdata_i[24],bitstream_wdata_i[25],bitstream_wdata_i[26],bitstream_wdata_i[27], bitstream_wdata_i[28], bitstream_wdata_i[29], bitstream_wdata_i[30], bitstream_wdata_i[31],
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
77                                                                           bitstream_wdata_i[16],bitstream_wdata_i[17],bitstream_wdata_i[18],bitstream_wdata_i[19], bitstream_wdata_i[20], bitstream_wdata_i[21], bitstream_wdata_i[22], bitstream_wdata_i[23],
                                                                                                                                                                                                                                                                 
78                                                                           bitstream_wdata_i[8],bitstream_wdata_i[9],bitstream_wdata_i[10],bitstream_wdata_i[11], bitstream_wdata_i[12], bitstream_wdata_i[13], bitstream_wdata_i[14], bitstream_wdata_i[15],
                                                                                                                                                                                                                                                               
79                                                                           bitstream_wdata_i[0],bitstream_wdata_i[1],bitstream_wdata_i[2],bitstream_wdata_i[3], bitstream_wdata_i[4], bitstream_wdata_i[5], bitstream_wdata_i[6], bitstream_wdata_i[7]} : 
                                                                                                                                                                                                                                                            
80                                                           (byte_twist_i & bit_twist_i) ? {bitstream_wdata_i[7],bitstream_wdata_i[6],bitstream_wdata_i[5],bitstream_wdata_i[4], bitstream_wdata_i[3], bitstream_wdata_i[2], bitstream_wdata_i[1], bitstream_wdata_i[0],
                                                                                          <font color = "green">-2-</font>  
                                                                                          <font color = "green">==></font>  
81                                                                           bitstream_wdata_i[15],bitstream_wdata_i[14],bitstream_wdata_i[13],bitstream_wdata_i[12], bitstream_wdata_i[11], bitstream_wdata_i[10], bitstream_wdata_i[9], bitstream_wdata_i[8],
                                                                                                                                                                                                                                                               
82                                                                           bitstream_wdata_i[23],bitstream_wdata_i[22],bitstream_wdata_i[21],bitstream_wdata_i[20], bitstream_wdata_i[19], bitstream_wdata_i[18], bitstream_wdata_i[17], bitstream_wdata_i[16],
                                                                                                                                                                                                                                                                 
83                                                                           bitstream_wdata_i[31],bitstream_wdata_i[30],bitstream_wdata_i[29],bitstream_wdata_i[28], bitstream_wdata_i[27], bitstream_wdata_i[26], bitstream_wdata_i[25], bitstream_wdata_i[24]} : 
                                                                                                                                                                                                                                                                    
84                                                           (!byte_twist_i & bit_twist_i) ? {bitstream_wdata_i[0],bitstream_wdata_i[1],bitstream_wdata_i[2],bitstream_wdata_i[3], bitstream_wdata_i[4], bitstream_wdata_i[5], bitstream_wdata_i[6], bitstream_wdata_i[7],
                                                                                           <font color = "green">-3-</font>  
                                                                                           <font color = "green">==></font>  
                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
145        assign en_out_clk = cfg_cmd_i[1] ? en_clk : en_clk_ff[0];
                                            <font color = "green">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
146        assign en_in_clk = cfg_cmd_i[1] ? en_clk_ff[0] : en_clk_ff[1];
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
190        assign chksum_c0_w0 = kickoff_i & pre_chksum_en ? chksum_c0_w1_prev + bitstream_wdata_i[15: 0] 
                                                           <font color = "green">-1-</font>  
                                                           <font color = "green">==></font>  
191                                            : post_chksum_en && bitstream_rack_o ? chksum_c0_w1_prev + bitstream_rdata_o[15:0] 
                                                                                    <font color = "green">-2-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
194        assign chksum_c0_w1 = kickoff_i & pre_chksum_en ? chksum_c0_w0 + bitstream_wdata_i[31:16]
                                                           <font color = "green">-1-</font>  
                                                           <font color = "green">==></font>  
195                                            : post_chksum_en && bitstream_rack_o ? chksum_c0_w0 + bitstream_rdata_o[31:16] 
                                                                                    <font color = "green">-2-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198        assign chksum_c1_w0 = kickoff_i & pre_chksum_en ? chksum_c1_w1_prev + chksum_c0_w0 
                                                           <font color = "green">-1-</font>  
                                                           <font color = "green">==></font>  
199                                            : post_chksum_en && bitstream_rack_o ? chksum_c1_w1_prev + chksum_c0_w0 
                                                                                    <font color = "green">-2-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202        assign chksum_c1_w1 = kickoff_i & pre_chksum_en ? chksum_c0_w1 + chksum_c1_w0
                                                           <font color = "green">-1-</font>  
                                                           <font color = "green">==></font>  
203                                            : post_chksum_en && bitstream_rack_o ? chksum_c0_w1 + chksum_c1_w0
                                                                                    <font color = "green">-2-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58             if (!rst_n) bitstream_wreq_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
59             else        bitstream_wreq_ff <= bitstream_wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64             if (!rst_n) bitstream_wack_o <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
65             else        bitstream_wack_o <= bitstream_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69             if (!rst_n) bitstream_rreq_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
70             else        bitstream_rreq_ff <= bitstream_rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93             if(~rst_n) bitstream_wdata <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
94             else if(kickoff_i & bitstream_wreq) bitstream_wdata <= bit_twist_shift_reg_i ?  {bitstream_wdata[63:0], wdata} : {wdata, bitstream_wdata[95:32]};
                    <font color = "green">-2-</font>                                                                     <font color = "green">-3-</font>  
                                                                                            <font color = "green">==></font>  
                                                                                            <font color = "green">==></font>  
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
97             if(~rst_n)                          wdata_cnt <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
98             else if(kickoff_i & bitstream_wreq) wdata_cnt <= wdata_cnt + 1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
99             else if(wdata_cnt==3)               wdata_cnt <= 'h0;
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103            if(~rst_n)                                         rreq <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
104            else if(kickoff_i & bitstream_rreq & rdata_cnt==0) rreq <= 'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
105            else if(rreq)                                      rreq <= 'h0;
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
110            if(~rst_n) bitstream_rreq_z <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
111            else       bitstream_rreq_z <= {bitstream_rreq_z[2:0], bitstream_rreq}; 
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114            if(~rst_n)                               rack <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
115            else if(kickoff_i & bitstream_rreq_z[2]) rack <= 'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
116            else if(rack)                            rack <= 'h0;    
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120            if(~rst_n)                             rdata_cnt <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
121            else if(kickoff_i & bitstream_rreq)    rdata_cnt <= rdata_cnt + 1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
122            else if(rdata_cnt==3) rdata_cnt <= 'h0;    
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126          if (!rst_n)                                   bitstream_rack_o <= 1'b0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
127          else if (bitstream_rack_o & bitstream_rreq_i) bitstream_rack_o <= 1'b0;
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
128          else if (rack)                                bitstream_rack_o <= 1'b1;
                  <font color = "green">-3-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
131          if (!rst_n)            bitstream_rdata_o <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
132          else if (rdata_cnt==1) bitstream_rdata_o <= bit_twist_shift_reg_i ? bitstream_rdata[95:64] : bitstream_rdata[31:0];
                  <font color = "green">-2-</font>                                                          <font color = "red">-3-</font>  
                                                                               <font color = "red">==></font>  
                                                                               <font color = "green">==></font>  
133          else if (rdata_cnt==2) bitstream_rdata_o <= bitstream_rdata[63:32];
                  <font color = "green">-4-</font>  
           <font color = "green">  ==></font>
134          else if (rdata_cnt==3) bitstream_rdata_o <= bit_twist_shift_reg_i ? bitstream_rdata[31:0]  : bitstream_rdata[95:64];
                  <font color = "green">-5-</font>                                                          <font color = "red">-6-</font>  
                                                                               <font color = "red">==></font>  
                                                                               <font color = "green">==></font>  
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141            if (!rst_n) en_clk_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
142            else        en_clk_ff <= {en_clk_ff[0], en_clk};
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157            if(~rst_n) ccff_data_o <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
158            else       ccff_data_o <= bit_chain_connectiom_i ? bitstream_wdata[95:14] :bitstream_wdata[CHAIN_NUM-1:0];
                                                                <font color = "green">-2-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
162            if(~rst_n) bitstream_rdata <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
163            else       bitstream_rdata <= bit_chain_connectiom_i ? {ccff_data_i, 14'h0}: {14'h0,ccff_data_i};
                                                                    <font color = "green">-2-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207          if (~rst_n) begin
             <font color = "green">-1-</font>  
208            chksum_c0_w0_prev <=  16'h0;
           <font color = "green">    ==></font>
209            chksum_c0_w1_prev <=  16'h0; 
210            chksum_c1_w0_prev <=  16'h0;
211            chksum_c1_w1_prev <=  16'h0;   
212          end else if (pre_chksum_en & bitstream_wack_o==1'b1 ) begin
                      <font color = "green">-2-</font>  
213            chksum_c0_w1_prev <=  chksum_c0_w1;
           <font color = "green">    ==></font>
214            chksum_c1_w1_prev <=  chksum_c1_w1;
215            chksum_c0_w0_prev <=  chksum_c0_w0;
216            chksum_c1_w0_prev <=  chksum_c1_w0;
217          end else if (post_chksum_en & bitstream_rack_o==1'b1 ) begin
                      <font color = "green">-3-</font>  
218            chksum_c0_w1_prev <=  chksum_c0_w1;
           <font color = "green">    ==></font>
219            chksum_c1_w1_prev <=  chksum_c1_w1;
220            chksum_c0_w0_prev <=  chksum_c0_w0;
221            chksum_c1_w0_prev <=  chksum_c1_w0;    
222          end
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
233            if (!rst_n) kickoff_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
234            else        kickoff_ff <= kickoff_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
242            if (!rst_n)                                         chksum_status_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
243            else if ( pre_chksum_en  & done  & chksum_status_w) chksum_status_o <= 1'b1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
244            else if ( post_chksum_en & done  & chksum_status_w) chksum_status_o <= 1'b1;
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
245            else if ( !kickoff_ff )                             chksum_status_o <= 1'b0;
                    <font color = "green">-4-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_189604">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_cfg_block_engine_par">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
