verilog work "FullAdder.vf"
verilog work "CarryRippleFullAdderSubtractor15Bits.vf"
verilog work "CRFA_Test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
