Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\spi_slave.vhd" into library work
Parsing entity <spi_slave>.
Parsing architecture <RTL> of entity <spi_slave>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_tx.vhd" into library work
Parsing entity <serial_tx>.
Parsing architecture <RTL> of entity <serial_tx>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_rx.vhd" into library work
Parsing entity <serial_rx>.
Parsing architecture <RTL> of entity <serial_rx>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\cclk_detector.vhd" into library work
Parsing entity <cclk_detector>.
Parsing architecture <RTL> of entity <cclk_detector>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\PARALLEL_TO_I2S.vhd" into library work
Parsing entity <PARALLEL_TO_I2S>.
Parsing architecture <Behavioral> of entity <parallel_to_i2s>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\I2S_TO_PARALLEL.vhd" into library work
Parsing entity <I2S_TO_PARALLEL>.
Parsing architecture <Behavioral> of entity <i2s_to_parallel>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\avr_interface.vhd" into library work
Parsing entity <avr_interface>.
Parsing architecture <RTL> of entity <avr_interface>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" into library work
Parsing entity <TOP>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2S_TO_PARALLEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PARALLEL_TO_I2S> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <avr_interface> (architecture <RTL>) from library <work>.

Elaborating entity <cclk_detector> (architecture <RTL>) from library <work>.

Elaborating entity <spi_slave> (architecture <RTL>) from library <work>.

Elaborating entity <serial_rx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_rx.vhd" Line 80. Case statement is complete. others clause is never selected

Elaborating entity <serial_tx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_tx.vhd" Line 96. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" Line 58: Net <channel[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" Line 63: Net <txData[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" Line 65: Net <newTxData> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd".
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 72: Output port <DATA_READY> of the instance <I2SToParallel> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 87: Output port <DONE> of the instance <parallelToI2S> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 102: Output port <sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 102: Output port <sample_channel> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 102: Output port <rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 102: Output port <new_sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 102: Output port <tx_busy> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 102: Output port <new_rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <channel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <txData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <newTxData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <TOP> synthesized.

Synthesizing Unit <I2S_TO_PARALLEL>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\I2S_TO_PARALLEL.vhd".
        DATA_WIDTH = 24
    Found 1-bit register for signal <DATA_READY>.
    Found 24-bit register for signal <shiftRegIn>.
    Found 5-bit register for signal <Receive.dataShift>.
    Found 2-bit register for signal <i2sRx>.
    Found 24-bit register for signal <DATA_ADC_L>.
    Found 24-bit register for signal <DATA_ADC_R>.
    Found 1-bit register for signal <lastLRCK>.
    Found finite state machine <FSM_0> for signal <i2sRx>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | BCLK (rising_edge)                             |
    | Power Up State     | waiting                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_1_OUT<4:0>> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <I2S_TO_PARALLEL> synthesized.

Synthesizing Unit <PARALLEL_TO_I2S>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\PARALLEL_TO_I2S.vhd".
        DATA_WIDTH = 24
    Found 1-bit register for signal <SDTO>.
    Found 5-bit register for signal <Transmit.dataShift>.
    Found 1-bit register for signal <LRCK_Flag>.
    Found 1-bit register for signal <i2sTx>.
    Found 1-bit register for signal <DONE>.
    Found 1-bit register for signal <lastLRCK>.
    Found 5-bit subtractor for signal <GND_7_o_GND_7_o_sub_1_OUT<4:0>> created at line 70.
    Found 1-bit 24-to-1 multiplexer for signal <GND_7_o_X_6_o_Mux_1_o> created at line 73.
    Found 1-bit 24-to-1 multiplexer for signal <GND_7_o_X_6_o_Mux_2_o> created at line 75.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <PARALLEL_TO_I2S> synthesized.

Synthesizing Unit <avr_interface>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\avr_interface.vhd".
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 125
    Found 1-bit tristate buffer for signal <tx> created at line 125
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\cclk_detector.vhd".
    Found 9-bit register for signal <ctr_q>.
    Found 1-bit register for signal <ready_q>.
    Found 9-bit adder for signal <ctr_q[8]_GND_10_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\spi_slave.vhd".
    Found 1-bit register for signal <miso_q>.
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <done_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_11_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_rx.vhd".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 3-bit register for signal <bit_ctr_q>.
    Found 2-bit register for signal <state_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_13_o_add_6_OUT> created at line 1241.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_13_o_add_8_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <serial_tx>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_tx.vhd".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <serial_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 2
 5-bit subtractor                                      : 2
 7-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 33
 1-bit register                                        : 19
 10-bit register                                       : 1
 24-bit register                                       : 3
 3-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Multiplexers                                         : 49
 1-bit 2-to-1 multiplexer                              : 35
 1-bit 24-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <serial_rx> is unconnected in block <avr_interface>.
   It will be removed from the design.

Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 5-bit subtractor                                      : 2
 7-bit adder                                           : 1
# Counters                                             : 3
 3-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 146
 Flip-Flops                                            : 146
# Multiplexers                                         : 45
 1-bit 2-to-1 multiplexer                              : 34
 1-bit 24-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_1> on signal <state_q[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_half | 01
 wait_full | 11
 wait_high | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2SToParallel/FSM_0> on signal <i2sRx[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 rx      | 00
 rdy     | 01
 waiting | 10
---------------------
WARNING:Xst:2677 - Node <avr_interface/serial_tx/block_q> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/byte_ct_q> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/new_sample_q> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2973 - All outputs of instance <avr_interface/serial_rx> of block <serial_rx> are unconnected in block <TOP>. Underlying logic will be removed.

Optimizing unit <TOP> ...

Optimizing unit <spi_slave> ...

Optimizing unit <serial_rx> ...

Optimizing unit <I2S_TO_PARALLEL> ...

Optimizing unit <PARALLEL_TO_I2S> ...
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/done_q> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <I2SToParallel/DATA_READY> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <parallelToI2S/DONE> of sequential type is unconnected in block <TOP>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 115
 Flip-Flops                                            : 115

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 135
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 16
#      LUT3                        : 16
#      LUT4                        : 26
#      LUT5                        : 7
#      LUT6                        : 47
#      MUXCY                       : 8
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 115
#      FD                          : 5
#      FD_1                        : 1
#      FDC                         : 1
#      FDC_1                       : 4
#      FDCE                        : 39
#      FDE                         : 52
#      FDP_1                       : 2
#      FDPE                        : 3
#      FDSE                        : 8
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 14
#      IBUF                        : 7
#      OBUF                        : 1
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             115  out of  11440     1%  
 Number of Slice LUTs:                  114  out of   5720     1%  
    Number used as Logic:               114  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    162
   Number with an unused Flip Flop:      47  out of    162    29%  
   Number with an unused LUT:            48  out of    162    29%  
   Number of fully used LUT-FF pairs:    67  out of    162    41%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  16  out of    102    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 26    |
BCLK                               | BUFGP                  | 89    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.561ns (Maximum Frequency: 116.812MHz)
   Minimum input arrival time before clock: 4.426ns
   Maximum output required time after clock: 4.854ns
   Maximum combinational path delay: 5.296ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.584ns (frequency: 278.998MHz)
  Total number of paths / destination ports: 238 / 60
-------------------------------------------------------------------------
Delay:               3.584ns (Levels of Logic = 2)
  Source:            avr_interface/cclk_detector/ctr_q_3 (FF)
  Destination:       avr_interface/cclk_detector/ctr_q_8 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: avr_interface/cclk_detector/ctr_q_3 to avr_interface/cclk_detector/ctr_q_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  avr_interface/cclk_detector/ctr_q_3 (avr_interface/cclk_detector/ctr_q_3)
     LUT5:I0->O            2   0.203   0.617  avr_interface/cclk_detector/ready_d_SW0 (N2)
     LUT6:I5->O            9   0.205   0.829  avr_interface/cclk_detector/_n0018_inv1 (avr_interface/cclk_detector/_n0018_inv)
     FDCE:CE                   0.322          avr_interface/cclk_detector/ctr_q_0
    ----------------------------------------
    Total                      3.584ns (1.177ns logic, 2.407ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BCLK'
  Clock period: 8.561ns (frequency: 116.812MHz)
  Total number of paths / destination ports: 611 / 165
-------------------------------------------------------------------------
Delay:               4.280ns (Levels of Logic = 4)
  Source:            I2SToParallel/DATA_ADC_L_11 (FF)
  Destination:       parallelToI2S/SDTO (FF)
  Source Clock:      BCLK rising
  Destination Clock: BCLK falling

  Data Path: I2SToParallel/DATA_ADC_L_11 to parallelToI2S/SDTO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.827  I2SToParallel/DATA_ADC_L_11 (I2SToParallel/DATA_ADC_L_11)
     LUT6:I2->O            1   0.203   0.827  parallelToI2S/Mmux_GND_7_o_X_6_o_Mux_2_o_101 (parallelToI2S/Mmux_GND_7_o_X_6_o_Mux_2_o_101)
     LUT6:I2->O            1   0.203   0.684  parallelToI2S/Mmux_GND_7_o_SDTO_MUX_102_o14 (parallelToI2S/Mmux_GND_7_o_SDTO_MUX_102_o13)
     LUT6:I4->O            1   0.203   0.580  parallelToI2S/Mmux_GND_7_o_SDTO_MUX_102_o15 (parallelToI2S/Mmux_GND_7_o_SDTO_MUX_102_o14)
     LUT4:I3->O            1   0.205   0.000  parallelToI2S/Mmux_GND_7_o_SDTO_MUX_102_o16 (parallelToI2S/GND_7_o_SDTO_MUX_102_o)
     FDC_1:D                   0.102          parallelToI2S/SDTO
    ----------------------------------------
    Total                      4.280ns (1.363ns logic, 2.917ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 77 / 32
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 3)
  Source:            CCLK (PAD)
  Destination:       avr_interface/cclk_detector/ctr_q_8 (FF)
  Destination Clock: CLK rising

  Data Path: CCLK to avr_interface/cclk_detector/ctr_q_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.883  CCLK_IBUF (CCLK_IBUF)
     LUT5:I4->O            2   0.205   0.617  avr_interface/cclk_detector/ready_d_SW0 (N2)
     LUT6:I5->O            9   0.205   0.829  avr_interface/cclk_detector/_n0018_inv1 (avr_interface/cclk_detector/_n0018_inv)
     FDCE:CE                   0.322          avr_interface/cclk_detector/ctr_q_0
    ----------------------------------------
    Total                      4.283ns (1.954ns logic, 2.329ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BCLK'
  Total number of paths / destination ports: 196 / 143
-------------------------------------------------------------------------
Offset:              4.426ns (Levels of Logic = 4)
  Source:            LRCK (PAD)
  Destination:       parallelToI2S/SDTO (FF)
  Destination Clock: BCLK falling

  Data Path: LRCK to parallelToI2S/SDTO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   1.227  LRCK_IBUF (LRCK_IBUF)
     LUT6:I1->O            1   0.203   0.684  parallelToI2S/Mmux_GND_7_o_SDTO_MUX_102_o14 (parallelToI2S/Mmux_GND_7_o_SDTO_MUX_102_o13)
     LUT6:I4->O            1   0.203   0.580  parallelToI2S/Mmux_GND_7_o_SDTO_MUX_102_o15 (parallelToI2S/Mmux_GND_7_o_SDTO_MUX_102_o14)
     LUT4:I3->O            1   0.205   0.000  parallelToI2S/Mmux_GND_7_o_SDTO_MUX_102_o16 (parallelToI2S/GND_7_o_SDTO_MUX_102_o)
     FDC_1:D                   0.102          parallelToI2S/SDTO
    ----------------------------------------
    Total                      4.426ns (1.935ns logic, 2.491ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              4.854ns (Levels of Logic = 2)
  Source:            avr_interface/cclk_detector/ready_q (FF)
  Destination:       SPI_CHANNEL<3> (PAD)
  Source Clock:      CLK rising

  Data Path: avr_interface/cclk_detector/ready_q to SPI_CHANNEL<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  avr_interface/cclk_detector/ready_q (avr_interface/cclk_detector/ready_q)
     INV:I->O              9   0.206   0.829  avr_interface/n_rdy1_INV_0 (avr_interface/n_rdy)
     OBUFT:T->O                2.571          SPI_CHANNEL_3_OBUFT (SPI_CHANNEL<3>)
    ----------------------------------------
    Total                      4.854ns (3.224ns logic, 1.630ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BCLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            parallelToI2S/SDTO (FF)
  Destination:       SDTO (PAD)
  Source Clock:      BCLK falling

  Data Path: parallelToI2S/SDTO to SDTO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.447   0.579  parallelToI2S/SDTO (parallelToI2S/SDTO)
     OBUF:I->O                 2.571          SDTO_OBUF (SDTO)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.296ns (Levels of Logic = 3)
  Source:            SPI_SS (PAD)
  Destination:       SPI_MISO (PAD)

  Data Path: SPI_SS to SPI_MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  SPI_SS_IBUF (SPI_SS_IBUF)
     LUT2:I0->O            1   0.203   0.579  avr_interface/ready_spi_miso_en_m_AND_72_o_inv1 (avr_interface/ready_spi_miso_en_m_AND_72_o_inv)
     OBUFT:T->O                2.571          SPI_MISO_OBUFT (SPI_MISO)
    ----------------------------------------
    Total                      5.296ns (3.996ns logic, 1.300ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BCLK           |    3.831|         |    6.188|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.584|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.37 secs
 
--> 

Total memory usage is 263624 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    8 (   0 filtered)

