This is our completed code for the project for the course EE309 - Microprocessors at IIT Bombay. 

It contains the implementation of a 6-stage pipelined processor, complete with hazard detection and branch forwarding. The instruction set is given in the problem statement.
The project has been completed by :
1. Shubham Anand Jain
2. Titas Chakraborthy
3. Syomantak Chaudhari
4. Sanjoli Narang
All from EE dept, IIT Bombay
