// Seed: 3178476676
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
endmodule
module module_1 #(
    parameter id_10 = 32'd30,
    parameter id_23 = 32'd62,
    parameter id_3  = 32'd23,
    parameter id_8  = 32'd67
) (
    output wor id_0,
    output wand id_1,
    input supply0 id_2,
    input wire _id_3,
    input wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri0 _id_8,
    input tri0 id_9,
    input tri0 _id_10
    , _id_23,
    input tri1 id_11,
    output tri0 id_12,
    input wire id_13,
    input tri id_14,
    output tri1 id_15,
    output supply1 id_16,
    input tri1 id_17,
    input wire id_18,
    output wire id_19,
    input supply1 id_20,
    output tri id_21
);
  assign id_19 = -1 + id_10;
  wire id_24;
  wire id_25;
  logic id_26[!  1 : id_10  #  (
      .  id_8 (  1  ),
      .  id_23(  -1  )
)  -  {  id_23  {  id_3  }  }] = -1'b0 / -1;
  module_0 modCall_1 (
      id_25,
      id_26,
      id_26,
      id_26,
      id_25,
      id_24,
      id_26,
      id_25,
      id_25,
      id_24,
      id_26
  );
endmodule
