AuthorID,Author,Date,Content,Attachments,Reactions
"220639106915368960","tholin","2025-11-10T11:33:26.0910000+00:00","I am overhauling the testbench for my DAC circuit in xschem. Is there a way I can set up a binary counter for the bench that isnâ€™t....whatever this is that I came up with originally (this goes on for all 12 input bits).","https://cdn.discordapp.com/attachments/1437404783563771935/1437404784230400030/image.png?ex=691b0806&is=6919b686&hm=58a5255a619d4995e431c731874a72d440a1d9846bfa89c3b395514d6045de37&",""
"596068704471482370","246tnt","2025-11-10T13:50:55.0360000+00:00","The only alternative I know is going to a full cosimulation setup, integrating verilator or iverilog and using RTL for the control logic ... but that's quite a bit of stuff to setup ...","",""
"492702620759228416","mattvenn","2025-11-15T13:30:04.0760000+00:00","https://github.com/mattvenn/tt08-analog-r2r-dac-3v3/tree/main/sim","",""
"492702620759228416","mattvenn","2025-11-15T13:30:07.0680000+00:00","Heres a demo","",""
