<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: usb2_pll_coarse_code_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_usb2_pll_coarse_code_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_usb2_pll_coarse_code_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">usb2_pll_coarse_code_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 18.13</td>
<td class="s4 cl rt"><a href="mod660.html#Line" > 44.04</a></td>
<td class="s1 cl rt"><a href="mod660.html#Cond" > 12.77</a></td>
<td class="s0 cl rt"><a href="mod660.html#Toggle" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod660.html#FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod660.html#Branch" > 33.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod660.html#inst_tag_67181"  onclick="showContent('inst_tag_67181')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.COARSE_CODE.COARSE_CODE_CORE</a></td>
<td class="s1 cl rt"> 18.13</td>
<td class="s4 cl rt"><a href="mod660.html#Line" > 44.04</a></td>
<td class="s1 cl rt"><a href="mod660.html#Cond" > 12.77</a></td>
<td class="s0 cl rt"><a href="mod660.html#Toggle" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod660.html#FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod660.html#Branch" > 33.82</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_usb2_pll_coarse_code_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_67181"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_67181" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.COARSE_CODE.COARSE_CODE_CORE</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 18.13</td>
<td class="s4 cl rt"><a href="mod660.html#Line" > 44.04</a></td>
<td class="s1 cl rt"><a href="mod660.html#Cond" > 12.77</a></td>
<td class="s0 cl rt"><a href="mod660.html#Toggle" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod660.html#FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod660.html#Branch" > 33.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 18.13</td>
<td class="s4 cl rt"> 44.04</td>
<td class="s1 cl rt"> 12.77</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.82</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.24</td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="wht cl rt"></td>
<td><a href="mod615.html#inst_tag_59565" >COARSE_CODE</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_usb2_pll_coarse_code_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod660.html" >usb2_pll_coarse_code_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>109</td><td>48</td><td>44.04</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>17629</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>17640</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17657</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>17666</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17677</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>17682</td><td>10</td><td>3</td><td>30.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>17702</td><td>11</td><td>5</td><td>45.45</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17720</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17726</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>17733</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17740</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17746</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>17752</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>17764</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17773</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17775</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>17780</td><td>15</td><td>3</td><td>20.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17808</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17813</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>17818</td><td>6</td><td>3</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
17628                   always @(posedge i_REFCLK or posedge i_PD)
17629      1/1            	if (i_PD)
17630      1/1              		r_COARSE_STRT_HIGH &lt;= 1'b0;
17631                    	else
17632                       	begin
17633      <font color = "red">0/1     ==>         		if (w_FINE_SRCH_DONE == 1'b1)</font>
17634      <font color = "red">0/1     ==>       	 		r_COARSE_STRT_HIGH &lt;= 1'b0;</font>
17635                          		else
17636      <font color = "red">0/1     ==>       	 		if (i_COARSE_STRT == 1'b1)</font>
17637      <font color = "red">0/1     ==>       	  			 r_COARSE_STRT_HIGH &lt;= i_COARSE_STRT;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
17638                       	end
17639                   always @(posedge i_REFCLK or posedge i_PD)
17640      1/1            	if (i_PD)
17641                       	begin
17642      1/1                 		r_INIT_WAIT_CNT &lt;= {p_strt_time_len{1'b0}};
17643      1/1                 		r_INIT_WAIT_DONE_DEL &lt;= 1'b0;
17644                       	end
17645                     	else
17646                       	begin
17647      <font color = "red">0/1     ==>         		r_INIT_WAIT_DONE_DEL &lt;= w_INIT_WAIT_DONE;</font>
17648      <font color = "red">0/1     ==>         		if(w_FINE_SRCH_DONE == 1'b1)</font>
17649      <font color = "red">0/1     ==>       	 		r_INIT_WAIT_CNT &lt;= {p_strt_time_len{1'b0}};</font>
17650                         		else
17651      <font color = "red">0/1     ==>       	 		if (r_COARSE_STRT_HIGH == 1'b1 &amp;&amp; r_INIT_WAIT_CNT != (i_INITIAL_WAIT_TIME-1'b1))  	     </font>
17652      <font color = "red">0/1     ==>       	   			r_INIT_WAIT_CNT &lt;= r_INIT_WAIT_CNT + 1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
17653                       	end
17654                   assign w_INIT_WAIT_DONE = (r_INIT_WAIT_CNT == (i_INITIAL_WAIT_TIME-1'd1));
17655                   always @(*)
17656                   begin
17657      1/1               	if (r_VCO_STATE_INT != p_VCO_BIN_SRCH_HALT ) 
17658      <font color = "red">0/1     ==>         		r_INIT_WAIT_DONE_PULSE = 1'b0;</font>
17659                       	else
17660      1/1                 		if( (r_INIT_WAIT_DONE_DEL == 1'b0 ) &amp;&amp; (w_INIT_WAIT_DONE == 1'b1 ) )
17661      <font color = "red">0/1     ==>  	 		r_INIT_WAIT_DONE_PULSE = 1'b1;</font>
17662                          		else
17663      1/1          	 		r_INIT_WAIT_DONE_PULSE = 1'b0;
17664                   end	
17665                   always @(posedge i_REFCLK or posedge i_PD)
17666      1/1            	if (i_PD)
17667      1/1              		r_VCO_CNT_WINDOW_CNT &lt;= {p_num_ref_cycles_len{1'b0}};
17668                    	else
17669      <font color = "red">0/1     ==>      		if ( r_VCO_STATE_INT != p_VCO_CNT_EN )</font>
17670      <font color = "red">0/1     ==>        			r_VCO_CNT_WINDOW_CNT &lt;= {p_num_ref_cycles_len{1'b0}};</font>
17671                       		else
17672      <font color = "red">0/1     ==>        			r_VCO_CNT_WINDOW_CNT &lt;=  r_VCO_CNT_WINDOW_CNT + 1'b1;</font>
17673                   assign w_VCO_CNT_WINDOW_CNT_DONE =  (r_VCO_CNT_WINDOW_CNT == (i_VCO_CNT_WINDOW - 1'd1));
17674                   assign w_VCO_CNT_WINDOW_out = (r_VCO_STATE_INT == p_VCO_CNT_EN);
17675                   assign o_VCO_CNT_WINDOW = w_VCO_CNT_WINDOW_out;
17676                   always @(*)
17677      1/1             	if (i_SHIFT_COMPARE == 1'b1)
17678      <font color = "red">0/1     ==>       		r_VCO_SETTLING_TIME = i_VCO_SETTLING_TIME + 1;</font>
17679                      	else
17680      1/1               		r_VCO_SETTLING_TIME = i_VCO_SETTLING_TIME;
17681                   always @(posedge i_REFCLK or posedge i_PD)
17682      1/1          	if (i_PD)
17683                       	begin
17684      1/1                 		r_VCO_STL_WINDOW_CNT &lt;= {p_stl_time_len{1'b0}};
17685      1/1                 		r_VST_TERM_CNT &lt;= 1'b0;
17686                       	end
17687                     	else
17688      <font color = "red">0/1     ==>      		if ( r_VCO_STATE_INT != p_VCO_STL_EN )</font>
17689                         		begin
17690      <font color = "red">0/1     ==>       	 		r_VCO_STL_WINDOW_CNT &lt;= {p_stl_time_len{1'b0}};</font>
17691      <font color = "red">0/1     ==>       	 		r_VST_TERM_CNT &lt;= 1'b0;</font>
17692                         		end
17693                       		else
17694      <font color = "red">0/1     ==>        			if (r_VCO_STL_WINDOW_CNT != (r_VCO_SETTLING_TIME -1'd1))</font>
17695                        			begin
17696      <font color = "red">0/1     ==>       	   			r_VCO_STL_WINDOW_CNT &lt;=  r_VCO_STL_WINDOW_CNT + 1'b1;</font>
17697      <font color = "red">0/1     ==>       	   			r_VST_TERM_CNT &lt;= 1'b0;</font>
17698                        			end
17699                         			else
17700      <font color = "red">0/1     ==>       				r_VST_TERM_CNT &lt;= 1'b1;</font>
17701                   always @(posedge i_REFCLK or posedge i_PD)
17702      1/1            	if(i_PD)
17703                       	begin
17704      1/1                 		r_FIRST_CLK_IN_VCO_STL_STATE &lt;= 1'b0;
17705      1/1                 		r_SECOND_CLK_IN_VCO_STL_STATE &lt;= 1'b0;
17706      1/1                 		r_RST_FDBK_DIV_out  &lt;= 1'b1;
17707      1/1                 		r_RST_FDBK_DIV_LOW_reg  &lt;= 1'b0;
17708                       	end
17709                   	else
17710                       	begin
17711      <font color = "red">0/1     ==>         		if ((r_VCO_NEXT_STATE == p_VCO_STL_EN)&amp;&amp; (r_VCO_STATE_INT == p_VCO_CNT_EN))</font>
17712      <font color = "red">0/1     ==>       	 		r_FIRST_CLK_IN_VCO_STL_STATE &lt;= 1'd1;</font>
17713                          		else
17714      <font color = "red">0/1     ==>       	 		r_FIRST_CLK_IN_VCO_STL_STATE &lt;= 1'd0;</font>
17715      <font color = "red">0/1     ==>         		r_SECOND_CLK_IN_VCO_STL_STATE &lt;= r_FIRST_CLK_IN_VCO_STL_STATE ;</font>
17716      <font color = "red">0/1     ==>         		r_RST_FDBK_DIV_LOW_reg   &lt;= r_RST_FDBK_DIV_LOW;</font>
17717      <font color = "red">0/1     ==>         		r_RST_FDBK_DIV_out   &lt;= r_RST_FDBK_DIV_LOW_reg;</font>
17718                       	end 
17719                   always @(*)
17720      1/1               	if (((r_SECOND_CLK_IN_VCO_STL_STATE==1'b1) &amp;&amp;(i_SHIFT_COMPARE==1'b1))
17721                        	 || ((r_FIRST_CLK_IN_VCO_STL_STATE==1'b1) &amp;&amp;(i_SHIFT_COMPARE==1'b0)))
17722      <font color = "red">0/1     ==>         		r_RST_FDBK_DIV_LOW = 1'b1;</font>
17723                        	else
17724      1/1                 		r_RST_FDBK_DIV_LOW = 1'b0;    
17725                   always @( negedge i_REFCLK or posedge i_PD)
17726      1/1          	if( i_PD)
17727      1/1              		r_RST_FDBK_DIV_out_neg  &lt;= 1'b1;
17728                     	else        
17729      1/1              		r_RST_FDBK_DIV_out_neg   &lt;= r_RST_FDBK_DIV_out;
17730                   assign o_RST_FDBK_DIV = (r_RST_FDBK_DIV_out &amp; r_RST_FDBK_DIV_out_neg );
17731                   assign o_FINE_DONE = w_FINE_SRCH_DONE;
17732                   always @ (posedge i_REFCLK or posedge i_PD)
17733      1/1          if(i_PD)
17734      1/1          o_COARSE_DONE &lt;= 1'b0;
17735      <font color = "red">0/1     ==>  else if (w_COARSE_SRCH_DONE)</font>
17736      <font color = "red">0/1     ==>  o_COARSE_DONE &lt;= w_COARSE_SRCH_DONE;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
17737                   assign w_TM_BIG_JUMP = i_TM_BIG_JUMP;
17738                   always @(*)
17739                   begin
17740      1/1            if(r_BIN_DECISION_CNT[9] == 1'b0 &amp;&amp; ((i_VCO_COUNT &gt; 13'd3*(i_FDBK_DIV_REQ_CNT&gt;&gt;2)) &amp;&amp; (w_TM_BIG_JUMP == 1'b1) &amp;&amp; (i_VCO_COUNT &lt; i_FDBK_DIV_REQ_CNT)))
17741      <font color = "red">0/1     ==>      r_GO_LOW = 1'b1;</font>
17742                     else
17743      1/1              r_GO_LOW = 1'b0;
17744                   end
17745                   always @( * )
17746      1/1            	if ( i_VCO_COUNT &gt; i_FDBK_DIV_REQ_CNT)
17747      <font color = "red">0/1     ==>      		r_UP_DOWNB = 1'b0;</font>
17748                   	else
17749      1/1          		r_UP_DOWNB = 1'b1;
17750                   always @(posedge i_REFCLK or posedge i_PD )
17751                   begin
17752      1/1             	if (i_PD)
17753      1/1          		r_BIN_DECISION_CNT &lt;= {{1'b1},{p_code_len{1'b0}}};
17754                      	else 
17755      <font color = "red">0/1     ==>  		if ((r_INIT_WAIT_DONE_DEL == 1'b0) &amp;&amp; (w_INIT_WAIT_DONE == 1'b1))</font>
17756      <font color = "red">0/1     ==>      			r_BIN_DECISION_CNT &lt;= {{1'b1},{p_code_len{1'b0}}};</font>
17757                        		else
17758      <font color = "red">0/1     ==>         			if ((r_RST_FDBK_DIV_LOW_reg  == 1'b1))</font>
17759      <font color = "red">0/1     ==>  	 			r_BIN_DECISION_CNT &lt;= r_BIN_DECISION_CNT &gt;&gt; 1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
17760                   end
17761                   assign w_FINE_SRCH_DONE =   i_TM_FORCE_COARSE_CODE_SEL ? r_BIN_DECISION_CNT[p_code_len] : r_BIN_DECISION_CNT[0];
17762                   assign w_COARSE_SRCH_DONE =  i_TM_FORCE_COARSE_CODE_SEL ? r_BIN_DECISION_CNT[p_code_len] : r_BIN_DECISION_CNT[4];	 
17763                   always @( posedge i_REFCLK or posedge i_PD)
17764      1/1            	if (i_PD)
17765      1/1          		r_COARSE_CODE_LATCH_INT &lt;= {{(p_coarse_len){1'b0}},{{1'b1},{(p_fine_len-1){1'b0}}}};
17766      <font color = "red">0/1     ==>  	else if ((r_INIT_WAIT_DONE_DEL == 1'b0) &amp;&amp; (w_INIT_WAIT_DONE == 1'b1))</font>
17767      <font color = "red">0/1     ==>  		r_COARSE_CODE_LATCH_INT &lt;= {{(p_coarse_len){1'b0}},{{1'b1},{(p_fine_len-1){1'b0}}}};</font>
17768      <font color = "red">0/1     ==>      	else if((r_UP_DOWNB == 1'b1) &amp;&amp; (r_RST_FDBK_DIV_LOW_reg==1'b1))</font>
17769      <font color = "red">0/1     ==>  		r_COARSE_CODE_LATCH_INT &lt;= r_COARSE_CODE_INT;</font>
17770      <font color = "red">0/1     ==>  	else if((r_UP_DOWNB == 1'b0) &amp;&amp; (r_RST_FDBK_DIV_LOW_reg==1'b1) &amp;&amp; (r_BIN_DECISION_CNT[4] == 1'b1))			 </font>
17771      <font color = "red">0/1     ==>  		r_COARSE_CODE_LATCH_INT &lt;= {r_COARSE_CODE_INT[p_code_len-1:4],1'b0,r_COARSE_CODE_INT[2:0]};		 </font>
                   <font color = "red">==>  MISSING_ELSE</font>
17772                   always @(*)
17773      1/1                 	r_COARSE_CODE_INT = (r_BIN_DECISION_CNT[4] | (r_BIN_DECISION_CNT[8] &amp; r_GO_LOW)) ? r_COARSE_CODE_LATCH_INT : r_COARSE_CODE_LATCH_INT + r_BIN_DECISION_CNT[p_code_len:1];	 
17774                      always @(*)
17775      1/1               if (o_FINE_DONE)
17776      <font color = "red">0/1     ==>         o_COARSE_CODE = i_TM_DISABLE_0P5_LSB_ERROR ? r_COARSE_CODE_INT : r_COARSE_CODE_FROM_ERR_FLOPS;</font>
17777                        else
17778      1/1                 o_COARSE_CODE = r_COARSE_CODE_INT;
17779                   always @(*)
17780      1/1          case ( r_VCO_STATE_INT )
17781                       	p_VCO_BIN_SRCH_HALT :
17782      1/1                		if( r_INIT_WAIT_DONE_PULSE == 1'b1 ) 
17783      <font color = "red">0/1     ==>       			r_VCO_NEXT_STATE = p_VCO_CNT_EN;</font>
17784                         		else 
17785      1/1          			r_VCO_NEXT_STATE = r_VCO_STATE_INT;
17786                       	p_VCO_CNT_EN :
17787      <font color = "red">0/1     ==>        		if ( w_VCO_CNT_WINDOW_CNT_DONE == 1)</font>
17788      <font color = "red">0/1     ==>       			r_VCO_NEXT_STATE = p_VCO_STL_EN;</font>
17789                         		else
17790      <font color = "red">0/1     ==>       			r_VCO_NEXT_STATE = r_VCO_STATE_INT;</font>
17791                       	p_VCO_STL_EN :
17792      <font color = "red">0/1     ==>        		if ( r_VST_TERM_CNT == 1)</font>
17793                   		begin
17794      <font color = "red">0/1     ==>  			if(w_FINE_SRCH_DONE == 0 )</font>
17795      <font color = "red">0/1     ==>       			r_VCO_NEXT_STATE = p_VCO_CNT_EN;</font>
17796                         			else
17797      <font color = "red">0/1     ==>       				r_VCO_NEXT_STATE = p_VCO_BIN_SRCH_HALT;</font>
17798                   		end
17799                         		else
17800      <font color = "red">0/1     ==>       			r_VCO_NEXT_STATE = r_VCO_STATE_INT;</font>
17801                       	default:
17802      <font color = "red">0/1     ==>        		if( r_INIT_WAIT_DONE_PULSE == 1'b1 ) </font>
17803      <font color = "red">0/1     ==>       			r_VCO_NEXT_STATE = p_VCO_CNT_EN;</font>
17804                         		else 
17805      <font color = "red">0/1     ==>  			r_VCO_NEXT_STATE = r_VCO_STATE_INT;</font>
17806                   endcase
17807                   always @(posedge i_REFCLK or posedge i_PD)
17808      1/1          	if (i_PD)
17809      1/1              		r_VCO_STATE_INT &lt;= p_VCO_BIN_SRCH_HALT;
17810                     	else
17811      <font color = "red">0/1     ==>      		r_VCO_STATE_INT &lt;= r_VCO_NEXT_STATE;</font>
17812                   always @(*)
17813      1/1            	if (r_UP_DOWNB)
17814      1/1              		r_ERR_COUNT =  i_FDBK_DIV_REQ_CNT - i_VCO_COUNT;
17815                     	else
17816      <font color = "red">0/1     ==>      		r_ERR_COUNT =  i_VCO_COUNT - i_FDBK_DIV_REQ_CNT;</font>
17817                   always @(posedge i_REFCLK or posedge i_PD)
17818      1/1          	if (i_PD)
17819                       	begin
17820      1/1                 		r_ERR_COUNT_FLOP &lt;=  {p_count_len{1'b1}};
17821      1/1                 		r_COARSE_CODE_FROM_ERR_FLOPS  &lt;= {{1'b1},{(p_code_len-1){1'b0}}};
17822                       	end
17823      <font color = "red">0/1     ==>      	else if (r_RST_FDBK_DIV_LOW_reg == 1'b1 &amp;&amp; (r_ERR_COUNT &lt; r_ERR_COUNT_FLOP))</font>
17824                         	begin
17825      <font color = "red">0/1     ==>       	 	r_ERR_COUNT_FLOP &lt;= r_ERR_COUNT;</font>
17826      <font color = "red">0/1     ==>       	 	r_COARSE_CODE_FROM_ERR_FLOPS  &lt;= o_COARSE_CODE;</font>
17827                         	end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod660.html" >usb2_pll_coarse_code_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>47</td><td>6</td><td>12.77</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>47</td><td>6</td><td>12.77</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17651
 EXPRESSION ((r_COARSE_STRT_HIGH == 1'b1) &amp;&amp; (r_INIT_WAIT_CNT != (i_INITIAL_WAIT_TIME - 1'b1)))
             --------------1-------------    ------------------------2------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17660
 EXPRESSION ((r_INIT_WAIT_DONE_DEL == 1'b0) &amp;&amp; (w_INIT_WAIT_DONE == 1'b1))
             ---------------1--------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17711
 EXPRESSION ((r_VCO_NEXT_STATE == p_VCO_STL_EN) &amp;&amp; (r_VCO_STATE_INT == p_VCO_CNT_EN))
             -----------------1----------------    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17720
 EXPRESSION (((r_SECOND_CLK_IN_VCO_STL_STATE == 1'b1) &amp;&amp; (i_SHIFT_COMPARE == 1'b1)) || ((r_FIRST_CLK_IN_VCO_STL_STATE == 1'b1) &amp;&amp; (i_SHIFT_COMPARE == 1'b0)))
             -----------------------------------1----------------------------------    ----------------------------------2----------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17720
 SUB-EXPRESSION ((r_SECOND_CLK_IN_VCO_STL_STATE == 1'b1) &amp;&amp; (i_SHIFT_COMPARE == 1'b1))
                 -------------------1-------------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17720
 SUB-EXPRESSION ((r_FIRST_CLK_IN_VCO_STL_STATE == 1'b1) &amp;&amp; (i_SHIFT_COMPARE == 1'b0))
                 -------------------1------------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17740
 EXPRESSION 
 Number  Term
      1  (r_BIN_DECISION_CNT[9] == 1'b0) &amp;&amp; 
      2  (i_VCO_COUNT &gt; (13'd3 * (i_FDBK_DIV_REQ_CNT &gt;&gt; 2))) &amp;&amp; 
      3  (w_TM_BIG_JUMP == 1'b1) &amp;&amp; 
      4  (i_VCO_COUNT &lt; i_FDBK_DIV_REQ_CNT))
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17755
 EXPRESSION ((r_INIT_WAIT_DONE_DEL == 1'b0) &amp;&amp; (w_INIT_WAIT_DONE == 1'b1))
             ---------------1--------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17761
 EXPRESSION (i_TM_FORCE_COARSE_CODE_SEL ? r_BIN_DECISION_CNT[p_code_len] : r_BIN_DECISION_CNT[0])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17762
 EXPRESSION (i_TM_FORCE_COARSE_CODE_SEL ? r_BIN_DECISION_CNT[p_code_len] : r_BIN_DECISION_CNT[4])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17766
 EXPRESSION ((r_INIT_WAIT_DONE_DEL == 1'b0) &amp;&amp; (w_INIT_WAIT_DONE == 1'b1))
             ---------------1--------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17768
 EXPRESSION ((r_UP_DOWNB == 1'b1) &amp;&amp; (r_RST_FDBK_DIV_LOW_reg == 1'b1))
             ----------1---------    ----------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17770
 EXPRESSION ((r_UP_DOWNB == 1'b0) &amp;&amp; (r_RST_FDBK_DIV_LOW_reg == 1'b1) &amp;&amp; (r_BIN_DECISION_CNT[4] == 1'b1))
             ----------1---------    ----------------2---------------    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17773
 EXPRESSION 
 Number  Term
      1  ((r_BIN_DECISION_CNT[4] | (r_BIN_DECISION_CNT[8] &amp; r_GO_LOW))) ? r_COARSE_CODE_LATCH_INT : ((r_COARSE_CODE_LATCH_INT + r_BIN_DECISION_CNT[p_code_len:1])))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17776
 EXPRESSION (i_TM_DISABLE_0P5_LSB_ERROR ? r_COARSE_CODE_INT : r_COARSE_CODE_FROM_ERR_FLOPS)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17823
 EXPRESSION ((r_RST_FDBK_DIV_LOW_reg == 1'b1) &amp;&amp; (r_ERR_COUNT &lt; r_ERR_COUNT_FLOP))
             ----------------1---------------    ----------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod660.html" >usb2_pll_coarse_code_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">65</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">65</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">65</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">65</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>i_TM_FORCE_COARSE_CODE_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_TM_DISABLE_0P5_LSB_ERROR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_TM_BIG_JUMP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_INITIAL_WAIT_TIME[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_VCO_SETTLING_TIME[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_VCO_CNT_WINDOW[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_REFCLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_COARSE_STRT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_SHIFT_COMPARE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_PD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_FDBK_DIV_REQ_CNT[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_VCO_COUNT[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_VCO_CNT_WINDOW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_RST_FDBK_DIV</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_COARSE_DONE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_FINE_DONE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_COARSE_CODE[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod660.html" >usb2_pll_coarse_code_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: r_VCO_STATE_INT</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: r_VCO_STATE_INT</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>p_VCO_BIN_SRCH_HALT</td>
<td class="rt">17809</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>p_VCO_CNT_EN</td>
<td class="rt">17783</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_VCO_STL_EN</td>
<td class="rt">17788</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>p_VCO_BIN_SRCH_HALT->p_VCO_CNT_EN</td>
<td class="rt">17783</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_VCO_CNT_EN->p_VCO_BIN_SRCH_HALT</td>
<td class="rt">17809</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_VCO_CNT_EN->p_VCO_STL_EN</td>
<td class="rt">17788</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_VCO_STL_EN->p_VCO_BIN_SRCH_HALT</td>
<td class="rt">17809</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_VCO_STL_EN->p_VCO_CNT_EN</td>
<td class="rt">17795</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod660.html" >usb2_pll_coarse_code_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">68</td>
<td class="rt">23</td>
<td class="rt">33.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">17761</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">17762</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">17629</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">17640</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">17657</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">17666</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17677</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">17682</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">17702</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17720</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17726</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">17733</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17740</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17746</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">17752</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">17764</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">17773</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">17775</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">17780</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17808</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17813</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">17818</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17761      assign w_FINE_SRCH_DONE =   i_TM_FORCE_COARSE_CODE_SEL ? r_BIN_DECISION_CNT[p_code_len] : r_BIN_DECISION_CNT[0];
                                                                  <font color = "red">-1-</font>  
                                                                  <font color = "red">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17762      assign w_COARSE_SRCH_DONE =  i_TM_FORCE_COARSE_CODE_SEL ? r_BIN_DECISION_CNT[p_code_len] : r_BIN_DECISION_CNT[4];	 
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17629        	if (i_PD)
             	<font color = "red">-1-</font>  
17630          		r_COARSE_STRT_HIGH <= 1'b0;
           <font color = "green">    		==></font>
17631       	else
17632          	begin
17633             		if (w_FINE_SRCH_DONE == 1'b1)
                  		<font color = "red">-2-</font>  
17634           	 		r_COARSE_STRT_HIGH <= 1'b0;
           <font color = "red">     	 		==></font>
17635             		else
17636           	 		if (i_COARSE_STRT == 1'b1)
                	 		<font color = "red">-3-</font>  
17637           	  			 r_COARSE_STRT_HIGH <= i_COARSE_STRT;
           <font color = "red">     	  			 ==></font>
                	  			 MISSING_ELSE
           <font color = "red">     	  			 ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17640        	if (i_PD)
             	<font color = "red">-1-</font>  
17641          	begin
17642             		r_INIT_WAIT_CNT <= {p_strt_time_len{1'b0}};
           <font color = "green">       		==></font>
17643             		r_INIT_WAIT_DONE_DEL <= 1'b0;
17644          	end
17645        	else
17646          	begin
17647             		r_INIT_WAIT_DONE_DEL <= w_INIT_WAIT_DONE;
17648             		if(w_FINE_SRCH_DONE == 1'b1)
                  		<font color = "red">-2-</font>  
17649           	 		r_INIT_WAIT_CNT <= {p_strt_time_len{1'b0}};
           <font color = "red">     	 		==></font>
17650            		else
17651           	 		if (r_COARSE_STRT_HIGH == 1'b1 && r_INIT_WAIT_CNT != (i_INITIAL_WAIT_TIME-1'b1))  	     
                	 		<font color = "red">-3-</font>  
17652           	   			r_INIT_WAIT_CNT <= r_INIT_WAIT_CNT + 1;
           <font color = "red">     	   			==></font>
                	   			MISSING_ELSE
           <font color = "red">     	   			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17657           	if (r_VCO_STATE_INT != p_VCO_BIN_SRCH_HALT ) 
                	<font color = "red">-1-</font>  
17658             		r_INIT_WAIT_DONE_PULSE = 1'b0;
           <font color = "red">       		==></font>
17659          	else
17660             		if( (r_INIT_WAIT_DONE_DEL == 1'b0 ) && (w_INIT_WAIT_DONE == 1'b1 ) )
                  		<font color = "red">-2-</font>  
17661      	 		r_INIT_WAIT_DONE_PULSE = 1'b1;
           <font color = "red">	 		==></font>
17662             		else
17663      	 		r_INIT_WAIT_DONE_PULSE = 1'b0;
           <font color = "green">	 		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17666        	if (i_PD)
             	<font color = "red">-1-</font>  
17667          		r_VCO_CNT_WINDOW_CNT <= {p_num_ref_cycles_len{1'b0}};
           <font color = "green">    		==></font>
17668       	else
17669          		if ( r_VCO_STATE_INT != p_VCO_CNT_EN )
               		<font color = "red">-2-</font>  
17670            			r_VCO_CNT_WINDOW_CNT <= {p_num_ref_cycles_len{1'b0}};
           <font color = "red">      			==></font>
17671          		else
17672            			r_VCO_CNT_WINDOW_CNT <=  r_VCO_CNT_WINDOW_CNT + 1'b1;
           <font color = "red">      			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17677         	if (i_SHIFT_COMPARE == 1'b1)
              	<font color = "red">-1-</font>  
17678           		r_VCO_SETTLING_TIME = i_VCO_SETTLING_TIME + 1;
           <font color = "red">     		==></font>
17679         	else
17680           		r_VCO_SETTLING_TIME = i_VCO_SETTLING_TIME;
           <font color = "green">     		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17682      	if (i_PD)
           	<font color = "red">-1-</font>  
17683          	begin
17684             		r_VCO_STL_WINDOW_CNT <= {p_stl_time_len{1'b0}};
           <font color = "green">       		==></font>
17685             		r_VST_TERM_CNT <= 1'b0;
17686          	end
17687        	else
17688          		if ( r_VCO_STATE_INT != p_VCO_STL_EN )
               		<font color = "red">-2-</font>  
17689            		begin
17690           	 		r_VCO_STL_WINDOW_CNT <= {p_stl_time_len{1'b0}};
           <font color = "red">     	 		==></font>
17691           	 		r_VST_TERM_CNT <= 1'b0;
17692            		end
17693          		else
17694            			if (r_VCO_STL_WINDOW_CNT != (r_VCO_SETTLING_TIME -1'd1))
                 			<font color = "red">-3-</font>  
17695           			begin
17696           	   			r_VCO_STL_WINDOW_CNT <=  r_VCO_STL_WINDOW_CNT + 1'b1;
           <font color = "red">     	   			==></font>
17697           	   			r_VST_TERM_CNT <= 1'b0;
17698           			end
17699            			else
17700           				r_VST_TERM_CNT <= 1'b1;
           <font color = "red">     				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17702        	if(i_PD)
             	<font color = "red">-1-</font>  
17703          	begin
17704             		r_FIRST_CLK_IN_VCO_STL_STATE <= 1'b0;
           <font color = "green">       		==></font>
17705             		r_SECOND_CLK_IN_VCO_STL_STATE <= 1'b0;
17706             		r_RST_FDBK_DIV_out  <= 1'b1;
17707             		r_RST_FDBK_DIV_LOW_reg  <= 1'b0;
17708          	end
17709      	else
17710          	begin
17711             		if ((r_VCO_NEXT_STATE == p_VCO_STL_EN)&& (r_VCO_STATE_INT == p_VCO_CNT_EN))
                  		<font color = "red">-2-</font>  
17712           	 		r_FIRST_CLK_IN_VCO_STL_STATE <= 1'd1;
           <font color = "red">     	 		==></font>
17713             		else
17714           	 		r_FIRST_CLK_IN_VCO_STL_STATE <= 1'd0;
           <font color = "red">     	 		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17720           	if (((r_SECOND_CLK_IN_VCO_STL_STATE==1'b1) &&(i_SHIFT_COMPARE==1'b1))
                	<font color = "red">-1-</font>  
17721           	 || ((r_FIRST_CLK_IN_VCO_STL_STATE==1'b1) &&(i_SHIFT_COMPARE==1'b0)))
17722             		r_RST_FDBK_DIV_LOW = 1'b1;
           <font color = "red">       		==></font>
17723           	else
17724             		r_RST_FDBK_DIV_LOW = 1'b0;    
           <font color = "green">       		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17726      	if( i_PD)
           	<font color = "green">-1-</font>  
17727          		r_RST_FDBK_DIV_out_neg  <= 1'b1;
           <font color = "green">    		==></font>
17728        	else        
17729          		r_RST_FDBK_DIV_out_neg   <= r_RST_FDBK_DIV_out;
           <font color = "green">    		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17733      if(i_PD)
           <font color = "red">-1-</font>  
17734      o_COARSE_DONE <= 1'b0;
           <font color = "green">==></font>
17735      else if (w_COARSE_SRCH_DONE)
                <font color = "red">-2-</font>  
17736      o_COARSE_DONE <= w_COARSE_SRCH_DONE;
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17740        if(r_BIN_DECISION_CNT[9] == 1'b0 && ((i_VCO_COUNT > 13'd3*(i_FDBK_DIV_REQ_CNT>>2)) && (w_TM_BIG_JUMP == 1'b1) && (i_VCO_COUNT < i_FDBK_DIV_REQ_CNT)))
             <font color = "red">-1-</font>  
17741          r_GO_LOW = 1'b1;
           <font color = "red">    ==></font>
17742        else
17743          r_GO_LOW = 1'b0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17746        	if ( i_VCO_COUNT > i_FDBK_DIV_REQ_CNT)
             	<font color = "red">-1-</font>  
17747          		r_UP_DOWNB = 1'b0;
           <font color = "red">    		==></font>
17748      	else
17749      		r_UP_DOWNB = 1'b1;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17752         	if (i_PD)
              	<font color = "red">-1-</font>  
17753      		r_BIN_DECISION_CNT <= {{1'b1},{p_code_len{1'b0}}};
           <font color = "green">		==></font>
17754         	else 
17755      		if ((r_INIT_WAIT_DONE_DEL == 1'b0) && (w_INIT_WAIT_DONE == 1'b1))
           		<font color = "red">-2-</font>  
17756          			r_BIN_DECISION_CNT <= {{1'b1},{p_code_len{1'b0}}};
           <font color = "red">    			==></font>
17757           		else
17758             			if ((r_RST_FDBK_DIV_LOW_reg  == 1'b1))
                  			<font color = "red">-3-</font>  
17759      	 			r_BIN_DECISION_CNT <= r_BIN_DECISION_CNT >> 1;
           <font color = "red">	 			==></font>
           	 			MISSING_ELSE
           <font color = "red">	 			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17764        	if (i_PD)
             	<font color = "red">-1-</font>  
17765      		r_COARSE_CODE_LATCH_INT <= {{(p_coarse_len){1'b0}},{{1'b1},{(p_fine_len-1){1'b0}}}};
           <font color = "green">		==></font>
17766      	else if ((r_INIT_WAIT_DONE_DEL == 1'b0) && (w_INIT_WAIT_DONE == 1'b1))
           	     <font color = "red">-2-</font>  
17767      		r_COARSE_CODE_LATCH_INT <= {{(p_coarse_len){1'b0}},{{1'b1},{(p_fine_len-1){1'b0}}}};
           <font color = "red">		==></font>
17768          	else if((r_UP_DOWNB == 1'b1) && (r_RST_FDBK_DIV_LOW_reg==1'b1))
               	     <font color = "red">-3-</font>  
17769      		r_COARSE_CODE_LATCH_INT <= r_COARSE_CODE_INT;
           <font color = "red">		==></font>
17770      	else if((r_UP_DOWNB == 1'b0) && (r_RST_FDBK_DIV_LOW_reg==1'b1) && (r_BIN_DECISION_CNT[4] == 1'b1))			 
           	     <font color = "red">-4-</font>  
17771      		r_COARSE_CODE_LATCH_INT <= {r_COARSE_CODE_INT[p_code_len-1:4],1'b0,r_COARSE_CODE_INT[2:0]};		 
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17773             	r_COARSE_CODE_INT = (r_BIN_DECISION_CNT[4] | (r_BIN_DECISION_CNT[8] & r_GO_LOW)) ? r_COARSE_CODE_LATCH_INT : r_COARSE_CODE_LATCH_INT + r_BIN_DECISION_CNT[p_code_len:1];	 
                  	                                                                                 <font color = "red">-1-</font>  
                  	                                                                                 <font color = "red">==></font>  
                  	                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17775           if (o_FINE_DONE)
                <font color = "red">-1-</font>  
17776             o_COARSE_CODE = i_TM_DISABLE_0P5_LSB_ERROR ? r_COARSE_CODE_INT : r_COARSE_CODE_FROM_ERR_FLOPS;
                                                             <font color = "red">-2-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "red">==></font>  
17777           else
17778             o_COARSE_CODE = r_COARSE_CODE_INT;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17780      case ( r_VCO_STATE_INT )
           <font color = "red">-1-</font>  
17781          	p_VCO_BIN_SRCH_HALT :
17782            		if( r_INIT_WAIT_DONE_PULSE == 1'b1 ) 
                 		<font color = "red">-2-</font>  
17783           			r_VCO_NEXT_STATE = p_VCO_CNT_EN;
           <font color = "red">     			==></font>
17784            		else 
17785      			r_VCO_NEXT_STATE = r_VCO_STATE_INT;
           <font color = "green">			==></font>
17786          	p_VCO_CNT_EN :
17787            		if ( w_VCO_CNT_WINDOW_CNT_DONE == 1)
                 		<font color = "red">-3-</font>  
17788           			r_VCO_NEXT_STATE = p_VCO_STL_EN;
           <font color = "red">     			==></font>
17789            		else
17790           			r_VCO_NEXT_STATE = r_VCO_STATE_INT;
           <font color = "red">     			==></font>
17791          	p_VCO_STL_EN :
17792            		if ( r_VST_TERM_CNT == 1)
                 		<font color = "red">-4-</font>  
17793      		begin
17794      			if(w_FINE_SRCH_DONE == 0 )
           			<font color = "red">-5-</font>  
17795           			r_VCO_NEXT_STATE = p_VCO_CNT_EN;
           <font color = "red">     			==></font>
17796            			else
17797           				r_VCO_NEXT_STATE = p_VCO_BIN_SRCH_HALT;
           <font color = "red">     				==></font>
17798      		end
17799            		else
17800           			r_VCO_NEXT_STATE = r_VCO_STATE_INT;
           <font color = "red">     			==></font>
17801          	default:
17802            		if( r_INIT_WAIT_DONE_PULSE == 1'b1 ) 
                 		<font color = "red">-6-</font>  
17803           			r_VCO_NEXT_STATE = p_VCO_CNT_EN;
           <font color = "red">     			==></font>
17804            		else 
17805      			r_VCO_NEXT_STATE = r_VCO_STATE_INT;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>p_VCO_BIN_SRCH_HALT </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>p_VCO_BIN_SRCH_HALT </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>p_VCO_CNT_EN </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_VCO_CNT_EN </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_VCO_STL_EN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_VCO_STL_EN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_VCO_STL_EN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17808      	if (i_PD)
           	<font color = "red">-1-</font>  
17809          		r_VCO_STATE_INT <= p_VCO_BIN_SRCH_HALT;
           <font color = "green">    		==></font>
17810        	else
17811          		r_VCO_STATE_INT <= r_VCO_NEXT_STATE;
           <font color = "red">    		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17813        	if (r_UP_DOWNB)
             	<font color = "red">-1-</font>  
17814          		r_ERR_COUNT =  i_FDBK_DIV_REQ_CNT - i_VCO_COUNT;
           <font color = "green">    		==></font>
17815        	else
17816          		r_ERR_COUNT =  i_VCO_COUNT - i_FDBK_DIV_REQ_CNT;
           <font color = "red">    		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17818      	if (i_PD)
           	<font color = "red">-1-</font>  
17819          	begin
17820             		r_ERR_COUNT_FLOP <=  {p_count_len{1'b1}};
           <font color = "green">       		==></font>
17821             		r_COARSE_CODE_FROM_ERR_FLOPS  <= {{1'b1},{(p_code_len-1){1'b0}}};
17822          	end
17823          	else if (r_RST_FDBK_DIV_LOW_reg == 1'b1 && (r_ERR_COUNT < r_ERR_COUNT_FLOP))
               	     <font color = "red">-2-</font>  
17824            	begin
17825           	 	r_ERR_COUNT_FLOP <= r_ERR_COUNT;
           <font color = "red">     	 	==></font>
17826           	 	r_COARSE_CODE_FROM_ERR_FLOPS  <= o_COARSE_CODE;
17827            	end
                 	MISSING_ELSE
           <font color = "red">      	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_67181">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_usb2_pll_coarse_code_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
