Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Mar 18 17:32:24 2019
| Host         : hoogly running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_bench_timing_summary_routed.rpt -rpx test_bench_timing_summary_routed.rpx
| Design       : test_bench
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: prog_select_s[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: prog_select_s[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: prog_select_s[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: debounce3/clock_div/temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/debounce_reg_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce3/debounce_reg_rep__2/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.607     -152.653                    501                 2499        0.152        0.000                      0                 2499        3.750        0.000                       0                   743  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.607     -152.653                    501                 2499        0.152        0.000                      0                 2499        3.750        0.000                       0                   743  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          501  Failing Endpoints,  Worst Slack       -1.607ns,  Total Violation     -152.653ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.607ns  (required time - arrival time)
  Source:                 cpu/reg_reg[15][7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Z_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 3.448ns (29.778%)  route 8.131ns (70.222%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.617     5.138    cpu/clock_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  cpu/reg_reg[15][7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDPE (Prop_fdpe_C_Q)         0.419     5.557 f  cpu/reg_reg[15][7]_P/Q
                         net (fo=6, routed)           0.453     6.010    cpu/reg_reg[15][7]_P_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.299     6.309 f  cpu/program_memory_i_1/O
                         net (fo=7, routed)           0.180     6.489    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.705     7.318    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.442 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=88, routed)          0.430     7.872    cpu/spo[16]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.996 r  cpu/minusOp_carry_i_21/O
                         net (fo=1, routed)           0.547     8.543    cpu/minusOp_carry_i_21_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.667 r  cpu/minusOp_carry_i_4/O
                         net (fo=11, routed)          0.821     9.488    cpu/minusOp_carry_i_4_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.612 r  cpu/data_memory_i_112/O
                         net (fo=1, routed)           0.000     9.612    cpu/data_memory_i_112_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.864 r  cpu/data_memory_i_46/O[0]
                         net (fo=2, routed)           0.939    10.803    cpu/plusOp[0]
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.295    11.098 r  cpu/data_memory_i_8/O
                         net (fo=128, routed)         1.147    12.244    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A0
    SLICE_X6Y28          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.322    12.566 f  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.566    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OA
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I1_O)      0.214    12.780 f  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.A/O
                         net (fo=1, routed)           0.000    12.780    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O1
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I1_O)      0.088    12.868 f  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=2, routed)           0.660    13.529    cpu/bbstub_spo[31][31]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.319    13.848 f  cpu/reg[1][31]_i_10/O
                         net (fo=1, routed)           0.491    14.339    cpu/reg[1][31]_i_10_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I4_O)        0.124    14.463 f  cpu/reg[1][31]_i_8/O
                         net (fo=1, routed)           0.263    14.726    cpu/reg[1][31]_i_8_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124    14.850 f  cpu/reg[1][31]_i_7/O
                         net (fo=16, routed)          0.916    15.766    cpu/reg[14]0_in[31]
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124    15.890 r  cpu/Z_flag_i_6/O
                         net (fo=1, routed)           0.421    16.311    cpu/Z_flag_i_6_n_0
    SLICE_X0Y36          LUT5 (Prop_lut5_I0_O)        0.124    16.435 r  cpu/Z_flag_i_2/O
                         net (fo=1, routed)           0.159    16.594    cpu/Z_flag_i_2_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124    16.718 r  cpu/Z_flag_i_1/O
                         net (fo=1, routed)           0.000    16.718    cpu/Z_flag_i_1_n_0
    SLICE_X0Y36          FDCE                                         r  cpu/Z_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.514    14.855    cpu/clock_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  cpu/Z_flag_reg/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)        0.031    15.111    cpu/Z_flag_reg
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -16.718    
  -------------------------------------------------------------------
                         slack                                 -1.607    

Slack (VIOLATED) :        -1.120ns  (required time - arrival time)
  Source:                 cpu/reg_reg[15][7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/reg_reg[7][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.924ns  (logic 3.076ns (28.158%)  route 7.848ns (71.842%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.617     5.138    cpu/clock_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  cpu/reg_reg[15][7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDPE (Prop_fdpe_C_Q)         0.419     5.557 f  cpu/reg_reg[15][7]_P/Q
                         net (fo=6, routed)           0.453     6.010    cpu/reg_reg[15][7]_P_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.299     6.309 f  cpu/program_memory_i_1/O
                         net (fo=7, routed)           0.180     6.489    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.705     7.318    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.442 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=88, routed)          0.430     7.872    cpu/spo[16]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.996 r  cpu/minusOp_carry_i_21/O
                         net (fo=1, routed)           0.547     8.543    cpu/minusOp_carry_i_21_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.667 r  cpu/minusOp_carry_i_4/O
                         net (fo=11, routed)          0.821     9.488    cpu/minusOp_carry_i_4_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.612 r  cpu/data_memory_i_112/O
                         net (fo=1, routed)           0.000     9.612    cpu/data_memory_i_112_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.864 r  cpu/data_memory_i_46/O[0]
                         net (fo=2, routed)           0.939    10.803    cpu/plusOp[0]
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.295    11.098 r  cpu/data_memory_i_8/O
                         net (fo=128, routed)         1.147    12.244    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A0
    SLICE_X6Y28          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.322    12.566 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.566    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OA
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I1_O)      0.214    12.780 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.A/O
                         net (fo=1, routed)           0.000    12.780    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O1
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I1_O)      0.088    12.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=2, routed)           0.660    13.529    cpu/bbstub_spo[31][31]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.319    13.848 r  cpu/reg[1][31]_i_10/O
                         net (fo=1, routed)           0.491    14.339    cpu/reg[1][31]_i_10_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I4_O)        0.124    14.463 r  cpu/reg[1][31]_i_8/O
                         net (fo=1, routed)           0.263    14.726    cpu/reg[1][31]_i_8_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124    14.850 r  cpu/reg[1][31]_i_7/O
                         net (fo=16, routed)          1.213    16.063    cpu/reg[14]0_in[31]
    SLICE_X11Y33         FDCE                                         r  cpu/reg_reg[7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.444    14.785    cpu/clock_IBUF_BUFG
    SLICE_X11Y33         FDCE                                         r  cpu/reg_reg[7][31]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X11Y33         FDCE (Setup_fdce_C_D)       -0.067    14.943    cpu/reg_reg[7][31]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -16.063    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 cpu/reg_reg[15][7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/reg_reg[13][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 3.076ns (28.898%)  route 7.569ns (71.102%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.617     5.138    cpu/clock_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  cpu/reg_reg[15][7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDPE (Prop_fdpe_C_Q)         0.419     5.557 f  cpu/reg_reg[15][7]_P/Q
                         net (fo=6, routed)           0.453     6.010    cpu/reg_reg[15][7]_P_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.299     6.309 f  cpu/program_memory_i_1/O
                         net (fo=7, routed)           0.180     6.489    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.705     7.318    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.442 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=88, routed)          0.430     7.872    cpu/spo[16]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.996 r  cpu/minusOp_carry_i_21/O
                         net (fo=1, routed)           0.547     8.543    cpu/minusOp_carry_i_21_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.667 r  cpu/minusOp_carry_i_4/O
                         net (fo=11, routed)          0.821     9.488    cpu/minusOp_carry_i_4_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.612 r  cpu/data_memory_i_112/O
                         net (fo=1, routed)           0.000     9.612    cpu/data_memory_i_112_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.864 r  cpu/data_memory_i_46/O[0]
                         net (fo=2, routed)           0.939    10.803    cpu/plusOp[0]
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.295    11.098 r  cpu/data_memory_i_8/O
                         net (fo=128, routed)         1.147    12.244    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A0
    SLICE_X6Y28          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.322    12.566 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.566    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OA
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I1_O)      0.214    12.780 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.A/O
                         net (fo=1, routed)           0.000    12.780    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O1
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I1_O)      0.088    12.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=2, routed)           0.660    13.529    cpu/bbstub_spo[31][31]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.319    13.848 r  cpu/reg[1][31]_i_10/O
                         net (fo=1, routed)           0.491    14.339    cpu/reg[1][31]_i_10_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I4_O)        0.124    14.463 r  cpu/reg[1][31]_i_8/O
                         net (fo=1, routed)           0.263    14.726    cpu/reg[1][31]_i_8_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124    14.850 r  cpu/reg[1][31]_i_7/O
                         net (fo=16, routed)          0.933    15.783    cpu/reg[14]0_in[31]
    SLICE_X9Y35          FDCE                                         r  cpu/reg_reg[13][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.445    14.786    cpu/clock_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  cpu/reg_reg[13][31]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y35          FDCE (Setup_fdce_C_D)       -0.105    14.906    cpu/reg_reg[13][31]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 cpu/reg_reg[15][7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/reg_reg[11][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.627ns  (logic 3.076ns (28.948%)  route 7.550ns (71.052%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.617     5.138    cpu/clock_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  cpu/reg_reg[15][7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDPE (Prop_fdpe_C_Q)         0.419     5.557 f  cpu/reg_reg[15][7]_P/Q
                         net (fo=6, routed)           0.453     6.010    cpu/reg_reg[15][7]_P_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.299     6.309 f  cpu/program_memory_i_1/O
                         net (fo=7, routed)           0.180     6.489    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.705     7.318    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.442 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=88, routed)          0.430     7.872    cpu/spo[16]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.996 r  cpu/minusOp_carry_i_21/O
                         net (fo=1, routed)           0.547     8.543    cpu/minusOp_carry_i_21_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.667 r  cpu/minusOp_carry_i_4/O
                         net (fo=11, routed)          0.821     9.488    cpu/minusOp_carry_i_4_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.612 r  cpu/data_memory_i_112/O
                         net (fo=1, routed)           0.000     9.612    cpu/data_memory_i_112_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.864 r  cpu/data_memory_i_46/O[0]
                         net (fo=2, routed)           0.939    10.803    cpu/plusOp[0]
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.295    11.098 r  cpu/data_memory_i_8/O
                         net (fo=128, routed)         1.147    12.244    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A0
    SLICE_X6Y28          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.322    12.566 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.566    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OA
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I1_O)      0.214    12.780 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.A/O
                         net (fo=1, routed)           0.000    12.780    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O1
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I1_O)      0.088    12.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=2, routed)           0.660    13.529    cpu/bbstub_spo[31][31]
    SLICE_X11Y29         LUT5 (Prop_lut5_I1_O)        0.319    13.848 r  cpu/reg[1][31]_i_10/O
                         net (fo=1, routed)           0.491    14.339    cpu/reg[1][31]_i_10_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I4_O)        0.124    14.463 r  cpu/reg[1][31]_i_8/O
                         net (fo=1, routed)           0.263    14.726    cpu/reg[1][31]_i_8_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124    14.850 r  cpu/reg[1][31]_i_7/O
                         net (fo=16, routed)          0.915    15.765    cpu/reg[14]0_in[31]
    SLICE_X9Y34          FDCE                                         r  cpu/reg_reg[11][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.444    14.785    cpu/clock_IBUF_BUFG
    SLICE_X9Y34          FDCE                                         r  cpu/reg_reg[11][31]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y34          FDCE (Setup_fdce_C_D)       -0.105    14.905    cpu/reg_reg[11][31]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 cpu/reg_reg[15][7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/reg_reg[8][18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.602ns  (logic 2.791ns (26.326%)  route 7.811ns (73.674%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.617     5.138    cpu/clock_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  cpu/reg_reg[15][7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDPE (Prop_fdpe_C_Q)         0.419     5.557 f  cpu/reg_reg[15][7]_P/Q
                         net (fo=6, routed)           0.453     6.010    cpu/reg_reg[15][7]_P_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.299     6.309 f  cpu/program_memory_i_1/O
                         net (fo=7, routed)           0.180     6.489    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.705     7.318    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.442 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=88, routed)          0.430     7.872    cpu/spo[16]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.996 r  cpu/minusOp_carry_i_21/O
                         net (fo=1, routed)           0.547     8.543    cpu/minusOp_carry_i_21_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.667 r  cpu/minusOp_carry_i_4/O
                         net (fo=11, routed)          0.821     9.488    cpu/minusOp_carry_i_4_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.612 r  cpu/data_memory_i_112/O
                         net (fo=1, routed)           0.000     9.612    cpu/data_memory_i_112_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.864 r  cpu/data_memory_i_46/O[0]
                         net (fo=2, routed)           0.939    10.803    cpu/plusOp[0]
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.295    11.098 r  cpu/data_memory_i_8/O
                         net (fo=128, routed)         1.525    12.623    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/A0
    SLICE_X6Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    12.747 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.747    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/OD
    SLICE_X6Y36          MUXF7 (Prop_muxf7_I0_O)      0.241    12.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/F7.B/O
                         net (fo=1, routed)           0.000    12.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/O0
    SLICE_X6Y36          MUXF8 (Prop_muxf8_I0_O)      0.098    13.086 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/F8/O
                         net (fo=2, routed)           0.570    13.657    cpu/bbstub_spo[31][18]
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.319    13.976 r  cpu/reg[1][18]_i_2/O
                         net (fo=1, routed)           0.433    14.409    cpu/reg[1][18]_i_2_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    14.533 r  cpu/reg[1][18]_i_1/O
                         net (fo=16, routed)          1.207    15.740    cpu/reg[14]0_in[18]
    SLICE_X9Y24          FDCE                                         r  cpu/reg_reg[8][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.433    14.774    cpu/clock_IBUF_BUFG
    SLICE_X9Y24          FDCE                                         r  cpu/reg_reg[8][18]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y24          FDCE (Setup_fdce_C_D)       -0.081    14.918    cpu/reg_reg[8][18]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -15.740    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.806ns  (required time - arrival time)
  Source:                 cpu/reg_reg[15][7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/reg_reg[11][18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 2.791ns (26.351%)  route 7.801ns (73.649%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.617     5.138    cpu/clock_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  cpu/reg_reg[15][7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDPE (Prop_fdpe_C_Q)         0.419     5.557 f  cpu/reg_reg[15][7]_P/Q
                         net (fo=6, routed)           0.453     6.010    cpu/reg_reg[15][7]_P_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.299     6.309 f  cpu/program_memory_i_1/O
                         net (fo=7, routed)           0.180     6.489    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.705     7.318    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.442 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=88, routed)          0.430     7.872    cpu/spo[16]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.996 r  cpu/minusOp_carry_i_21/O
                         net (fo=1, routed)           0.547     8.543    cpu/minusOp_carry_i_21_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.667 r  cpu/minusOp_carry_i_4/O
                         net (fo=11, routed)          0.821     9.488    cpu/minusOp_carry_i_4_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.612 r  cpu/data_memory_i_112/O
                         net (fo=1, routed)           0.000     9.612    cpu/data_memory_i_112_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.864 r  cpu/data_memory_i_46/O[0]
                         net (fo=2, routed)           0.939    10.803    cpu/plusOp[0]
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.295    11.098 r  cpu/data_memory_i_8/O
                         net (fo=128, routed)         1.525    12.623    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/A0
    SLICE_X6Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    12.747 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.747    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/OD
    SLICE_X6Y36          MUXF7 (Prop_muxf7_I0_O)      0.241    12.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/F7.B/O
                         net (fo=1, routed)           0.000    12.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/O0
    SLICE_X6Y36          MUXF8 (Prop_muxf8_I0_O)      0.098    13.086 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/F8/O
                         net (fo=2, routed)           0.570    13.657    cpu/bbstub_spo[31][18]
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.319    13.976 r  cpu/reg[1][18]_i_2/O
                         net (fo=1, routed)           0.433    14.409    cpu/reg[1][18]_i_2_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    14.533 r  cpu/reg[1][18]_i_1/O
                         net (fo=16, routed)          1.197    15.730    cpu/reg[14]0_in[18]
    SLICE_X9Y29          FDCE                                         r  cpu/reg_reg[11][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.439    14.780    cpu/clock_IBUF_BUFG
    SLICE_X9Y29          FDCE                                         r  cpu/reg_reg[11][18]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y29          FDCE (Setup_fdce_C_D)       -0.081    14.924    cpu/reg_reg[11][18]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -15.730    
  -------------------------------------------------------------------
                         slack                                 -0.806    

Slack (VIOLATED) :        -0.799ns  (required time - arrival time)
  Source:                 cpu/reg_reg[15][7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/reg_reg[5][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.596ns  (logic 3.080ns (29.068%)  route 7.516ns (70.932%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.617     5.138    cpu/clock_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  cpu/reg_reg[15][7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDPE (Prop_fdpe_C_Q)         0.419     5.557 f  cpu/reg_reg[15][7]_P/Q
                         net (fo=6, routed)           0.453     6.010    cpu/reg_reg[15][7]_P_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.299     6.309 f  cpu/program_memory_i_1/O
                         net (fo=7, routed)           0.180     6.489    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.705     7.318    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.442 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=88, routed)          0.430     7.872    cpu/spo[16]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.996 r  cpu/minusOp_carry_i_21/O
                         net (fo=1, routed)           0.547     8.543    cpu/minusOp_carry_i_21_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.667 r  cpu/minusOp_carry_i_4/O
                         net (fo=11, routed)          0.821     9.488    cpu/minusOp_carry_i_4_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.612 r  cpu/data_memory_i_112/O
                         net (fo=1, routed)           0.000     9.612    cpu/data_memory_i_112_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.864 r  cpu/data_memory_i_46/O[0]
                         net (fo=2, routed)           0.939    10.803    cpu/plusOp[0]
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.295    11.098 r  cpu/data_memory_i_8/O
                         net (fo=128, routed)         1.334    12.431    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/A0
    SLICE_X6Y26          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.407    12.838 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.838    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/OC
    SLICE_X6Y26          MUXF7 (Prop_muxf7_I1_O)      0.247    13.085 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/F7.B/O
                         net (fo=1, routed)           0.000    13.085    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/O0
    SLICE_X6Y26          MUXF8 (Prop_muxf8_I0_O)      0.098    13.183 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/F8/O
                         net (fo=2, routed)           0.606    13.789    cpu/bbstub_spo[31][4]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.319    14.108 r  cpu/reg[1][4]_i_4/O
                         net (fo=1, routed)           0.263    14.371    cpu/reg[1][4]_i_4_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124    14.495 r  cpu/reg[1][4]_i_1/O
                         net (fo=16, routed)          1.239    15.734    cpu/reg[14]0_in[4]
    SLICE_X9Y22          FDCE                                         r  cpu/reg_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.436    14.777    cpu/clock_IBUF_BUFG
    SLICE_X9Y22          FDCE                                         r  cpu/reg_reg[5][4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y22          FDCE (Setup_fdce_C_D)       -0.067    14.935    cpu/reg_reg[5][4]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -15.734    
  -------------------------------------------------------------------
                         slack                                 -0.799    

Slack (VIOLATED) :        -0.789ns  (required time - arrival time)
  Source:                 cpu/reg_reg[15][7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/reg_reg[0][18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.638ns  (logic 2.791ns (26.236%)  route 7.847ns (73.764%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.617     5.138    cpu/clock_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  cpu/reg_reg[15][7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDPE (Prop_fdpe_C_Q)         0.419     5.557 f  cpu/reg_reg[15][7]_P/Q
                         net (fo=6, routed)           0.453     6.010    cpu/reg_reg[15][7]_P_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.299     6.309 f  cpu/program_memory_i_1/O
                         net (fo=7, routed)           0.180     6.489    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.705     7.318    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.442 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=88, routed)          0.430     7.872    cpu/spo[16]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.996 r  cpu/minusOp_carry_i_21/O
                         net (fo=1, routed)           0.547     8.543    cpu/minusOp_carry_i_21_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.667 r  cpu/minusOp_carry_i_4/O
                         net (fo=11, routed)          0.821     9.488    cpu/minusOp_carry_i_4_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.612 r  cpu/data_memory_i_112/O
                         net (fo=1, routed)           0.000     9.612    cpu/data_memory_i_112_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.864 r  cpu/data_memory_i_46/O[0]
                         net (fo=2, routed)           0.939    10.803    cpu/plusOp[0]
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.295    11.098 r  cpu/data_memory_i_8/O
                         net (fo=128, routed)         1.525    12.623    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/A0
    SLICE_X6Y36          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    12.747 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.747    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/OD
    SLICE_X6Y36          MUXF7 (Prop_muxf7_I0_O)      0.241    12.988 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/F7.B/O
                         net (fo=1, routed)           0.000    12.988    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/O0
    SLICE_X6Y36          MUXF8 (Prop_muxf8_I0_O)      0.098    13.086 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/F8/O
                         net (fo=2, routed)           0.570    13.657    cpu/bbstub_spo[31][18]
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.319    13.976 r  cpu/reg[1][18]_i_2/O
                         net (fo=1, routed)           0.433    14.409    cpu/reg[1][18]_i_2_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    14.533 r  cpu/reg[1][18]_i_1/O
                         net (fo=16, routed)          1.243    15.776    cpu/reg[14]0_in[18]
    SLICE_X3Y24          FDCE                                         r  cpu/reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.502    14.843    cpu/clock_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  cpu/reg_reg[0][18]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDCE (Setup_fdce_C_D)       -0.081    14.987    cpu/reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -15.776    
  -------------------------------------------------------------------
                         slack                                 -0.789    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 cpu/reg_reg[15][7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/reg_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.618ns  (logic 2.955ns (27.831%)  route 7.663ns (72.169%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.617     5.138    cpu/clock_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  cpu/reg_reg[15][7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDPE (Prop_fdpe_C_Q)         0.419     5.557 f  cpu/reg_reg[15][7]_P/Q
                         net (fo=6, routed)           0.453     6.010    cpu/reg_reg[15][7]_P_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.299     6.309 f  cpu/program_memory_i_1/O
                         net (fo=7, routed)           0.180     6.489    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.705     7.318    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.442 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=88, routed)          0.430     7.872    cpu/spo[16]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.996 r  cpu/minusOp_carry_i_21/O
                         net (fo=1, routed)           0.547     8.543    cpu/minusOp_carry_i_21_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.667 r  cpu/minusOp_carry_i_4/O
                         net (fo=11, routed)          0.821     9.488    cpu/minusOp_carry_i_4_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.612 r  cpu/data_memory_i_112/O
                         net (fo=1, routed)           0.000     9.612    cpu/data_memory_i_112_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.864 r  cpu/data_memory_i_46/O[0]
                         net (fo=2, routed)           0.939    10.803    cpu/plusOp[0]
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.295    11.098 r  cpu/data_memory_i_8/O
                         net (fo=128, routed)         1.365    12.463    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A0
    SLICE_X6Y34          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.201    12.664 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.664    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OA
    SLICE_X6Y34          MUXF7 (Prop_muxf7_I1_O)      0.214    12.878 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    12.878    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X6Y34          MUXF8 (Prop_muxf8_I1_O)      0.088    12.966 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=2, routed)           0.577    13.543    cpu/bbstub_spo[31][3]
    SLICE_X1Y33          LUT5 (Prop_lut5_I1_O)        0.319    13.862 r  cpu/reg[1][3]_i_4/O
                         net (fo=1, routed)           0.403    14.265    cpu/reg[1][3]_i_4_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.124    14.389 r  cpu/reg[1][3]_i_3/O
                         net (fo=1, routed)           0.263    14.652    cpu/reg[1][3]_i_3_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.124    14.776 r  cpu/reg[1][3]_i_1/O
                         net (fo=16, routed)          0.980    15.756    cpu/reg[14]0_in[3]
    SLICE_X4Y32          FDCE                                         r  cpu/reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.509    14.850    cpu/clock_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  cpu/reg_reg[2][3]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y32          FDCE (Setup_fdce_C_D)       -0.103    14.985    cpu/reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -15.756    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (VIOLATED) :        -0.766ns  (required time - arrival time)
  Source:                 cpu/reg_reg[15][7]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/reg_reg[10][28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.621ns  (logic 2.961ns (27.875%)  route 7.660ns (72.125%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.617     5.138    cpu/clock_IBUF_BUFG
    SLICE_X7Y26          FDPE                                         r  cpu/reg_reg[15][7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDPE (Prop_fdpe_C_Q)         0.419     5.557 f  cpu/reg_reg[15][7]_P/Q
                         net (fo=6, routed)           0.453     6.010    cpu/reg_reg[15][7]_P_n_0
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.299     6.309 f  cpu/program_memory_i_1/O
                         net (fo=7, routed)           0.180     6.489    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.705     7.318    program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.442 r  program_memory/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=88, routed)          0.430     7.872    cpu/spo[16]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.996 r  cpu/minusOp_carry_i_21/O
                         net (fo=1, routed)           0.547     8.543    cpu/minusOp_carry_i_21_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.667 r  cpu/minusOp_carry_i_4/O
                         net (fo=11, routed)          0.821     9.488    cpu/minusOp_carry_i_4_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.612 r  cpu/data_memory_i_112/O
                         net (fo=1, routed)           0.000     9.612    cpu/data_memory_i_112_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.864 r  cpu/data_memory_i_46/O[0]
                         net (fo=2, routed)           0.939    10.803    cpu/plusOp[0]
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.295    11.098 r  cpu/data_memory_i_8/O
                         net (fo=128, routed)         1.456    12.554    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/A0
    SLICE_X10Y30         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    12.884 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.884    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/OA
    SLICE_X10Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    13.098 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/F7.A/O
                         net (fo=1, routed)           0.000    13.098    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/O1
    SLICE_X10Y30         MUXF8 (Prop_muxf8_I1_O)      0.088    13.186 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/F8/O
                         net (fo=2, routed)           0.930    14.117    cpu/bbstub_spo[31][28]
    SLICE_X9Y40          LUT5 (Prop_lut5_I3_O)        0.319    14.436 r  cpu/reg[1][28]_i_3/O
                         net (fo=1, routed)           0.263    14.699    cpu/reg[1][28]_i_3_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I1_O)        0.124    14.823 r  cpu/reg[1][28]_i_1/O
                         net (fo=16, routed)          0.937    15.759    cpu/reg[14]0_in[28]
    SLICE_X10Y43         FDCE                                         r  cpu/reg_reg[10][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.451    14.792    cpu/clock_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  cpu/reg_reg[10][28]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y43         FDCE (Setup_fdce_C_D)       -0.024    14.993    cpu/reg_reg[10][28]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -15.759    
  -------------------------------------------------------------------
                         slack                                 -0.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cpu/exec_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/exec_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.556     1.439    cpu/clock_IBUF_BUFG
    SLICE_X13Y22         FDCE                                         r  cpu/exec_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  cpu/exec_state_reg[0]/Q
                         net (fo=7, routed)           0.099     1.679    cpu/exec_state[0]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.724 r  cpu/exec_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.724    cpu/exec_state[1]_i_1_n_0
    SLICE_X12Y22         FDCE                                         r  cpu/exec_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.823     1.950    cpu/clock_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  cpu/exec_state_reg[1]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X12Y22         FDCE (Hold_fdce_C_D)         0.120     1.572    cpu/exec_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debounce3/clock_div/p_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/clock_div/p_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.593     1.476    debounce3/clock_div/clock_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  debounce3/clock_div/p_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  debounce3/clock_div/p_reg[12]/Q
                         net (fo=2, routed)           0.117     1.734    debounce3/clock_div/p_reg_n_0_[12]
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  debounce3/clock_div/p_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.842    debounce3/clock_div/p_reg[12]_i_1__1_n_4
    SLICE_X1Y54          FDRE                                         r  debounce3/clock_div/p_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.863     1.991    debounce3/clock_div/clock_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  debounce3/clock_div/p_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.105     1.581    debounce3/clock_div/p_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounce3/clock_div/p_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/clock_div/p_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.592     1.475    debounce3/clock_div/clock_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  debounce3/clock_div/p_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  debounce3/clock_div/p_reg[28]/Q
                         net (fo=2, routed)           0.119     1.736    debounce3/clock_div/p_reg_n_0_[28]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  debounce3/clock_div/p_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.844    debounce3/clock_div/p_reg[28]_i_1__1_n_4
    SLICE_X1Y58          FDRE                                         r  debounce3/clock_div/p_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.862     1.990    debounce3/clock_div/clock_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  debounce3/clock_div/p_reg[28]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.105     1.580    debounce3/clock_div/p_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounce1/clock_div/p_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/clock_div/p_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.585     1.468    debounce1/clock_div/clock_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  debounce1/clock_div/p_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  debounce1/clock_div/p_reg[12]/Q
                         net (fo=2, routed)           0.119     1.728    debounce1/clock_div/p[12]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  debounce1/clock_div/p_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    debounce1/clock_div/data0[12]
    SLICE_X5Y19          FDRE                                         r  debounce1/clock_div/p_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.854     1.981    debounce1/clock_div/clock_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  debounce1/clock_div/p_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.105     1.573    debounce1/clock_div/p_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounce1/clock_div/p_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/clock_div/p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.587     1.470    debounce1/clock_div/clock_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  debounce1/clock_div/p_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  debounce1/clock_div/p_reg[4]/Q
                         net (fo=3, routed)           0.120     1.731    debounce1/clock_div/p[4]
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  debounce1/clock_div/p_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    debounce1/clock_div/data0[4]
    SLICE_X5Y17          FDRE                                         r  debounce1/clock_div/p_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.856     1.983    debounce1/clock_div/clock_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  debounce1/clock_div/p_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.105     1.575    debounce1/clock_div/p_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounce1/clock_div/p_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/clock_div/p_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.583     1.466    debounce1/clock_div/clock_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  debounce1/clock_div/p_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  debounce1/clock_div/p_reg[20]/Q
                         net (fo=2, routed)           0.120     1.727    debounce1/clock_div/p[20]
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  debounce1/clock_div/p_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    debounce1/clock_div/data0[20]
    SLICE_X5Y21          FDRE                                         r  debounce1/clock_div/p_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.852     1.979    debounce1/clock_div/clock_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  debounce1/clock_div/p_reg[20]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.105     1.571    debounce1/clock_div/p_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounce1/clock_div/p_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/clock_div/p_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.581     1.464    debounce1/clock_div/clock_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  debounce1/clock_div/p_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  debounce1/clock_div/p_reg[28]/Q
                         net (fo=2, routed)           0.120     1.725    debounce1/clock_div/p[28]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  debounce1/clock_div/p_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    debounce1/clock_div/data0[28]
    SLICE_X5Y23          FDRE                                         r  debounce1/clock_div/p_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.849     1.976    debounce1/clock_div/clock_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  debounce1/clock_div/p_reg[28]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.105     1.569    debounce1/clock_div/p_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounce1/clock_div/p_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/clock_div/p_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.586     1.469    debounce1/clock_div/clock_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  debounce1/clock_div/p_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  debounce1/clock_div/p_reg[8]/Q
                         net (fo=2, routed)           0.120     1.730    debounce1/clock_div/p[8]
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  debounce1/clock_div/p_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    debounce1/clock_div/data0[8]
    SLICE_X5Y18          FDRE                                         r  debounce1/clock_div/p_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.855     1.982    debounce1/clock_div/clock_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  debounce1/clock_div/p_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.105     1.574    debounce1/clock_div/p_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounce3/clock_div/p_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/clock_div/p_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.593     1.476    debounce3/clock_div/clock_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debounce3/clock_div/p_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  debounce3/clock_div/p_reg[16]/Q
                         net (fo=3, routed)           0.120     1.738    debounce3/clock_div/p_reg_n_0_[16]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  debounce3/clock_div/p_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.846    debounce3/clock_div/p_reg[16]_i_1__1_n_4
    SLICE_X1Y55          FDRE                                         r  debounce3/clock_div/p_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.863     1.991    debounce3/clock_div/clock_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debounce3/clock_div/p_reg[16]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.105     1.581    debounce3/clock_div/p_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounce3/clock_div/p_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/clock_div/p_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.593     1.476    debounce3/clock_div/clock_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  debounce3/clock_div/p_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  debounce3/clock_div/p_reg[20]/Q
                         net (fo=2, routed)           0.120     1.738    debounce3/clock_div/p_reg_n_0_[20]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  debounce3/clock_div/p_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.846    debounce3/clock_div/p_reg[20]_i_1__1_n_4
    SLICE_X1Y56          FDRE                                         r  debounce3/clock_div/p_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.863     1.991    debounce3/clock_div/clock_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  debounce3/clock_div/p_reg[20]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.105     1.581    debounce3/clock_div/p_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y36    cpu/Z_flag_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X8Y39    cpu/reg_reg[12][27]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X10Y40   cpu/reg_reg[12][28]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y44    cpu/reg_reg[12][29]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y39    cpu/reg_reg[12][2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y40    cpu/reg_reg[12][30]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X8Y35    cpu/reg_reg[12][31]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y35    cpu/reg_reg[12][3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y31    cpu/reg_reg[12][4]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y28    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y28    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y28    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y28    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y31    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y30    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y30    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/CLK



