/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [31:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [24:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [20:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [31:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [42:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~in_data[110];
  assign celloutsig_1_14z = ~((celloutsig_1_10z[10] | in_data[161]) & celloutsig_1_3z);
  assign celloutsig_1_1z = ~((in_data[156] | in_data[159]) & in_data[144]);
  assign celloutsig_1_19z = celloutsig_1_13z ^ celloutsig_1_6z;
  assign celloutsig_0_10z = celloutsig_0_6z[8] ^ celloutsig_0_9z;
  assign celloutsig_0_19z = { in_data[46:45], celloutsig_0_9z } + { celloutsig_0_6z[9:8], celloutsig_0_10z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } & { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_5z[6:2] & { in_data[31:28], celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_0z[3:0] & { in_data[61], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_7z = in_data[124:113] / { 1'h1, celloutsig_1_5z[3:0], celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_2z[14:11], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z } / { 1'h1, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_18z = { celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_8z } / { 1'h1, celloutsig_0_7z[3:0], celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[144:142] / { 1'h1, in_data[116:115] };
  assign celloutsig_1_2z = { in_data[191:162], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } / { 1'h1, in_data[136:98], celloutsig_1_0z };
  assign celloutsig_0_2z = { celloutsig_0_0z[6:2], celloutsig_0_1z } >= in_data[61:56];
  assign celloutsig_0_3z = in_data[9:2] && in_data[29:22];
  assign celloutsig_1_4z = { celloutsig_1_2z[24:16], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } && { in_data[129:122], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_5z[2:0], celloutsig_1_0z } < { in_data[152:149], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_6z[4], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z } < { in_data[65], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_28z = { in_data[40:15], celloutsig_0_25z, celloutsig_0_27z } % { 1'h1, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_25z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_12z } % { 1'h1, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_8z = celloutsig_0_0z[5:2] % { 1'h1, celloutsig_0_7z[2:0] };
  assign celloutsig_0_0z = in_data[33] ? in_data[17:11] : in_data[66:60];
  assign celloutsig_1_5z = celloutsig_1_1z ? { celloutsig_1_2z[39:36], celloutsig_1_0z } : in_data[181:175];
  assign celloutsig_0_7z = celloutsig_0_1z ? { celloutsig_0_5z[4:1], celloutsig_0_4z } : in_data[24:20];
  assign celloutsig_1_10z = - { celloutsig_1_7z[8:4], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_15z = - celloutsig_1_2z[21:1];
  assign celloutsig_0_26z = - celloutsig_0_5z[8:4];
  assign celloutsig_1_13z = | { celloutsig_1_10z[20:19], celloutsig_1_1z };
  assign celloutsig_0_9z = | { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_16z = | { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_17z = | { celloutsig_0_6z[6:5], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_1_3z = | { in_data[167], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_4z & celloutsig_1_3z;
  assign celloutsig_0_4z = celloutsig_0_3z & in_data[66];
  assign celloutsig_0_1z = celloutsig_0_0z[6] & celloutsig_0_0z[5];
  assign celloutsig_0_27z = ^ { celloutsig_0_5z[7:6], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_16z = { in_data[110:107], celloutsig_1_5z, celloutsig_1_12z } <<< { celloutsig_1_5z[6:1], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_0z[6:5], celloutsig_0_5z } <<< { celloutsig_0_0z[2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_25z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_25z = in_data[78:74];
  assign celloutsig_1_8z = ~((celloutsig_1_1z & celloutsig_1_3z) | (celloutsig_1_1z & celloutsig_1_7z[4]));
  assign { out_data[159:128], out_data[96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
