Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  2 19:41:49 2025
| Host         : Tony_LOQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_controller_timing_summary_routed.rpt -pb traffic_light_controller_timing_summary_routed.pb -rpx traffic_light_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (99)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_div/temp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (99)
-------------------------------------------------
 There are 99 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  116          inf        0.000                      0                  116           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 emergency_ns
                            (input port)
  Destination:            ns_yellow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.313ns  (logic 5.325ns (34.771%)  route 9.989ns (65.229%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  emergency_ns (IN)
                         net (fo=0)                   0.000     0.000    emergency_ns
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  emergency_ns_IBUF_inst/O
                         net (fo=18, routed)          6.058     7.511    controller/emergency_ns_IBUF
    SLICE_X40Y88         LUT3 (Prop_lut3_I2_O)        0.152     7.663 r  controller/ns_yellow_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.931    11.594    ns_yellow_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.720    15.313 r  ns_yellow_OBUF_inst/O
                         net (fo=0)                   0.000    15.313    ns_yellow
    A16                                                               r  ns_yellow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ns
                            (input port)
  Destination:            ns_green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.303ns  (logic 5.097ns (33.306%)  route 10.206ns (66.694%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  emergency_ns (IN)
                         net (fo=0)                   0.000     0.000    emergency_ns
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  emergency_ns_IBUF_inst/O
                         net (fo=18, routed)          6.058     7.511    controller/emergency_ns_IBUF
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.635 r  controller/ns_green_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.148    11.783    ns_green_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    15.303 r  ns_green_OBUF_inst/O
                         net (fo=0)                   0.000    15.303    ns_green
    A14                                                               r  ns_green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.231ns  (logic 5.846ns (38.382%)  route 9.385ns (61.618%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.542     5.003    controller/emergency_ew_IBUF
    SLICE_X61Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.127 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.177     6.305    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.429 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.066     7.495    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.619 f  controller/seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.715     8.334    controller/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.458 f  controller/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.827     9.285    controller/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.154     9.439 r  controller/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.057    11.496    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.734    15.231 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.231    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ns
                            (input port)
  Destination:            ns_red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.175ns  (logic 5.330ns (35.121%)  route 9.845ns (64.879%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  emergency_ns (IN)
                         net (fo=0)                   0.000     0.000    emergency_ns
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  emergency_ns_IBUF_inst/O
                         net (fo=18, routed)          6.066     7.519    controller/emergency_ns_IBUF
    SLICE_X40Y88         LUT2 (Prop_lut2_I1_O)        0.150     7.669 r  controller/ns_red_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.779    11.448    ns_red_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.727    15.175 r  ns_red_OBUF_inst/O
                         net (fo=0)                   0.000    15.175    ns_red
    B15                                                               r  ns_red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.078ns  (logic 5.822ns (38.614%)  route 9.256ns (61.386%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.542     5.003    controller/emergency_ew_IBUF
    SLICE_X61Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.127 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.177     6.305    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.429 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.066     7.495    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.619 r  controller/seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.715     8.334    controller/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.458 r  controller/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.827     9.285    controller/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.152     9.437 r  controller/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.928    11.365    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.078 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.078    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.982ns  (logic 5.852ns (39.064%)  route 9.129ns (60.936%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.542     5.003    controller/emergency_ew_IBUF
    SLICE_X61Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.127 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.177     6.305    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.429 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.066     7.495    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.619 r  controller/seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.715     8.334    controller/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.458 r  controller/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     9.284    controller/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.152     9.436 r  controller/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.803    11.239    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743    14.982 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.982    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.704ns  (logic 5.610ns (38.157%)  route 9.093ns (61.843%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.542     5.003    controller/emergency_ew_IBUF
    SLICE_X61Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.127 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.177     6.305    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.429 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.067     7.496    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.620 r  controller/seg_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.679     8.299    controller/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.423 r  controller/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.835     9.258    controller/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.382 r  controller/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.793    11.175    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.704 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.704    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.644ns  (logic 5.601ns (38.249%)  route 9.043ns (61.751%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.542     5.003    controller/emergency_ew_IBUF
    SLICE_X61Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.127 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.177     6.305    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.429 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.066     7.495    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.619 f  controller/seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.715     8.334    controller/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.458 f  controller/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     9.284    controller/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.408 r  controller/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.717    11.124    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.644 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.644    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            ew_red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.625ns  (logic 5.093ns (34.826%)  route 9.532ns (65.174%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          6.775     8.237    controller/emergency_ew_IBUF
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.361 r  controller/ew_red_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.757    11.117    ew_red_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508    14.625 r  ew_red_OBUF_inst/O
                         net (fo=0)                   0.000    14.625    ew_red
    J2                                                                r  ew_red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 emergency_ew
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.619ns  (logic 5.586ns (38.210%)  route 9.033ns (61.790%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  emergency_ew (IN)
                         net (fo=0)                   0.000     0.000    emergency_ew
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  emergency_ew_IBUF_inst/O
                         net (fo=18, routed)          3.542     5.003    controller/emergency_ew_IBUF
    SLICE_X61Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.127 r  controller/seg_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.177     6.305    controller/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.429 r  controller/seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.066     7.495    controller/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.619 f  controller/seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.715     8.334    controller/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.458 f  controller/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.827     9.285    controller/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.124     9.409 r  controller/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.706    11.114    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.619 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.619    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/prev_emergency_ew_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/paused_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.265ns (69.661%)  route 0.115ns (30.339%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE                         0.000     0.000 r  controller/prev_emergency_ew_reg/C
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  controller/prev_emergency_ew_reg/Q
                         net (fo=4, routed)           0.115     0.332    controller/prev_emergency_ew
    SLICE_X61Y22         LUT5 (Prop_lut5_I1_O)        0.048     0.380 r  controller/paused_i_1/O
                         net (fo=1, routed)           0.000     0.380    controller/paused_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  controller/paused_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  refresh_counter_reg[10]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[10]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  refresh_counter_reg[14]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[14]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  refresh_counter_reg[2]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  refresh_counter_reg[6]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[6]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/paused_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/timer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.239ns (57.627%)  route 0.176ns (42.373%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE                         0.000     0.000 r  controller/paused_reg/C
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.194     0.194 f  controller/paused_reg/Q
                         net (fo=11, routed)          0.176     0.370    controller/paused
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.045     0.415 r  controller/timer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.415    controller/timer[2]_i_1_n_0
    SLICE_X63Y23         FDCE                                         r  controller/timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.274ns (64.693%)  route 0.150ns (35.307%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  refresh_counter_reg[18]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[18]/Q
                         net (fo=11, routed)          0.150     0.314    display_select[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.424 r  refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.424    refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  refresh_counter_reg[10]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[10]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y25         FDRE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  refresh_counter_reg[14]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[14]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  refresh_counter_reg[2]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    refresh_counter_reg[0]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





