#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul 31 18:48:07 2020
# Process ID: 10868
# Current directory: C:/Users/sciencelight/vivado/my_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1088 C:\Users\sciencelight\vivado\my_project\Camera_Demo.xpr
# Log file: C:/Users/sciencelight/vivado/my_project/vivado.log
# Journal file: C:/Users/sciencelight/vivado/my_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sciencelight/vivado/my_project/Camera_Demo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/sciencelight/vivado/wei-Camera_Demo/Camera_Demo' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/sciencelight/example/Examples/FPGA-IP/Frequency-Divider-IP/IP', nor could it be found using path 'C:/Users/sciencelight/vivado/example/Examples/FPGA-IP/Frequency-Divider-IP/IP'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/sciencelight/example/Examples/FPGA-IP/LED-IP/RGB-LED-Task-IP', nor could it be found using path 'C:/Users/sciencelight/vivado/example/Examples/FPGA-IP/LED-IP/RGB-LED-Task-IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sciencelight/vivado/my_project/IP_Core'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/sciencelight/example/Examples/FPGA-IP/Frequency-Divider-IP/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/sciencelight/example/Examples/FPGA-IP/LED-IP/RGB-LED-Task-IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'Clk_Division_0' is locked:
* IP definition 'Clk_Division (1.0)' for IP 'Clk_Division_0' (customized with software release 2018.3) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'Clk_Division_1' is locked:
* IP definition 'Clk_Division (1.0)' for IP 'Clk_Division_1' (customized with software release 2018.3) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'RGB_LED_Task_0' is locked:
* IP definition 'RGB_LED_Task (1.0)' for IP 'RGB_LED_Task_0' (customized with software release 2018.3) was not found in the IP Catalog.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 716.336 ; gain = 104.238
update_compile_order -fileset sources_1
close [ open C:/Users/sciencelight/vivado/my_project/Camera_Demo.srcs/sources_1/new/count_r_rgb.v w ]
add_files C:/Users/sciencelight/vivado/my_project/Camera_Demo.srcs/sources_1/new/count_r_rgb.v
update_compile_order -fileset sources_1
set_property top count_r_rgb [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 18:55:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 19:08:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 19:09:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 19:10:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 20:00:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 20:01:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 20:04:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 20:05:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 20:06:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/synth_1/runme.log
set_property top Camera_Demo [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Fri Jul 31 20:08:05 2020] Launched clk_wiz_1_synth_1, RAM_Line_synth_1, clk_wiz_0_synth_1, AXIS_Data_RAM_synth_1...
Run output will be captured here:
clk_wiz_1_synth_1: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/clk_wiz_1_synth_1/runme.log
RAM_Line_synth_1: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/RAM_Line_synth_1/runme.log
clk_wiz_0_synth_1: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/clk_wiz_0_synth_1/runme.log
AXIS_Data_RAM_synth_1: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/AXIS_Data_RAM_synth_1/runme.log
[Fri Jul 31 20:08:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1517.035 ; gain = 0.000
launch_runs impl_1 -jobs 2
[Fri Jul 31 20:14:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 20:16:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 20:23:13 2020] Launched synth_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 20:24:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 20:26:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
close [ open C:/Users/sciencelight/vivado/my_project/Camera_Demo.srcs/sources_1/new/RGB_LED_Task0.v w ]
add_files C:/Users/sciencelight/vivado/my_project/Camera_Demo.srcs/sources_1/new/RGB_LED_Task0.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/sciencelight/vivado/my_project/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci] -no_script -reset -force -quiet
remove_files  -fileset RGB_LED_Task_0 C:/Users/sciencelight/vivado/my_project/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/sciencelight/vivado/my_project/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0/RGB_LED_Task_0.xci' from fileset 'RGB_LED_Task_0' to fileset 'sources_1'.
file delete -force C:/Users/sciencelight/vivado/my_project/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0
set_property top RGB_LED_Task0 [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/sciencelight/vivado/my_project/Camera_Demo.srcs/sources_1/new/Driver_SK6805_0.v w ]
add_files C:/Users/sciencelight/vivado/my_project/Camera_Demo.srcs/sources_1/new/Driver_SK6805_0.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 20:43:17 2020] Launched synth_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 20:44:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 20:45:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 20:47:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 21:06:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 21:09:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 21:11:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 21:14:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 21:14:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Jul 31 21:20:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 21:22:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 21:23:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 21:26:13 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 22:04:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 22:06:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 22:08:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/sciencelight/vivado/my_project/Camera_Demo.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 22:18:50 2020...
