Test failed  !!!

C:\Users\ESRLab-04\Desktop\edgeDetecion\edgeDetecion\solution1\sim\verilog>set PATH= 

C:\Users\ESRLab-04\Desktop\edgeDetecion\edgeDetecion\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_sobel_filter_top glbl -prj sobel_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s sobel_filter  
