

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0'
================================================================
* Date:           Fri Jun  7 16:44:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.609 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      643|      643|  3.215 us|  3.215 us|  643|  643|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_channel_pool_0_loop_for_weight_pool_0  |      641|      641|         3|          1|          1|   640|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     243|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      78|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      78|     315|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_223_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln15_fu_202_p2      |         +|   0|  0|  18|          11|          11|
    |add_ln19_1_fu_302_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln19_fu_311_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln21_fu_234_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln8_1_fu_158_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln8_fu_132_p2       |         +|   0|  0|  17|          10|           1|
    |icmp_ln11_fu_144_p2     |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln17_1_fu_291_p2   |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln17_fu_255_p2     |      icmp|   0|  0|  23|          16|          13|
    |icmp_ln8_fu_126_p2      |      icmp|   0|  0|  17|          10|          10|
    |or_ln15_fu_213_p2       |        or|   0|  0|  10|          10|           1|
    |OutPool0_d0             |    select|   0|  0|  16|           1|          16|
    |max_fu_261_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln8_1_fu_164_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln8_fu_150_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 243|         126|         129|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_y_load                 |   9|          2|    8|         16|
    |ap_sig_allocacmp_z_load                 |   9|          2|    3|          6|
    |indvar_flatten20_fu_66                  |   9|          2|   10|         20|
    |y_fu_58                                 |   9|          2|    8|         16|
    |z_fu_62                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_reg_352                     |   2|   0|    2|          0|
    |empty_reg_352_pp0_iter1_reg       |   2|   0|    2|          0|
    |indvar_flatten20_fu_66            |  10|   0|   10|          0|
    |max_reg_368                       |  16|   0|   16|          0|
    |pool_value_4_reg_374              |  16|   0|   16|          0|
    |select_ln8_reg_347                |   8|   0|    8|          0|
    |select_ln8_reg_347_pp0_iter1_reg  |   8|   0|    8|          0|
    |y_fu_58                           |   8|   0|    8|          0|
    |z_fu_62                           |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  78|   0|   78|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0|  return value|
|OutConv1_address0  |  out|   11|   ap_memory|                                                     OutConv1|         array|
|OutConv1_ce0       |  out|    1|   ap_memory|                                                     OutConv1|         array|
|OutConv1_q0        |   in|   16|   ap_memory|                                                     OutConv1|         array|
|OutConv1_address1  |  out|   11|   ap_memory|                                                     OutConv1|         array|
|OutConv1_ce1       |  out|    1|   ap_memory|                                                     OutConv1|         array|
|OutConv1_q1        |   in|   16|   ap_memory|                                                     OutConv1|         array|
|OutPool0_address0  |  out|   10|   ap_memory|                                                     OutPool0|         array|
|OutPool0_ce0       |  out|    1|   ap_memory|                                                     OutPool0|         array|
|OutPool0_we0       |  out|    1|   ap_memory|                                                     OutPool0|         array|
|OutPool0_d0        |  out|   16|   ap_memory|                                                     OutPool0|         array|
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

