//
// Written by ProtoCompiler 
// Sun Apr  9 22:41:51 2023
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v "
// file 1 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v "
// file 2 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v "
// file 3 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/umr_capim.v "
// file 4 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/hcei/zceistubs.v "
// file 5 "\./src/top.v "
// file 6 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/top.v "
// file 7 "\./src/MEM_WB.v "
// file 8 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/MEM_WB.v "
// file 9 "\./src/IM.v "
// file 10 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/IM.v "
// file 11 "\./src/Adder.v "
// file 12 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/Adder.v "
// file 13 "\./src/MUX.v "
// file 14 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/MUX.v "
// file 15 "\./src/MUX3_1.v "
// file 16 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/MUX3_1.v "
// file 17 "\./src/DM.v "
// file 18 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/DM.v "
// file 19 "\./src/IF_ID.v "
// file 20 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/IF_ID.v "
// file 21 "\./src/PC.v "
// file 22 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/PC.v "
// file 23 "\./src/Hazard.v "
// file 24 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/Hazard.v "
// file 25 "\./src/ALU.v "
// file 26 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/ALU.v "
// file 27 "\./src/Control.v "
// file 28 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/Control.v "
// file 29 "\./src/Registers.v "
// file 30 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/Registers.v "
// file 31 "\./src/Forwarding.v "
// file 32 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/Forwarding.v "
// file 33 "\./src/ImmGen.v "
// file 34 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/ImmGen.v "
// file 35 "\./src/EX_MEM.v "
// file 36 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/EX_MEM.v "
// file 37 "\./src/comparator.v "
// file 38 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/comparator.v "
// file 39 "\./src/ID_EX.v "
// file 40 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/ID_EX.v "
// file 41 "\./src/ALUControl.v "
// file 42 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/ALUControl.v "
// file 43 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/nlconst.dat "
// file 44 "\/home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/cclock_map.tcl "
// file 45 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/unisim_m10i.v "
// file 46 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/unisim.v "
// file 47 "\/remote/sbg_mfg/unix/golden/syn201903/lib/vlog/hypermods.v "
// file 48 "\/remote/sbg_mfg/unix/golden/syn201903/lib/vlog/umr_capim.v "
// file 49 "\/remote/sbg_mfg/unix/golden/syn201903/lib/synip/hcei/zceistubs.v "
// file 50 "\/remote/sbg_mfg/unix/golden/syn201903/lib/vlog/scemi_objects.v "
// file 51 "\/remote/sbg_mfg/unix/golden/syn201903/lib/vlog/scemi_pipes.svh "
// file 52 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_DEFINE.v "
// file 53 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/daughterboards.v "
// file 54 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/customboards.v "
// file 55 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-51.v "
// file 56 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-51a.v "
// file 57 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc5vlx330ff1760.v "
// file 58 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-51t.v "
// file 59 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-51ta.v "
// file 60 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc5vlx330tff1738.v "
// file 61 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-52.v "
// file 62 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-52a.v "
// file 63 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-52b.v "
// file 64 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-54.v "
// file 65 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-54a.v "
// file 66 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-54b.v "
// file 67 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-54c.v "
// file 68 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-54d.v "
// file 69 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_hs_v6t_75t.v "
// file 70 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga_hs_v6t_75t.v "
// file 71 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc6vlx75tff784.v "
// file 72 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/sv_hs_v6t.v "
// file 73 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-61-sp.v "
// file 74 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-61-spa.v "
// file 75 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc6vlx760ff1760.v "
// file 76 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/sv-6x.v "
// file 77 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-62-sp.v "
// file 78 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-62-spa.v "
// file 79 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-62-spb.v "
// file 80 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-62.v "
// file 81 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-62a.v "
// file 82 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-62b.v "
// file 83 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-64.v "
// file 84 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-64a.v "
// file 85 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-64b.v "
// file 86 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-64c.v "
// file 87 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-64d.v "
// file 88 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S12.v "
// file 89 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA70.v "
// file 90 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc7v2000tflg1925.v "
// file 91 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE70.v "
// file 92 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S24.v "
// file 93 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S48.v "
// file 94 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPSDX7_S4.v "
// file 95 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGADX7_S4.v "
// file 96 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc7vx690tffg1926.v "
// file 97 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDEDX7.v "
// file 98 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPSDX7_S6.v "
// file 99 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGADX7_S6.v "
// file 100 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc7vx980tffg1926.v "
// file 101 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_ZSA.v "
// file 102 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA_ZSA.v "
// file 103 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE_ZSA.v "
// file 104 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_ZSA2.v "
// file 105 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA_ZSA2.v "
// file 106 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_KU.v "
// file 107 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGAXCKU040.v "
// file 108 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xcku040-ffva1156.v "
// file 109 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDEXCKU040.v "
// file 110 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S26.v "
// file 111 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/daughterboards_ht3.v "
// file 112 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA80.v "
// file 113 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xcvu440-flga2892.v "
// file 114 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE80.v "
// file 115 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S52.v "
// file 116 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S104.v "
// file 117 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_62_haps_v6t_75t_clock_distribution_cfg1.v "
// file 118 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_61_sp_clock_distribution_cfg1.v "
// file 119 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_62_clock_distribution_cfg1.v "
// file 120 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_62_sp_clock_distribution_cfg1.v "
// file 121 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_64_clock_distribution_cfg1.v "
// file 122 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S12_clk_cfg1.v "
// file 123 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S24_clk_cfg1.v "
// file 124 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S48_clk_cfg1.v "
// file 125 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_KU_clk_cfg.v "
// file 126 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S26_clk.v "
// file 127 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S52_clk.v "
// file 128 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S104_clk.v "
// file 129 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80D.v "
// file 130 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/GPIF_HT3.v "
// file 131 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80D_clk.v "
// file 132 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80D_modules.v "
// file 133 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA80D.v "
// file 134 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE80D.v "
// file 135 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80DS.v "
// file 136 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS_VU3Px1.v "
// file 137 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/../haps/daughterboards_ht3.v "
// file 138 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS_VU3Px1_clk.v "
// file 139 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA_VU3P.v "
// file 140 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xcvu3p-ffvc1517.v "
// file 141 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/../haps/sv/CDE80.v "
// file 142 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS_AX3P.v "
// file 143 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_modules.v "
// file 144 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/modules_hc2.v "
// file 145 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/modules_mgb2.v "
// file 146 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA_AX3P.v "
// file 147 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_1F.v "
// file 148 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/modules_common.v "
// file 149 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA100_1F.v "
// file 150 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/xcvu19p-fsva3824.v "
// file 151 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_4F.v "
// file 152 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA100_4F.v "
// file 153 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F.v "
// file 154 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F_modules.v "
// file 155 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/modules_mgb2b.v "
// file 156 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA100_12F_A.v "
// file 157 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA100_12F_B.v "
// file 158 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F_BP1.v "
// file 159 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F_BP2.v "
// file 160 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F_BP3.v "
// file 161 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA_DBDEV_HT3.v "
// file 162 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP.v "
// file 163 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA_BC.v "
// file 164 "\/remote/sbg_mfg/unix/golden/syn201903/lib/altera/plandata/1sg280lh3fvg55e.v "
// file 165 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE_BC.v "
// file 166 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP_clk.v "
// file 167 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP1.v "
// file 168 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP2.v "
// file 169 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP4.v "
// file 170 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP1_clk.v "
// file 171 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP2_clk.v "
// file 172 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP4_clk.v "
// file 173 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/board_utils.v "
// file 174 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/cables_ht3.v "
// file 175 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/mgb_cards.v "
// file 176 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/ECDB.v "
// file 177 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/USERPART2400_HT3.v "
// file 178 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/userpart2400.v "
// file 179 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/USERPART4800_HT3.v "
// file 180 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/userpart4800.v "
// file 181 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/USERPART9600_HT3.v "
// file 182 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/userpart9600.v "
// file 183 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_him_async_fifo_2048x258_xcvu440_stub.v "
// file 184 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80_xcvu440_mgb1_stub.v "
// file 185 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80d_xcvu440_mgb1_stub.v "
// file 186 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v "
// file 187 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/clocks/gsv_trigger_hypermods.v "
// file 188 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/scemi_objects.v "
// file 189 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/scemi_pipes.svh "
// file 190 "\/home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/pre_partition/pp0/targetsystem.vb "
// file 191 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/board_utils.v "
// file 192 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/daughterboards.v "
// file 193 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/daughterboards_ht3.v "
// file 194 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/cables_ht3.v "
// file 195 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/mgb_cards.v "
// file 196 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/customboards.v "
// file 197 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/ECDB.v "
// file 198 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/HAPS100_4F.v "
// file 199 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/HAPS100_modules.v "
// file 200 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/modules_hc2.v "
// file 201 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/modules_mgb2.v "
// file 202 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/FPGA100_4F.v "
// file 203 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/xcvu19p-fsva3824.v "
// file 204 "\/home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/pre_partition/pp0/cutomdb_top_io_ht3.v "
// file 205 "\/home/u108/u108061217/RISC-V-pipeline-CPU/design.fdc "

`timescale 100 ps/100 ps
module top (
  in_enable,
  clk,
  Addr,
  in_instruc,
  PC,
  stall,
  equal,
  RD1ID,
  RD2ID,
  IMMID,
  ADDOUTID,
  ALUOUTEX,
  DMout,
  MEMTOREGWB,
  REGWRITEWB
)  /* synthesis syn_partition = "board" bfg_tcl_commands = "board_haps_target HAPS-100 -readback 0 -dpi 0 -clockgen 0;board_system_create -haps -name haps100;board_system_create -add HAPS100_4F -name FB1;board_system_configure -clk_src FB1.PLL -name GCLK1 -frequency 700000;board_system_configure -clock FB1.uA.CLK1 GCLK1;board_system_configure -clock FB1.uB.CLK1 GCLK1;board_system_configure -clock FB1.uC.CLK1 GCLK1;board_system_configure -clock FB1.uD.CLK1 GCLK1;board_system_configure -top_io FB1.A5;board_system_configure -top_io FB1.B5;board_system_configure -top_io FB1.C5;board_system_configure -top_io FB1.D5;board_system_configure -top_io FB1.A6;board_system_configure -top_io FB1.B6;board_system_configure -top_io FB1.C6;board_system_configure -top_io FB1.D6;board_system_configure -top_io FB1.A11;board_system_configure -top_io FB1.A12;board_system_configure -top_io FB1.B7;board_system_configure -top_io FB1.B8;board_system_configure -top_io FB1.C7;board_system_configure -top_io FB1.C8;board_system_configure -top_io FB1.D3;board_system_configure -top_io FB1.D4;board_system_configure -voltage FB1.A5 1.8;board_system_configure -voltage FB1.B5 1.8;board_system_configure -voltage FB1.C5 1.8;board_system_configure -voltage FB1.D5 1.8;board_system_configure -voltage FB1.A6 1.8;board_system_configure -voltage FB1.B6 1.8;board_system_configure -voltage FB1.C6 1.8;board_system_configure -voltage FB1.D6 1.8;board_system_configure -voltage FB1.A11 1.8;board_system_configure -voltage FB1.A12 1.8;board_system_configure -voltage FB1.B7 1.8;board_system_configure -voltage FB1.B8 1.8;board_system_configure -voltage FB1.C7 1.8;board_system_configure -voltage FB1.C8 1.8;board_system_configure -voltage FB1.D3 1.8;board_system_configure -voltage FB1.D4 1.8;board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_A1_B19 -connector {FB1.A1 FB1.B19};board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_A2_B20 -connector {FB1.A2 FB1.B20};board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_A3_B21 -connector {FB1.A3 FB1.B21};board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_A4_B22 -connector {FB1.A4 FB1.B22};board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_B1_C19 -connector {FB1.B1 FB1.C19};board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_B2_C20 -connector {FB1.B2 FB1.C20};board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_C1_D19 -connector {FB1.C1 FB1.D19};board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_C2_D20 -connector {FB1.C2 FB1.D20};board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_A7_D7 -connector {FB1.A7 FB1.D7};board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_A8_D8 -connector {FB1.A8 FB1.D8};board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_A9_D9 -connector {FB1.A9 FB1.D9};board_system_create -interconnect -manual CON_CABLE_50_HT3 -name FB1_A10_D10 -connector {FB1.A10 FB1.D10};board_system_configure -voltage FB1.A1 1.2;board_system_configure -voltage FB1.A2 1.2;board_system_configure -voltage FB1.B19 1.2;board_system_configure -voltage FB1.B20 1.2;board_system_configure -voltage FB1.A3 1.2;board_system_configure -voltage FB1.A4 1.2;board_system_configure -voltage FB1.B21 1.2;board_system_configure -voltage FB1.B22 1.2;board_system_configure -voltage FB1.B1 1.2;board_system_configure -voltage FB1.B2 1.2;board_system_configure -voltage FB1.C19 1.2;board_system_configure -voltage FB1.C20 1.2;board_system_configure -voltage FB1.C1 1.2;board_system_configure -voltage FB1.C2 1.2;board_system_configure -voltage FB1.D19 1.2;board_system_configure -voltage FB1.D20 1.2;board_system_configure -voltage FB1.A7 1.2;board_system_configure -voltage FB1.A8 1.2;board_system_configure -voltage FB1.A9 1.2;board_system_configure -voltage FB1.A10 1.2;board_system_configure -voltage FB1.D7 1.2;board_system_configure -voltage FB1.D8 1.2;board_system_configure -voltage FB1.D9 1.2;board_system_configure -voltage FB1.D10 1.2;report_board_system targetsystem.rpt" syn_noprune = 1 orig_inst_of = "haps100" syn_possibletop = 1 .haps_hstdm_train_on_reset = 0 syn_ismixedlang = 1 syn_compile_top = 1 */
;
input in_enable   /* synthesis WIRE = 1 */;
input clk   /* synthesis WIRE = 1 */;
input [63:0] Addr   /* synthesis WIRE = 1 */;
input [31:0] in_instruc   /* synthesis WIRE = 1 */;
output [63:0] PC   /* synthesis WIRE = 1 */;
output stall   /* synthesis WIRE = 1 */;
output equal   /* synthesis WIRE = 1 */;
output [63:0] RD1ID   /* synthesis WIRE = 1 */;
output [63:0] RD2ID   /* synthesis WIRE = 1 */;
output [63:0] IMMID   /* synthesis WIRE = 1 */;
output [63:0] ADDOUTID   /* synthesis WIRE = 1 */;
output [63:0] ALUOUTEX   /* synthesis WIRE = 1 */;
output [63:0] DMout   /* synthesis WIRE = 1 */;
output MEMTOREGWB   /* synthesis WIRE = 1 */;
output REGWRITEWB   /* synthesis WIRE = 1 */;
wire [31:0] INSTRUCID;
wire [3:0] WREX;
wire [4:0] WRMEM;
wire [4:0] WRWB;
wire [63:0] WRITEDATAWB;
wire [59:0] ALUOUTMEM;
wire [63:0] DMOUTWB;
wire [63:3] RD2MEM;
wire [63:11] ALUOUTMEM_aptn_s;
wire [10:0] ALUOUTMEM_aptn_ft;
wire [10:0] ALUOUTMEM_aptn_ft_0;
wire [63:0] DMOUTWB_aptn_ft;
wire [63:0] WRITEDATAWB_aptn_s;
wire [63:0] WRITEDATAWB_aptn_ft;
wire [4:0] WRWB_aptn_s;
wire [4:0] WRWB_aptn_ft;
wire [4:0] WRMEM_aptn_ft;
wire [4:0] WRMEM_aptn_ft_0;
wire [3:0] WREX_aptn_ft;
wire [3:0] WREX_aptn_ft_0;
wire [19:19] \FB1.AI1_N ;
wire [19:19] \FB1.AI1_P ;
wire [15:15] \FB1.AI3_N ;
wire [15:15] \FB1.AI3_P ;
wire [19:19] \FB1.CI1_N ;
wire [19:19] \FB1.CI1_P ;
wire [15:15] \FB1.CI3_N ;
wire [15:15] \FB1.CI3_P ;
wire [3:2] FB1_A2_C;
wire [3:2] FB1_A3_C;
wire [3:2] FB1_A4_C;
wire [1:0] FB1_B2_B;
wire [3:2] FB1_B2_C;
wire [3:2] FB1_C2_C;
wire NN_1 ;
wire NN_2 ;
wire NN_3 ;
wire NN_4 ;
wire NN_5 ;
wire NN_6 ;
wire NN_7 ;
wire NN_8 ;
wire NN_9 ;
wire NN_10 ;
wire NN_11 ;
wire NN_12 ;
wire NN_13 ;
wire NN_14 ;
wire NN_15 ;
wire NN_16 ;
wire NN_17 ;
wire NN_18 ;
wire NN_19 ;
wire NN_20 ;
wire NN_21 ;
wire NN_22 ;
wire NN_23 ;
wire NN_24 ;
wire NN_25 ;
wire NN_26 ;
wire NN_27 ;
wire NN_28 ;
wire NN_29 ;
wire NN_30 ;
wire NN_31 ;
wire NN_32 ;
wire NN_33 ;
wire NN_34 ;
wire NN_35 ;
wire NN_36 ;
wire NN_37 ;
wire NN_38 ;
wire NN_39 ;
wire NN_40 ;
wire NN_41 ;
wire NN_42 ;
wire NN_43 ;
wire NN_44 ;
wire NN_45 ;
wire NN_46 ;
wire NN_47 ;
wire NN_48 ;
wire NN_49 ;
wire NN_50 ;
wire NN_51 ;
wire NN_52 ;
wire NN_53 ;
wire NN_54 ;
wire NN_55 ;
wire NN_56 ;
wire NN_57 ;
wire NN_58 ;
wire NN_59 ;
wire NN_60 ;
wire NN_61 ;
wire NN_62 ;
wire NN_63 ;
wire NN_64 ;
wire NN_65 ;
wire NN_66 ;
wire N_1 ;
wire rst_n ;
wire PCSRCID ;
wire MEMREADEX ;
wire MEMREADMEM ;
wire REGWRITEMEM ;
wire MEMWRITEMEM ;
wire REGWRITEWB_aptn_s ;
wire REGWRITEWB_aptn_ft ;
wire MEMREADMEM_aptn_ft ;
wire MEMREADMEM_aptn_ft_0 ;
wire MEMREADEX_aptn_ft ;
wire MEMREADEX_aptn_ft_0 ;
wire rst_n_aptn_s ;
wire rst_n_aptn_ft ;
wire TDMNetHSTDM_4_FB1_A2_C_0 ;
wire TDMNetHSTDM_4_FB1_A2_C_1 ;
wire TDMNetHSTDM_4_FB1_A2_D_2 ;
wire TDMNetHSTDM_4_FB1_A2_D_3 ;
wire TDMNetHSTDM_4_FB1_A3_C_0 ;
wire TDMNetHSTDM_4_FB1_A3_C_1 ;
wire TDMNetHSTDM_4_FB1_A3_D_2 ;
wire TDMNetHSTDM_4_FB1_A3_D_3 ;
wire TDMNetHSTDM_4_FB1_A4_C_0 ;
wire TDMNetHSTDM_4_FB1_A4_C_1 ;
wire TDMNetHSTDM_4_FB1_A4_D_2 ;
wire TDMNetHSTDM_4_FB1_A4_D_3 ;
wire TDMNetHSTDM_4_FB1_AI1_N_18 ;
wire TDMNetHSTDM_4_FB1_AI1_P_18 ;
wire TDMNetHSTDM_4_FB1_B2_A_0 ;
wire TDMNetHSTDM_4_FB1_B2_A_1 ;
wire TDMNetHSTDM_4_FB1_B2_A_10 ;
wire TDMNetHSTDM_4_FB1_B2_A_11 ;
wire TDMNetHSTDM_4_FB1_B2_A_2 ;
wire TDMNetHSTDM_4_FB1_B2_A_3 ;
wire TDMNetHSTDM_4_FB1_B2_A_4 ;
wire TDMNetHSTDM_4_FB1_B2_A_5 ;
wire TDMNetHSTDM_4_FB1_B2_A_6 ;
wire TDMNetHSTDM_4_FB1_B2_A_7 ;
wire TDMNetHSTDM_4_FB1_B2_A_8 ;
wire TDMNetHSTDM_4_FB1_B2_A_9 ;
wire TDMNetHSTDM_4_FB1_B2_B_10 ;
wire TDMNetHSTDM_4_FB1_B2_B_11 ;
wire TDMNetHSTDM_4_FB1_B2_B_2 ;
wire TDMNetHSTDM_4_FB1_B2_B_3 ;
wire TDMNetHSTDM_4_FB1_B2_B_4 ;
wire TDMNetHSTDM_4_FB1_B2_B_5 ;
wire TDMNetHSTDM_4_FB1_B2_B_6 ;
wire TDMNetHSTDM_4_FB1_B2_B_7 ;
wire TDMNetHSTDM_4_FB1_B2_B_8 ;
wire TDMNetHSTDM_4_FB1_B2_B_9 ;
wire TDMNetHSTDM_4_FB1_B2_C_0 ;
wire TDMNetHSTDM_4_FB1_B2_C_1 ;
wire TDMNetHSTDM_4_FB1_B2_C_10 ;
wire TDMNetHSTDM_4_FB1_B2_C_11 ;
wire TDMNetHSTDM_4_FB1_B2_C_4 ;
wire TDMNetHSTDM_4_FB1_B2_C_5 ;
wire TDMNetHSTDM_4_FB1_B2_C_6 ;
wire TDMNetHSTDM_4_FB1_B2_C_7 ;
wire TDMNetHSTDM_4_FB1_B2_C_8 ;
wire TDMNetHSTDM_4_FB1_B2_C_9 ;
wire TDMNetHSTDM_4_FB1_B2_D_0 ;
wire TDMNetHSTDM_4_FB1_B2_D_1 ;
wire TDMNetHSTDM_4_FB1_B2_D_10 ;
wire TDMNetHSTDM_4_FB1_B2_D_11 ;
wire TDMNetHSTDM_4_FB1_B2_D_2 ;
wire TDMNetHSTDM_4_FB1_B2_D_3 ;
wire TDMNetHSTDM_4_FB1_B2_D_4 ;
wire TDMNetHSTDM_4_FB1_B2_D_5 ;
wire TDMNetHSTDM_4_FB1_B2_D_6 ;
wire TDMNetHSTDM_4_FB1_B2_D_7 ;
wire TDMNetHSTDM_4_FB1_B2_D_8 ;
wire TDMNetHSTDM_4_FB1_B2_D_9 ;
wire TDMNetHSTDM_4_FB1_BI3_N_7 ;
wire TDMNetHSTDM_4_FB1_BI3_N_8 ;
wire TDMNetHSTDM_4_FB1_BI3_P_7 ;
wire TDMNetHSTDM_4_FB1_BI3_P_8 ;
wire TDMNetHSTDM_4_FB1_C2_C_0 ;
wire TDMNetHSTDM_4_FB1_C2_C_1 ;
wire TDMNetHSTDM_4_FB1_C2_C_6 ;
wire TDMNetHSTDM_4_FB1_C2_D_2 ;
wire TDMNetHSTDM_4_FB1_C2_D_3 ;
wire TDMNetHSTDM_4_FB1_CI1_N_17 ;
wire TDMNetHSTDM_4_FB1_CI1_N_18 ;
wire TDMNetHSTDM_4_FB1_CI1_P_17 ;
wire TDMNetHSTDM_4_FB1_CI1_P_18 ;
wire TDMNetHSTDM_4_FB1_DI3_N_7 ;
wire TDMNetHSTDM_4_FB1_DI3_N_8 ;
wire TDMNetHSTDM_4_FB1_DI3_P_7 ;
wire TDMNetHSTDM_4_FB1_DI3_P_8 ;
wire VCC ;
wire GND ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
`ifdef postsynth_sim
`uselib file=<VM_NETLIST_DIR>/synvcs/FB1_uA.vm
`endif
// @0:448
  FB1_uA inst_FB1_uA (
	.clk(clk),
	.rst_n(rst_n),
	.IMMID(IMMID[63:53]),
	.N_1(N_1),
	.ADDOUTID_63_0({NN_65, NN_64, NN_63, NN_62, NN_61, NN_60, NN_59, NN_58, NN_57, NN_56, NN_55, NN_54, NN_53, NN_52, NN_51, NN_50, NN_49, NN_48, NN_47, NN_46, NN_45, NN_44, NN_43, NN_42, NN_41, NN_40, NN_39, NN_38, NN_37, NN_36, NN_35, NN_34, NN_33, NN_32, NN_31, NN_30, NN_29, NN_28, NN_27, NN_26, NN_25, NN_24, NN_23, NN_22, NN_21, NN_20, NN_19, NN_18, NN_17, NN_16, NN_15, NN_14, NN_13, NN_12, NN_11, NN_10, NN_9, NN_8, NN_7, NN_6, NN_5, NN_4, NN_3, NN_2}),
	.PCSRCID(PCSRCID),
	.PC(PC[63:0]),
	.in_enable(in_enable),
	.in_instruc(in_instruc[31:0]),
	.Addr(Addr[63:2]),
	.stall_0(NN_1),
	.IMMID_11_to_20(IMMID[20:11]),
	.IMMID_22_to_22(IMMID[22]),
	.IMMID_24_to_26(IMMID[26:24]),
	.IMMID_28_to_51(IMMID[51:28]),
	.MEMREADEX(MEMREADEX),
	.MEMREADEX_aptn_ft(MEMREADEX_aptn_ft),
	.MEMREADMEM_aptn_ft(MEMREADMEM_aptn_ft),
	.MEMREADMEM_aptn_ft_0(MEMREADMEM_aptn_ft_0),
	.REGWRITEWB_0(NN_66),
	.REGWRITEWB_aptn_ft(REGWRITEWB_aptn_ft),
	.rst_n_aptn_s(rst_n_aptn_s),
	.ALUOUTMEM_aptn_ft(ALUOUTMEM_aptn_ft[10:0]),
	.ALUOUTMEM_aptn_ft_0(ALUOUTMEM_aptn_ft_0[10:0]),
	.DMOUTWB(DMOUTWB[63:0]),
	.DMOUTWB_aptn_ft(DMOUTWB_aptn_ft[63:0]),
	.WREX(WREX[3:0]),
	.WREX_aptn_ft(WREX_aptn_ft[3:0]),
	.WRITEDATAWB(WRITEDATAWB[63:0]),
	.WRITEDATAWB_aptn_ft(WRITEDATAWB_aptn_ft[63:0]),
	.WRMEM_aptn_ft(WRMEM_aptn_ft[4:0]),
	.WRMEM_aptn_ft_0(WRMEM_aptn_ft_0[4:0]),
	.WRWB(WRWB[4:0]),
	.WRWB_aptn_ft(WRWB_aptn_ft[4:0]),
	.cpm_s_HSTDM_4_FB1_AI1_N_18(TDMNetHSTDM_4_FB1_AI1_N_18),
	.pin_G39(\FB1.AI1_N [19]),
	.cpm_s_HSTDM_4_FB1_AI1_P_18(TDMNetHSTDM_4_FB1_AI1_P_18),
	.pin_H39(\FB1.AI1_P [19]),
	.pin_H31(\FB1.AI3_N [15]),
	.cpm_s_HSTDM_4_FB1_BI3_N_8(TDMNetHSTDM_4_FB1_BI3_N_8),
	.cpm_s_HSTDM_4_FB1_BI3_N_7(TDMNetHSTDM_4_FB1_BI3_N_7),
	.pin_J31(\FB1.AI3_P [15]),
	.cpm_s_HSTDM_4_FB1_BI3_P_8(TDMNetHSTDM_4_FB1_BI3_P_8),
	.cpm_s_HSTDM_4_FB1_BI3_P_7(TDMNetHSTDM_4_FB1_BI3_P_7),
	.cpm_s_HSTDM_4_FB1_A2_C_0(TDMNetHSTDM_4_FB1_A2_C_0),
	.cpm_s_HSTDM_4_FB1_A2_C_1(TDMNetHSTDM_4_FB1_A2_C_1),
	.pin_BP13(FB1_A2_C[2]),
	.pin_BR13(FB1_A2_C[3]),
	.cpm_s_HSTDM_4_FB1_A2_D_2(TDMNetHSTDM_4_FB1_A2_D_2),
	.cpm_s_HSTDM_4_FB1_A2_D_3(TDMNetHSTDM_4_FB1_A2_D_3),
	.cpm_s_HSTDM_4_FB1_A3_C_0(TDMNetHSTDM_4_FB1_A3_C_0),
	.cpm_s_HSTDM_4_FB1_A3_C_1(TDMNetHSTDM_4_FB1_A3_C_1),
	.pin_BN21(FB1_A3_C[2]),
	.pin_BN20(FB1_A3_C[3]),
	.cpm_s_HSTDM_4_FB1_A3_D_2(TDMNetHSTDM_4_FB1_A3_D_2),
	.cpm_s_HSTDM_4_FB1_A3_D_3(TDMNetHSTDM_4_FB1_A3_D_3),
	.cpm_s_HSTDM_4_FB1_A4_C_0(TDMNetHSTDM_4_FB1_A4_C_0),
	.cpm_s_HSTDM_4_FB1_A4_C_1(TDMNetHSTDM_4_FB1_A4_C_1),
	.pin_BM29(FB1_A4_C[2]),
	.pin_BN29(FB1_A4_C[3]),
	.cpm_s_HSTDM_4_FB1_A4_D_2(TDMNetHSTDM_4_FB1_A4_D_2),
	.cpm_s_HSTDM_4_FB1_A4_D_3(TDMNetHSTDM_4_FB1_A4_D_3),
	.INSTRUCID_0_11({INSTRUCID[0], INSTRUCID[1], INSTRUCID[2], INSTRUCID[3], INSTRUCID[4], INSTRUCID[5], INSTRUCID[6], INSTRUCID[7], INSTRUCID[8], INSTRUCID[9], INSTRUCID[10], INSTRUCID[11]}),
	.INSTRUCID_15_26({INSTRUCID[15], INSTRUCID[16], INSTRUCID[17], INSTRUCID[18], INSTRUCID[19], INSTRUCID[20], INSTRUCID[21], INSTRUCID[22], INSTRUCID[23], INSTRUCID[24], INSTRUCID[25], INSTRUCID[26]}),
	.INSTRUCID_28_29({INSTRUCID[28], INSTRUCID[29]}),
	.INSTRUCID_31(INSTRUCID[31])
)  /* synthesis .haps_board_type = "HAPS100_4F" .haps_fpga_location = "A" .haps_technology_type = "HAPS-100" speedgrade = "-1-e" V1 = "A1" V2 = "A2" V3 = "A3" V4 = "A4" V5 = "A5" V6 = "A6" V7 = "A7" V8 = "A8" V9 = "A9" V10 = "A10" V11 = "A11" V12 = "A12" V13 = "A13" V14 = "A14" V15 = "A15" V16 = "A16" V17 = "A17" V18 = "A18" V19 = "A19" V20 = "A20" V21 = "A21" V22 = "A22" V23 = "A23" V24 = "A24" V25 = "A25" V26 = "A26" V27 = "A27" V28 = "A28" V29 = "A29" V30 = "A30" V31 = "A31" V32 = "A32" V33 = "A33" V34 = "A34" V35 = "A35" V36 = "A36" .haps_fpga_tdm_mgt_mbr = 9000 syn_speedgrade = "-1-e" VR_IOBANK_83 = "A1" VR_IOBANK_88 = "A1" VR_IOBANK_60 = "A2" VR_IOBANK_61 = "A3" VR_IOBANK_62 = "A4" VR_IOBANK_63 = "A5" VR_IOBANK_19 = "A6" VR_IOBANK_20 = "A7" VR_IOBANK_21 = "A8" VR_IOBANK_22 = "A9" VR_IOBANK_23 = "A10" VR_IOBANK_34 = "A11" VR_IOBANK_66 = "A12" VR_IOBANK_64 = "A13" VR_IOBANK_24 = "A14" VR_IOBANK_25 = "A15" VR_IOBANK_26 = "A16" VR_IOBANK_27 = "A17" VR_IOBANK_28 = "A18" VR_IOBANK_35 = "A19" VR_IOBANK_36 = "A20" VR_IOBANK_37 = "A21" VR_IOBANK_38 = "A22" VR_IOBANK_74 = "A23" VR_IOBANK_75 = "A24" VR_IOBANK_76 = "A25" VR_IOBANK_77 = "A26" VR_IOBANK_78 = "A27" VR_IOBANK_59 = "A28" VR_IOBANK_73 = "A29" VR_IOBANK_93 = "A30" VR_IOBANK_98 = "A30" VR_IOBANK_72 = "A31" VR_IOBANK_33 = "A32" VR_IOBANK_32 = "A33" VR_IOBANK_31 = "A34" VR_IOBANK_30 = "A35" VR_IOBANK_29 = "A36" VR_IOBANK_69 = "1.2v" VR_IOBANK_70 = "1.2v" VR_IOBANK_71 = "1.2v" VR_IOBANK_65 = "1.8v" .haps_hstdm_train_on_reset = 0 syn_hstdm_bitrate = 1200 syn_chip_id = 0 */;
`ifdef postsynth_sim
`uselib file=<VM_NETLIST_DIR>/synvcs/FB1_uA_hapsinit.vm
FB1_uA_hapsinit_sim hapsinit_FB1_uA ();
`endif
`ifdef postsynth_sim
`uselib file=<VM_NETLIST_DIR>/synvcs/FB1_uB.vm
`endif
// @0:448
  FB1_uB inst_FB1_uB (
	.rst_n(rst_n),
	.clk(clk),
	.MEMREADEX(MEMREADEX),
	.MEMREADMEM(MEMREADMEM_aptn_ft_0),
	.WRMEM(WRMEM_aptn_ft_0[4:0]),
	.stall_0(NN_1),
	.WRWB(WRWB_aptn_ft[4:0]),
	.WRITEDATAWB(WRITEDATAWB_aptn_ft[63:0]),
	.REGWRITEWB_0(REGWRITEWB_aptn_ft),
	.RD1ID(RD1ID[63:0]),
	.RD2ID(RD2ID[63:0]),
	.IMMID(IMMID[10:0]),
	.N_1(N_1),
	.ADDOUTID_63_0({NN_65, NN_64, NN_63, NN_62, NN_61, NN_60, NN_59, NN_58, NN_57, NN_56, NN_55, NN_54, NN_53, NN_52, NN_51, NN_50, NN_49, NN_48, NN_47, NN_46, NN_45, NN_44, NN_43, NN_42, NN_41, NN_40, NN_39, NN_38, NN_37, NN_36, NN_35, NN_34, NN_33, NN_32, NN_31, NN_30, NN_29, NN_28, NN_27, NN_26, NN_25, NN_24, NN_23, NN_22, NN_21, NN_20, NN_19, NN_18, NN_17, NN_16, NN_15, NN_14, NN_13, NN_12, NN_11, NN_10, NN_9, NN_8, NN_7, NN_6, NN_5, NN_4, NN_3, NN_2}),
	.DMOUTWB(DMOUTWB_aptn_ft[63:0]),
	.equal(equal),
	.PCSRCID(PCSRCID),
	.rst_n_aptn_ft(rst_n_aptn_ft),
	.stall_aptn_s(stall),
	.ADDOUTID_aptn_s(ADDOUTID[63:0]),
	.cpm_r_HSTDM_4_FB1_AI1_N_18(TDMNetHSTDM_4_FB1_AI1_N_18),
	.pin_E34(\FB1.AI1_N [19]),
	.cpm_r_HSTDM_4_FB1_AI1_P_18(TDMNetHSTDM_4_FB1_AI1_P_18),
	.pin_F34(\FB1.AI1_P [19]),
	.pin_B32(\FB1.AI3_N [15]),
	.cpm_r_HSTDM_4_FB1_BI3_N_8(TDMNetHSTDM_4_FB1_BI3_N_8),
	.cpm_r_HSTDM_4_FB1_BI3_N_7(TDMNetHSTDM_4_FB1_BI3_N_7),
	.pin_B33(\FB1.AI3_P [15]),
	.cpm_r_HSTDM_4_FB1_BI3_P_8(TDMNetHSTDM_4_FB1_BI3_P_8),
	.cpm_r_HSTDM_4_FB1_BI3_P_7(TDMNetHSTDM_4_FB1_BI3_P_7),
	.cpm_r_HSTDM_4_FB1_A2_C_0(TDMNetHSTDM_4_FB1_A2_C_0),
	.cpm_r_HSTDM_4_FB1_A2_C_1(TDMNetHSTDM_4_FB1_A2_C_1),
	.pin_M48(FB1_A2_C[2]),
	.pin_M49(FB1_A2_C[3]),
	.cpm_r_HSTDM_4_FB1_A2_D_2(TDMNetHSTDM_4_FB1_A2_D_2),
	.cpm_r_HSTDM_4_FB1_A2_D_3(TDMNetHSTDM_4_FB1_A2_D_3),
	.cpm_r_HSTDM_4_FB1_A3_C_0(TDMNetHSTDM_4_FB1_A3_C_0),
	.cpm_r_HSTDM_4_FB1_A3_C_1(TDMNetHSTDM_4_FB1_A3_C_1),
	.pin_D45(FB1_A3_C[2]),
	.pin_D46(FB1_A3_C[3]),
	.cpm_r_HSTDM_4_FB1_A3_D_2(TDMNetHSTDM_4_FB1_A3_D_2),
	.cpm_r_HSTDM_4_FB1_A3_D_3(TDMNetHSTDM_4_FB1_A3_D_3),
	.cpm_r_HSTDM_4_FB1_A4_C_0(TDMNetHSTDM_4_FB1_A4_C_0),
	.cpm_r_HSTDM_4_FB1_A4_C_1(TDMNetHSTDM_4_FB1_A4_C_1),
	.pin_N44(FB1_A4_C[2]),
	.pin_M44(FB1_A4_C[3]),
	.cpm_r_HSTDM_4_FB1_A4_D_2(TDMNetHSTDM_4_FB1_A4_D_2),
	.cpm_r_HSTDM_4_FB1_A4_D_3(TDMNetHSTDM_4_FB1_A4_D_3),
	.cpm_s_HSTDM_4_FB1_B2_A_2(TDMNetHSTDM_4_FB1_B2_A_2),
	.cpm_s_HSTDM_4_FB1_B2_A_3(TDMNetHSTDM_4_FB1_B2_A_3),
	.cpm_s_HSTDM_4_FB1_B2_A_4(TDMNetHSTDM_4_FB1_B2_A_4),
	.cpm_s_HSTDM_4_FB1_B2_A_5(TDMNetHSTDM_4_FB1_B2_A_5),
	.cpm_s_HSTDM_4_FB1_B2_A_6(TDMNetHSTDM_4_FB1_B2_A_6),
	.cpm_s_HSTDM_4_FB1_B2_A_7(TDMNetHSTDM_4_FB1_B2_A_7),
	.cpm_s_HSTDM_4_FB1_B2_A_8(TDMNetHSTDM_4_FB1_B2_A_8),
	.cpm_s_HSTDM_4_FB1_B2_A_9(TDMNetHSTDM_4_FB1_B2_A_9),
	.cpm_s_HSTDM_4_FB1_B2_A_10(TDMNetHSTDM_4_FB1_B2_A_10),
	.cpm_s_HSTDM_4_FB1_B2_A_11(TDMNetHSTDM_4_FB1_B2_A_11),
	.cpm_s_HSTDM_4_FB1_B2_B_2(TDMNetHSTDM_4_FB1_B2_B_2),
	.cpm_s_HSTDM_4_FB1_B2_B_3(TDMNetHSTDM_4_FB1_B2_B_3),
	.cpm_s_HSTDM_4_FB1_B2_B_4(TDMNetHSTDM_4_FB1_B2_B_4),
	.cpm_s_HSTDM_4_FB1_B2_B_5(TDMNetHSTDM_4_FB1_B2_B_5),
	.cpm_s_HSTDM_4_FB1_B2_B_6(TDMNetHSTDM_4_FB1_B2_B_6),
	.cpm_s_HSTDM_4_FB1_B2_B_7(TDMNetHSTDM_4_FB1_B2_B_7),
	.cpm_s_HSTDM_4_FB1_B2_B_8(TDMNetHSTDM_4_FB1_B2_B_8),
	.cpm_s_HSTDM_4_FB1_B2_B_9(TDMNetHSTDM_4_FB1_B2_B_9),
	.cpm_s_HSTDM_4_FB1_B2_B_10(TDMNetHSTDM_4_FB1_B2_B_10),
	.cpm_s_HSTDM_4_FB1_B2_B_11(TDMNetHSTDM_4_FB1_B2_B_11),
	.cpm_s_HSTDM_4_FB1_B2_C_0(TDMNetHSTDM_4_FB1_B2_C_0),
	.cpm_s_HSTDM_4_FB1_B2_C_1(TDMNetHSTDM_4_FB1_B2_C_1),
	.pin_BP13(FB1_B2_C[2]),
	.pin_BR13(FB1_B2_C[3]),
	.cpm_s_HSTDM_4_FB1_B2_C_4(TDMNetHSTDM_4_FB1_B2_C_4),
	.cpm_s_HSTDM_4_FB1_B2_C_5(TDMNetHSTDM_4_FB1_B2_C_5),
	.cpm_s_HSTDM_4_FB1_B2_C_6(TDMNetHSTDM_4_FB1_B2_C_6),
	.cpm_s_HSTDM_4_FB1_B2_C_7(TDMNetHSTDM_4_FB1_B2_C_7),
	.cpm_s_HSTDM_4_FB1_B2_C_8(TDMNetHSTDM_4_FB1_B2_C_8),
	.cpm_s_HSTDM_4_FB1_B2_C_9(TDMNetHSTDM_4_FB1_B2_C_9),
	.cpm_s_HSTDM_4_FB1_B2_C_10(TDMNetHSTDM_4_FB1_B2_C_10),
	.cpm_s_HSTDM_4_FB1_B2_C_11(TDMNetHSTDM_4_FB1_B2_C_11),
	.cpm_s_HSTDM_4_FB1_B2_D_0(TDMNetHSTDM_4_FB1_B2_D_0),
	.cpm_s_HSTDM_4_FB1_B2_D_1(TDMNetHSTDM_4_FB1_B2_D_1),
	.cpm_s_HSTDM_4_FB1_B2_D_2(TDMNetHSTDM_4_FB1_B2_D_2),
	.cpm_s_HSTDM_4_FB1_B2_D_3(TDMNetHSTDM_4_FB1_B2_D_3),
	.cpm_s_HSTDM_4_FB1_B2_D_4(TDMNetHSTDM_4_FB1_B2_D_4),
	.cpm_s_HSTDM_4_FB1_B2_D_5(TDMNetHSTDM_4_FB1_B2_D_5),
	.cpm_s_HSTDM_4_FB1_B2_D_6(TDMNetHSTDM_4_FB1_B2_D_6),
	.cpm_s_HSTDM_4_FB1_B2_D_7(TDMNetHSTDM_4_FB1_B2_D_7),
	.cpm_s_HSTDM_4_FB1_B2_D_8(TDMNetHSTDM_4_FB1_B2_D_8),
	.cpm_s_HSTDM_4_FB1_B2_D_9(TDMNetHSTDM_4_FB1_B2_D_9),
	.cpm_s_HSTDM_4_FB1_B2_D_10(TDMNetHSTDM_4_FB1_B2_D_10),
	.cpm_s_HSTDM_4_FB1_B2_D_11(TDMNetHSTDM_4_FB1_B2_D_11),
	.cpm_r_HSTDM_4_FB1_B2_A_0(TDMNetHSTDM_4_FB1_B2_A_0),
	.cpm_r_HSTDM_4_FB1_B2_A_1(TDMNetHSTDM_4_FB1_B2_A_1),
	.pin_BN16(FB1_B2_B[0]),
	.pin_BN15(FB1_B2_B[1]),
	.ALUOUTMEM({ALUOUTMEM_aptn_ft_0[0], ALUOUTMEM_aptn_ft_0[1], ALUOUTMEM_aptn_ft_0[2], ALUOUTMEM_aptn_ft_0[3], ALUOUTMEM_aptn_ft_0[4], ALUOUTMEM_aptn_ft_0[5], ALUOUTMEM_aptn_ft_0[6], ALUOUTMEM_aptn_ft_0[7], ALUOUTMEM_aptn_ft_0[8], ALUOUTMEM_aptn_ft_0[9], ALUOUTMEM_aptn_ft_0[10], ALUOUTMEM[11], ALUOUTMEM[12], ALUOUTMEM[13], ALUOUTMEM[14], ALUOUTMEM[15], ALUOUTMEM[16], ALUOUTMEM[17], ALUOUTMEM[18], ALUOUTMEM[19], ALUOUTMEM[20], ALUOUTMEM[21], ALUOUTMEM[22], ALUOUTMEM[23], ALUOUTMEM[24], ALUOUTMEM[25], ALUOUTMEM[26], ALUOUTMEM[27], ALUOUTMEM[28], ALUOUTMEM[29], ALUOUTMEM[30], ALUOUTMEM[31], ALUOUTMEM[32], ALUOUTMEM[33], ALUOUTMEM[34], ALUOUTMEM[35], ALUOUTMEM[36], ALUOUTMEM[37], ALUOUTMEM[38], ALUOUTMEM[39], ALUOUTMEM[40], ALUOUTMEM[41], ALUOUTMEM[42], ALUOUTMEM[43], ALUOUTMEM[44], ALUOUTMEM[45], ALUOUTMEM[46], ALUOUTMEM[47], ALUOUTMEM[48], ALUOUTMEM[49], ALUOUTMEM[50], ALUOUTMEM[51], ALUOUTMEM[52], ALUOUTMEM[53], ALUOUTMEM[54], ALUOUTMEM[55], ALUOUTMEM[56], ALUOUTMEM[57], ALUOUTMEM[58], ALUOUTMEM[59]}),
	.INSTRUCID_0_11({INSTRUCID[0], INSTRUCID[1], INSTRUCID[2], INSTRUCID[3], INSTRUCID[4], INSTRUCID[5], INSTRUCID[6], INSTRUCID[7], INSTRUCID[8], INSTRUCID[9], INSTRUCID[10], INSTRUCID[11]}),
	.INSTRUCID_15_26({INSTRUCID[15], INSTRUCID[16], INSTRUCID[17], INSTRUCID[18], INSTRUCID[19], INSTRUCID[20], INSTRUCID[21], INSTRUCID[22], INSTRUCID[23], INSTRUCID[24], INSTRUCID[25], INSTRUCID[26]}),
	.INSTRUCID_28_29({INSTRUCID[28], INSTRUCID[29]}),
	.INSTRUCID_31(INSTRUCID[31]),
	.WREX({WREX[0], WREX[1], WREX[2], WREX[3]})
)  /* synthesis .haps_board_type = "HAPS100_4F" .haps_fpga_location = "B" .haps_technology_type = "HAPS-100" speedgrade = "-1-e" V1 = "B1" V2 = "B2" V3 = "B3" V4 = "B4" V5 = "B5" V6 = "B6" V7 = "B7" V8 = "B8" V9 = "B9" V10 = "B10" V11 = "B11" V12 = "B12" V13 = "B13" V14 = "B14" V15 = "B15" V16 = "B16" V17 = "B17" V18 = "B18" V19 = "B19" V20 = "B20" V21 = "B21" V22 = "B22" V23 = "B23" V24 = "B24" V25 = "B25" V26 = "B26" V27 = "B27" V28 = "B28" V29 = "B29" V30 = "B30" V31 = "B31" V32 = "B32" V33 = "B33" V34 = "B34" V35 = "B35" V36 = "B36" .haps_fpga_tdm_mgt_mbr = 9000 syn_speedgrade = "-1-e" VR_IOBANK_83 = "B1" VR_IOBANK_88 = "B1" VR_IOBANK_60 = "B2" VR_IOBANK_61 = "B3" VR_IOBANK_62 = "B4" VR_IOBANK_63 = "B5" VR_IOBANK_19 = "B6" VR_IOBANK_20 = "B7" VR_IOBANK_21 = "B8" VR_IOBANK_22 = "B9" VR_IOBANK_23 = "B10" VR_IOBANK_34 = "B11" VR_IOBANK_66 = "B12" VR_IOBANK_64 = "B13" VR_IOBANK_24 = "B14" VR_IOBANK_25 = "B15" VR_IOBANK_26 = "B16" VR_IOBANK_27 = "B17" VR_IOBANK_28 = "B18" VR_IOBANK_35 = "B19" VR_IOBANK_36 = "B20" VR_IOBANK_37 = "B21" VR_IOBANK_38 = "B22" VR_IOBANK_74 = "B23" VR_IOBANK_75 = "B24" VR_IOBANK_76 = "B25" VR_IOBANK_77 = "B26" VR_IOBANK_78 = "B27" VR_IOBANK_59 = "B28" VR_IOBANK_73 = "B29" VR_IOBANK_93 = "B30" VR_IOBANK_98 = "B30" VR_IOBANK_72 = "B31" VR_IOBANK_33 = "B32" VR_IOBANK_32 = "B33" VR_IOBANK_31 = "B34" VR_IOBANK_30 = "B35" VR_IOBANK_29 = "B36" VR_IOBANK_69 = "1.2v" VR_IOBANK_70 = "1.2v" VR_IOBANK_71 = "1.2v" VR_IOBANK_65 = "1.8v" .haps_hstdm_train_on_reset = 0 syn_hstdm_bitrate = 1200 syn_chip_id = 1 */;
`ifdef postsynth_sim
`uselib file=<VM_NETLIST_DIR>/synvcs/FB1_uB_hapsinit.vm
FB1_uB_hapsinit_sim hapsinit_FB1_uB ();
`endif
`ifdef postsynth_sim
`uselib file=<VM_NETLIST_DIR>/synvcs/FB1_uC.vm
`endif
// @0:448
  FB1_uC inst_FB1_uC (
	.rst_n(rst_n_aptn_ft),
	.clk(clk),
	.Addr(Addr[1:0]),
	.ALUOUTEX(ALUOUTEX[63:0]),
	.WRITEDATAWB(WRITEDATAWB_aptn_s[63:0]),
	.REGWRITEWB_0(REGWRITEWB_aptn_s),
	.WRWB(WRWB_aptn_s[4:0]),
	.REGWRITEMEM(REGWRITEMEM),
	.WRMEM(WRMEM[4:0]),
	.MEMREADEX(MEMREADEX_aptn_ft_0),
	.MEMREADMEM(MEMREADMEM),
	.MEMWRITEMEM(MEMWRITEMEM),
	.ALUOUTMEM_aptn_s(ALUOUTMEM_aptn_s[63:11]),
	.cpm_r_HSTDM_4_FB1_B2_A_2(TDMNetHSTDM_4_FB1_B2_A_2),
	.cpm_r_HSTDM_4_FB1_B2_A_3(TDMNetHSTDM_4_FB1_B2_A_3),
	.cpm_r_HSTDM_4_FB1_B2_A_4(TDMNetHSTDM_4_FB1_B2_A_4),
	.cpm_r_HSTDM_4_FB1_B2_A_5(TDMNetHSTDM_4_FB1_B2_A_5),
	.cpm_r_HSTDM_4_FB1_B2_A_6(TDMNetHSTDM_4_FB1_B2_A_6),
	.cpm_r_HSTDM_4_FB1_B2_A_7(TDMNetHSTDM_4_FB1_B2_A_7),
	.cpm_r_HSTDM_4_FB1_B2_A_8(TDMNetHSTDM_4_FB1_B2_A_8),
	.cpm_r_HSTDM_4_FB1_B2_A_9(TDMNetHSTDM_4_FB1_B2_A_9),
	.cpm_r_HSTDM_4_FB1_B2_A_10(TDMNetHSTDM_4_FB1_B2_A_10),
	.cpm_r_HSTDM_4_FB1_B2_A_11(TDMNetHSTDM_4_FB1_B2_A_11),
	.cpm_r_HSTDM_4_FB1_B2_B_2(TDMNetHSTDM_4_FB1_B2_B_2),
	.cpm_r_HSTDM_4_FB1_B2_B_3(TDMNetHSTDM_4_FB1_B2_B_3),
	.cpm_r_HSTDM_4_FB1_B2_B_4(TDMNetHSTDM_4_FB1_B2_B_4),
	.cpm_r_HSTDM_4_FB1_B2_B_5(TDMNetHSTDM_4_FB1_B2_B_5),
	.cpm_r_HSTDM_4_FB1_B2_B_6(TDMNetHSTDM_4_FB1_B2_B_6),
	.cpm_r_HSTDM_4_FB1_B2_B_7(TDMNetHSTDM_4_FB1_B2_B_7),
	.cpm_r_HSTDM_4_FB1_B2_B_8(TDMNetHSTDM_4_FB1_B2_B_8),
	.cpm_r_HSTDM_4_FB1_B2_B_9(TDMNetHSTDM_4_FB1_B2_B_9),
	.cpm_r_HSTDM_4_FB1_B2_B_10(TDMNetHSTDM_4_FB1_B2_B_10),
	.cpm_r_HSTDM_4_FB1_B2_B_11(TDMNetHSTDM_4_FB1_B2_B_11),
	.cpm_r_HSTDM_4_FB1_B2_C_0(TDMNetHSTDM_4_FB1_B2_C_0),
	.cpm_r_HSTDM_4_FB1_B2_C_1(TDMNetHSTDM_4_FB1_B2_C_1),
	.pin_M48(FB1_B2_C[2]),
	.pin_M49(FB1_B2_C[3]),
	.cpm_r_HSTDM_4_FB1_B2_C_4(TDMNetHSTDM_4_FB1_B2_C_4),
	.cpm_r_HSTDM_4_FB1_B2_C_5(TDMNetHSTDM_4_FB1_B2_C_5),
	.cpm_r_HSTDM_4_FB1_B2_C_6(TDMNetHSTDM_4_FB1_B2_C_6),
	.cpm_r_HSTDM_4_FB1_B2_C_7(TDMNetHSTDM_4_FB1_B2_C_7),
	.cpm_r_HSTDM_4_FB1_B2_C_8(TDMNetHSTDM_4_FB1_B2_C_8),
	.cpm_r_HSTDM_4_FB1_B2_C_9(TDMNetHSTDM_4_FB1_B2_C_9),
	.cpm_r_HSTDM_4_FB1_B2_C_10(TDMNetHSTDM_4_FB1_B2_C_10),
	.cpm_r_HSTDM_4_FB1_B2_C_11(TDMNetHSTDM_4_FB1_B2_C_11),
	.cpm_r_HSTDM_4_FB1_B2_D_0(TDMNetHSTDM_4_FB1_B2_D_0),
	.cpm_r_HSTDM_4_FB1_B2_D_1(TDMNetHSTDM_4_FB1_B2_D_1),
	.cpm_r_HSTDM_4_FB1_B2_D_2(TDMNetHSTDM_4_FB1_B2_D_2),
	.cpm_r_HSTDM_4_FB1_B2_D_3(TDMNetHSTDM_4_FB1_B2_D_3),
	.cpm_r_HSTDM_4_FB1_B2_D_4(TDMNetHSTDM_4_FB1_B2_D_4),
	.cpm_r_HSTDM_4_FB1_B2_D_5(TDMNetHSTDM_4_FB1_B2_D_5),
	.cpm_r_HSTDM_4_FB1_B2_D_6(TDMNetHSTDM_4_FB1_B2_D_6),
	.cpm_r_HSTDM_4_FB1_B2_D_7(TDMNetHSTDM_4_FB1_B2_D_7),
	.cpm_r_HSTDM_4_FB1_B2_D_8(TDMNetHSTDM_4_FB1_B2_D_8),
	.cpm_r_HSTDM_4_FB1_B2_D_9(TDMNetHSTDM_4_FB1_B2_D_9),
	.cpm_r_HSTDM_4_FB1_B2_D_10(TDMNetHSTDM_4_FB1_B2_D_10),
	.cpm_r_HSTDM_4_FB1_B2_D_11(TDMNetHSTDM_4_FB1_B2_D_11),
	.cpm_s_HSTDM_4_FB1_B2_A_0(TDMNetHSTDM_4_FB1_B2_A_0),
	.cpm_s_HSTDM_4_FB1_B2_A_1(TDMNetHSTDM_4_FB1_B2_A_1),
	.pin_P50(FB1_B2_B[0]),
	.pin_N50(FB1_B2_B[1]),
	.cpm_s_HSTDM_4_FB1_CI1_N_17(TDMNetHSTDM_4_FB1_CI1_N_17),
	.cpm_s_HSTDM_4_FB1_CI1_N_18(TDMNetHSTDM_4_FB1_CI1_N_18),
	.pin_G39(\FB1.CI1_N [19]),
	.cpm_s_HSTDM_4_FB1_CI1_P_17(TDMNetHSTDM_4_FB1_CI1_P_17),
	.cpm_s_HSTDM_4_FB1_CI1_P_18(TDMNetHSTDM_4_FB1_CI1_P_18),
	.pin_H39(\FB1.CI1_P [19]),
	.pin_H31(\FB1.CI3_N [15]),
	.cpm_s_HSTDM_4_FB1_DI3_N_8(TDMNetHSTDM_4_FB1_DI3_N_8),
	.cpm_s_HSTDM_4_FB1_DI3_N_7(TDMNetHSTDM_4_FB1_DI3_N_7),
	.pin_J31(\FB1.CI3_P [15]),
	.cpm_s_HSTDM_4_FB1_DI3_P_8(TDMNetHSTDM_4_FB1_DI3_P_8),
	.cpm_s_HSTDM_4_FB1_DI3_P_7(TDMNetHSTDM_4_FB1_DI3_P_7),
	.cpm_s_HSTDM_4_FB1_C2_C_0(TDMNetHSTDM_4_FB1_C2_C_0),
	.cpm_s_HSTDM_4_FB1_C2_C_1(TDMNetHSTDM_4_FB1_C2_C_1),
	.pin_BP13(FB1_C2_C[2]),
	.pin_BR13(FB1_C2_C[3]),
	.cpm_s_HSTDM_4_FB1_C2_C_6(TDMNetHSTDM_4_FB1_C2_C_6),
	.cpm_s_HSTDM_4_FB1_C2_D_2(TDMNetHSTDM_4_FB1_C2_D_2),
	.cpm_s_HSTDM_4_FB1_C2_D_3(TDMNetHSTDM_4_FB1_C2_D_3),
	.ALUOUTMEM({ALUOUTMEM[0], ALUOUTMEM[1], ALUOUTMEM[2], ALUOUTMEM[3], ALUOUTMEM[4], ALUOUTMEM[5], ALUOUTMEM[6], ALUOUTMEM[7], ALUOUTMEM[8], ALUOUTMEM[9], ALUOUTMEM[10], ALUOUTMEM[11], ALUOUTMEM[12], ALUOUTMEM[13], ALUOUTMEM[14], ALUOUTMEM[15], ALUOUTMEM[16], ALUOUTMEM[17], ALUOUTMEM[18], ALUOUTMEM[19], ALUOUTMEM[20], ALUOUTMEM[21], ALUOUTMEM[22], ALUOUTMEM[23], ALUOUTMEM[24], ALUOUTMEM[25], ALUOUTMEM[26], ALUOUTMEM[27], ALUOUTMEM[28], ALUOUTMEM[29], ALUOUTMEM[30], ALUOUTMEM[31], ALUOUTMEM[32], ALUOUTMEM[33], ALUOUTMEM[34], ALUOUTMEM[35], ALUOUTMEM[36], ALUOUTMEM[37], ALUOUTMEM[38], ALUOUTMEM[39], ALUOUTMEM[40], ALUOUTMEM[41], ALUOUTMEM[42], ALUOUTMEM[43], ALUOUTMEM[44], ALUOUTMEM[45], ALUOUTMEM[46], ALUOUTMEM[47], ALUOUTMEM[48], ALUOUTMEM[49], ALUOUTMEM[50], ALUOUTMEM[51], ALUOUTMEM[52], ALUOUTMEM[53], ALUOUTMEM[54], ALUOUTMEM[55], ALUOUTMEM[56], ALUOUTMEM[57], ALUOUTMEM[58], ALUOUTMEM[59]}),
	.RD2MEM_3(RD2MEM[3]),
	.RD2MEM_5(RD2MEM[5]),
	.RD2MEM_12(RD2MEM[12]),
	.RD2MEM_15(RD2MEM[15]),
	.RD2MEM_25(RD2MEM[25]),
	.RD2MEM_27(RD2MEM[27]),
	.RD2MEM_35(RD2MEM[35]),
	.RD2MEM_40(RD2MEM[40]),
	.RD2MEM_47(RD2MEM[47]),
	.RD2MEM_49(RD2MEM[49]),
	.RD2MEM_60(RD2MEM[60]),
	.RD2MEM_63(RD2MEM[63]),
	.WREX({WREX_aptn_ft_0[0], WREX_aptn_ft_0[1], WREX_aptn_ft_0[2], WREX_aptn_ft_0[3]})
)  /* synthesis .haps_board_type = "HAPS100_4F" .haps_fpga_location = "C" .haps_technology_type = "HAPS-100" speedgrade = "-1-e" V1 = "C1" V2 = "C2" V3 = "C3" V4 = "C4" V5 = "C5" V6 = "C6" V7 = "C7" V8 = "C8" V9 = "C9" V10 = "C10" V11 = "C11" V12 = "C12" V13 = "C13" V14 = "C14" V15 = "C15" V16 = "C16" V17 = "C17" V18 = "C18" V19 = "C19" V20 = "C20" V21 = "C21" V22 = "C22" V23 = "C23" V24 = "C24" V25 = "C25" V26 = "C26" V27 = "C27" V28 = "C28" V29 = "C29" V30 = "C30" V31 = "C31" V32 = "C32" V33 = "C33" V34 = "C34" V35 = "C35" V36 = "C36" .haps_fpga_tdm_mgt_mbr = 9000 syn_speedgrade = "-1-e" VR_IOBANK_83 = "C1" VR_IOBANK_88 = "C1" VR_IOBANK_60 = "C2" VR_IOBANK_61 = "C3" VR_IOBANK_62 = "C4" VR_IOBANK_63 = "C5" VR_IOBANK_19 = "C6" VR_IOBANK_20 = "C7" VR_IOBANK_21 = "C8" VR_IOBANK_22 = "C9" VR_IOBANK_23 = "C10" VR_IOBANK_34 = "C11" VR_IOBANK_66 = "C12" VR_IOBANK_64 = "C13" VR_IOBANK_24 = "C14" VR_IOBANK_25 = "C15" VR_IOBANK_26 = "C16" VR_IOBANK_27 = "C17" VR_IOBANK_28 = "C18" VR_IOBANK_35 = "C19" VR_IOBANK_36 = "C20" VR_IOBANK_37 = "C21" VR_IOBANK_38 = "C22" VR_IOBANK_74 = "C23" VR_IOBANK_75 = "C24" VR_IOBANK_76 = "C25" VR_IOBANK_77 = "C26" VR_IOBANK_78 = "C27" VR_IOBANK_59 = "C28" VR_IOBANK_73 = "C29" VR_IOBANK_93 = "C30" VR_IOBANK_98 = "C30" VR_IOBANK_72 = "C31" VR_IOBANK_33 = "C32" VR_IOBANK_32 = "C33" VR_IOBANK_31 = "C34" VR_IOBANK_30 = "C35" VR_IOBANK_29 = "C36" VR_IOBANK_69 = "1.2v" VR_IOBANK_70 = "1.2v" VR_IOBANK_71 = "1.2v" VR_IOBANK_65 = "1.8v" .haps_hstdm_train_on_reset = 0 syn_hstdm_bitrate = 1200 syn_chip_id = 2 */;
`ifdef postsynth_sim
`uselib file=<VM_NETLIST_DIR>/synvcs/FB1_uC_hapsinit.vm
FB1_uC_hapsinit_sim hapsinit_FB1_uC ();
`endif
`ifdef postsynth_sim
`uselib file=<VM_NETLIST_DIR>/synvcs/FB1_uD.vm
`endif
// @0:448
  FB1_uD inst_FB1_uD (
	.rst_n(rst_n_aptn_s),
	.clk(clk),
	.IMMID(IMMID[52]),
	.ALUOUTMEM({ALUOUTMEM_aptn_s[63:11], ALUOUTMEM[10:0]}),
	.DMout(DMout[63:0]),
	.MEMWRITEMEM(MEMWRITEMEM),
	.MEMREADMEM(MEMREADMEM),
	.WRMEM(WRMEM[4:0]),
	.REGWRITEMEM(REGWRITEMEM),
	.DMOUTWB(DMOUTWB[63:0]),
	.WRWB(WRWB[4:0]),
	.MEMTOREGWB(MEMTOREGWB),
	.REGWRITEWB_0(NN_66),
	.WRITEDATAWB(WRITEDATAWB[63:0]),
	.IMMID_21_to_21(IMMID[21]),
	.IMMID_23_to_23(IMMID[23]),
	.IMMID_27_to_27(IMMID[27]),
	.MEMREADEX_aptn_ft(MEMREADEX_aptn_ft),
	.MEMREADEX_aptn_ft_0(MEMREADEX_aptn_ft_0),
	.MEMREADMEM_aptn_ft(MEMREADMEM_aptn_ft),
	.REGWRITEWB_aptn_s(REGWRITEWB_aptn_s),
	.REGWRITEWB_aptn_s_0(REGWRITEWB),
	.ALUOUTMEM_aptn_ft(ALUOUTMEM_aptn_ft[10:0]),
	.WREX_aptn_ft(WREX_aptn_ft[3:0]),
	.WREX_aptn_ft_0(WREX_aptn_ft_0[3:0]),
	.WRITEDATAWB_aptn_s(WRITEDATAWB_aptn_s[63:0]),
	.WRMEM_aptn_ft(WRMEM_aptn_ft[4:0]),
	.WRWB_aptn_s(WRWB_aptn_s[4:0]),
	.cpm_r_HSTDM_4_FB1_CI1_N_17(TDMNetHSTDM_4_FB1_CI1_N_17),
	.cpm_r_HSTDM_4_FB1_CI1_N_18(TDMNetHSTDM_4_FB1_CI1_N_18),
	.pin_E34(\FB1.CI1_N [19]),
	.cpm_r_HSTDM_4_FB1_CI1_P_17(TDMNetHSTDM_4_FB1_CI1_P_17),
	.cpm_r_HSTDM_4_FB1_CI1_P_18(TDMNetHSTDM_4_FB1_CI1_P_18),
	.pin_F34(\FB1.CI1_P [19]),
	.pin_B32(\FB1.CI3_N [15]),
	.cpm_r_HSTDM_4_FB1_DI3_N_8(TDMNetHSTDM_4_FB1_DI3_N_8),
	.cpm_r_HSTDM_4_FB1_DI3_N_7(TDMNetHSTDM_4_FB1_DI3_N_7),
	.pin_B33(\FB1.CI3_P [15]),
	.cpm_r_HSTDM_4_FB1_DI3_P_8(TDMNetHSTDM_4_FB1_DI3_P_8),
	.cpm_r_HSTDM_4_FB1_DI3_P_7(TDMNetHSTDM_4_FB1_DI3_P_7),
	.cpm_r_HSTDM_4_FB1_C2_C_0(TDMNetHSTDM_4_FB1_C2_C_0),
	.cpm_r_HSTDM_4_FB1_C2_C_1(TDMNetHSTDM_4_FB1_C2_C_1),
	.pin_M48(FB1_C2_C[2]),
	.pin_M49(FB1_C2_C[3]),
	.cpm_r_HSTDM_4_FB1_C2_C_6(TDMNetHSTDM_4_FB1_C2_C_6),
	.cpm_r_HSTDM_4_FB1_C2_D_2(TDMNetHSTDM_4_FB1_C2_D_2),
	.cpm_r_HSTDM_4_FB1_C2_D_3(TDMNetHSTDM_4_FB1_C2_D_3),
	.RD2MEM_3(RD2MEM[3]),
	.RD2MEM_5(RD2MEM[5]),
	.RD2MEM_12(RD2MEM[12]),
	.RD2MEM_15(RD2MEM[15]),
	.RD2MEM_25(RD2MEM[25]),
	.RD2MEM_27(RD2MEM[27]),
	.RD2MEM_35(RD2MEM[35]),
	.RD2MEM_40(RD2MEM[40]),
	.RD2MEM_47(RD2MEM[47]),
	.RD2MEM_49(RD2MEM[49]),
	.RD2MEM_60(RD2MEM[60]),
	.RD2MEM_63(RD2MEM[63])
)  /* synthesis .haps_board_type = "HAPS100_4F" .haps_fpga_location = "D" .haps_technology_type = "HAPS-100" speedgrade = "-1-e" V1 = "D1" V2 = "D2" V3 = "D3" V4 = "D4" V5 = "D5" V6 = "D6" V7 = "D7" V8 = "D8" V9 = "D9" V10 = "D10" V11 = "D11" V12 = "D12" V13 = "D13" V14 = "D14" V15 = "D15" V16 = "D16" V17 = "D17" V18 = "D18" V19 = "D19" V20 = "D20" V21 = "D21" V22 = "D22" V23 = "D23" V24 = "D24" V25 = "D25" V26 = "D26" V27 = "D27" V28 = "D28" V29 = "D29" V30 = "D30" V31 = "D31" V32 = "D32" V33 = "D33" V34 = "D34" V35 = "D35" V36 = "D36" .haps_fpga_tdm_mgt_mbr = 9000 syn_speedgrade = "-1-e" VR_IOBANK_83 = "D1" VR_IOBANK_88 = "D1" VR_IOBANK_60 = "D2" VR_IOBANK_61 = "D3" VR_IOBANK_62 = "D4" VR_IOBANK_63 = "D5" VR_IOBANK_19 = "D6" VR_IOBANK_20 = "D7" VR_IOBANK_21 = "D8" VR_IOBANK_22 = "D9" VR_IOBANK_23 = "D10" VR_IOBANK_34 = "D11" VR_IOBANK_66 = "D12" VR_IOBANK_64 = "D13" VR_IOBANK_24 = "D14" VR_IOBANK_25 = "D15" VR_IOBANK_26 = "D16" VR_IOBANK_27 = "D17" VR_IOBANK_28 = "D18" VR_IOBANK_35 = "D19" VR_IOBANK_36 = "D20" VR_IOBANK_37 = "D21" VR_IOBANK_38 = "D22" VR_IOBANK_74 = "D23" VR_IOBANK_75 = "D24" VR_IOBANK_76 = "D25" VR_IOBANK_77 = "D26" VR_IOBANK_78 = "D27" VR_IOBANK_59 = "D28" VR_IOBANK_73 = "D29" VR_IOBANK_93 = "D30" VR_IOBANK_98 = "D30" VR_IOBANK_72 = "D31" VR_IOBANK_33 = "D32" VR_IOBANK_32 = "D33" VR_IOBANK_31 = "D34" VR_IOBANK_30 = "D35" VR_IOBANK_29 = "D36" VR_IOBANK_69 = "1.2v" VR_IOBANK_70 = "1.2v" VR_IOBANK_71 = "1.2v" VR_IOBANK_65 = "1.8v" .haps_hstdm_train_on_reset = 0 syn_hstdm_bitrate = 1200 syn_chip_id = 3 */;
`ifdef postsynth_sim
`uselib file=<VM_NETLIST_DIR>/synvcs/FB1_uD_hapsinit.vm
FB1_uD_hapsinit_sim hapsinit_FB1_uD ();
`endif
`ifdef BYPASS_TDM
`include "synip_bypass_xmr.v";
`endif
endmodule /* top */

