# compile vhdl design source files
vhdl xil_defaultlib  "../../../npu8.srcs/sources_1/ip/mul_16_32/sim/mul_16_32.vhd"
vhdl xil_defaultlib  "../../../npu8.srcs/sources_1/ip/mul8_8/sim/mul8_8.vhd"
vhdl xil_defaultlib  "../../../npu8.srcs/sources_1/ip/mul8_16/sim/mul8_16.vhd"
vhdl xil_defaultlib  "../../../npu8.srcs/sources_1/ip/mul17_16/sim/mul17_16.vhd"

# Do not sort compile order
nosort
