// Seed: 1795027795
module module_0 (
    input  tri  id_0,
    input  wire id_1,
    output wire id_2
);
  assign id_2 = 1;
endmodule
module module_1 (
    input  tri  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    output tri1 id_3
);
  wire id_5;
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  wire id_31;
  assign id_9 = id_14;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3
  );
endmodule
