ENTITY Q1Lista3VHDL IS

	PORT (a, b : IN BIT;
			 x   : OUT BIT);
			 
END Q1Lista3VHDL; 

ARCHITECTURE comportamento OF Q1Lista3VHDL IS 
BEGIN 
	
	x <= a XOR b;
	
END comportamento;
