/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* sw1 */
.set sw1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set sw1__0__MASK, 0x01
.set sw1__0__PC, CYREG_PRT2_PC0
.set sw1__0__PORT, 2
.set sw1__0__SHIFT, 0
.set sw1__AG, CYREG_PRT2_AG
.set sw1__AMUX, CYREG_PRT2_AMUX
.set sw1__BIE, CYREG_PRT2_BIE
.set sw1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set sw1__BYP, CYREG_PRT2_BYP
.set sw1__CTL, CYREG_PRT2_CTL
.set sw1__DM0, CYREG_PRT2_DM0
.set sw1__DM1, CYREG_PRT2_DM1
.set sw1__DM2, CYREG_PRT2_DM2
.set sw1__DR, CYREG_PRT2_DR
.set sw1__INP_DIS, CYREG_PRT2_INP_DIS
.set sw1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set sw1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set sw1__LCD_EN, CYREG_PRT2_LCD_EN
.set sw1__MASK, 0x01
.set sw1__PORT, 2
.set sw1__PRT, CYREG_PRT2_PRT
.set sw1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set sw1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set sw1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set sw1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set sw1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set sw1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set sw1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set sw1__PS, CYREG_PRT2_PS
.set sw1__SHIFT, 0
.set sw1__SLW, CYREG_PRT2_SLW

/* sw2 */
.set sw2__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set sw2__0__MASK, 0x02
.set sw2__0__PC, CYREG_PRT2_PC1
.set sw2__0__PORT, 2
.set sw2__0__SHIFT, 1
.set sw2__AG, CYREG_PRT2_AG
.set sw2__AMUX, CYREG_PRT2_AMUX
.set sw2__BIE, CYREG_PRT2_BIE
.set sw2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set sw2__BYP, CYREG_PRT2_BYP
.set sw2__CTL, CYREG_PRT2_CTL
.set sw2__DM0, CYREG_PRT2_DM0
.set sw2__DM1, CYREG_PRT2_DM1
.set sw2__DM2, CYREG_PRT2_DM2
.set sw2__DR, CYREG_PRT2_DR
.set sw2__INP_DIS, CYREG_PRT2_INP_DIS
.set sw2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set sw2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set sw2__LCD_EN, CYREG_PRT2_LCD_EN
.set sw2__MASK, 0x02
.set sw2__PORT, 2
.set sw2__PRT, CYREG_PRT2_PRT
.set sw2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set sw2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set sw2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set sw2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set sw2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set sw2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set sw2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set sw2__PS, CYREG_PRT2_PS
.set sw2__SHIFT, 1
.set sw2__SLW, CYREG_PRT2_SLW

/* sw3 */
.set sw3__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set sw3__0__MASK, 0x04
.set sw3__0__PC, CYREG_PRT2_PC2
.set sw3__0__PORT, 2
.set sw3__0__SHIFT, 2
.set sw3__AG, CYREG_PRT2_AG
.set sw3__AMUX, CYREG_PRT2_AMUX
.set sw3__BIE, CYREG_PRT2_BIE
.set sw3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set sw3__BYP, CYREG_PRT2_BYP
.set sw3__CTL, CYREG_PRT2_CTL
.set sw3__DM0, CYREG_PRT2_DM0
.set sw3__DM1, CYREG_PRT2_DM1
.set sw3__DM2, CYREG_PRT2_DM2
.set sw3__DR, CYREG_PRT2_DR
.set sw3__INP_DIS, CYREG_PRT2_INP_DIS
.set sw3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set sw3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set sw3__LCD_EN, CYREG_PRT2_LCD_EN
.set sw3__MASK, 0x04
.set sw3__PORT, 2
.set sw3__PRT, CYREG_PRT2_PRT
.set sw3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set sw3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set sw3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set sw3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set sw3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set sw3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set sw3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set sw3__PS, CYREG_PRT2_PS
.set sw3__SHIFT, 2
.set sw3__SLW, CYREG_PRT2_SLW

/* sw4 */
.set sw4__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set sw4__0__MASK, 0x08
.set sw4__0__PC, CYREG_PRT2_PC3
.set sw4__0__PORT, 2
.set sw4__0__SHIFT, 3
.set sw4__AG, CYREG_PRT2_AG
.set sw4__AMUX, CYREG_PRT2_AMUX
.set sw4__BIE, CYREG_PRT2_BIE
.set sw4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set sw4__BYP, CYREG_PRT2_BYP
.set sw4__CTL, CYREG_PRT2_CTL
.set sw4__DM0, CYREG_PRT2_DM0
.set sw4__DM1, CYREG_PRT2_DM1
.set sw4__DM2, CYREG_PRT2_DM2
.set sw4__DR, CYREG_PRT2_DR
.set sw4__INP_DIS, CYREG_PRT2_INP_DIS
.set sw4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set sw4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set sw4__LCD_EN, CYREG_PRT2_LCD_EN
.set sw4__MASK, 0x08
.set sw4__PORT, 2
.set sw4__PRT, CYREG_PRT2_PRT
.set sw4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set sw4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set sw4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set sw4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set sw4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set sw4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set sw4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set sw4__PS, CYREG_PRT2_PS
.set sw4__SHIFT, 3
.set sw4__SLW, CYREG_PRT2_SLW

/* sw5 */
.set sw5__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set sw5__0__MASK, 0x10
.set sw5__0__PC, CYREG_PRT2_PC4
.set sw5__0__PORT, 2
.set sw5__0__SHIFT, 4
.set sw5__AG, CYREG_PRT2_AG
.set sw5__AMUX, CYREG_PRT2_AMUX
.set sw5__BIE, CYREG_PRT2_BIE
.set sw5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set sw5__BYP, CYREG_PRT2_BYP
.set sw5__CTL, CYREG_PRT2_CTL
.set sw5__DM0, CYREG_PRT2_DM0
.set sw5__DM1, CYREG_PRT2_DM1
.set sw5__DM2, CYREG_PRT2_DM2
.set sw5__DR, CYREG_PRT2_DR
.set sw5__INP_DIS, CYREG_PRT2_INP_DIS
.set sw5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set sw5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set sw5__LCD_EN, CYREG_PRT2_LCD_EN
.set sw5__MASK, 0x10
.set sw5__PORT, 2
.set sw5__PRT, CYREG_PRT2_PRT
.set sw5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set sw5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set sw5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set sw5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set sw5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set sw5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set sw5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set sw5__PS, CYREG_PRT2_PS
.set sw5__SHIFT, 4
.set sw5__SLW, CYREG_PRT2_SLW

/* led1 */
.set led1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set led1__0__MASK, 0x80
.set led1__0__PC, CYREG_PRT1_PC7
.set led1__0__PORT, 1
.set led1__0__SHIFT, 7
.set led1__AG, CYREG_PRT1_AG
.set led1__AMUX, CYREG_PRT1_AMUX
.set led1__BIE, CYREG_PRT1_BIE
.set led1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set led1__BYP, CYREG_PRT1_BYP
.set led1__CTL, CYREG_PRT1_CTL
.set led1__DM0, CYREG_PRT1_DM0
.set led1__DM1, CYREG_PRT1_DM1
.set led1__DM2, CYREG_PRT1_DM2
.set led1__DR, CYREG_PRT1_DR
.set led1__INP_DIS, CYREG_PRT1_INP_DIS
.set led1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set led1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set led1__LCD_EN, CYREG_PRT1_LCD_EN
.set led1__MASK, 0x80
.set led1__PORT, 1
.set led1__PRT, CYREG_PRT1_PRT
.set led1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set led1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set led1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set led1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set led1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set led1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set led1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set led1__PS, CYREG_PRT1_PS
.set led1__SHIFT, 7
.set led1__SLW, CYREG_PRT1_SLW

/* led2 */
.set led2__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set led2__0__MASK, 0x40
.set led2__0__PC, CYREG_PRT1_PC6
.set led2__0__PORT, 1
.set led2__0__SHIFT, 6
.set led2__AG, CYREG_PRT1_AG
.set led2__AMUX, CYREG_PRT1_AMUX
.set led2__BIE, CYREG_PRT1_BIE
.set led2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set led2__BYP, CYREG_PRT1_BYP
.set led2__CTL, CYREG_PRT1_CTL
.set led2__DM0, CYREG_PRT1_DM0
.set led2__DM1, CYREG_PRT1_DM1
.set led2__DM2, CYREG_PRT1_DM2
.set led2__DR, CYREG_PRT1_DR
.set led2__INP_DIS, CYREG_PRT1_INP_DIS
.set led2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set led2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set led2__LCD_EN, CYREG_PRT1_LCD_EN
.set led2__MASK, 0x40
.set led2__PORT, 1
.set led2__PRT, CYREG_PRT1_PRT
.set led2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set led2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set led2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set led2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set led2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set led2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set led2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set led2__PS, CYREG_PRT1_PS
.set led2__SHIFT, 6
.set led2__SLW, CYREG_PRT1_SLW

/* led3 */
.set led3__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set led3__0__MASK, 0x20
.set led3__0__PC, CYREG_PRT1_PC5
.set led3__0__PORT, 1
.set led3__0__SHIFT, 5
.set led3__AG, CYREG_PRT1_AG
.set led3__AMUX, CYREG_PRT1_AMUX
.set led3__BIE, CYREG_PRT1_BIE
.set led3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set led3__BYP, CYREG_PRT1_BYP
.set led3__CTL, CYREG_PRT1_CTL
.set led3__DM0, CYREG_PRT1_DM0
.set led3__DM1, CYREG_PRT1_DM1
.set led3__DM2, CYREG_PRT1_DM2
.set led3__DR, CYREG_PRT1_DR
.set led3__INP_DIS, CYREG_PRT1_INP_DIS
.set led3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set led3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set led3__LCD_EN, CYREG_PRT1_LCD_EN
.set led3__MASK, 0x20
.set led3__PORT, 1
.set led3__PRT, CYREG_PRT1_PRT
.set led3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set led3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set led3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set led3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set led3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set led3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set led3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set led3__PS, CYREG_PRT1_PS
.set led3__SHIFT, 5
.set led3__SLW, CYREG_PRT1_SLW

/* led4 */
.set led4__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set led4__0__MASK, 0x10
.set led4__0__PC, CYREG_PRT1_PC4
.set led4__0__PORT, 1
.set led4__0__SHIFT, 4
.set led4__AG, CYREG_PRT1_AG
.set led4__AMUX, CYREG_PRT1_AMUX
.set led4__BIE, CYREG_PRT1_BIE
.set led4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set led4__BYP, CYREG_PRT1_BYP
.set led4__CTL, CYREG_PRT1_CTL
.set led4__DM0, CYREG_PRT1_DM0
.set led4__DM1, CYREG_PRT1_DM1
.set led4__DM2, CYREG_PRT1_DM2
.set led4__DR, CYREG_PRT1_DR
.set led4__INP_DIS, CYREG_PRT1_INP_DIS
.set led4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set led4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set led4__LCD_EN, CYREG_PRT1_LCD_EN
.set led4__MASK, 0x10
.set led4__PORT, 1
.set led4__PRT, CYREG_PRT1_PRT
.set led4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set led4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set led4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set led4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set led4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set led4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set led4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set led4__PS, CYREG_PRT1_PS
.set led4__SHIFT, 4
.set led4__SLW, CYREG_PRT1_SLW

/* led5 */
.set led5__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set led5__0__MASK, 0x04
.set led5__0__PC, CYREG_PRT1_PC2
.set led5__0__PORT, 1
.set led5__0__SHIFT, 2
.set led5__AG, CYREG_PRT1_AG
.set led5__AMUX, CYREG_PRT1_AMUX
.set led5__BIE, CYREG_PRT1_BIE
.set led5__BIT_MASK, CYREG_PRT1_BIT_MASK
.set led5__BYP, CYREG_PRT1_BYP
.set led5__CTL, CYREG_PRT1_CTL
.set led5__DM0, CYREG_PRT1_DM0
.set led5__DM1, CYREG_PRT1_DM1
.set led5__DM2, CYREG_PRT1_DM2
.set led5__DR, CYREG_PRT1_DR
.set led5__INP_DIS, CYREG_PRT1_INP_DIS
.set led5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set led5__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set led5__LCD_EN, CYREG_PRT1_LCD_EN
.set led5__MASK, 0x04
.set led5__PORT, 1
.set led5__PRT, CYREG_PRT1_PRT
.set led5__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set led5__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set led5__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set led5__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set led5__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set led5__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set led5__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set led5__PS, CYREG_PRT1_PS
.set led5__SHIFT, 2
.set led5__SLW, CYREG_PRT1_SLW

/* led6 */
.set led6__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set led6__0__MASK, 0x01
.set led6__0__PC, CYREG_PRT12_PC0
.set led6__0__PORT, 12
.set led6__0__SHIFT, 0
.set led6__AG, CYREG_PRT12_AG
.set led6__BIE, CYREG_PRT12_BIE
.set led6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set led6__BYP, CYREG_PRT12_BYP
.set led6__DM0, CYREG_PRT12_DM0
.set led6__DM1, CYREG_PRT12_DM1
.set led6__DM2, CYREG_PRT12_DM2
.set led6__DR, CYREG_PRT12_DR
.set led6__INP_DIS, CYREG_PRT12_INP_DIS
.set led6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set led6__MASK, 0x01
.set led6__PORT, 12
.set led6__PRT, CYREG_PRT12_PRT
.set led6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set led6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set led6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set led6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set led6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set led6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set led6__PS, CYREG_PRT12_PS
.set led6__SHIFT, 0
.set led6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set led6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set led6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set led6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set led6__SLW, CYREG_PRT12_SLW

/* led7 */
.set led7__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set led7__0__MASK, 0x02
.set led7__0__PC, CYREG_PRT12_PC1
.set led7__0__PORT, 12
.set led7__0__SHIFT, 1
.set led7__AG, CYREG_PRT12_AG
.set led7__BIE, CYREG_PRT12_BIE
.set led7__BIT_MASK, CYREG_PRT12_BIT_MASK
.set led7__BYP, CYREG_PRT12_BYP
.set led7__DM0, CYREG_PRT12_DM0
.set led7__DM1, CYREG_PRT12_DM1
.set led7__DM2, CYREG_PRT12_DM2
.set led7__DR, CYREG_PRT12_DR
.set led7__INP_DIS, CYREG_PRT12_INP_DIS
.set led7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set led7__MASK, 0x02
.set led7__PORT, 12
.set led7__PRT, CYREG_PRT12_PRT
.set led7__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set led7__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set led7__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set led7__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set led7__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set led7__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set led7__PS, CYREG_PRT12_PS
.set led7__SHIFT, 1
.set led7__SIO_CFG, CYREG_PRT12_SIO_CFG
.set led7__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set led7__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set led7__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set led7__SLW, CYREG_PRT12_SLW

/* led8 */
.set led8__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set led8__0__MASK, 0x04
.set led8__0__PC, CYREG_PRT12_PC2
.set led8__0__PORT, 12
.set led8__0__SHIFT, 2
.set led8__AG, CYREG_PRT12_AG
.set led8__BIE, CYREG_PRT12_BIE
.set led8__BIT_MASK, CYREG_PRT12_BIT_MASK
.set led8__BYP, CYREG_PRT12_BYP
.set led8__DM0, CYREG_PRT12_DM0
.set led8__DM1, CYREG_PRT12_DM1
.set led8__DM2, CYREG_PRT12_DM2
.set led8__DR, CYREG_PRT12_DR
.set led8__INP_DIS, CYREG_PRT12_INP_DIS
.set led8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set led8__MASK, 0x04
.set led8__PORT, 12
.set led8__PRT, CYREG_PRT12_PRT
.set led8__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set led8__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set led8__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set led8__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set led8__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set led8__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set led8__PS, CYREG_PRT12_PS
.set led8__SHIFT, 2
.set led8__SIO_CFG, CYREG_PRT12_SIO_CFG
.set led8__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set led8__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set led8__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set led8__SLW, CYREG_PRT12_SLW

/* led9 */
.set led9__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set led9__0__MASK, 0x08
.set led9__0__PC, CYREG_PRT12_PC3
.set led9__0__PORT, 12
.set led9__0__SHIFT, 3
.set led9__AG, CYREG_PRT12_AG
.set led9__BIE, CYREG_PRT12_BIE
.set led9__BIT_MASK, CYREG_PRT12_BIT_MASK
.set led9__BYP, CYREG_PRT12_BYP
.set led9__DM0, CYREG_PRT12_DM0
.set led9__DM1, CYREG_PRT12_DM1
.set led9__DM2, CYREG_PRT12_DM2
.set led9__DR, CYREG_PRT12_DR
.set led9__INP_DIS, CYREG_PRT12_INP_DIS
.set led9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set led9__MASK, 0x08
.set led9__PORT, 12
.set led9__PRT, CYREG_PRT12_PRT
.set led9__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set led9__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set led9__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set led9__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set led9__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set led9__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set led9__PS, CYREG_PRT12_PS
.set led9__SHIFT, 3
.set led9__SIO_CFG, CYREG_PRT12_SIO_CFG
.set led9__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set led9__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set led9__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set led9__SLW, CYREG_PRT12_SLW

/* led10 */
.set led10__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set led10__0__MASK, 0x10
.set led10__0__PC, CYREG_PRT12_PC4
.set led10__0__PORT, 12
.set led10__0__SHIFT, 4
.set led10__AG, CYREG_PRT12_AG
.set led10__BIE, CYREG_PRT12_BIE
.set led10__BIT_MASK, CYREG_PRT12_BIT_MASK
.set led10__BYP, CYREG_PRT12_BYP
.set led10__DM0, CYREG_PRT12_DM0
.set led10__DM1, CYREG_PRT12_DM1
.set led10__DM2, CYREG_PRT12_DM2
.set led10__DR, CYREG_PRT12_DR
.set led10__INP_DIS, CYREG_PRT12_INP_DIS
.set led10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set led10__MASK, 0x10
.set led10__PORT, 12
.set led10__PRT, CYREG_PRT12_PRT
.set led10__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set led10__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set led10__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set led10__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set led10__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set led10__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set led10__PS, CYREG_PRT12_PS
.set led10__SHIFT, 4
.set led10__SIO_CFG, CYREG_PRT12_SIO_CFG
.set led10__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set led10__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set led10__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set led10__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
