                   SYNTHESIS REPORT
====================Information====================
commit date: Wed_Jan_5_16:28:56_2022_+0800
top_name: ysyx_210760
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
259468.4  259468.4  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
25812  25812  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210760
Date   : Wed Jan  5 18:32:24 2022
****************************************
    
Number of ports:                         8738
Number of nets:                         34046
Number of cells:                        26069
Number of combinational cells:          21891
Number of sequential cells:              3921
Number of macros/black boxes:               0
Number of buf/inv:                       5345
Number of references:                       5
Combinational area:             159099.253093
Buf/Inv area:                    25139.691118
Noncombinational area:          100369.151274
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                259468.404366
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ------------------------
ysyx_210760                       259468.4044    100.0     774.6048       0.0000  0.0000  ysyx_210760
core                              251021.7155     96.7       5.3792       0.0000  0.0000  ysyx_210760_Core_0
core/csr                           42215.9620     16.3   25843.0215   16372.9405  0.0000  ysyx_210760_CSR_0
core/decode                        23914.5783      9.2   23914.5783       0.0000  0.0000  ysyx_210760_Decode_0
core/dr                             3795.0257      1.5    1286.9736    2508.0521  0.0000  ysyx_210760_DR_0
core/er                            14560.1499      5.6    4809.0048    9751.1451  0.0000  ysyx_210760_ER_0
core/ex                            25174.6559      9.7   25174.6559       0.0000  0.0000  ysyx_210760_Execution_0
core/fetch                          5447.7848      2.1    3757.3712    1690.4137  0.0000  ysyx_210760_InstFetch_0
core/lr                            15326.6859      5.9    5090.0680   10236.6179  0.0000  ysyx_210760_LR_0
core/lsu                            7892.6312      3.0    7867.0800      25.5512  0.0000  ysyx_210760_LSU_0
core/rf                           100855.9671     38.9   50162.3846   50693.5825  0.0000  ysyx_210760_RegFile_0
core/wb                             2256.5744      0.9    2256.5744       0.0000  0.0000  ysyx_210760_WB_0
core/wr                             9576.3210      3.7    3188.5208    6387.8002  0.0000  ysyx_210760_WR_0
s_a_brid                            3324.3456      1.3    2428.7088     895.6368  0.0000  ysyx_210760_S_A_BRIDGE_0
u_axi_rw                            4347.7384      1.7    2540.3272    1807.4112  0.0000  ysyx_210760_AXI_RW_0
--------------------------------  -----------  -------  -----------  -----------  ------  ------------------------
Total                                                   159099.2531  100369.1513  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210760
Date   : Wed Jan  5 18:32:22 2022
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: core/lr/io_lr_to_lsu_imm_r_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/er/io_er_to_ex_imm_r_reg_17_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/lr/io_lr_to_lsu_imm_r_reg_8_/CK (LVT_DQHDV1)     0.0000    0.0000 #   0.0000 r
  core/lr/io_lr_to_lsu_imm_r_reg_8_/Q (LVT_DQHDV1)      0.1085    0.2597     0.2597 r
  core/lr/io_lr_to_lsu_imm[8] (net)             3                 0.0000     0.2597 r
  core/lr/io_lr_to_lsu_imm[8] (ysyx_210760_LR_0)                  0.0000     0.2597 r
  core/lr_io_lr_to_lsu_imm[8] (net)                               0.0000     0.2597 r
  core/lsu/io_ex_to_lsu_imm[8] (ysyx_210760_LSU_0)                0.0000     0.2597 r
  core/lsu/io_ex_to_lsu_imm[8] (net)                              0.0000     0.2597 r
  core/lsu/U203/A2 (LVT_NAND2HDV1)                      0.1085    0.0000     0.2597 r
  core/lsu/U203/ZN (LVT_NAND2HDV1)                      0.1194    0.0950     0.3547 f
  core/lsu/n301 (net)                           3                 0.0000     0.3547 f
  core/lsu/U205/A2 (LVT_OAI21HDV2)                      0.1194    0.0000     0.3547 f
  core/lsu/U205/ZN (LVT_OAI21HDV2)                      0.2031    0.1480     0.5027 r
  core/lsu/n266 (net)                           3                 0.0000     0.5027 r
  core/lsu/U209/A2 (LVT_AOI21HDV2)                      0.2031    0.0000     0.5027 r
  core/lsu/U209/ZN (LVT_AOI21HDV2)                      0.1152    0.1013     0.6040 f
  core/lsu/n237 (net)                           3                 0.0000     0.6040 f
  core/lsu/U238/A1 (LVT_OAI21HDV1)                      0.1152    0.0000     0.6040 f
  core/lsu/U238/ZN (LVT_OAI21HDV1)                      0.1639    0.1225     0.7265 r
  core/lsu/n64 (net)                            1                 0.0000     0.7265 r
  core/lsu/U68/B (LVT_AOI21HDV2)                        0.1639    0.0000     0.7265 r
  core/lsu/U68/ZN (LVT_AOI21HDV2)                       0.0971    0.0483     0.7748 f
  core/lsu/n226 (net)                           1                 0.0000     0.7748 f
  core/lsu/U67/I (LVT_INHDV2)                           0.0971    0.0000     0.7748 f
  core/lsu/U67/ZN (LVT_INHDV2)                          0.0922    0.0735     0.8484 r
  core/lsu/n5 (net)                             1                 0.0000     0.8484 r
  core/lsu/U16/I (LVT_INHDV6)                           0.0922    0.0000     0.8484 r
  core/lsu/U16/ZN (LVT_INHDV6)                          0.0722    0.0632     0.9116 f
  core/lsu/n6 (net)                            16                 0.0000     0.9116 f
  core/lsu/U189/A1 (LVT_OAI21HDV1)                      0.0722    0.0000     0.9116 f
  core/lsu/U189/ZN (LVT_OAI21HDV1)                      0.1670    0.1147     1.0262 r
  core/lsu/n143 (net)                           1                 0.0000     1.0262 r
  core/lsu/U51/A1 (LVT_XNOR2HDV1)                       0.1670    0.0000     1.0262 r
  core/lsu/U51/ZN (LVT_XNOR2HDV1)                       0.0863    0.1900     1.2162 f
  core/lsu/n753 (net)                           2                 0.0000     1.2162 f
  core/lsu/U348/A2 (LVT_NOR2HDV1)                       0.0863    0.0000     1.2162 f
  core/lsu/U348/ZN (LVT_NOR2HDV1)                       0.1183    0.0923     1.3086 r
  core/lsu/n144 (net)                           1                 0.0000     1.3086 r
  core/lsu/U349/A4 (LVT_AND4HDV4)                       0.1183    0.0000     1.3086 r
  core/lsu/U349/Z (LVT_AND4HDV4)                        0.0650    0.1781     1.4866 r
  core/lsu/n236 (net)                           1                 0.0000     1.4866 r
  core/lsu/U397/A1 (LVT_NAND2HDV4)                      0.0650    0.0000     1.4866 r
  core/lsu/U397/ZN (LVT_NAND2HDV4)                      0.0671    0.0582     1.5448 f
  core/lsu/n344 (net)                           2                 0.0000     1.5448 f
  core/lsu/U467/A1 (LVT_NOR2HDV4)                       0.0671    0.0000     1.5448 f
  core/lsu/U467/ZN (LVT_NOR2HDV4)                       0.1454    0.0870     1.6318 r
  core/lsu/io_lsu_to_csr_is_mtimecmp (net)      3                 0.0000     1.6318 r
  core/lsu/io_lsu_to_csr_is_mtimecmp (ysyx_210760_LSU_0)          0.0000     1.6318 r
  core/lsu_io_lsu_to_csr_is_mtimecmp (net)                        0.0000     1.6318 r
  core/csr/io_csr_to_lsu_is_mtimecmp (ysyx_210760_CSR_0)          0.0000     1.6318 r
  core/csr/io_csr_to_lsu_is_mtimecmp (net)                        0.0000     1.6318 r
  core/csr/U1093/A2 (LVT_NAND3HDV1)                     0.1454    0.0000     1.6318 r
  core/csr/U1093/ZN (LVT_NAND3HDV1)                     0.1295    0.0992     1.7309 f
  core/csr/n638 (net)                           1                 0.0000     1.7309 f
  core/csr/U11/A2 (LVT_NOR2HDV2)                        0.1295    0.0000     1.7309 f
  core/csr/U11/ZN (LVT_NOR2HDV2)                        0.3506    0.2242     1.9551 r
  core/csr/n647 (net)                          10                 0.0000     1.9551 r
  core/csr/U58/I (LVT_INHDV4)                           0.3506    0.0000     1.9551 r
  core/csr/U58/ZN (LVT_INHDV4)                          0.1564    0.1299     2.0850 f
  core/csr/n1323 (net)                         17                 0.0000     2.0850 f
  core/csr/U39/A1 (LVT_OAI22HDV1)                       0.1564    0.0000     2.0850 f
  core/csr/U39/ZN (LVT_OAI22HDV1)                       0.2168    0.1128     2.1978 r
  core/csr/io_csr_to_lsu_rdata[4] (net)         1                 0.0000     2.1978 r
  core/csr/io_csr_to_lsu_rdata[4] (ysyx_210760_CSR_0)             0.0000     2.1978 r
  core/csr_io_csr_to_lsu_rdata[4] (net)                           0.0000     2.1978 r
  core/lsu/io_lsu_to_csr_rdata[4] (ysyx_210760_LSU_0)             0.0000     2.1978 r
  core/lsu/io_lsu_to_csr_rdata[4] (net)                           0.0000     2.1978 r
  core/lsu/U710/A1 (LVT_IOA21HDV4)                      0.2168    0.0000     2.1978 r
  core/lsu/U710/ZN (LVT_IOA21HDV4)                      0.0872    0.1466     2.3444 r
  core/lsu/io_lsu_fwd_lsu_res[4] (net)          3                 0.0000     2.3444 r
  core/lsu/io_lsu_fwd_lsu_res[4] (ysyx_210760_LSU_0)              0.0000     2.3444 r
  core/lsu_io_lsu_fwd_lsu_res[4] (net)                            0.0000     2.3444 r
  core/decode/io_fwd_lsu_lsu_res[4] (ysyx_210760_Decode_0)        0.0000     2.3444 r
  core/decode/io_fwd_lsu_lsu_res[4] (net)                         0.0000     2.3444 r
  core/decode/U692/A1 (LVT_NAND2HDV1)                   0.0872    0.0000     2.3444 r
  core/decode/U692/ZN (LVT_NAND2HDV1)                   0.1092    0.0605     2.4049 f
  core/decode/n329 (net)                        1                 0.0000     2.4049 f
  core/decode/U697/A1 (LVT_NAND2HDV2)                   0.1092    0.0000     2.4049 f
  core/decode/U697/ZN (LVT_NAND2HDV2)                   0.1443    0.1032     2.5081 r
  core/decode/n1826 (net)                       7                 0.0000     2.5081 r
  core/decode/U704/A1 (LVT_AND2HDV2)                    0.1443    0.0000     2.5081 r
  core/decode/U704/Z (LVT_AND2HDV2)                     0.0991    0.1488     2.6569 r
  core/decode/n1179 (net)                       4                 0.0000     2.6569 r
  core/decode/U720/I (LVT_INHDV1)                       0.0991    0.0000     2.6569 r
  core/decode/U720/ZN (LVT_INHDV1)                      0.0431    0.0387     2.6956 f
  core/decode/n351 (net)                        1                 0.0000     2.6956 f
  core/decode/U724/A1 (LVT_NAND2HDV1)                   0.0431    0.0000     2.6956 f
  core/decode/U724/ZN (LVT_NAND2HDV1)                   0.0607    0.0435     2.7390 r
  core/decode/n352 (net)                        1                 0.0000     2.7390 r
  core/decode/U725/B (LVT_OAI21HDV1)                    0.0607    0.0000     2.7390 r
  core/decode/U725/ZN (LVT_OAI21HDV1)                   0.0862    0.0637     2.8027 f
  core/decode/n372 (net)                        1                 0.0000     2.8027 f
  core/decode/U750/A2 (LVT_OAI21HDV2)                   0.0862    0.0000     2.8027 f
  core/decode/U750/ZN (LVT_OAI21HDV2)                   0.1267    0.0996     2.9023 r
  core/decode/n387 (net)                        1                 0.0000     2.9023 r
  core/decode/U767/A1 (LVT_NAND2HDV1)                   0.1267    0.0000     2.9023 r
  core/decode/U767/ZN (LVT_NAND2HDV1)                   0.0695    0.0608     2.9630 f
  core/decode/n436 (net)                        1                 0.0000     2.9630 f
  core/decode/U832/A1 (LVT_AOI21HDV1)                   0.0695    0.0000     2.9630 f
  core/decode/U832/ZN (LVT_AOI21HDV1)                   0.1365    0.1013     3.0643 r
  core/decode/n446 (net)                        1                 0.0000     3.0643 r
  core/decode/U275/A1 (LVT_IOA21HDV4)                   0.1365    0.0000     3.0643 r
  core/decode/U275/ZN (LVT_IOA21HDV4)                   0.0504    0.1226     3.1869 r
  core/decode/n447 (net)                        1                 0.0000     3.1869 r
  core/decode/U842/A2 (LVT_NAND2HDV2)                   0.0504    0.0000     3.1869 r
  core/decode/U842/ZN (LVT_NAND2HDV2)                   0.0462    0.0441     3.2309 f
  core/decode/n483 (net)                        1                 0.0000     3.2309 f
  core/decode/U893/A1 (LVT_NAND2HDV1)                   0.0462    0.0000     3.2309 f
  core/decode/U893/ZN (LVT_NAND2HDV1)                   0.0604    0.0438     3.2747 r
  core/decode/n500 (net)                        1                 0.0000     3.2747 r
  core/decode/U916/A1 (LVT_NAND2HDV1)                   0.0604    0.0000     3.2747 r
  core/decode/U916/ZN (LVT_NAND2HDV1)                   0.0697    0.0551     3.3299 f
  core/decode/n502 (net)                        1                 0.0000     3.3299 f
  core/decode/U919/A1 (LVT_NAND2HDV2)                   0.0697    0.0000     3.3299 f
  core/decode/U919/ZN (LVT_NAND2HDV2)                   0.0542    0.0462     3.3761 r
  core/decode/n513 (net)                        1                 0.0000     3.3761 r
  core/decode/U933/B (LVT_OAI211HDV2)                   0.0542    0.0000     3.3761 r
  core/decode/U933/ZN (LVT_OAI211HDV2)                  0.1097    0.0730     3.4491 f
  core/decode/n561 (net)                        1                 0.0000     3.4491 f
  core/decode/U997/A1 (LVT_NAND2HDV1)                   0.1097    0.0000     3.4491 f
  core/decode/U997/ZN (LVT_NAND2HDV1)                   0.0712    0.0624     3.5115 r
  core/decode/n577 (net)                        1                 0.0000     3.5115 r
  core/decode/U1019/A1 (LVT_NAND2HDV2)                  0.0712    0.0000     3.5115 r
  core/decode/U1019/ZN (LVT_NAND2HDV2)                  0.0593    0.0488     3.5603 f
  core/decode/n625 (net)                        1                 0.0000     3.5603 f
  core/decode/U1079/A1 (LVT_NAND2HDV2)                  0.0593    0.0000     3.5603 f
  core/decode/U1079/ZN (LVT_NAND2HDV2)                  0.0721    0.0545     3.6147 r
  core/decode/n700 (net)                        1                 0.0000     3.6147 r
  core/decode/U1165/A1 (LVT_AOI21HDV4)                  0.0721    0.0000     3.6147 r
  core/decode/U1165/ZN (LVT_AOI21HDV4)                  0.0652    0.0584     3.6731 f
  core/decode/n750 (net)                        1                 0.0000     3.6731 f
  core/decode/U1203/A1 (LVT_OAI21HDV4)                  0.0652    0.0000     3.6731 f
  core/decode/U1203/ZN (LVT_OAI21HDV4)                  0.1132    0.0784     3.7515 r
  core/decode/n754 (net)                        1                 0.0000     3.7515 r
  core/decode/U1206/B1 (LVT_AOI22HDV2)                  0.1132    0.0000     3.7515 r
  core/decode/U1206/ZN (LVT_AOI22HDV2)                  0.1107    0.0612     3.8127 f
  core/decode/n755 (net)                        1                 0.0000     3.8127 f
  core/decode/U1207/B (LVT_AOI21HDV2)                   0.1107    0.0000     3.8127 f
  core/decode/U1207/ZN (LVT_AOI21HDV2)                  0.1245    0.0926     3.9053 r
  core/decode/n768 (net)                        1                 0.0000     3.9053 r
  core/decode/U1209/B1 (LVT_IOA22HDV2)                  0.1245    0.0000     3.9053 r
  core/decode/U1209/ZN (LVT_IOA22HDV2)                  0.0775    0.0677     3.9730 f
  core/decode/n769 (net)                        1                 0.0000     3.9730 f
  core/decode/U1210/B (LVT_OAI21HDV2)                   0.0775    0.0000     3.9730 f
  core/decode/U1210/ZN (LVT_OAI21HDV2)                  0.1379    0.0509     4.0239 r
  core/decode/n770 (net)                        1                 0.0000     4.0239 r
  core/decode/U1211/A1 (LVT_NAND2HDV2)                  0.1379    0.0000     4.0239 r
  core/decode/U1211/ZN (LVT_NAND2HDV2)                  0.0663    0.0585     4.0824 f
  core/decode/n771 (net)                        1                 0.0000     4.0824 f
  core/decode/U1212/B (LVT_OAI21HDV2)                   0.0663    0.0000     4.0824 f
  core/decode/U1212/ZN (LVT_OAI21HDV2)                  0.1405    0.0487     4.1311 r
  core/decode/n772 (net)                        1                 0.0000     4.1311 r
  core/decode/U1213/B (LVT_IOA21HDV2)                   0.1405    0.0000     4.1311 r
  core/decode/U1213/ZN (LVT_IOA21HDV2)                  0.0636    0.0586     4.1897 f
  core/decode/n774 (net)                        1                 0.0000     4.1897 f
  core/decode/U1214/B (LVT_IOA21HDV2)                   0.0636    0.0000     4.1897 f
  core/decode/U1214/ZN (LVT_IOA21HDV2)                  0.0675    0.0508     4.2405 r
  core/decode/n776 (net)                        1                 0.0000     4.2405 r
  core/decode/U1215/B (LVT_IOA21HDV2)                   0.0675    0.0000     4.2405 r
  core/decode/U1215/ZN (LVT_IOA21HDV2)                  0.0645    0.0522     4.2927 f
  core/decode/n778 (net)                        1                 0.0000     4.2927 f
  core/decode/U1216/A1 (LVT_NAND2HDV2)                  0.0645    0.0000     4.2927 f
  core/decode/U1216/ZN (LVT_NAND2HDV2)                  0.0669    0.0451     4.3378 r
  core/decode/n779 (net)                        1                 0.0000     4.3378 r
  core/decode/U1217/B (LVT_IOA21HDV2)                   0.0669    0.0000     4.3378 r
  core/decode/U1217/ZN (LVT_IOA21HDV2)                  0.0645    0.0521     4.3899 f
  core/decode/n781 (net)                        1                 0.0000     4.3899 f
  core/decode/U1218/A1 (LVT_NAND2HDV2)                  0.0645    0.0000     4.3899 f
  core/decode/U1218/ZN (LVT_NAND2HDV2)                  0.0759    0.0451     4.4351 r
  core/decode/n782 (net)                        1                 0.0000     4.4351 r
  core/decode/U1219/B (LVT_IOA21HDV2)                   0.0759    0.0000     4.4351 r
  core/decode/U1219/ZN (LVT_IOA21HDV2)                  0.0644    0.0532     4.4882 f
  core/decode/n785 (net)                        1                 0.0000     4.4882 f
  core/decode/U1220/A1 (LVT_NAND2HDV2)                  0.0644    0.0000     4.4882 f
  core/decode/U1220/ZN (LVT_NAND2HDV2)                  0.0719    0.0451     4.5334 r
  core/decode/n786 (net)                        1                 0.0000     4.5334 r
  core/decode/U1221/B (LVT_IOA21HDV2)                   0.0719    0.0000     4.5334 r
  core/decode/U1221/ZN (LVT_IOA21HDV2)                  0.0645    0.0528     4.5862 f
  core/decode/n789 (net)                        1                 0.0000     4.5862 f
  core/decode/U1222/A1 (LVT_NAND2HDV2)                  0.0645    0.0000     4.5862 f
  core/decode/U1222/ZN (LVT_NAND2HDV2)                  0.0649    0.0451     4.6313 r
  core/decode/n790 (net)                        1                 0.0000     4.6313 r
  core/decode/U1223/B (LVT_IOA21HDV2)                   0.0649    0.0000     4.6313 r
  core/decode/U1223/ZN (LVT_IOA21HDV2)                  0.0643    0.0518     4.6831 f
  core/decode/n792 (net)                        1                 0.0000     4.6831 f
  core/decode/U1224/A1 (LVT_NAND2HDV2)                  0.0643    0.0000     4.6831 f
  core/decode/U1224/ZN (LVT_NAND2HDV2)                  0.0640    0.0451     4.7282 r
  core/decode/n793 (net)                        1                 0.0000     4.7282 r
  core/decode/U1225/B (LVT_IOA21HDV2)                   0.0640    0.0000     4.7282 r
  core/decode/U1225/ZN (LVT_IOA21HDV2)                  0.0643    0.0517     4.7799 f
  core/decode/n796 (net)                        1                 0.0000     4.7799 f
  core/decode/U1226/A1 (LVT_NAND2HDV2)                  0.0643    0.0000     4.7799 f
  core/decode/U1226/ZN (LVT_NAND2HDV2)                  0.0620    0.0451     4.8250 r
  core/decode/n797 (net)                        1                 0.0000     4.8250 r
  core/decode/U1227/B (LVT_IOA21HDV2)                   0.0620    0.0000     4.8250 r
  core/decode/U1227/ZN (LVT_IOA21HDV2)                  0.0632    0.0506     4.8756 f
  core/decode/n799 (net)                        1                 0.0000     4.8756 f
  core/decode/U1228/B (LVT_IOA21HDV2)                   0.0632    0.0000     4.8756 f
  core/decode/U1228/ZN (LVT_IOA21HDV2)                  0.0668    0.0503     4.9259 r
  core/decode/n815 (net)                        1                 0.0000     4.9259 r
  core/decode/U27/A1 (LVT_NAND2HDV2)                    0.0668    0.0000     4.9259 r
  core/decode/U27/ZN (LVT_NAND2HDV2)                    0.0702    0.0605     4.9864 f
  core/decode/n1451 (net)                       1                 0.0000     4.9864 f
  core/decode/U1716/A1 (LVT_NAND2HDV4)                  0.0702    0.0000     4.9864 f
  core/decode/U1716/ZN (LVT_NAND2HDV4)                  0.0656    0.0531     5.0395 r
  core/decode/io_id_to_if_jump (net)            3                 0.0000     5.0395 r
  core/decode/io_id_to_if_jump (ysyx_210760_Decode_0)             0.0000     5.0395 r
  core/decode_io_id_to_if_jump (net)                              0.0000     5.0395 r
  core/fetch/io_id_to_if_jump (ysyx_210760_InstFetch_0)           0.0000     5.0395 r
  core/fetch/io_id_to_if_jump (net)                               0.0000     5.0395 r
  core/fetch/U100/A1 (LVT_NAND2HDV4)                    0.0656    0.0000     5.0395 r
  core/fetch/U100/ZN (LVT_NAND2HDV4)                    0.0561    0.0467     5.0862 f
  core/fetch/n46 (net)                          1                 0.0000     5.0862 f
  core/fetch/U101/I (LVT_INHDV4)                        0.0561    0.0000     5.0862 f
  core/fetch/U101/ZN (LVT_INHDV4)                       0.0483    0.0426     5.1288 r
  core/fetch/io_ds_stall (net)                  2                 0.0000     5.1288 r
  core/fetch/io_ds_stall (ysyx_210760_InstFetch_0)                0.0000     5.1288 r
  core/fetch_io_ds_stall (net)                                    0.0000     5.1288 r
  core/decode/io_ds_stall (ysyx_210760_Decode_0)                  0.0000     5.1288 r
  core/decode/io_ds_stall (net)                                   0.0000     5.1288 r
  core/decode/U383/A1 (LVT_AND2HDV8)                    0.0483    0.0000     5.1288 r
  core/decode/U383/Z (LVT_AND2HDV8)                     0.0769    0.1063     5.2350 r
  core/decode/io_csr_stall (net)                5                 0.0000     5.2350 r
  core/decode/io_csr_stall (ysyx_210760_Decode_0)                 0.0000     5.2350 r
  core/decode_io_csr_stall (net)                                  0.0000     5.2350 r
  core/wb/io_csr_stall (ysyx_210760_WB_0)                         0.0000     5.2350 r
  core/wb/io_csr_stall (net)                                      0.0000     5.2350 r
  core/wb/U46/A1 (LVT_NAND2HDV4)                        0.0769    0.0000     5.2350 r
  core/wb/U46/ZN (LVT_NAND2HDV4)                        0.0660    0.0564     5.2914 f
  core/wb/io_ws_allowin (net)                   3                 0.0000     5.2914 f
  core/wb/io_ws_allowin (ysyx_210760_WB_0)                        0.0000     5.2914 f
  core/wb_io_ws_allowin (net)                                     0.0000     5.2914 f
  core/lsu/io_ws_allowin (ysyx_210760_LSU_0)                      0.0000     5.2914 f
  core/lsu/io_ws_allowin (net)                                    0.0000     5.2914 f
  core/lsu/U540/A1 (LVT_NAND2HDV4)                      0.0660    0.0000     5.2914 f
  core/lsu/U540/ZN (LVT_NAND2HDV4)                      0.0558    0.0442     5.3356 r
  core/lsu/n414 (net)                           1                 0.0000     5.3356 r
  core/lsu/U541/A1 (LVT_NAND2HDV4)                      0.0558    0.0000     5.3356 r
  core/lsu/U541/ZN (LVT_NAND2HDV4)                      0.0701    0.0516     5.3872 f
  core/lsu/io_ls_allowin (net)                  3                 0.0000     5.3872 f
  core/lsu/io_ls_allowin (ysyx_210760_LSU_0)                      0.0000     5.3872 f
  core/lsu_io_ls_allowin (net)                                    0.0000     5.3872 f
  core/ex/io_ls_allowin (ysyx_210760_Execution_0)                 0.0000     5.3872 f
  core/ex/io_ls_allowin (net)                                     0.0000     5.3872 f
  core/ex/U3968/A1 (LVT_OR2HDV8)                        0.0701    0.0000     5.3872 f
  core/ex/U3968/Z (LVT_OR2HDV8)                         0.0529    0.1257     5.5129 f
  core/ex/io_es_allowin (net)                   3                 0.0000     5.5129 f
  core/ex/io_es_allowin (ysyx_210760_Execution_0)                 0.0000     5.5129 f
  core/ex_io_es_allowin (net)                                     0.0000     5.5129 f
  core/er/io_es_allowin (ysyx_210760_ER_0)                        0.0000     5.5129 f
  core/er/io_es_allowin (net)                                     0.0000     5.5129 f
  core/er/U43/I (LVT_BUFHDV8)                           0.0529    0.0000     5.5129 f
  core/er/U43/Z (LVT_BUFHDV8)                           0.0311    0.0801     5.5930 f
  core/er/n459 (net)                            2                 0.0000     5.5930 f
  core/er/U49/A1 (LVT_AND2HDV8)                         0.0311    0.0000     5.5930 f
  core/er/U49/Z (LVT_AND2HDV8)                          0.0907    0.1246     5.7176 f
  core/er/n486 (net)                           37                 0.0000     5.7176 f
  core/er/U39/I (LVT_BUFHDV4)                           0.0907    0.0000     5.7176 f
  core/er/U39/Z (LVT_BUFHDV4)                           0.2213    0.2213     5.9388 f
  core/er/n472 (net)                           60                 0.0000     5.9388 f
  core/er/U254/A1 (LVT_AO22HDV1)                        0.2213    0.0000     5.9388 f
  core/er/U254/Z (LVT_AO22HDV1)                         0.0728    0.2605     6.1994 f
  core/er/n132 (net)                            1                 0.0000     6.1994 f
  core/er/io_er_to_ex_imm_r_reg_17_/D (LVT_DQHDV1)      0.0728    0.0000     6.1994 f
  data arrival time                                                          6.1994
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/er/io_er_to_ex_imm_r_reg_17_/CK (LVT_DQHDV1)               0.0000     6.3500 r
  library setup time                                             -0.1485     6.2015
  data required time                                                         6.2015
  ------------------------------------------------------------------------------------
  data required time                                                         6.2015
  data arrival time                                                         -6.1994
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0021
  Startpoint: core/lr/io_lr_to_lsu_imm_r_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/er/io_er_to_ex_csr_src_r_reg_49_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/lr/io_lr_to_lsu_imm_r_reg_8_/CK (LVT_DQHDV1)     0.0000    0.0000 #   0.0000 r
  core/lr/io_lr_to_lsu_imm_r_reg_8_/Q (LVT_DQHDV1)      0.1085    0.2597     0.2597 r
  core/lr/io_lr_to_lsu_imm[8] (net)             3                 0.0000     0.2597 r
  core/lr/io_lr_to_lsu_imm[8] (ysyx_210760_LR_0)                  0.0000     0.2597 r
  core/lr_io_lr_to_lsu_imm[8] (net)                               0.0000     0.2597 r
  core/lsu/io_ex_to_lsu_imm[8] (ysyx_210760_LSU_0)                0.0000     0.2597 r
  core/lsu/io_ex_to_lsu_imm[8] (net)                              0.0000     0.2597 r
  core/lsu/U203/A2 (LVT_NAND2HDV1)                      0.1085    0.0000     0.2597 r
  core/lsu/U203/ZN (LVT_NAND2HDV1)                      0.1194    0.0950     0.3547 f
  core/lsu/n301 (net)                           3                 0.0000     0.3547 f
  core/lsu/U205/A2 (LVT_OAI21HDV2)                      0.1194    0.0000     0.3547 f
  core/lsu/U205/ZN (LVT_OAI21HDV2)                      0.2031    0.1480     0.5027 r
  core/lsu/n266 (net)                           3                 0.0000     0.5027 r
  core/lsu/U209/A2 (LVT_AOI21HDV2)                      0.2031    0.0000     0.5027 r
  core/lsu/U209/ZN (LVT_AOI21HDV2)                      0.1152    0.1013     0.6040 f
  core/lsu/n237 (net)                           3                 0.0000     0.6040 f
  core/lsu/U238/A1 (LVT_OAI21HDV1)                      0.1152    0.0000     0.6040 f
  core/lsu/U238/ZN (LVT_OAI21HDV1)                      0.1639    0.1225     0.7265 r
  core/lsu/n64 (net)                            1                 0.0000     0.7265 r
  core/lsu/U68/B (LVT_AOI21HDV2)                        0.1639    0.0000     0.7265 r
  core/lsu/U68/ZN (LVT_AOI21HDV2)                       0.0971    0.0483     0.7748 f
  core/lsu/n226 (net)                           1                 0.0000     0.7748 f
  core/lsu/U67/I (LVT_INHDV2)                           0.0971    0.0000     0.7748 f
  core/lsu/U67/ZN (LVT_INHDV2)                          0.0922    0.0735     0.8484 r
  core/lsu/n5 (net)                             1                 0.0000     0.8484 r
  core/lsu/U16/I (LVT_INHDV6)                           0.0922    0.0000     0.8484 r
  core/lsu/U16/ZN (LVT_INHDV6)                          0.0722    0.0632     0.9116 f
  core/lsu/n6 (net)                            16                 0.0000     0.9116 f
  core/lsu/U189/A1 (LVT_OAI21HDV1)                      0.0722    0.0000     0.9116 f
  core/lsu/U189/ZN (LVT_OAI21HDV1)                      0.1670    0.1147     1.0262 r
  core/lsu/n143 (net)                           1                 0.0000     1.0262 r
  core/lsu/U51/A1 (LVT_XNOR2HDV1)                       0.1670    0.0000     1.0262 r
  core/lsu/U51/ZN (LVT_XNOR2HDV1)                       0.0863    0.1900     1.2162 f
  core/lsu/n753 (net)                           2                 0.0000     1.2162 f
  core/lsu/U348/A2 (LVT_NOR2HDV1)                       0.0863    0.0000     1.2162 f
  core/lsu/U348/ZN (LVT_NOR2HDV1)                       0.1183    0.0923     1.3086 r
  core/lsu/n144 (net)                           1                 0.0000     1.3086 r
  core/lsu/U349/A4 (LVT_AND4HDV4)                       0.1183    0.0000     1.3086 r
  core/lsu/U349/Z (LVT_AND4HDV4)                        0.0650    0.1781     1.4866 r
  core/lsu/n236 (net)                           1                 0.0000     1.4866 r
  core/lsu/U397/A1 (LVT_NAND2HDV4)                      0.0650    0.0000     1.4866 r
  core/lsu/U397/ZN (LVT_NAND2HDV4)                      0.0671    0.0582     1.5448 f
  core/lsu/n344 (net)                           2                 0.0000     1.5448 f
  core/lsu/U467/A1 (LVT_NOR2HDV4)                       0.0671    0.0000     1.5448 f
  core/lsu/U467/ZN (LVT_NOR2HDV4)                       0.1454    0.0870     1.6318 r
  core/lsu/io_lsu_to_csr_is_mtimecmp (net)      3                 0.0000     1.6318 r
  core/lsu/io_lsu_to_csr_is_mtimecmp (ysyx_210760_LSU_0)          0.0000     1.6318 r
  core/lsu_io_lsu_to_csr_is_mtimecmp (net)                        0.0000     1.6318 r
  core/csr/io_csr_to_lsu_is_mtimecmp (ysyx_210760_CSR_0)          0.0000     1.6318 r
  core/csr/io_csr_to_lsu_is_mtimecmp (net)                        0.0000     1.6318 r
  core/csr/U1093/A2 (LVT_NAND3HDV1)                     0.1454    0.0000     1.6318 r
  core/csr/U1093/ZN (LVT_NAND3HDV1)                     0.1295    0.0992     1.7309 f
  core/csr/n638 (net)                           1                 0.0000     1.7309 f
  core/csr/U11/A2 (LVT_NOR2HDV2)                        0.1295    0.0000     1.7309 f
  core/csr/U11/ZN (LVT_NOR2HDV2)                        0.3506    0.2242     1.9551 r
  core/csr/n647 (net)                          10                 0.0000     1.9551 r
  core/csr/U58/I (LVT_INHDV4)                           0.3506    0.0000     1.9551 r
  core/csr/U58/ZN (LVT_INHDV4)                          0.1564    0.1299     2.0850 f
  core/csr/n1323 (net)                         17                 0.0000     2.0850 f
  core/csr/U39/A1 (LVT_OAI22HDV1)                       0.1564    0.0000     2.0850 f
  core/csr/U39/ZN (LVT_OAI22HDV1)                       0.2168    0.1128     2.1978 r
  core/csr/io_csr_to_lsu_rdata[4] (net)         1                 0.0000     2.1978 r
  core/csr/io_csr_to_lsu_rdata[4] (ysyx_210760_CSR_0)             0.0000     2.1978 r
  core/csr_io_csr_to_lsu_rdata[4] (net)                           0.0000     2.1978 r
  core/lsu/io_lsu_to_csr_rdata[4] (ysyx_210760_LSU_0)             0.0000     2.1978 r
  core/lsu/io_lsu_to_csr_rdata[4] (net)                           0.0000     2.1978 r
  core/lsu/U710/A1 (LVT_IOA21HDV4)                      0.2168    0.0000     2.1978 r
  core/lsu/U710/ZN (LVT_IOA21HDV4)                      0.0872    0.1466     2.3444 r
  core/lsu/io_lsu_fwd_lsu_res[4] (net)          3                 0.0000     2.3444 r
  core/lsu/io_lsu_fwd_lsu_res[4] (ysyx_210760_LSU_0)              0.0000     2.3444 r
  core/lsu_io_lsu_fwd_lsu_res[4] (net)                            0.0000     2.3444 r
  core/decode/io_fwd_lsu_lsu_res[4] (ysyx_210760_Decode_0)        0.0000     2.3444 r
  core/decode/io_fwd_lsu_lsu_res[4] (net)                         0.0000     2.3444 r
  core/decode/U692/A1 (LVT_NAND2HDV1)                   0.0872    0.0000     2.3444 r
  core/decode/U692/ZN (LVT_NAND2HDV1)                   0.1092    0.0605     2.4049 f
  core/decode/n329 (net)                        1                 0.0000     2.4049 f
  core/decode/U697/A1 (LVT_NAND2HDV2)                   0.1092    0.0000     2.4049 f
  core/decode/U697/ZN (LVT_NAND2HDV2)                   0.1443    0.1032     2.5081 r
  core/decode/n1826 (net)                       7                 0.0000     2.5081 r
  core/decode/U704/A1 (LVT_AND2HDV2)                    0.1443    0.0000     2.5081 r
  core/decode/U704/Z (LVT_AND2HDV2)                     0.0991    0.1488     2.6569 r
  core/decode/n1179 (net)                       4                 0.0000     2.6569 r
  core/decode/U720/I (LVT_INHDV1)                       0.0991    0.0000     2.6569 r
  core/decode/U720/ZN (LVT_INHDV1)                      0.0431    0.0387     2.6956 f
  core/decode/n351 (net)                        1                 0.0000     2.6956 f
  core/decode/U724/A1 (LVT_NAND2HDV1)                   0.0431    0.0000     2.6956 f
  core/decode/U724/ZN (LVT_NAND2HDV1)                   0.0607    0.0435     2.7390 r
  core/decode/n352 (net)                        1                 0.0000     2.7390 r
  core/decode/U725/B (LVT_OAI21HDV1)                    0.0607    0.0000     2.7390 r
  core/decode/U725/ZN (LVT_OAI21HDV1)                   0.0862    0.0637     2.8027 f
  core/decode/n372 (net)                        1                 0.0000     2.8027 f
  core/decode/U750/A2 (LVT_OAI21HDV2)                   0.0862    0.0000     2.8027 f
  core/decode/U750/ZN (LVT_OAI21HDV2)                   0.1267    0.0996     2.9023 r
  core/decode/n387 (net)                        1                 0.0000     2.9023 r
  core/decode/U767/A1 (LVT_NAND2HDV1)                   0.1267    0.0000     2.9023 r
  core/decode/U767/ZN (LVT_NAND2HDV1)                   0.0695    0.0608     2.9630 f
  core/decode/n436 (net)                        1                 0.0000     2.9630 f
  core/decode/U832/A1 (LVT_AOI21HDV1)                   0.0695    0.0000     2.9630 f
  core/decode/U832/ZN (LVT_AOI21HDV1)                   0.1365    0.1013     3.0643 r
  core/decode/n446 (net)                        1                 0.0000     3.0643 r
  core/decode/U275/A1 (LVT_IOA21HDV4)                   0.1365    0.0000     3.0643 r
  core/decode/U275/ZN (LVT_IOA21HDV4)                   0.0504    0.1226     3.1869 r
  core/decode/n447 (net)                        1                 0.0000     3.1869 r
  core/decode/U842/A2 (LVT_NAND2HDV2)                   0.0504    0.0000     3.1869 r
  core/decode/U842/ZN (LVT_NAND2HDV2)                   0.0462    0.0441     3.2309 f
  core/decode/n483 (net)                        1                 0.0000     3.2309 f
  core/decode/U893/A1 (LVT_NAND2HDV1)                   0.0462    0.0000     3.2309 f
  core/decode/U893/ZN (LVT_NAND2HDV1)                   0.0604    0.0438     3.2747 r
  core/decode/n500 (net)                        1                 0.0000     3.2747 r
  core/decode/U916/A1 (LVT_NAND2HDV1)                   0.0604    0.0000     3.2747 r
  core/decode/U916/ZN (LVT_NAND2HDV1)                   0.0697    0.0551     3.3299 f
  core/decode/n502 (net)                        1                 0.0000     3.3299 f
  core/decode/U919/A1 (LVT_NAND2HDV2)                   0.0697    0.0000     3.3299 f
  core/decode/U919/ZN (LVT_NAND2HDV2)                   0.0542    0.0462     3.3761 r
  core/decode/n513 (net)                        1                 0.0000     3.3761 r
  core/decode/U933/B (LVT_OAI211HDV2)                   0.0542    0.0000     3.3761 r
  core/decode/U933/ZN (LVT_OAI211HDV2)                  0.1097    0.0730     3.4491 f
  core/decode/n561 (net)                        1                 0.0000     3.4491 f
  core/decode/U997/A1 (LVT_NAND2HDV1)                   0.1097    0.0000     3.4491 f
  core/decode/U997/ZN (LVT_NAND2HDV1)                   0.0712    0.0624     3.5115 r
  core/decode/n577 (net)                        1                 0.0000     3.5115 r
  core/decode/U1019/A1 (LVT_NAND2HDV2)                  0.0712    0.0000     3.5115 r
  core/decode/U1019/ZN (LVT_NAND2HDV2)                  0.0593    0.0488     3.5603 f
  core/decode/n625 (net)                        1                 0.0000     3.5603 f
  core/decode/U1079/A1 (LVT_NAND2HDV2)                  0.0593    0.0000     3.5603 f
  core/decode/U1079/ZN (LVT_NAND2HDV2)                  0.0721    0.0545     3.6147 r
  core/decode/n700 (net)                        1                 0.0000     3.6147 r
  core/decode/U1165/A1 (LVT_AOI21HDV4)                  0.0721    0.0000     3.6147 r
  core/decode/U1165/ZN (LVT_AOI21HDV4)                  0.0652    0.0584     3.6731 f
  core/decode/n750 (net)                        1                 0.0000     3.6731 f
  core/decode/U1203/A1 (LVT_OAI21HDV4)                  0.0652    0.0000     3.6731 f
  core/decode/U1203/ZN (LVT_OAI21HDV4)                  0.1132    0.0784     3.7515 r
  core/decode/n754 (net)                        1                 0.0000     3.7515 r
  core/decode/U1206/B1 (LVT_AOI22HDV2)                  0.1132    0.0000     3.7515 r
  core/decode/U1206/ZN (LVT_AOI22HDV2)                  0.1107    0.0612     3.8127 f
  core/decode/n755 (net)                        1                 0.0000     3.8127 f
  core/decode/U1207/B (LVT_AOI21HDV2)                   0.1107    0.0000     3.8127 f
  core/decode/U1207/ZN (LVT_AOI21HDV2)                  0.1245    0.0926     3.9053 r
  core/decode/n768 (net)                        1                 0.0000     3.9053 r
  core/decode/U1209/B1 (LVT_IOA22HDV2)                  0.1245    0.0000     3.9053 r
  core/decode/U1209/ZN (LVT_IOA22HDV2)                  0.0775    0.0677     3.9730 f
  core/decode/n769 (net)                        1                 0.0000     3.9730 f
  core/decode/U1210/B (LVT_OAI21HDV2)                   0.0775    0.0000     3.9730 f
  core/decode/U1210/ZN (LVT_OAI21HDV2)                  0.1379    0.0509     4.0239 r
  core/decode/n770 (net)                        1                 0.0000     4.0239 r
  core/decode/U1211/A1 (LVT_NAND2HDV2)                  0.1379    0.0000     4.0239 r
  core/decode/U1211/ZN (LVT_NAND2HDV2)                  0.0663    0.0585     4.0824 f
  core/decode/n771 (net)                        1                 0.0000     4.0824 f
  core/decode/U1212/B (LVT_OAI21HDV2)                   0.0663    0.0000     4.0824 f
  core/decode/U1212/ZN (LVT_OAI21HDV2)                  0.1405    0.0487     4.1311 r
  core/decode/n772 (net)                        1                 0.0000     4.1311 r
  core/decode/U1213/B (LVT_IOA21HDV2)                   0.1405    0.0000     4.1311 r
  core/decode/U1213/ZN (LVT_IOA21HDV2)                  0.0636    0.0586     4.1897 f
  core/decode/n774 (net)                        1                 0.0000     4.1897 f
  core/decode/U1214/B (LVT_IOA21HDV2)                   0.0636    0.0000     4.1897 f
  core/decode/U1214/ZN (LVT_IOA21HDV2)                  0.0675    0.0508     4.2405 r
  core/decode/n776 (net)                        1                 0.0000     4.2405 r
  core/decode/U1215/B (LVT_IOA21HDV2)                   0.0675    0.0000     4.2405 r
  core/decode/U1215/ZN (LVT_IOA21HDV2)                  0.0645    0.0522     4.2927 f
  core/decode/n778 (net)                        1                 0.0000     4.2927 f
  core/decode/U1216/A1 (LVT_NAND2HDV2)                  0.0645    0.0000     4.2927 f
  core/decode/U1216/ZN (LVT_NAND2HDV2)                  0.0669    0.0451     4.3378 r
  core/decode/n779 (net)                        1                 0.0000     4.3378 r
  core/decode/U1217/B (LVT_IOA21HDV2)                   0.0669    0.0000     4.3378 r
  core/decode/U1217/ZN (LVT_IOA21HDV2)                  0.0645    0.0521     4.3899 f
  core/decode/n781 (net)                        1                 0.0000     4.3899 f
  core/decode/U1218/A1 (LVT_NAND2HDV2)                  0.0645    0.0000     4.3899 f
  core/decode/U1218/ZN (LVT_NAND2HDV2)                  0.0759    0.0451     4.4351 r
  core/decode/n782 (net)                        1                 0.0000     4.4351 r
  core/decode/U1219/B (LVT_IOA21HDV2)                   0.0759    0.0000     4.4351 r
  core/decode/U1219/ZN (LVT_IOA21HDV2)                  0.0644    0.0532     4.4882 f
  core/decode/n785 (net)                        1                 0.0000     4.4882 f
  core/decode/U1220/A1 (LVT_NAND2HDV2)                  0.0644    0.0000     4.4882 f
  core/decode/U1220/ZN (LVT_NAND2HDV2)                  0.0719    0.0451     4.5334 r
  core/decode/n786 (net)                        1                 0.0000     4.5334 r
  core/decode/U1221/B (LVT_IOA21HDV2)                   0.0719    0.0000     4.5334 r
  core/decode/U1221/ZN (LVT_IOA21HDV2)                  0.0645    0.0528     4.5862 f
  core/decode/n789 (net)                        1                 0.0000     4.5862 f
  core/decode/U1222/A1 (LVT_NAND2HDV2)                  0.0645    0.0000     4.5862 f
  core/decode/U1222/ZN (LVT_NAND2HDV2)                  0.0649    0.0451     4.6313 r
  core/decode/n790 (net)                        1                 0.0000     4.6313 r
  core/decode/U1223/B (LVT_IOA21HDV2)                   0.0649    0.0000     4.6313 r
  core/decode/U1223/ZN (LVT_IOA21HDV2)                  0.0643    0.0518     4.6831 f
  core/decode/n792 (net)                        1                 0.0000     4.6831 f
  core/decode/U1224/A1 (LVT_NAND2HDV2)                  0.0643    0.0000     4.6831 f
  core/decode/U1224/ZN (LVT_NAND2HDV2)                  0.0640    0.0451     4.7282 r
  core/decode/n793 (net)                        1                 0.0000     4.7282 r
  core/decode/U1225/B (LVT_IOA21HDV2)                   0.0640    0.0000     4.7282 r
  core/decode/U1225/ZN (LVT_IOA21HDV2)                  0.0643    0.0517     4.7799 f
  core/decode/n796 (net)                        1                 0.0000     4.7799 f
  core/decode/U1226/A1 (LVT_NAND2HDV2)                  0.0643    0.0000     4.7799 f
  core/decode/U1226/ZN (LVT_NAND2HDV2)                  0.0620    0.0451     4.8250 r
  core/decode/n797 (net)                        1                 0.0000     4.8250 r
  core/decode/U1227/B (LVT_IOA21HDV2)                   0.0620    0.0000     4.8250 r
  core/decode/U1227/ZN (LVT_IOA21HDV2)                  0.0632    0.0506     4.8756 f
  core/decode/n799 (net)                        1                 0.0000     4.8756 f
  core/decode/U1228/B (LVT_IOA21HDV2)                   0.0632    0.0000     4.8756 f
  core/decode/U1228/ZN (LVT_IOA21HDV2)                  0.0668    0.0503     4.9259 r
  core/decode/n815 (net)                        1                 0.0000     4.9259 r
  core/decode/U27/A1 (LVT_NAND2HDV2)                    0.0668    0.0000     4.9259 r
  core/decode/U27/ZN (LVT_NAND2HDV2)                    0.0702    0.0605     4.9864 f
  core/decode/n1451 (net)                       1                 0.0000     4.9864 f
  core/decode/U1716/A1 (LVT_NAND2HDV4)                  0.0702    0.0000     4.9864 f
  core/decode/U1716/ZN (LVT_NAND2HDV4)                  0.0656    0.0531     5.0395 r
  core/decode/io_id_to_if_jump (net)            3                 0.0000     5.0395 r
  core/decode/io_id_to_if_jump (ysyx_210760_Decode_0)             0.0000     5.0395 r
  core/decode_io_id_to_if_jump (net)                              0.0000     5.0395 r
  core/fetch/io_id_to_if_jump (ysyx_210760_InstFetch_0)           0.0000     5.0395 r
  core/fetch/io_id_to_if_jump (net)                               0.0000     5.0395 r
  core/fetch/U100/A1 (LVT_NAND2HDV4)                    0.0656    0.0000     5.0395 r
  core/fetch/U100/ZN (LVT_NAND2HDV4)                    0.0561    0.0467     5.0862 f
  core/fetch/n46 (net)                          1                 0.0000     5.0862 f
  core/fetch/U101/I (LVT_INHDV4)                        0.0561    0.0000     5.0862 f
  core/fetch/U101/ZN (LVT_INHDV4)                       0.0483    0.0426     5.1288 r
  core/fetch/io_ds_stall (net)                  2                 0.0000     5.1288 r
  core/fetch/io_ds_stall (ysyx_210760_InstFetch_0)                0.0000     5.1288 r
  core/fetch_io_ds_stall (net)                                    0.0000     5.1288 r
  core/decode/io_ds_stall (ysyx_210760_Decode_0)                  0.0000     5.1288 r
  core/decode/io_ds_stall (net)                                   0.0000     5.1288 r
  core/decode/U383/A1 (LVT_AND2HDV8)                    0.0483    0.0000     5.1288 r
  core/decode/U383/Z (LVT_AND2HDV8)                     0.0769    0.1063     5.2350 r
  core/decode/io_csr_stall (net)                5                 0.0000     5.2350 r
  core/decode/io_csr_stall (ysyx_210760_Decode_0)                 0.0000     5.2350 r
  core/decode_io_csr_stall (net)                                  0.0000     5.2350 r
  core/wb/io_csr_stall (ysyx_210760_WB_0)                         0.0000     5.2350 r
  core/wb/io_csr_stall (net)                                      0.0000     5.2350 r
  core/wb/U46/A1 (LVT_NAND2HDV4)                        0.0769    0.0000     5.2350 r
  core/wb/U46/ZN (LVT_NAND2HDV4)                        0.0660    0.0564     5.2914 f
  core/wb/io_ws_allowin (net)                   3                 0.0000     5.2914 f
  core/wb/io_ws_allowin (ysyx_210760_WB_0)                        0.0000     5.2914 f
  core/wb_io_ws_allowin (net)                                     0.0000     5.2914 f
  core/lsu/io_ws_allowin (ysyx_210760_LSU_0)                      0.0000     5.2914 f
  core/lsu/io_ws_allowin (net)                                    0.0000     5.2914 f
  core/lsu/U540/A1 (LVT_NAND2HDV4)                      0.0660    0.0000     5.2914 f
  core/lsu/U540/ZN (LVT_NAND2HDV4)                      0.0558    0.0442     5.3356 r
  core/lsu/n414 (net)                           1                 0.0000     5.3356 r
  core/lsu/U541/A1 (LVT_NAND2HDV4)                      0.0558    0.0000     5.3356 r
  core/lsu/U541/ZN (LVT_NAND2HDV4)                      0.0701    0.0516     5.3872 f
  core/lsu/io_ls_allowin (net)                  3                 0.0000     5.3872 f
  core/lsu/io_ls_allowin (ysyx_210760_LSU_0)                      0.0000     5.3872 f
  core/lsu_io_ls_allowin (net)                                    0.0000     5.3872 f
  core/ex/io_ls_allowin (ysyx_210760_Execution_0)                 0.0000     5.3872 f
  core/ex/io_ls_allowin (net)                                     0.0000     5.3872 f
  core/ex/U3968/A1 (LVT_OR2HDV8)                        0.0701    0.0000     5.3872 f
  core/ex/U3968/Z (LVT_OR2HDV8)                         0.0529    0.1257     5.5129 f
  core/ex/io_es_allowin (net)                   3                 0.0000     5.5129 f
  core/ex/io_es_allowin (ysyx_210760_Execution_0)                 0.0000     5.5129 f
  core/ex_io_es_allowin (net)                                     0.0000     5.5129 f
  core/er/io_es_allowin (ysyx_210760_ER_0)                        0.0000     5.5129 f
  core/er/io_es_allowin (net)                                     0.0000     5.5129 f
  core/er/U43/I (LVT_BUFHDV8)                           0.0529    0.0000     5.5129 f
  core/er/U43/Z (LVT_BUFHDV8)                           0.0311    0.0801     5.5930 f
  core/er/n459 (net)                            2                 0.0000     5.5930 f
  core/er/U49/A1 (LVT_AND2HDV8)                         0.0311    0.0000     5.5930 f
  core/er/U49/Z (LVT_AND2HDV8)                          0.0907    0.1246     5.7176 f
  core/er/n486 (net)                           37                 0.0000     5.7176 f
  core/er/U39/I (LVT_BUFHDV4)                           0.0907    0.0000     5.7176 f
  core/er/U39/Z (LVT_BUFHDV4)                           0.2213    0.2213     5.9388 f
  core/er/n472 (net)                           60                 0.0000     5.9388 f
  core/er/U100/A1 (LVT_AO22HDV1)                        0.2213    0.0000     5.9388 f
  core/er/U100/Z (LVT_AO22HDV1)                         0.0728    0.2605     6.1994 f
  core/er/n389 (net)                            1                 0.0000     6.1994 f
  core/er/io_er_to_ex_csr_src_r_reg_49_/D (LVT_DQHDV1)
                                                        0.0728    0.0000     6.1994 f
  data arrival time                                                          6.1994
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/er/io_er_to_ex_csr_src_r_reg_49_/CK (LVT_DQHDV1)           0.0000     6.3500 r
  library setup time                                             -0.1485     6.2015
  data required time                                                         6.2015
  ------------------------------------------------------------------------------------
  data required time                                                         6.2015
  data arrival time                                                         -6.1994
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0021
  Startpoint: core/lr/io_lr_to_lsu_imm_r_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/er/io_er_to_ex_csr_src_r_reg_32_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/lr/io_lr_to_lsu_imm_r_reg_8_/CK (LVT_DQHDV1)     0.0000    0.0000 #   0.0000 r
  core/lr/io_lr_to_lsu_imm_r_reg_8_/Q (LVT_DQHDV1)      0.1085    0.2597     0.2597 r
  core/lr/io_lr_to_lsu_imm[8] (net)             3                 0.0000     0.2597 r
  core/lr/io_lr_to_lsu_imm[8] (ysyx_210760_LR_0)                  0.0000     0.2597 r
  core/lr_io_lr_to_lsu_imm[8] (net)                               0.0000     0.2597 r
  core/lsu/io_ex_to_lsu_imm[8] (ysyx_210760_LSU_0)                0.0000     0.2597 r
  core/lsu/io_ex_to_lsu_imm[8] (net)                              0.0000     0.2597 r
  core/lsu/U203/A2 (LVT_NAND2HDV1)                      0.1085    0.0000     0.2597 r
  core/lsu/U203/ZN (LVT_NAND2HDV1)                      0.1194    0.0950     0.3547 f
  core/lsu/n301 (net)                           3                 0.0000     0.3547 f
  core/lsu/U205/A2 (LVT_OAI21HDV2)                      0.1194    0.0000     0.3547 f
  core/lsu/U205/ZN (LVT_OAI21HDV2)                      0.2031    0.1480     0.5027 r
  core/lsu/n266 (net)                           3                 0.0000     0.5027 r
  core/lsu/U209/A2 (LVT_AOI21HDV2)                      0.2031    0.0000     0.5027 r
  core/lsu/U209/ZN (LVT_AOI21HDV2)                      0.1152    0.1013     0.6040 f
  core/lsu/n237 (net)                           3                 0.0000     0.6040 f
  core/lsu/U238/A1 (LVT_OAI21HDV1)                      0.1152    0.0000     0.6040 f
  core/lsu/U238/ZN (LVT_OAI21HDV1)                      0.1639    0.1225     0.7265 r
  core/lsu/n64 (net)                            1                 0.0000     0.7265 r
  core/lsu/U68/B (LVT_AOI21HDV2)                        0.1639    0.0000     0.7265 r
  core/lsu/U68/ZN (LVT_AOI21HDV2)                       0.0971    0.0483     0.7748 f
  core/lsu/n226 (net)                           1                 0.0000     0.7748 f
  core/lsu/U67/I (LVT_INHDV2)                           0.0971    0.0000     0.7748 f
  core/lsu/U67/ZN (LVT_INHDV2)                          0.0922    0.0735     0.8484 r
  core/lsu/n5 (net)                             1                 0.0000     0.8484 r
  core/lsu/U16/I (LVT_INHDV6)                           0.0922    0.0000     0.8484 r
  core/lsu/U16/ZN (LVT_INHDV6)                          0.0722    0.0632     0.9116 f
  core/lsu/n6 (net)                            16                 0.0000     0.9116 f
  core/lsu/U189/A1 (LVT_OAI21HDV1)                      0.0722    0.0000     0.9116 f
  core/lsu/U189/ZN (LVT_OAI21HDV1)                      0.1670    0.1147     1.0262 r
  core/lsu/n143 (net)                           1                 0.0000     1.0262 r
  core/lsu/U51/A1 (LVT_XNOR2HDV1)                       0.1670    0.0000     1.0262 r
  core/lsu/U51/ZN (LVT_XNOR2HDV1)                       0.0863    0.1900     1.2162 f
  core/lsu/n753 (net)                           2                 0.0000     1.2162 f
  core/lsu/U348/A2 (LVT_NOR2HDV1)                       0.0863    0.0000     1.2162 f
  core/lsu/U348/ZN (LVT_NOR2HDV1)                       0.1183    0.0923     1.3086 r
  core/lsu/n144 (net)                           1                 0.0000     1.3086 r
  core/lsu/U349/A4 (LVT_AND4HDV4)                       0.1183    0.0000     1.3086 r
  core/lsu/U349/Z (LVT_AND4HDV4)                        0.0650    0.1781     1.4866 r
  core/lsu/n236 (net)                           1                 0.0000     1.4866 r
  core/lsu/U397/A1 (LVT_NAND2HDV4)                      0.0650    0.0000     1.4866 r
  core/lsu/U397/ZN (LVT_NAND2HDV4)                      0.0671    0.0582     1.5448 f
  core/lsu/n344 (net)                           2                 0.0000     1.5448 f
  core/lsu/U467/A1 (LVT_NOR2HDV4)                       0.0671    0.0000     1.5448 f
  core/lsu/U467/ZN (LVT_NOR2HDV4)                       0.1454    0.0870     1.6318 r
  core/lsu/io_lsu_to_csr_is_mtimecmp (net)      3                 0.0000     1.6318 r
  core/lsu/io_lsu_to_csr_is_mtimecmp (ysyx_210760_LSU_0)          0.0000     1.6318 r
  core/lsu_io_lsu_to_csr_is_mtimecmp (net)                        0.0000     1.6318 r
  core/csr/io_csr_to_lsu_is_mtimecmp (ysyx_210760_CSR_0)          0.0000     1.6318 r
  core/csr/io_csr_to_lsu_is_mtimecmp (net)                        0.0000     1.6318 r
  core/csr/U1093/A2 (LVT_NAND3HDV1)                     0.1454    0.0000     1.6318 r
  core/csr/U1093/ZN (LVT_NAND3HDV1)                     0.1295    0.0992     1.7309 f
  core/csr/n638 (net)                           1                 0.0000     1.7309 f
  core/csr/U11/A2 (LVT_NOR2HDV2)                        0.1295    0.0000     1.7309 f
  core/csr/U11/ZN (LVT_NOR2HDV2)                        0.3506    0.2242     1.9551 r
  core/csr/n647 (net)                          10                 0.0000     1.9551 r
  core/csr/U58/I (LVT_INHDV4)                           0.3506    0.0000     1.9551 r
  core/csr/U58/ZN (LVT_INHDV4)                          0.1564    0.1299     2.0850 f
  core/csr/n1323 (net)                         17                 0.0000     2.0850 f
  core/csr/U39/A1 (LVT_OAI22HDV1)                       0.1564    0.0000     2.0850 f
  core/csr/U39/ZN (LVT_OAI22HDV1)                       0.2168    0.1128     2.1978 r
  core/csr/io_csr_to_lsu_rdata[4] (net)         1                 0.0000     2.1978 r
  core/csr/io_csr_to_lsu_rdata[4] (ysyx_210760_CSR_0)             0.0000     2.1978 r
  core/csr_io_csr_to_lsu_rdata[4] (net)                           0.0000     2.1978 r
  core/lsu/io_lsu_to_csr_rdata[4] (ysyx_210760_LSU_0)             0.0000     2.1978 r
  core/lsu/io_lsu_to_csr_rdata[4] (net)                           0.0000     2.1978 r
  core/lsu/U710/A1 (LVT_IOA21HDV4)                      0.2168    0.0000     2.1978 r
  core/lsu/U710/ZN (LVT_IOA21HDV4)                      0.0872    0.1466     2.3444 r
  core/lsu/io_lsu_fwd_lsu_res[4] (net)          3                 0.0000     2.3444 r
  core/lsu/io_lsu_fwd_lsu_res[4] (ysyx_210760_LSU_0)              0.0000     2.3444 r
  core/lsu_io_lsu_fwd_lsu_res[4] (net)                            0.0000     2.3444 r
  core/decode/io_fwd_lsu_lsu_res[4] (ysyx_210760_Decode_0)        0.0000     2.3444 r
  core/decode/io_fwd_lsu_lsu_res[4] (net)                         0.0000     2.3444 r
  core/decode/U692/A1 (LVT_NAND2HDV1)                   0.0872    0.0000     2.3444 r
  core/decode/U692/ZN (LVT_NAND2HDV1)                   0.1092    0.0605     2.4049 f
  core/decode/n329 (net)                        1                 0.0000     2.4049 f
  core/decode/U697/A1 (LVT_NAND2HDV2)                   0.1092    0.0000     2.4049 f
  core/decode/U697/ZN (LVT_NAND2HDV2)                   0.1443    0.1032     2.5081 r
  core/decode/n1826 (net)                       7                 0.0000     2.5081 r
  core/decode/U704/A1 (LVT_AND2HDV2)                    0.1443    0.0000     2.5081 r
  core/decode/U704/Z (LVT_AND2HDV2)                     0.0991    0.1488     2.6569 r
  core/decode/n1179 (net)                       4                 0.0000     2.6569 r
  core/decode/U720/I (LVT_INHDV1)                       0.0991    0.0000     2.6569 r
  core/decode/U720/ZN (LVT_INHDV1)                      0.0431    0.0387     2.6956 f
  core/decode/n351 (net)                        1                 0.0000     2.6956 f
  core/decode/U724/A1 (LVT_NAND2HDV1)                   0.0431    0.0000     2.6956 f
  core/decode/U724/ZN (LVT_NAND2HDV1)                   0.0607    0.0435     2.7390 r
  core/decode/n352 (net)                        1                 0.0000     2.7390 r
  core/decode/U725/B (LVT_OAI21HDV1)                    0.0607    0.0000     2.7390 r
  core/decode/U725/ZN (LVT_OAI21HDV1)                   0.0862    0.0637     2.8027 f
  core/decode/n372 (net)                        1                 0.0000     2.8027 f
  core/decode/U750/A2 (LVT_OAI21HDV2)                   0.0862    0.0000     2.8027 f
  core/decode/U750/ZN (LVT_OAI21HDV2)                   0.1267    0.0996     2.9023 r
  core/decode/n387 (net)                        1                 0.0000     2.9023 r
  core/decode/U767/A1 (LVT_NAND2HDV1)                   0.1267    0.0000     2.9023 r
  core/decode/U767/ZN (LVT_NAND2HDV1)                   0.0695    0.0608     2.9630 f
  core/decode/n436 (net)                        1                 0.0000     2.9630 f
  core/decode/U832/A1 (LVT_AOI21HDV1)                   0.0695    0.0000     2.9630 f
  core/decode/U832/ZN (LVT_AOI21HDV1)                   0.1365    0.1013     3.0643 r
  core/decode/n446 (net)                        1                 0.0000     3.0643 r
  core/decode/U275/A1 (LVT_IOA21HDV4)                   0.1365    0.0000     3.0643 r
  core/decode/U275/ZN (LVT_IOA21HDV4)                   0.0504    0.1226     3.1869 r
  core/decode/n447 (net)                        1                 0.0000     3.1869 r
  core/decode/U842/A2 (LVT_NAND2HDV2)                   0.0504    0.0000     3.1869 r
  core/decode/U842/ZN (LVT_NAND2HDV2)                   0.0462    0.0441     3.2309 f
  core/decode/n483 (net)                        1                 0.0000     3.2309 f
  core/decode/U893/A1 (LVT_NAND2HDV1)                   0.0462    0.0000     3.2309 f
  core/decode/U893/ZN (LVT_NAND2HDV1)                   0.0604    0.0438     3.2747 r
  core/decode/n500 (net)                        1                 0.0000     3.2747 r
  core/decode/U916/A1 (LVT_NAND2HDV1)                   0.0604    0.0000     3.2747 r
  core/decode/U916/ZN (LVT_NAND2HDV1)                   0.0697    0.0551     3.3299 f
  core/decode/n502 (net)                        1                 0.0000     3.3299 f
  core/decode/U919/A1 (LVT_NAND2HDV2)                   0.0697    0.0000     3.3299 f
  core/decode/U919/ZN (LVT_NAND2HDV2)                   0.0542    0.0462     3.3761 r
  core/decode/n513 (net)                        1                 0.0000     3.3761 r
  core/decode/U933/B (LVT_OAI211HDV2)                   0.0542    0.0000     3.3761 r
  core/decode/U933/ZN (LVT_OAI211HDV2)                  0.1097    0.0730     3.4491 f
  core/decode/n561 (net)                        1                 0.0000     3.4491 f
  core/decode/U997/A1 (LVT_NAND2HDV1)                   0.1097    0.0000     3.4491 f
  core/decode/U997/ZN (LVT_NAND2HDV1)                   0.0712    0.0624     3.5115 r
  core/decode/n577 (net)                        1                 0.0000     3.5115 r
  core/decode/U1019/A1 (LVT_NAND2HDV2)                  0.0712    0.0000     3.5115 r
  core/decode/U1019/ZN (LVT_NAND2HDV2)                  0.0593    0.0488     3.5603 f
  core/decode/n625 (net)                        1                 0.0000     3.5603 f
  core/decode/U1079/A1 (LVT_NAND2HDV2)                  0.0593    0.0000     3.5603 f
  core/decode/U1079/ZN (LVT_NAND2HDV2)                  0.0721    0.0545     3.6147 r
  core/decode/n700 (net)                        1                 0.0000     3.6147 r
  core/decode/U1165/A1 (LVT_AOI21HDV4)                  0.0721    0.0000     3.6147 r
  core/decode/U1165/ZN (LVT_AOI21HDV4)                  0.0652    0.0584     3.6731 f
  core/decode/n750 (net)                        1                 0.0000     3.6731 f
  core/decode/U1203/A1 (LVT_OAI21HDV4)                  0.0652    0.0000     3.6731 f
  core/decode/U1203/ZN (LVT_OAI21HDV4)                  0.1132    0.0784     3.7515 r
  core/decode/n754 (net)                        1                 0.0000     3.7515 r
  core/decode/U1206/B1 (LVT_AOI22HDV2)                  0.1132    0.0000     3.7515 r
  core/decode/U1206/ZN (LVT_AOI22HDV2)                  0.1107    0.0612     3.8127 f
  core/decode/n755 (net)                        1                 0.0000     3.8127 f
  core/decode/U1207/B (LVT_AOI21HDV2)                   0.1107    0.0000     3.8127 f
  core/decode/U1207/ZN (LVT_AOI21HDV2)                  0.1245    0.0926     3.9053 r
  core/decode/n768 (net)                        1                 0.0000     3.9053 r
  core/decode/U1209/B1 (LVT_IOA22HDV2)                  0.1245    0.0000     3.9053 r
  core/decode/U1209/ZN (LVT_IOA22HDV2)                  0.0775    0.0677     3.9730 f
  core/decode/n769 (net)                        1                 0.0000     3.9730 f
  core/decode/U1210/B (LVT_OAI21HDV2)                   0.0775    0.0000     3.9730 f
  core/decode/U1210/ZN (LVT_OAI21HDV2)                  0.1379    0.0509     4.0239 r
  core/decode/n770 (net)                        1                 0.0000     4.0239 r
  core/decode/U1211/A1 (LVT_NAND2HDV2)                  0.1379    0.0000     4.0239 r
  core/decode/U1211/ZN (LVT_NAND2HDV2)                  0.0663    0.0585     4.0824 f
  core/decode/n771 (net)                        1                 0.0000     4.0824 f
  core/decode/U1212/B (LVT_OAI21HDV2)                   0.0663    0.0000     4.0824 f
  core/decode/U1212/ZN (LVT_OAI21HDV2)                  0.1405    0.0487     4.1311 r
  core/decode/n772 (net)                        1                 0.0000     4.1311 r
  core/decode/U1213/B (LVT_IOA21HDV2)                   0.1405    0.0000     4.1311 r
  core/decode/U1213/ZN (LVT_IOA21HDV2)                  0.0636    0.0586     4.1897 f
  core/decode/n774 (net)                        1                 0.0000     4.1897 f
  core/decode/U1214/B (LVT_IOA21HDV2)                   0.0636    0.0000     4.1897 f
  core/decode/U1214/ZN (LVT_IOA21HDV2)                  0.0675    0.0508     4.2405 r
  core/decode/n776 (net)                        1                 0.0000     4.2405 r
  core/decode/U1215/B (LVT_IOA21HDV2)                   0.0675    0.0000     4.2405 r
  core/decode/U1215/ZN (LVT_IOA21HDV2)                  0.0645    0.0522     4.2927 f
  core/decode/n778 (net)                        1                 0.0000     4.2927 f
  core/decode/U1216/A1 (LVT_NAND2HDV2)                  0.0645    0.0000     4.2927 f
  core/decode/U1216/ZN (LVT_NAND2HDV2)                  0.0669    0.0451     4.3378 r
  core/decode/n779 (net)                        1                 0.0000     4.3378 r
  core/decode/U1217/B (LVT_IOA21HDV2)                   0.0669    0.0000     4.3378 r
  core/decode/U1217/ZN (LVT_IOA21HDV2)                  0.0645    0.0521     4.3899 f
  core/decode/n781 (net)                        1                 0.0000     4.3899 f
  core/decode/U1218/A1 (LVT_NAND2HDV2)                  0.0645    0.0000     4.3899 f
  core/decode/U1218/ZN (LVT_NAND2HDV2)                  0.0759    0.0451     4.4351 r
  core/decode/n782 (net)                        1                 0.0000     4.4351 r
  core/decode/U1219/B (LVT_IOA21HDV2)                   0.0759    0.0000     4.4351 r
  core/decode/U1219/ZN (LVT_IOA21HDV2)                  0.0644    0.0532     4.4882 f
  core/decode/n785 (net)                        1                 0.0000     4.4882 f
  core/decode/U1220/A1 (LVT_NAND2HDV2)                  0.0644    0.0000     4.4882 f
  core/decode/U1220/ZN (LVT_NAND2HDV2)                  0.0719    0.0451     4.5334 r
  core/decode/n786 (net)                        1                 0.0000     4.5334 r
  core/decode/U1221/B (LVT_IOA21HDV2)                   0.0719    0.0000     4.5334 r
  core/decode/U1221/ZN (LVT_IOA21HDV2)                  0.0645    0.0528     4.5862 f
  core/decode/n789 (net)                        1                 0.0000     4.5862 f
  core/decode/U1222/A1 (LVT_NAND2HDV2)                  0.0645    0.0000     4.5862 f
  core/decode/U1222/ZN (LVT_NAND2HDV2)                  0.0649    0.0451     4.6313 r
  core/decode/n790 (net)                        1                 0.0000     4.6313 r
  core/decode/U1223/B (LVT_IOA21HDV2)                   0.0649    0.0000     4.6313 r
  core/decode/U1223/ZN (LVT_IOA21HDV2)                  0.0643    0.0518     4.6831 f
  core/decode/n792 (net)                        1                 0.0000     4.6831 f
  core/decode/U1224/A1 (LVT_NAND2HDV2)                  0.0643    0.0000     4.6831 f
  core/decode/U1224/ZN (LVT_NAND2HDV2)                  0.0640    0.0451     4.7282 r
  core/decode/n793 (net)                        1                 0.0000     4.7282 r
  core/decode/U1225/B (LVT_IOA21HDV2)                   0.0640    0.0000     4.7282 r
  core/decode/U1225/ZN (LVT_IOA21HDV2)                  0.0643    0.0517     4.7799 f
  core/decode/n796 (net)                        1                 0.0000     4.7799 f
  core/decode/U1226/A1 (LVT_NAND2HDV2)                  0.0643    0.0000     4.7799 f
  core/decode/U1226/ZN (LVT_NAND2HDV2)                  0.0620    0.0451     4.8250 r
  core/decode/n797 (net)                        1                 0.0000     4.8250 r
  core/decode/U1227/B (LVT_IOA21HDV2)                   0.0620    0.0000     4.8250 r
  core/decode/U1227/ZN (LVT_IOA21HDV2)                  0.0632    0.0506     4.8756 f
  core/decode/n799 (net)                        1                 0.0000     4.8756 f
  core/decode/U1228/B (LVT_IOA21HDV2)                   0.0632    0.0000     4.8756 f
  core/decode/U1228/ZN (LVT_IOA21HDV2)                  0.0668    0.0503     4.9259 r
  core/decode/n815 (net)                        1                 0.0000     4.9259 r
  core/decode/U27/A1 (LVT_NAND2HDV2)                    0.0668    0.0000     4.9259 r
  core/decode/U27/ZN (LVT_NAND2HDV2)                    0.0702    0.0605     4.9864 f
  core/decode/n1451 (net)                       1                 0.0000     4.9864 f
  core/decode/U1716/A1 (LVT_NAND2HDV4)                  0.0702    0.0000     4.9864 f
  core/decode/U1716/ZN (LVT_NAND2HDV4)                  0.0656    0.0531     5.0395 r
  core/decode/io_id_to_if_jump (net)            3                 0.0000     5.0395 r
  core/decode/io_id_to_if_jump (ysyx_210760_Decode_0)             0.0000     5.0395 r
  core/decode_io_id_to_if_jump (net)                              0.0000     5.0395 r
  core/fetch/io_id_to_if_jump (ysyx_210760_InstFetch_0)           0.0000     5.0395 r
  core/fetch/io_id_to_if_jump (net)                               0.0000     5.0395 r
  core/fetch/U100/A1 (LVT_NAND2HDV4)                    0.0656    0.0000     5.0395 r
  core/fetch/U100/ZN (LVT_NAND2HDV4)                    0.0561    0.0467     5.0862 f
  core/fetch/n46 (net)                          1                 0.0000     5.0862 f
  core/fetch/U101/I (LVT_INHDV4)                        0.0561    0.0000     5.0862 f
  core/fetch/U101/ZN (LVT_INHDV4)                       0.0483    0.0426     5.1288 r
  core/fetch/io_ds_stall (net)                  2                 0.0000     5.1288 r
  core/fetch/io_ds_stall (ysyx_210760_InstFetch_0)                0.0000     5.1288 r
  core/fetch_io_ds_stall (net)                                    0.0000     5.1288 r
  core/decode/io_ds_stall (ysyx_210760_Decode_0)                  0.0000     5.1288 r
  core/decode/io_ds_stall (net)                                   0.0000     5.1288 r
  core/decode/U383/A1 (LVT_AND2HDV8)                    0.0483    0.0000     5.1288 r
  core/decode/U383/Z (LVT_AND2HDV8)                     0.0769    0.1063     5.2350 r
  core/decode/io_csr_stall (net)                5                 0.0000     5.2350 r
  core/decode/io_csr_stall (ysyx_210760_Decode_0)                 0.0000     5.2350 r
  core/decode_io_csr_stall (net)                                  0.0000     5.2350 r
  core/wb/io_csr_stall (ysyx_210760_WB_0)                         0.0000     5.2350 r
  core/wb/io_csr_stall (net)                                      0.0000     5.2350 r
  core/wb/U46/A1 (LVT_NAND2HDV4)                        0.0769    0.0000     5.2350 r
  core/wb/U46/ZN (LVT_NAND2HDV4)                        0.0660    0.0564     5.2914 f
  core/wb/io_ws_allowin (net)                   3                 0.0000     5.2914 f
  core/wb/io_ws_allowin (ysyx_210760_WB_0)                        0.0000     5.2914 f
  core/wb_io_ws_allowin (net)                                     0.0000     5.2914 f
  core/lsu/io_ws_allowin (ysyx_210760_LSU_0)                      0.0000     5.2914 f
  core/lsu/io_ws_allowin (net)                                    0.0000     5.2914 f
  core/lsu/U540/A1 (LVT_NAND2HDV4)                      0.0660    0.0000     5.2914 f
  core/lsu/U540/ZN (LVT_NAND2HDV4)                      0.0558    0.0442     5.3356 r
  core/lsu/n414 (net)                           1                 0.0000     5.3356 r
  core/lsu/U541/A1 (LVT_NAND2HDV4)                      0.0558    0.0000     5.3356 r
  core/lsu/U541/ZN (LVT_NAND2HDV4)                      0.0701    0.0516     5.3872 f
  core/lsu/io_ls_allowin (net)                  3                 0.0000     5.3872 f
  core/lsu/io_ls_allowin (ysyx_210760_LSU_0)                      0.0000     5.3872 f
  core/lsu_io_ls_allowin (net)                                    0.0000     5.3872 f
  core/ex/io_ls_allowin (ysyx_210760_Execution_0)                 0.0000     5.3872 f
  core/ex/io_ls_allowin (net)                                     0.0000     5.3872 f
  core/ex/U3968/A1 (LVT_OR2HDV8)                        0.0701    0.0000     5.3872 f
  core/ex/U3968/Z (LVT_OR2HDV8)                         0.0529    0.1257     5.5129 f
  core/ex/io_es_allowin (net)                   3                 0.0000     5.5129 f
  core/ex/io_es_allowin (ysyx_210760_Execution_0)                 0.0000     5.5129 f
  core/ex_io_es_allowin (net)                                     0.0000     5.5129 f
  core/er/io_es_allowin (ysyx_210760_ER_0)                        0.0000     5.5129 f
  core/er/io_es_allowin (net)                                     0.0000     5.5129 f
  core/er/U43/I (LVT_BUFHDV8)                           0.0529    0.0000     5.5129 f
  core/er/U43/Z (LVT_BUFHDV8)                           0.0311    0.0801     5.5930 f
  core/er/n459 (net)                            2                 0.0000     5.5930 f
  core/er/U49/A1 (LVT_AND2HDV8)                         0.0311    0.0000     5.5930 f
  core/er/U49/Z (LVT_AND2HDV8)                          0.0907    0.1246     5.7176 f
  core/er/n486 (net)                           37                 0.0000     5.7176 f
  core/er/U39/I (LVT_BUFHDV4)                           0.0907    0.0000     5.7176 f
  core/er/U39/Z (LVT_BUFHDV4)                           0.2213    0.2213     5.9388 f
  core/er/n472 (net)                           60                 0.0000     5.9388 f
  core/er/U83/A1 (LVT_AO22HDV1)                         0.2213    0.0000     5.9388 f
  core/er/U83/Z (LVT_AO22HDV1)                          0.0728    0.2605     6.1994 f
  core/er/n372 (net)                            1                 0.0000     6.1994 f
  core/er/io_er_to_ex_csr_src_r_reg_32_/D (LVT_DQHDV1)
                                                        0.0728    0.0000     6.1994 f
  data arrival time                                                          6.1994
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/er/io_er_to_ex_csr_src_r_reg_32_/CK (LVT_DQHDV1)           0.0000     6.3500 r
  library setup time                                             -0.1485     6.2015
  data required time                                                         6.2015
  ------------------------------------------------------------------------------------
  data required time                                                         6.2015
  data arrival time                                                         -6.1994
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0021
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1497
    Unconnected ports (LINT-28)                                   285
    Feedthrough (LINT-29)                                         950
    Shorted outputs (LINT-31)                                     150
    Constant outputs (LINT-52)                                    112
Cells                                                              33
    Connected to power or ground (LINT-32)                         32
    Nets connected to multiple pins on same cell (LINT-33)          1
Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210760', net 's_a_brid_io_dram_addr_ok' driven by pin 's_a_brid/io_dram_addr_ok' has no loads. (LINT-2)
Warning: In design 'ysyx_210760', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[63]' is connected directly to output port 'io_axi_w_data_o[63]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[62]' is connected directly to output port 'io_axi_w_data_o[62]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[61]' is connected directly to output port 'io_axi_w_data_o[61]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[60]' is connected directly to output port 'io_axi_w_data_o[60]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[59]' is connected directly to output port 'io_axi_w_data_o[59]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[58]' is connected directly to output port 'io_axi_w_data_o[58]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[57]' is connected directly to output port 'io_axi_w_data_o[57]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[56]' is connected directly to output port 'io_axi_w_data_o[56]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[55]' is connected directly to output port 'io_axi_w_data_o[55]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[54]' is connected directly to output port 'io_axi_w_data_o[54]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[53]' is connected directly to output port 'io_axi_w_data_o[53]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[52]' is connected directly to output port 'io_axi_w_data_o[52]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[51]' is connected directly to output port 'io_axi_w_data_o[51]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[50]' is connected directly to output port 'io_axi_w_data_o[50]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[49]' is connected directly to output port 'io_axi_w_data_o[49]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[48]' is connected directly to output port 'io_axi_w_data_o[48]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[47]' is connected directly to output port 'io_axi_w_data_o[47]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[46]' is connected directly to output port 'io_axi_w_data_o[46]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[45]' is connected directly to output port 'io_axi_w_data_o[45]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[44]' is connected directly to output port 'io_axi_w_data_o[44]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[43]' is connected directly to output port 'io_axi_w_data_o[43]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[42]' is connected directly to output port 'io_axi_w_data_o[42]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[41]' is connected directly to output port 'io_axi_w_data_o[41]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[40]' is connected directly to output port 'io_axi_w_data_o[40]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[39]' is connected directly to output port 'io_axi_w_data_o[39]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[38]' is connected directly to output port 'io_axi_w_data_o[38]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[37]' is connected directly to output port 'io_axi_w_data_o[37]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[36]' is connected directly to output port 'io_axi_w_data_o[36]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[35]' is connected directly to output port 'io_axi_w_data_o[35]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[34]' is connected directly to output port 'io_axi_w_data_o[34]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[33]' is connected directly to output port 'io_axi_w_data_o[33]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[32]' is connected directly to output port 'io_axi_w_data_o[32]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[31]' is connected directly to output port 'io_axi_w_data_o[31]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[30]' is connected directly to output port 'io_axi_w_data_o[30]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[29]' is connected directly to output port 'io_axi_w_data_o[29]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[28]' is connected directly to output port 'io_axi_w_data_o[28]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[27]' is connected directly to output port 'io_axi_w_data_o[27]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[26]' is connected directly to output port 'io_axi_w_data_o[26]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[25]' is connected directly to output port 'io_axi_w_data_o[25]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[24]' is connected directly to output port 'io_axi_w_data_o[24]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[23]' is connected directly to output port 'io_axi_w_data_o[23]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[22]' is connected directly to output port 'io_axi_w_data_o[22]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[21]' is connected directly to output port 'io_axi_w_data_o[21]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[20]' is connected directly to output port 'io_axi_w_data_o[20]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[19]' is connected directly to output port 'io_axi_w_data_o[19]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[18]' is connected directly to output port 'io_axi_w_data_o[18]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[17]' is connected directly to output port 'io_axi_w_data_o[17]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[16]' is connected directly to output port 'io_axi_w_data_o[16]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[15]' is connected directly to output port 'io_axi_w_data_o[15]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[14]' is connected directly to output port 'io_axi_w_data_o[14]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[13]' is connected directly to output port 'io_axi_w_data_o[13]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[12]' is connected directly to output port 'io_axi_w_data_o[12]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[11]' is connected directly to output port 'io_axi_w_data_o[11]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[10]' is connected directly to output port 'io_axi_w_data_o[10]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[9]' is connected directly to output port 'io_axi_w_data_o[9]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[8]' is connected directly to output port 'io_axi_w_data_o[8]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[7]' is connected directly to output port 'io_axi_w_data_o[7]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[6]' is connected directly to output port 'io_axi_w_data_o[6]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[5]' is connected directly to output port 'io_axi_w_data_o[5]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[4]' is connected directly to output port 'io_axi_w_data_o[4]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[3]' is connected directly to output port 'io_axi_w_data_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[2]' is connected directly to output port 'io_axi_w_data_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[1]' is connected directly to output port 'io_axi_w_data_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[0]' is connected directly to output port 'io_axi_w_data_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[31]' is connected directly to output port 'io_axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[31]' is connected directly to output port 'io_axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[30]' is connected directly to output port 'io_axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[30]' is connected directly to output port 'io_axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[29]' is connected directly to output port 'io_axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[29]' is connected directly to output port 'io_axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[28]' is connected directly to output port 'io_axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[28]' is connected directly to output port 'io_axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[27]' is connected directly to output port 'io_axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[27]' is connected directly to output port 'io_axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[26]' is connected directly to output port 'io_axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[26]' is connected directly to output port 'io_axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[25]' is connected directly to output port 'io_axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[25]' is connected directly to output port 'io_axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[24]' is connected directly to output port 'io_axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[24]' is connected directly to output port 'io_axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[23]' is connected directly to output port 'io_axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[23]' is connected directly to output port 'io_axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[22]' is connected directly to output port 'io_axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[22]' is connected directly to output port 'io_axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[21]' is connected directly to output port 'io_axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[21]' is connected directly to output port 'io_axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[20]' is connected directly to output port 'io_axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[20]' is connected directly to output port 'io_axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[19]' is connected directly to output port 'io_axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[19]' is connected directly to output port 'io_axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[18]' is connected directly to output port 'io_axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[18]' is connected directly to output port 'io_axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[17]' is connected directly to output port 'io_axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[17]' is connected directly to output port 'io_axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[16]' is connected directly to output port 'io_axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[16]' is connected directly to output port 'io_axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[15]' is connected directly to output port 'io_axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[15]' is connected directly to output port 'io_axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[14]' is connected directly to output port 'io_axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[14]' is connected directly to output port 'io_axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[13]' is connected directly to output port 'io_axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[13]' is connected directly to output port 'io_axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[12]' is connected directly to output port 'io_axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[12]' is connected directly to output port 'io_axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[11]' is connected directly to output port 'io_axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[11]' is connected directly to output port 'io_axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[10]' is connected directly to output port 'io_axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[10]' is connected directly to output port 'io_axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[9]' is connected directly to output port 'io_axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[9]' is connected directly to output port 'io_axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[8]' is connected directly to output port 'io_axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[8]' is connected directly to output port 'io_axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[7]' is connected directly to output port 'io_axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[7]' is connected directly to output port 'io_axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[6]' is connected directly to output port 'io_axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[6]' is connected directly to output port 'io_axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[5]' is connected directly to output port 'io_axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[5]' is connected directly to output port 'io_axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[4]' is connected directly to output port 'io_axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[4]' is connected directly to output port 'io_axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[3]' is connected directly to output port 'io_axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[3]' is connected directly to output port 'io_axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[2]' is connected directly to output port 'io_axi_ar_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[2]' is connected directly to output port 'io_axi_aw_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[1]' is connected directly to output port 'io_axi_ar_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[1]' is connected directly to output port 'io_axi_aw_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[0]' is connected directly to output port 'io_axi_ar_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[0]' is connected directly to output port 'io_axi_aw_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_size_i[1]' is connected directly to output port 'io_axi_ar_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_size_i[1]' is connected directly to output port 'io_axi_aw_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_size_i[0]' is connected directly to output port 'io_axi_ar_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_size_i[0]' is connected directly to output port 'io_axi_aw_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[7]' is connected directly to output port 'io_axi_w_strb_o[7]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[6]' is connected directly to output port 'io_axi_w_strb_o[6]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[5]' is connected directly to output port 'io_axi_w_strb_o[5]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[4]' is connected directly to output port 'io_axi_w_strb_o[4]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[3]' is connected directly to output port 'io_axi_w_strb_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[2]' is connected directly to output port 'io_axi_w_strb_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[1]' is connected directly to output port 'io_axi_w_strb_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[0]' is connected directly to output port 'io_axi_w_strb_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[3]' is connected directly to output port 'io_axi_ar_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[3]' is connected directly to output port 'io_axi_aw_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[2]' is connected directly to output port 'io_axi_ar_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[2]' is connected directly to output port 'io_axi_aw_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[1]' is connected directly to output port 'io_axi_ar_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[1]' is connected directly to output port 'io_axi_aw_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[0]' is connected directly to output port 'io_axi_ar_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[0]' is connected directly to output port 'io_axi_aw_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[63]' is connected directly to output port 'io_id_to_ex_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[62]' is connected directly to output port 'io_id_to_ex_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[61]' is connected directly to output port 'io_id_to_ex_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[60]' is connected directly to output port 'io_id_to_ex_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[59]' is connected directly to output port 'io_id_to_ex_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[58]' is connected directly to output port 'io_id_to_ex_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[57]' is connected directly to output port 'io_id_to_ex_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[56]' is connected directly to output port 'io_id_to_ex_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[55]' is connected directly to output port 'io_id_to_ex_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[54]' is connected directly to output port 'io_id_to_ex_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[53]' is connected directly to output port 'io_id_to_ex_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[52]' is connected directly to output port 'io_id_to_ex_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[51]' is connected directly to output port 'io_id_to_ex_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[50]' is connected directly to output port 'io_id_to_ex_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[49]' is connected directly to output port 'io_id_to_ex_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[48]' is connected directly to output port 'io_id_to_ex_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[47]' is connected directly to output port 'io_id_to_ex_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[46]' is connected directly to output port 'io_id_to_ex_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[45]' is connected directly to output port 'io_id_to_ex_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[44]' is connected directly to output port 'io_id_to_ex_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[43]' is connected directly to output port 'io_id_to_ex_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[42]' is connected directly to output port 'io_id_to_ex_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[41]' is connected directly to output port 'io_id_to_ex_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[40]' is connected directly to output port 'io_id_to_ex_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[39]' is connected directly to output port 'io_id_to_ex_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[38]' is connected directly to output port 'io_id_to_ex_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[37]' is connected directly to output port 'io_id_to_ex_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[36]' is connected directly to output port 'io_id_to_ex_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[35]' is connected directly to output port 'io_id_to_ex_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[34]' is connected directly to output port 'io_id_to_ex_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[33]' is connected directly to output port 'io_id_to_ex_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[32]' is connected directly to output port 'io_id_to_ex_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[31]' is connected directly to output port 'io_id_to_ex_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[30]' is connected directly to output port 'io_id_to_ex_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[29]' is connected directly to output port 'io_id_to_ex_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[28]' is connected directly to output port 'io_id_to_ex_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[27]' is connected directly to output port 'io_id_to_ex_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[26]' is connected directly to output port 'io_id_to_ex_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[25]' is connected directly to output port 'io_id_to_ex_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[24]' is connected directly to output port 'io_id_to_ex_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[23]' is connected directly to output port 'io_id_to_ex_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[22]' is connected directly to output port 'io_id_to_ex_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[21]' is connected directly to output port 'io_id_to_ex_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[20]' is connected directly to output port 'io_id_to_ex_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[19]' is connected directly to output port 'io_id_to_ex_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[18]' is connected directly to output port 'io_id_to_ex_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[17]' is connected directly to output port 'io_id_to_ex_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[16]' is connected directly to output port 'io_id_to_ex_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[15]' is connected directly to output port 'io_id_to_ex_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[14]' is connected directly to output port 'io_id_to_ex_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[13]' is connected directly to output port 'io_id_to_ex_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[12]' is connected directly to output port 'io_id_to_ex_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[11]' is connected directly to output port 'io_id_to_ex_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[10]' is connected directly to output port 'io_id_to_ex_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[9]' is connected directly to output port 'io_id_to_ex_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[8]' is connected directly to output port 'io_id_to_ex_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[7]' is connected directly to output port 'io_id_to_ex_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[6]' is connected directly to output port 'io_id_to_ex_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[5]' is connected directly to output port 'io_id_to_ex_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[4]' is connected directly to output port 'io_id_to_ex_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[3]' is connected directly to output port 'io_id_to_ex_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[2]' is connected directly to output port 'io_id_to_ex_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[1]' is connected directly to output port 'io_id_to_ex_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[0]' is connected directly to output port 'io_id_to_ex_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[24]' is connected directly to output port 'io_rs2_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[23]' is connected directly to output port 'io_rs2_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[22]' is connected directly to output port 'io_rs2_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[21]' is connected directly to output port 'io_rs2_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[20]' is connected directly to output port 'io_rs2_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_csr_to_id_csr_jump' is connected directly to output port 'io_intr_flush'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_es_valid' is connected directly to output port 'io_es_to_ls_valid'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[7]' is connected directly to output port 'io_ex_to_lsu_lsuop[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[6]' is connected directly to output port 'io_ex_to_lsu_lsuop[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[5]' is connected directly to output port 'io_ex_to_lsu_lsuop[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[4]' is connected directly to output port 'io_ex_to_lsu_lsuop[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[3]' is connected directly to output port 'io_ex_to_lsu_lsuop[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[2]' is connected directly to output port 'io_ex_to_lsu_lsuop[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[1]' is connected directly to output port 'io_ex_to_lsu_lsuop[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[0]' is connected directly to output port 'io_ex_to_lsu_lsuop[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[11]' is connected directly to output port 'io_ex_to_lsu_rv64op[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[10]' is connected directly to output port 'io_ex_to_lsu_rv64op[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[9]' is connected directly to output port 'io_ex_to_lsu_rv64op[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[8]' is connected directly to output port 'io_ex_to_lsu_rv64op[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[7]' is connected directly to output port 'io_ex_to_lsu_rv64op[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[6]' is connected directly to output port 'io_ex_to_lsu_rv64op[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[5]' is connected directly to output port 'io_ex_to_lsu_rv64op[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[4]' is connected directly to output port 'io_ex_to_lsu_rv64op[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[3]' is connected directly to output port 'io_ex_to_lsu_rv64op[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[2]' is connected directly to output port 'io_ex_to_lsu_rv64op[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[1]' is connected directly to output port 'io_ex_to_lsu_rv64op[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[0]' is connected directly to output port 'io_ex_to_lsu_rv64op[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[63]' is connected directly to output port 'io_ex_to_lsu_src1[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[62]' is connected directly to output port 'io_ex_to_lsu_src1[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[61]' is connected directly to output port 'io_ex_to_lsu_src1[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[60]' is connected directly to output port 'io_ex_to_lsu_src1[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[59]' is connected directly to output port 'io_ex_to_lsu_src1[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[58]' is connected directly to output port 'io_ex_to_lsu_src1[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[57]' is connected directly to output port 'io_ex_to_lsu_src1[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[56]' is connected directly to output port 'io_ex_to_lsu_src1[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[55]' is connected directly to output port 'io_ex_to_lsu_src1[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[54]' is connected directly to output port 'io_ex_to_lsu_src1[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[53]' is connected directly to output port 'io_ex_to_lsu_src1[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[52]' is connected directly to output port 'io_ex_to_lsu_src1[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[51]' is connected directly to output port 'io_ex_to_lsu_src1[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[50]' is connected directly to output port 'io_ex_to_lsu_src1[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[49]' is connected directly to output port 'io_ex_to_lsu_src1[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[48]' is connected directly to output port 'io_ex_to_lsu_src1[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[47]' is connected directly to output port 'io_ex_to_lsu_src1[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[46]' is connected directly to output port 'io_ex_to_lsu_src1[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[45]' is connected directly to output port 'io_ex_to_lsu_src1[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[44]' is connected directly to output port 'io_ex_to_lsu_src1[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[43]' is connected directly to output port 'io_ex_to_lsu_src1[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[42]' is connected directly to output port 'io_ex_to_lsu_src1[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[41]' is connected directly to output port 'io_ex_to_lsu_src1[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[40]' is connected directly to output port 'io_ex_to_lsu_src1[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[39]' is connected directly to output port 'io_ex_to_lsu_src1[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[38]' is connected directly to output port 'io_ex_to_lsu_src1[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[37]' is connected directly to output port 'io_ex_to_lsu_src1[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[36]' is connected directly to output port 'io_ex_to_lsu_src1[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[35]' is connected directly to output port 'io_ex_to_lsu_src1[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[34]' is connected directly to output port 'io_ex_to_lsu_src1[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[33]' is connected directly to output port 'io_ex_to_lsu_src1[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[32]' is connected directly to output port 'io_ex_to_lsu_src1[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[31]' is connected directly to output port 'io_ex_to_lsu_src1[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[30]' is connected directly to output port 'io_ex_to_lsu_src1[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[29]' is connected directly to output port 'io_ex_to_lsu_src1[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[28]' is connected directly to output port 'io_ex_to_lsu_src1[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[27]' is connected directly to output port 'io_ex_to_lsu_src1[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[26]' is connected directly to output port 'io_ex_to_lsu_src1[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[25]' is connected directly to output port 'io_ex_to_lsu_src1[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[24]' is connected directly to output port 'io_ex_to_lsu_src1[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[23]' is connected directly to output port 'io_ex_to_lsu_src1[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[22]' is connected directly to output port 'io_ex_to_lsu_src1[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[21]' is connected directly to output port 'io_ex_to_lsu_src1[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[20]' is connected directly to output port 'io_ex_to_lsu_src1[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[19]' is connected directly to output port 'io_ex_to_lsu_src1[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[18]' is connected directly to output port 'io_ex_to_lsu_src1[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[17]' is connected directly to output port 'io_ex_to_lsu_src1[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[16]' is connected directly to output port 'io_ex_to_lsu_src1[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[15]' is connected directly to output port 'io_ex_to_lsu_src1[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[14]' is connected directly to output port 'io_ex_to_lsu_src1[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[13]' is connected directly to output port 'io_ex_to_lsu_src1[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[12]' is connected directly to output port 'io_ex_to_lsu_src1[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[11]' is connected directly to output port 'io_ex_to_lsu_src1[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[10]' is connected directly to output port 'io_ex_to_lsu_src1[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[9]' is connected directly to output port 'io_ex_to_lsu_src1[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[8]' is connected directly to output port 'io_ex_to_lsu_src1[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[7]' is connected directly to output port 'io_ex_to_lsu_src1[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[6]' is connected directly to output port 'io_ex_to_lsu_src1[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[5]' is connected directly to output port 'io_ex_to_lsu_src1[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[4]' is connected directly to output port 'io_ex_to_lsu_src1[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[3]' is connected directly to output port 'io_ex_to_lsu_src1[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[2]' is connected directly to output port 'io_ex_to_lsu_src1[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[1]' is connected directly to output port 'io_ex_to_lsu_src1[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[0]' is connected directly to output port 'io_ex_to_lsu_src1[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[63]' is connected directly to output port 'io_ex_to_lsu_src2[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[62]' is connected directly to output port 'io_ex_to_lsu_src2[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[61]' is connected directly to output port 'io_ex_to_lsu_src2[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[60]' is connected directly to output port 'io_ex_to_lsu_src2[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[59]' is connected directly to output port 'io_ex_to_lsu_src2[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[58]' is connected directly to output port 'io_ex_to_lsu_src2[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[57]' is connected directly to output port 'io_ex_to_lsu_src2[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[56]' is connected directly to output port 'io_ex_to_lsu_src2[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[55]' is connected directly to output port 'io_ex_to_lsu_src2[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[54]' is connected directly to output port 'io_ex_to_lsu_src2[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[53]' is connected directly to output port 'io_ex_to_lsu_src2[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[52]' is connected directly to output port 'io_ex_to_lsu_src2[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[51]' is connected directly to output port 'io_ex_to_lsu_src2[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[50]' is connected directly to output port 'io_ex_to_lsu_src2[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[49]' is connected directly to output port 'io_ex_to_lsu_src2[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[48]' is connected directly to output port 'io_ex_to_lsu_src2[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[47]' is connected directly to output port 'io_ex_to_lsu_src2[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[46]' is connected directly to output port 'io_ex_to_lsu_src2[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[45]' is connected directly to output port 'io_ex_to_lsu_src2[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[44]' is connected directly to output port 'io_ex_to_lsu_src2[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[43]' is connected directly to output port 'io_ex_to_lsu_src2[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[42]' is connected directly to output port 'io_ex_to_lsu_src2[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[41]' is connected directly to output port 'io_ex_to_lsu_src2[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[40]' is connected directly to output port 'io_ex_to_lsu_src2[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[39]' is connected directly to output port 'io_ex_to_lsu_src2[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[38]' is connected directly to output port 'io_ex_to_lsu_src2[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[37]' is connected directly to output port 'io_ex_to_lsu_src2[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[36]' is connected directly to output port 'io_ex_to_lsu_src2[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[35]' is connected directly to output port 'io_ex_to_lsu_src2[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[34]' is connected directly to output port 'io_ex_to_lsu_src2[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[33]' is connected directly to output port 'io_ex_to_lsu_src2[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[32]' is connected directly to output port 'io_ex_to_lsu_src2[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[31]' is connected directly to output port 'io_ex_to_lsu_src2[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[30]' is connected directly to output port 'io_ex_to_lsu_src2[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[29]' is connected directly to output port 'io_ex_to_lsu_src2[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[28]' is connected directly to output port 'io_ex_to_lsu_src2[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[27]' is connected directly to output port 'io_ex_to_lsu_src2[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[26]' is connected directly to output port 'io_ex_to_lsu_src2[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[25]' is connected directly to output port 'io_ex_to_lsu_src2[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[24]' is connected directly to output port 'io_ex_to_lsu_src2[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[23]' is connected directly to output port 'io_ex_to_lsu_src2[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[22]' is connected directly to output port 'io_ex_to_lsu_src2[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[21]' is connected directly to output port 'io_ex_to_lsu_src2[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[20]' is connected directly to output port 'io_ex_to_lsu_src2[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[19]' is connected directly to output port 'io_ex_to_lsu_src2[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[18]' is connected directly to output port 'io_ex_to_lsu_src2[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[17]' is connected directly to output port 'io_ex_to_lsu_src2[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[16]' is connected directly to output port 'io_ex_to_lsu_src2[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[15]' is connected directly to output port 'io_ex_to_lsu_src2[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[14]' is connected directly to output port 'io_ex_to_lsu_src2[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[13]' is connected directly to output port 'io_ex_to_lsu_src2[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[12]' is connected directly to output port 'io_ex_to_lsu_src2[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[11]' is connected directly to output port 'io_ex_to_lsu_src2[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[10]' is connected directly to output port 'io_ex_to_lsu_src2[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[9]' is connected directly to output port 'io_ex_to_lsu_src2[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[8]' is connected directly to output port 'io_ex_to_lsu_src2[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[7]' is connected directly to output port 'io_ex_to_lsu_src2[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[6]' is connected directly to output port 'io_ex_to_lsu_src2[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[5]' is connected directly to output port 'io_ex_to_lsu_src2[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[4]' is connected directly to output port 'io_ex_to_lsu_src2[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[3]' is connected directly to output port 'io_ex_to_lsu_src2[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[2]' is connected directly to output port 'io_ex_to_lsu_src2[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[1]' is connected directly to output port 'io_ex_to_lsu_src2[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[0]' is connected directly to output port 'io_ex_to_lsu_src2[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[63]' is connected directly to output port 'io_ex_to_lsu_imm[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[62]' is connected directly to output port 'io_ex_to_lsu_imm[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[61]' is connected directly to output port 'io_ex_to_lsu_imm[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[60]' is connected directly to output port 'io_ex_to_lsu_imm[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[59]' is connected directly to output port 'io_ex_to_lsu_imm[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[58]' is connected directly to output port 'io_ex_to_lsu_imm[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[57]' is connected directly to output port 'io_ex_to_lsu_imm[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[56]' is connected directly to output port 'io_ex_to_lsu_imm[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[55]' is connected directly to output port 'io_ex_to_lsu_imm[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[54]' is connected directly to output port 'io_ex_to_lsu_imm[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[53]' is connected directly to output port 'io_ex_to_lsu_imm[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[52]' is connected directly to output port 'io_ex_to_lsu_imm[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[51]' is connected directly to output port 'io_ex_to_lsu_imm[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[50]' is connected directly to output port 'io_ex_to_lsu_imm[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[49]' is connected directly to output port 'io_ex_to_lsu_imm[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[48]' is connected directly to output port 'io_ex_to_lsu_imm[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[47]' is connected directly to output port 'io_ex_to_lsu_imm[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[46]' is connected directly to output port 'io_ex_to_lsu_imm[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[45]' is connected directly to output port 'io_ex_to_lsu_imm[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[44]' is connected directly to output port 'io_ex_to_lsu_imm[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[43]' is connected directly to output port 'io_ex_to_lsu_imm[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[42]' is connected directly to output port 'io_ex_to_lsu_imm[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[41]' is connected directly to output port 'io_ex_to_lsu_imm[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[40]' is connected directly to output port 'io_ex_to_lsu_imm[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[39]' is connected directly to output port 'io_ex_to_lsu_imm[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[38]' is connected directly to output port 'io_ex_to_lsu_imm[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[37]' is connected directly to output port 'io_ex_to_lsu_imm[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[36]' is connected directly to output port 'io_ex_to_lsu_imm[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[35]' is connected directly to output port 'io_ex_to_lsu_imm[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[34]' is connected directly to output port 'io_ex_to_lsu_imm[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[33]' is connected directly to output port 'io_ex_to_lsu_imm[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[32]' is connected directly to output port 'io_ex_to_lsu_imm[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[31]' is connected directly to output port 'io_ex_to_lsu_imm[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[30]' is connected directly to output port 'io_ex_to_lsu_imm[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[29]' is connected directly to output port 'io_ex_to_lsu_imm[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[28]' is connected directly to output port 'io_ex_to_lsu_imm[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[27]' is connected directly to output port 'io_ex_to_lsu_imm[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[26]' is connected directly to output port 'io_ex_to_lsu_imm[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[25]' is connected directly to output port 'io_ex_to_lsu_imm[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[24]' is connected directly to output port 'io_ex_to_lsu_imm[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[23]' is connected directly to output port 'io_ex_to_lsu_imm[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[22]' is connected directly to output port 'io_ex_to_lsu_imm[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[21]' is connected directly to output port 'io_ex_to_lsu_imm[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[20]' is connected directly to output port 'io_ex_to_lsu_imm[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[19]' is connected directly to output port 'io_ex_to_lsu_imm[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[18]' is connected directly to output port 'io_ex_to_lsu_imm[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[17]' is connected directly to output port 'io_ex_to_lsu_imm[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[16]' is connected directly to output port 'io_ex_to_lsu_imm[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[15]' is connected directly to output port 'io_ex_to_lsu_imm[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[14]' is connected directly to output port 'io_ex_to_lsu_imm[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[13]' is connected directly to output port 'io_ex_to_lsu_imm[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[12]' is connected directly to output port 'io_ex_to_lsu_imm[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[11]' is connected directly to output port 'io_ex_to_lsu_imm[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[10]' is connected directly to output port 'io_ex_to_lsu_imm[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[9]' is connected directly to output port 'io_ex_to_lsu_imm[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[8]' is connected directly to output port 'io_ex_to_lsu_imm[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[7]' is connected directly to output port 'io_ex_to_lsu_imm[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[6]' is connected directly to output port 'io_ex_to_lsu_imm[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[5]' is connected directly to output port 'io_ex_to_lsu_imm[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[4]' is connected directly to output port 'io_ex_to_lsu_imm[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[3]' is connected directly to output port 'io_ex_to_lsu_imm[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[2]' is connected directly to output port 'io_ex_to_lsu_imm[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[1]' is connected directly to output port 'io_ex_to_lsu_imm[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[0]' is connected directly to output port 'io_ex_to_lsu_imm[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[4]' is connected directly to output port 'io_ex_fwd_dst[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[4]' is connected directly to output port 'io_ex_to_lsu_dest[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[3]' is connected directly to output port 'io_ex_fwd_dst[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[3]' is connected directly to output port 'io_ex_to_lsu_dest[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[2]' is connected directly to output port 'io_ex_fwd_dst[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[2]' is connected directly to output port 'io_ex_to_lsu_dest[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[1]' is connected directly to output port 'io_ex_fwd_dst[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[1]' is connected directly to output port 'io_ex_to_lsu_dest[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[0]' is connected directly to output port 'io_ex_fwd_dst[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[0]' is connected directly to output port 'io_ex_to_lsu_dest[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rf_w' is connected directly to output port 'io_ex_to_lsu_rf_w'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_load' is connected directly to output port 'io_ex_to_lsu_load'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_save' is connected directly to output port 'io_ex_to_lsu_save'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[63]' is connected directly to output port 'io_ex_to_lsu_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[62]' is connected directly to output port 'io_ex_to_lsu_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[61]' is connected directly to output port 'io_ex_to_lsu_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[60]' is connected directly to output port 'io_ex_to_lsu_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[59]' is connected directly to output port 'io_ex_to_lsu_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[58]' is connected directly to output port 'io_ex_to_lsu_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[57]' is connected directly to output port 'io_ex_to_lsu_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[56]' is connected directly to output port 'io_ex_to_lsu_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[55]' is connected directly to output port 'io_ex_to_lsu_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[54]' is connected directly to output port 'io_ex_to_lsu_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[53]' is connected directly to output port 'io_ex_to_lsu_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[52]' is connected directly to output port 'io_ex_to_lsu_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[51]' is connected directly to output port 'io_ex_to_lsu_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[50]' is connected directly to output port 'io_ex_to_lsu_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[49]' is connected directly to output port 'io_ex_to_lsu_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[48]' is connected directly to output port 'io_ex_to_lsu_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[47]' is connected directly to output port 'io_ex_to_lsu_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[46]' is connected directly to output port 'io_ex_to_lsu_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[45]' is connected directly to output port 'io_ex_to_lsu_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[44]' is connected directly to output port 'io_ex_to_lsu_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[43]' is connected directly to output port 'io_ex_to_lsu_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[42]' is connected directly to output port 'io_ex_to_lsu_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[41]' is connected directly to output port 'io_ex_to_lsu_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[40]' is connected directly to output port 'io_ex_to_lsu_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[39]' is connected directly to output port 'io_ex_to_lsu_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[38]' is connected directly to output port 'io_ex_to_lsu_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[37]' is connected directly to output port 'io_ex_to_lsu_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[36]' is connected directly to output port 'io_ex_to_lsu_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[35]' is connected directly to output port 'io_ex_to_lsu_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[34]' is connected directly to output port 'io_ex_to_lsu_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[33]' is connected directly to output port 'io_ex_to_lsu_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[32]' is connected directly to output port 'io_ex_to_lsu_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[31]' is connected directly to output port 'io_ex_to_lsu_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[30]' is connected directly to output port 'io_ex_to_lsu_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[29]' is connected directly to output port 'io_ex_to_lsu_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[28]' is connected directly to output port 'io_ex_to_lsu_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[27]' is connected directly to output port 'io_ex_to_lsu_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[26]' is connected directly to output port 'io_ex_to_lsu_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[25]' is connected directly to output port 'io_ex_to_lsu_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[24]' is connected directly to output port 'io_ex_to_lsu_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[23]' is connected directly to output port 'io_ex_to_lsu_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[22]' is connected directly to output port 'io_ex_to_lsu_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[21]' is connected directly to output port 'io_ex_to_lsu_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[20]' is connected directly to output port 'io_ex_to_lsu_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[19]' is connected directly to output port 'io_ex_to_lsu_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[18]' is connected directly to output port 'io_ex_to_lsu_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[17]' is connected directly to output port 'io_ex_to_lsu_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[16]' is connected directly to output port 'io_ex_to_lsu_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[15]' is connected directly to output port 'io_ex_to_lsu_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[14]' is connected directly to output port 'io_ex_to_lsu_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[13]' is connected directly to output port 'io_ex_to_lsu_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[12]' is connected directly to output port 'io_ex_to_lsu_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[11]' is connected directly to output port 'io_ex_to_lsu_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[10]' is connected directly to output port 'io_ex_to_lsu_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[9]' is connected directly to output port 'io_ex_to_lsu_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[8]' is connected directly to output port 'io_ex_to_lsu_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[7]' is connected directly to output port 'io_ex_to_lsu_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[6]' is connected directly to output port 'io_ex_to_lsu_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[5]' is connected directly to output port 'io_ex_to_lsu_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[4]' is connected directly to output port 'io_ex_to_lsu_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[3]' is connected directly to output port 'io_ex_to_lsu_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[2]' is connected directly to output port 'io_ex_to_lsu_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[1]' is connected directly to output port 'io_ex_to_lsu_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[0]' is connected directly to output port 'io_ex_to_lsu_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_is_csr' is connected directly to output port 'io_ex_to_lsu_is_csr'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[7]' is connected directly to output port 'io_ex_to_lsu_csrop[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[6]' is connected directly to output port 'io_ex_to_lsu_csrop[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[5]' is connected directly to output port 'io_ex_to_lsu_csrop[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[4]' is connected directly to output port 'io_ex_to_lsu_csrop[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[3]' is connected directly to output port 'io_ex_to_lsu_csrop[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[2]' is connected directly to output port 'io_ex_to_lsu_csrop[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[1]' is connected directly to output port 'io_ex_to_lsu_csrop[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[0]' is connected directly to output port 'io_ex_to_lsu_csrop[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[11]' is connected directly to output port 'io_ex_to_lsu_csr_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[10]' is connected directly to output port 'io_ex_to_lsu_csr_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[9]' is connected directly to output port 'io_ex_to_lsu_csr_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[8]' is connected directly to output port 'io_ex_to_lsu_csr_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[7]' is connected directly to output port 'io_ex_to_lsu_csr_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[6]' is connected directly to output port 'io_ex_to_lsu_csr_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[5]' is connected directly to output port 'io_ex_to_lsu_csr_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[4]' is connected directly to output port 'io_ex_to_lsu_csr_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[3]' is connected directly to output port 'io_ex_to_lsu_csr_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[2]' is connected directly to output port 'io_ex_to_lsu_csr_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[1]' is connected directly to output port 'io_ex_to_lsu_csr_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[0]' is connected directly to output port 'io_ex_to_lsu_csr_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[63]' is connected directly to output port 'io_ex_to_lsu_csr_src[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[62]' is connected directly to output port 'io_ex_to_lsu_csr_src[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[61]' is connected directly to output port 'io_ex_to_lsu_csr_src[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[60]' is connected directly to output port 'io_ex_to_lsu_csr_src[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[59]' is connected directly to output port 'io_ex_to_lsu_csr_src[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[58]' is connected directly to output port 'io_ex_to_lsu_csr_src[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[57]' is connected directly to output port 'io_ex_to_lsu_csr_src[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[56]' is connected directly to output port 'io_ex_to_lsu_csr_src[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[55]' is connected directly to output port 'io_ex_to_lsu_csr_src[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[54]' is connected directly to output port 'io_ex_to_lsu_csr_src[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[53]' is connected directly to output port 'io_ex_to_lsu_csr_src[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[52]' is connected directly to output port 'io_ex_to_lsu_csr_src[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[51]' is connected directly to output port 'io_ex_to_lsu_csr_src[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[50]' is connected directly to output port 'io_ex_to_lsu_csr_src[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[49]' is connected directly to output port 'io_ex_to_lsu_csr_src[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[48]' is connected directly to output port 'io_ex_to_lsu_csr_src[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[47]' is connected directly to output port 'io_ex_to_lsu_csr_src[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[46]' is connected directly to output port 'io_ex_to_lsu_csr_src[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[45]' is connected directly to output port 'io_ex_to_lsu_csr_src[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[44]' is connected directly to output port 'io_ex_to_lsu_csr_src[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[43]' is connected directly to output port 'io_ex_to_lsu_csr_src[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[42]' is connected directly to output port 'io_ex_to_lsu_csr_src[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[41]' is connected directly to output port 'io_ex_to_lsu_csr_src[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[40]' is connected directly to output port 'io_ex_to_lsu_csr_src[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[39]' is connected directly to output port 'io_ex_to_lsu_csr_src[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[38]' is connected directly to output port 'io_ex_to_lsu_csr_src[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[37]' is connected directly to output port 'io_ex_to_lsu_csr_src[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[36]' is connected directly to output port 'io_ex_to_lsu_csr_src[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[35]' is connected directly to output port 'io_ex_to_lsu_csr_src[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[34]' is connected directly to output port 'io_ex_to_lsu_csr_src[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[33]' is connected directly to output port 'io_ex_to_lsu_csr_src[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[32]' is connected directly to output port 'io_ex_to_lsu_csr_src[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[31]' is connected directly to output port 'io_ex_to_lsu_csr_src[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[30]' is connected directly to output port 'io_ex_to_lsu_csr_src[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[29]' is connected directly to output port 'io_ex_to_lsu_csr_src[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[28]' is connected directly to output port 'io_ex_to_lsu_csr_src[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[27]' is connected directly to output port 'io_ex_to_lsu_csr_src[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[26]' is connected directly to output port 'io_ex_to_lsu_csr_src[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[25]' is connected directly to output port 'io_ex_to_lsu_csr_src[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[24]' is connected directly to output port 'io_ex_to_lsu_csr_src[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[23]' is connected directly to output port 'io_ex_to_lsu_csr_src[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[22]' is connected directly to output port 'io_ex_to_lsu_csr_src[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[21]' is connected directly to output port 'io_ex_to_lsu_csr_src[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[20]' is connected directly to output port 'io_ex_to_lsu_csr_src[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[19]' is connected directly to output port 'io_ex_to_lsu_csr_src[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[18]' is connected directly to output port 'io_ex_to_lsu_csr_src[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[17]' is connected directly to output port 'io_ex_to_lsu_csr_src[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[16]' is connected directly to output port 'io_ex_to_lsu_csr_src[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[15]' is connected directly to output port 'io_ex_to_lsu_csr_src[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[14]' is connected directly to output port 'io_ex_to_lsu_csr_src[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[13]' is connected directly to output port 'io_ex_to_lsu_csr_src[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[12]' is connected directly to output port 'io_ex_to_lsu_csr_src[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[11]' is connected directly to output port 'io_ex_to_lsu_csr_src[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[10]' is connected directly to output port 'io_ex_to_lsu_csr_src[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[9]' is connected directly to output port 'io_ex_to_lsu_csr_src[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[8]' is connected directly to output port 'io_ex_to_lsu_csr_src[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[7]' is connected directly to output port 'io_ex_to_lsu_csr_src[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[6]' is connected directly to output port 'io_ex_to_lsu_csr_src[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[5]' is connected directly to output port 'io_ex_to_lsu_csr_src[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[4]' is connected directly to output port 'io_ex_to_lsu_csr_src[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[3]' is connected directly to output port 'io_ex_to_lsu_csr_src[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[2]' is connected directly to output port 'io_ex_to_lsu_csr_src[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[1]' is connected directly to output port 'io_ex_to_lsu_csr_src[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[0]' is connected directly to output port 'io_ex_to_lsu_csr_src[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_is_zero' is connected directly to output port 'io_ex_to_lsu_is_zero'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[63]' is connected directly to output port 'io_lsu_to_csr_wdata[63]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[62]' is connected directly to output port 'io_lsu_to_csr_wdata[62]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[61]' is connected directly to output port 'io_lsu_to_csr_wdata[61]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[60]' is connected directly to output port 'io_lsu_to_csr_wdata[60]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[59]' is connected directly to output port 'io_lsu_to_csr_wdata[59]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[58]' is connected directly to output port 'io_lsu_to_csr_wdata[58]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[57]' is connected directly to output port 'io_lsu_to_csr_wdata[57]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[56]' is connected directly to output port 'io_lsu_to_csr_wdata[56]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[55]' is connected directly to output port 'io_lsu_to_csr_wdata[55]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[54]' is connected directly to output port 'io_lsu_to_csr_wdata[54]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[53]' is connected directly to output port 'io_lsu_to_csr_wdata[53]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[52]' is connected directly to output port 'io_lsu_to_csr_wdata[52]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[51]' is connected directly to output port 'io_lsu_to_csr_wdata[51]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[50]' is connected directly to output port 'io_lsu_to_csr_wdata[50]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[49]' is connected directly to output port 'io_lsu_to_csr_wdata[49]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[48]' is connected directly to output port 'io_lsu_to_csr_wdata[48]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[47]' is connected directly to output port 'io_lsu_to_csr_wdata[47]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[46]' is connected directly to output port 'io_lsu_to_csr_wdata[46]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[45]' is connected directly to output port 'io_lsu_to_csr_wdata[45]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[44]' is connected directly to output port 'io_lsu_to_csr_wdata[44]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[43]' is connected directly to output port 'io_lsu_to_csr_wdata[43]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[42]' is connected directly to output port 'io_lsu_to_csr_wdata[42]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[41]' is connected directly to output port 'io_lsu_to_csr_wdata[41]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[40]' is connected directly to output port 'io_lsu_to_csr_wdata[40]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[39]' is connected directly to output port 'io_lsu_to_csr_wdata[39]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[38]' is connected directly to output port 'io_lsu_to_csr_wdata[38]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[37]' is connected directly to output port 'io_lsu_to_csr_wdata[37]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[36]' is connected directly to output port 'io_lsu_to_csr_wdata[36]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[35]' is connected directly to output port 'io_lsu_to_csr_wdata[35]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[34]' is connected directly to output port 'io_lsu_to_csr_wdata[34]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[33]' is connected directly to output port 'io_lsu_to_csr_wdata[33]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[32]' is connected directly to output port 'io_lsu_to_csr_wdata[32]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[31]' is connected directly to output port 'io_lsu_to_csr_wdata[31]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[30]' is connected directly to output port 'io_lsu_to_csr_wdata[30]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[29]' is connected directly to output port 'io_lsu_to_csr_wdata[29]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[28]' is connected directly to output port 'io_lsu_to_csr_wdata[28]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[27]' is connected directly to output port 'io_lsu_to_csr_wdata[27]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[26]' is connected directly to output port 'io_lsu_to_csr_wdata[26]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[25]' is connected directly to output port 'io_lsu_to_csr_wdata[25]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[24]' is connected directly to output port 'io_lsu_to_csr_wdata[24]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[23]' is connected directly to output port 'io_lsu_to_csr_wdata[23]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[22]' is connected directly to output port 'io_lsu_to_csr_wdata[22]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[21]' is connected directly to output port 'io_lsu_to_csr_wdata[21]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[20]' is connected directly to output port 'io_lsu_to_csr_wdata[20]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[19]' is connected directly to output port 'io_lsu_to_csr_wdata[19]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[18]' is connected directly to output port 'io_lsu_to_csr_wdata[18]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[17]' is connected directly to output port 'io_lsu_to_csr_wdata[17]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[16]' is connected directly to output port 'io_lsu_to_csr_wdata[16]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[15]' is connected directly to output port 'io_lsu_to_csr_wdata[15]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[14]' is connected directly to output port 'io_lsu_to_csr_wdata[14]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[13]' is connected directly to output port 'io_lsu_to_csr_wdata[13]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[12]' is connected directly to output port 'io_lsu_to_csr_wdata[12]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[11]' is connected directly to output port 'io_lsu_to_csr_wdata[11]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[10]' is connected directly to output port 'io_lsu_to_csr_wdata[10]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[9]' is connected directly to output port 'io_lsu_to_csr_wdata[9]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[8]' is connected directly to output port 'io_lsu_to_csr_wdata[8]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[7]' is connected directly to output port 'io_lsu_to_csr_wdata[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[6]' is connected directly to output port 'io_lsu_to_csr_wdata[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[5]' is connected directly to output port 'io_lsu_to_csr_wdata[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[4]' is connected directly to output port 'io_lsu_to_csr_wdata[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[3]' is connected directly to output port 'io_lsu_to_csr_wdata[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[2]' is connected directly to output port 'io_lsu_to_csr_wdata[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[1]' is connected directly to output port 'io_lsu_to_csr_wdata[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[0]' is connected directly to output port 'io_lsu_to_csr_wdata[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[63]' is connected directly to output port 'io_lsu_to_wb_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[62]' is connected directly to output port 'io_lsu_to_wb_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[61]' is connected directly to output port 'io_lsu_to_wb_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[60]' is connected directly to output port 'io_lsu_to_wb_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[59]' is connected directly to output port 'io_lsu_to_wb_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[58]' is connected directly to output port 'io_lsu_to_wb_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[57]' is connected directly to output port 'io_lsu_to_wb_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[56]' is connected directly to output port 'io_lsu_to_wb_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[55]' is connected directly to output port 'io_lsu_to_wb_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[54]' is connected directly to output port 'io_lsu_to_wb_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[53]' is connected directly to output port 'io_lsu_to_wb_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[52]' is connected directly to output port 'io_lsu_to_wb_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[51]' is connected directly to output port 'io_lsu_to_wb_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[50]' is connected directly to output port 'io_lsu_to_wb_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[49]' is connected directly to output port 'io_lsu_to_wb_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[48]' is connected directly to output port 'io_lsu_to_wb_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[47]' is connected directly to output port 'io_lsu_to_wb_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[46]' is connected directly to output port 'io_lsu_to_wb_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[45]' is connected directly to output port 'io_lsu_to_wb_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[44]' is connected directly to output port 'io_lsu_to_wb_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[43]' is connected directly to output port 'io_lsu_to_wb_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[42]' is connected directly to output port 'io_lsu_to_wb_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[41]' is connected directly to output port 'io_lsu_to_wb_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[40]' is connected directly to output port 'io_lsu_to_wb_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[39]' is connected directly to output port 'io_lsu_to_wb_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[38]' is connected directly to output port 'io_lsu_to_wb_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[37]' is connected directly to output port 'io_lsu_to_wb_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[36]' is connected directly to output port 'io_lsu_to_wb_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[35]' is connected directly to output port 'io_lsu_to_wb_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[34]' is connected directly to output port 'io_lsu_to_wb_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[33]' is connected directly to output port 'io_lsu_to_wb_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[32]' is connected directly to output port 'io_lsu_to_wb_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[31]' is connected directly to output port 'io_lsu_to_wb_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[30]' is connected directly to output port 'io_lsu_to_wb_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[29]' is connected directly to output port 'io_lsu_to_wb_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[28]' is connected directly to output port 'io_lsu_to_wb_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[27]' is connected directly to output port 'io_lsu_to_wb_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[26]' is connected directly to output port 'io_lsu_to_wb_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[25]' is connected directly to output port 'io_lsu_to_wb_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[24]' is connected directly to output port 'io_lsu_to_wb_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[23]' is connected directly to output port 'io_lsu_to_wb_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[22]' is connected directly to output port 'io_lsu_to_wb_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[21]' is connected directly to output port 'io_lsu_to_wb_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[20]' is connected directly to output port 'io_lsu_to_wb_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[19]' is connected directly to output port 'io_lsu_to_wb_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[18]' is connected directly to output port 'io_lsu_to_wb_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[17]' is connected directly to output port 'io_lsu_to_wb_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[16]' is connected directly to output port 'io_lsu_to_wb_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[15]' is connected directly to output port 'io_lsu_to_wb_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[14]' is connected directly to output port 'io_lsu_to_wb_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[13]' is connected directly to output port 'io_lsu_to_wb_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[12]' is connected directly to output port 'io_lsu_to_wb_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[11]' is connected directly to output port 'io_lsu_to_wb_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[10]' is connected directly to output port 'io_lsu_to_wb_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[9]' is connected directly to output port 'io_lsu_to_wb_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[8]' is connected directly to output port 'io_lsu_to_wb_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[7]' is connected directly to output port 'io_lsu_to_wb_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[6]' is connected directly to output port 'io_lsu_to_wb_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[5]' is connected directly to output port 'io_lsu_to_wb_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[4]' is connected directly to output port 'io_lsu_to_wb_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[3]' is connected directly to output port 'io_lsu_to_wb_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[2]' is connected directly to output port 'io_lsu_to_wb_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[1]' is connected directly to output port 'io_lsu_to_wb_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[0]' is connected directly to output port 'io_lsu_to_wb_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_is_csr' is connected directly to output port 'io_lsu_to_wb_is_csr'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[7]' is connected directly to output port 'io_lsu_to_wb_csrop[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[6]' is connected directly to output port 'io_lsu_to_wb_csrop[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[5]' is connected directly to output port 'io_lsu_to_wb_csrop[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[4]' is connected directly to output port 'io_lsu_to_wb_csrop[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[3]' is connected directly to output port 'io_lsu_to_wb_csrop[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[2]' is connected directly to output port 'io_lsu_to_wb_csrop[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[1]' is connected directly to output port 'io_lsu_to_wb_csrop[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[0]' is connected directly to output port 'io_lsu_to_wb_csrop[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[11]' is connected directly to output port 'io_lsu_to_wb_csr_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[10]' is connected directly to output port 'io_lsu_to_wb_csr_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[9]' is connected directly to output port 'io_lsu_to_wb_csr_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[8]' is connected directly to output port 'io_lsu_to_wb_csr_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[7]' is connected directly to output port 'io_lsu_to_wb_csr_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[6]' is connected directly to output port 'io_lsu_to_wb_csr_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[5]' is connected directly to output port 'io_lsu_to_wb_csr_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[4]' is connected directly to output port 'io_lsu_to_wb_csr_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[3]' is connected directly to output port 'io_lsu_to_wb_csr_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[2]' is connected directly to output port 'io_lsu_to_wb_csr_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[1]' is connected directly to output port 'io_lsu_to_wb_csr_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[0]' is connected directly to output port 'io_lsu_to_wb_csr_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[63]' is connected directly to output port 'io_lsu_to_wb_csr_src[63]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[62]' is connected directly to output port 'io_lsu_to_wb_csr_src[62]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[61]' is connected directly to output port 'io_lsu_to_wb_csr_src[61]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[60]' is connected directly to output port 'io_lsu_to_wb_csr_src[60]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[59]' is connected directly to output port 'io_lsu_to_wb_csr_src[59]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[58]' is connected directly to output port 'io_lsu_to_wb_csr_src[58]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[57]' is connected directly to output port 'io_lsu_to_wb_csr_src[57]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[56]' is connected directly to output port 'io_lsu_to_wb_csr_src[56]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[55]' is connected directly to output port 'io_lsu_to_wb_csr_src[55]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[54]' is connected directly to output port 'io_lsu_to_wb_csr_src[54]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[53]' is connected directly to output port 'io_lsu_to_wb_csr_src[53]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[52]' is connected directly to output port 'io_lsu_to_wb_csr_src[52]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[51]' is connected directly to output port 'io_lsu_to_wb_csr_src[51]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[50]' is connected directly to output port 'io_lsu_to_wb_csr_src[50]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[49]' is connected directly to output port 'io_lsu_to_wb_csr_src[49]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[48]' is connected directly to output port 'io_lsu_to_wb_csr_src[48]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[47]' is connected directly to output port 'io_lsu_to_wb_csr_src[47]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[46]' is connected directly to output port 'io_lsu_to_wb_csr_src[46]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[45]' is connected directly to output port 'io_lsu_to_wb_csr_src[45]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[44]' is connected directly to output port 'io_lsu_to_wb_csr_src[44]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[43]' is connected directly to output port 'io_lsu_to_wb_csr_src[43]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[42]' is connected directly to output port 'io_lsu_to_wb_csr_src[42]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[41]' is connected directly to output port 'io_lsu_to_wb_csr_src[41]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[40]' is connected directly to output port 'io_lsu_to_wb_csr_src[40]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[39]' is connected directly to output port 'io_lsu_to_wb_csr_src[39]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[38]' is connected directly to output port 'io_lsu_to_wb_csr_src[38]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[37]' is connected directly to output port 'io_lsu_to_wb_csr_src[37]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[36]' is connected directly to output port 'io_lsu_to_wb_csr_src[36]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[35]' is connected directly to output port 'io_lsu_to_wb_csr_src[35]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[34]' is connected directly to output port 'io_lsu_to_wb_csr_src[34]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[33]' is connected directly to output port 'io_lsu_to_wb_csr_src[33]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[32]' is connected directly to output port 'io_lsu_to_wb_csr_src[32]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[31]' is connected directly to output port 'io_lsu_to_wb_csr_src[31]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[30]' is connected directly to output port 'io_lsu_to_wb_csr_src[30]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[29]' is connected directly to output port 'io_lsu_to_wb_csr_src[29]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[28]' is connected directly to output port 'io_lsu_to_wb_csr_src[28]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[27]' is connected directly to output port 'io_lsu_to_wb_csr_src[27]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[26]' is connected directly to output port 'io_lsu_to_wb_csr_src[26]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[25]' is connected directly to output port 'io_lsu_to_wb_csr_src[25]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[24]' is connected directly to output port 'io_lsu_to_wb_csr_src[24]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[23]' is connected directly to output port 'io_lsu_to_wb_csr_src[23]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[22]' is connected directly to output port 'io_lsu_to_wb_csr_src[22]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[21]' is connected directly to output port 'io_lsu_to_wb_csr_src[21]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[20]' is connected directly to output port 'io_lsu_to_wb_csr_src[20]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[19]' is connected directly to output port 'io_lsu_to_wb_csr_src[19]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[18]' is connected directly to output port 'io_lsu_to_wb_csr_src[18]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[17]' is connected directly to output port 'io_lsu_to_wb_csr_src[17]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[16]' is connected directly to output port 'io_lsu_to_wb_csr_src[16]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[15]' is connected directly to output port 'io_lsu_to_wb_csr_src[15]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[14]' is connected directly to output port 'io_lsu_to_wb_csr_src[14]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[13]' is connected directly to output port 'io_lsu_to_wb_csr_src[13]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[12]' is connected directly to output port 'io_lsu_to_wb_csr_src[12]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[11]' is connected directly to output port 'io_lsu_to_wb_csr_src[11]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[10]' is connected directly to output port 'io_lsu_to_wb_csr_src[10]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[9]' is connected directly to output port 'io_lsu_to_wb_csr_src[9]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[8]' is connected directly to output port 'io_lsu_to_wb_csr_src[8]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[7]' is connected directly to output port 'io_lsu_to_wb_csr_src[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[6]' is connected directly to output port 'io_lsu_to_wb_csr_src[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[5]' is connected directly to output port 'io_lsu_to_wb_csr_src[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[4]' is connected directly to output port 'io_lsu_to_wb_csr_src[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[3]' is connected directly to output port 'io_lsu_to_wb_csr_src[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[2]' is connected directly to output port 'io_lsu_to_wb_csr_src[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[1]' is connected directly to output port 'io_lsu_to_wb_csr_src[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[0]' is connected directly to output port 'io_lsu_to_wb_csr_src[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_is_zero' is connected directly to output port 'io_lsu_to_wb_is_zero'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_is_nop' is connected directly to output port 'io_wb_to_csr_is_nop'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[63]' is connected directly to output port 'io_wb_to_csr_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[62]' is connected directly to output port 'io_wb_to_csr_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[61]' is connected directly to output port 'io_wb_to_csr_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[60]' is connected directly to output port 'io_wb_to_csr_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[59]' is connected directly to output port 'io_wb_to_csr_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[58]' is connected directly to output port 'io_wb_to_csr_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[57]' is connected directly to output port 'io_wb_to_csr_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[56]' is connected directly to output port 'io_wb_to_csr_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[55]' is connected directly to output port 'io_wb_to_csr_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[54]' is connected directly to output port 'io_wb_to_csr_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[53]' is connected directly to output port 'io_wb_to_csr_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[52]' is connected directly to output port 'io_wb_to_csr_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[51]' is connected directly to output port 'io_wb_to_csr_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[50]' is connected directly to output port 'io_wb_to_csr_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[49]' is connected directly to output port 'io_wb_to_csr_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[48]' is connected directly to output port 'io_wb_to_csr_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[47]' is connected directly to output port 'io_wb_to_csr_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[46]' is connected directly to output port 'io_wb_to_csr_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[45]' is connected directly to output port 'io_wb_to_csr_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[44]' is connected directly to output port 'io_wb_to_csr_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[43]' is connected directly to output port 'io_wb_to_csr_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[42]' is connected directly to output port 'io_wb_to_csr_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[41]' is connected directly to output port 'io_wb_to_csr_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[40]' is connected directly to output port 'io_wb_to_csr_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[39]' is connected directly to output port 'io_wb_to_csr_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[38]' is connected directly to output port 'io_wb_to_csr_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[37]' is connected directly to output port 'io_wb_to_csr_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[36]' is connected directly to output port 'io_wb_to_csr_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[35]' is connected directly to output port 'io_wb_to_csr_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[34]' is connected directly to output port 'io_wb_to_csr_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[33]' is connected directly to output port 'io_wb_to_csr_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[32]' is connected directly to output port 'io_wb_to_csr_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[31]' is connected directly to output port 'io_wb_to_csr_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[30]' is connected directly to output port 'io_wb_to_csr_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[29]' is connected directly to output port 'io_wb_to_csr_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[28]' is connected directly to output port 'io_wb_to_csr_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[27]' is connected directly to output port 'io_wb_to_csr_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[26]' is connected directly to output port 'io_wb_to_csr_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[25]' is connected directly to output port 'io_wb_to_csr_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[24]' is connected directly to output port 'io_wb_to_csr_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[23]' is connected directly to output port 'io_wb_to_csr_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[22]' is connected directly to output port 'io_wb_to_csr_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[21]' is connected directly to output port 'io_wb_to_csr_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[20]' is connected directly to output port 'io_wb_to_csr_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[19]' is connected directly to output port 'io_wb_to_csr_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[18]' is connected directly to output port 'io_wb_to_csr_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[17]' is connected directly to output port 'io_wb_to_csr_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[16]' is connected directly to output port 'io_wb_to_csr_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[15]' is connected directly to output port 'io_wb_to_csr_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[14]' is connected directly to output port 'io_wb_to_csr_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[13]' is connected directly to output port 'io_wb_to_csr_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[12]' is connected directly to output port 'io_wb_to_csr_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[11]' is connected directly to output port 'io_wb_to_csr_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[10]' is connected directly to output port 'io_wb_to_csr_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[9]' is connected directly to output port 'io_wb_to_csr_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[8]' is connected directly to output port 'io_wb_to_csr_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[7]' is connected directly to output port 'io_wb_to_csr_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[6]' is connected directly to output port 'io_wb_to_csr_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[5]' is connected directly to output port 'io_wb_to_csr_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[4]' is connected directly to output port 'io_wb_to_csr_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[3]' is connected directly to output port 'io_wb_to_csr_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[2]' is connected directly to output port 'io_wb_to_csr_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[1]' is connected directly to output port 'io_wb_to_csr_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[0]' is connected directly to output port 'io_wb_to_csr_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[11]' is connected directly to output port 'io_wb_to_csr_csr_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[10]' is connected directly to output port 'io_wb_to_csr_csr_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[9]' is connected directly to output port 'io_wb_to_csr_csr_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[8]' is connected directly to output port 'io_wb_to_csr_csr_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[7]' is connected directly to output port 'io_wb_to_csr_csr_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[6]' is connected directly to output port 'io_wb_to_csr_csr_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[5]' is connected directly to output port 'io_wb_to_csr_csr_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[4]' is connected directly to output port 'io_wb_to_csr_csr_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[3]' is connected directly to output port 'io_wb_to_csr_csr_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[2]' is connected directly to output port 'io_wb_to_csr_csr_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[1]' is connected directly to output port 'io_wb_to_csr_csr_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[0]' is connected directly to output port 'io_wb_to_csr_csr_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[63]' is connected directly to output port 'io_wb_to_csr_csr_src[63]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[62]' is connected directly to output port 'io_wb_to_csr_csr_src[62]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[61]' is connected directly to output port 'io_wb_to_csr_csr_src[61]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[60]' is connected directly to output port 'io_wb_to_csr_csr_src[60]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[59]' is connected directly to output port 'io_wb_to_csr_csr_src[59]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[58]' is connected directly to output port 'io_wb_to_csr_csr_src[58]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[57]' is connected directly to output port 'io_wb_to_csr_csr_src[57]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[56]' is connected directly to output port 'io_wb_to_csr_csr_src[56]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[55]' is connected directly to output port 'io_wb_to_csr_csr_src[55]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[54]' is connected directly to output port 'io_wb_to_csr_csr_src[54]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[53]' is connected directly to output port 'io_wb_to_csr_csr_src[53]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[52]' is connected directly to output port 'io_wb_to_csr_csr_src[52]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[51]' is connected directly to output port 'io_wb_to_csr_csr_src[51]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[50]' is connected directly to output port 'io_wb_to_csr_csr_src[50]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[49]' is connected directly to output port 'io_wb_to_csr_csr_src[49]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[48]' is connected directly to output port 'io_wb_to_csr_csr_src[48]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[47]' is connected directly to output port 'io_wb_to_csr_csr_src[47]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[46]' is connected directly to output port 'io_wb_to_csr_csr_src[46]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[45]' is connected directly to output port 'io_wb_to_csr_csr_src[45]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[44]' is connected directly to output port 'io_wb_to_csr_csr_src[44]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[43]' is connected directly to output port 'io_wb_to_csr_csr_src[43]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[42]' is connected directly to output port 'io_wb_to_csr_csr_src[42]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[41]' is connected directly to output port 'io_wb_to_csr_csr_src[41]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[40]' is connected directly to output port 'io_wb_to_csr_csr_src[40]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[39]' is connected directly to output port 'io_wb_to_csr_csr_src[39]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[38]' is connected directly to output port 'io_wb_to_csr_csr_src[38]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[37]' is connected directly to output port 'io_wb_to_csr_csr_src[37]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[36]' is connected directly to output port 'io_wb_to_csr_csr_src[36]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[35]' is connected directly to output port 'io_wb_to_csr_csr_src[35]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[34]' is connected directly to output port 'io_wb_to_csr_csr_src[34]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[33]' is connected directly to output port 'io_wb_to_csr_csr_src[33]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[32]' is connected directly to output port 'io_wb_to_csr_csr_src[32]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[31]' is connected directly to output port 'io_wb_to_csr_csr_src[31]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[30]' is connected directly to output port 'io_wb_to_csr_csr_src[30]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[29]' is connected directly to output port 'io_wb_to_csr_csr_src[29]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[28]' is connected directly to output port 'io_wb_to_csr_csr_src[28]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[27]' is connected directly to output port 'io_wb_to_csr_csr_src[27]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[26]' is connected directly to output port 'io_wb_to_csr_csr_src[26]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[25]' is connected directly to output port 'io_wb_to_csr_csr_src[25]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[24]' is connected directly to output port 'io_wb_to_csr_csr_src[24]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[23]' is connected directly to output port 'io_wb_to_csr_csr_src[23]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[22]' is connected directly to output port 'io_wb_to_csr_csr_src[22]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[21]' is connected directly to output port 'io_wb_to_csr_csr_src[21]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[20]' is connected directly to output port 'io_wb_to_csr_csr_src[20]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[19]' is connected directly to output port 'io_wb_to_csr_csr_src[19]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[18]' is connected directly to output port 'io_wb_to_csr_csr_src[18]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[17]' is connected directly to output port 'io_wb_to_csr_csr_src[17]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[16]' is connected directly to output port 'io_wb_to_csr_csr_src[16]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[15]' is connected directly to output port 'io_wb_to_csr_csr_src[15]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[14]' is connected directly to output port 'io_wb_to_csr_csr_src[14]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[13]' is connected directly to output port 'io_wb_to_csr_csr_src[13]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[12]' is connected directly to output port 'io_wb_to_csr_csr_src[12]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[11]' is connected directly to output port 'io_wb_to_csr_csr_src[11]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[10]' is connected directly to output port 'io_wb_to_csr_csr_src[10]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[9]' is connected directly to output port 'io_wb_to_csr_csr_src[9]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[8]' is connected directly to output port 'io_wb_to_csr_csr_src[8]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[7]' is connected directly to output port 'io_wb_to_csr_csr_src[7]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[6]' is connected directly to output port 'io_wb_to_csr_csr_src[6]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[5]' is connected directly to output port 'io_wb_to_csr_csr_src[5]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[4]' is connected directly to output port 'io_wb_to_csr_csr_src[4]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[3]' is connected directly to output port 'io_wb_to_csr_csr_src[3]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[2]' is connected directly to output port 'io_wb_to_csr_csr_src[2]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[1]' is connected directly to output port 'io_wb_to_csr_csr_src[1]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[0]' is connected directly to output port 'io_wb_to_csr_csr_src[0]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_is_zero' is connected directly to output port 'io_wb_to_csr_is_zero'. (LINT-29)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_awready'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arburst[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[4]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[5]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[6]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[7]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awburst[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[4]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[5]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[6]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_arburst[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_wlast'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[31]' is connected directly to output port 'io_axi_ar_addr_o[31]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[30]' is connected directly to output port 'io_axi_ar_addr_o[30]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[29]' is connected directly to output port 'io_axi_ar_addr_o[29]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[28]' is connected directly to output port 'io_axi_ar_addr_o[28]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[27]' is connected directly to output port 'io_axi_ar_addr_o[27]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[26]' is connected directly to output port 'io_axi_ar_addr_o[26]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[25]' is connected directly to output port 'io_axi_ar_addr_o[25]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[24]' is connected directly to output port 'io_axi_ar_addr_o[24]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[23]' is connected directly to output port 'io_axi_ar_addr_o[23]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[22]' is connected directly to output port 'io_axi_ar_addr_o[22]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[21]' is connected directly to output port 'io_axi_ar_addr_o[21]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[20]' is connected directly to output port 'io_axi_ar_addr_o[20]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[19]' is connected directly to output port 'io_axi_ar_addr_o[19]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[18]' is connected directly to output port 'io_axi_ar_addr_o[18]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[17]' is connected directly to output port 'io_axi_ar_addr_o[17]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[16]' is connected directly to output port 'io_axi_ar_addr_o[16]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[15]' is connected directly to output port 'io_axi_ar_addr_o[15]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[14]' is connected directly to output port 'io_axi_ar_addr_o[14]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[13]' is connected directly to output port 'io_axi_ar_addr_o[13]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[12]' is connected directly to output port 'io_axi_ar_addr_o[12]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[11]' is connected directly to output port 'io_axi_ar_addr_o[11]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[10]' is connected directly to output port 'io_axi_ar_addr_o[10]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[9]' is connected directly to output port 'io_axi_ar_addr_o[9]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[8]' is connected directly to output port 'io_axi_ar_addr_o[8]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[7]' is connected directly to output port 'io_axi_ar_addr_o[7]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[6]' is connected directly to output port 'io_axi_ar_addr_o[6]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[5]' is connected directly to output port 'io_axi_ar_addr_o[5]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[4]' is connected directly to output port 'io_axi_ar_addr_o[4]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[3]' is connected directly to output port 'io_axi_ar_addr_o[3]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[2]' is connected directly to output port 'io_axi_ar_addr_o[2]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[1]' is connected directly to output port 'io_axi_ar_addr_o[1]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[0]' is connected directly to output port 'io_axi_ar_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_id_o[3]' is connected directly to output port 'io_axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_id_o[2]' is connected directly to output port 'io_axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_id_o[1]' is connected directly to output port 'io_axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_id_o[0]' is connected directly to output port 'io_axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_size_o[2]' is connected directly to output port 'io_axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_size_o[1]' is connected directly to output port 'io_axi_ar_size_o[1]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_size_o[0]' is connected directly to output port 'io_axi_ar_size_o[0]'. (LINT-31)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[3]' is connected directly to output port 'io_id[1]'. (LINT-31)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[3]' is connected directly to output port 'io_id[2]'. (LINT-31)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[7]' is connected directly to output port 'io_id_to_ex_csrop[6]'. (LINT-31)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[7]' is connected directly to output port 'io_id_to_ex_csrop[5]'. (LINT-31)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[7]' is connected directly to output port 'io_id_to_ex_csrop[4]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[4]' is connected directly to output port 'io_ex_fwd_dst[4]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[3]' is connected directly to output port 'io_ex_fwd_dst[3]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[2]' is connected directly to output port 'io_ex_fwd_dst[2]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[1]' is connected directly to output port 'io_ex_fwd_dst[1]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[0]' is connected directly to output port 'io_ex_fwd_dst[0]'. (LINT-31)
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[63]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[62]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[61]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[60]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[59]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[58]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[57]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[56]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[55]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[54]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[53]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[52]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[51]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[50]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[49]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[48]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[47]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[46]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[45]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[44]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[43]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[42]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[41]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[40]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[39]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[38]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[37]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[36]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[35]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[34]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[33]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[32]' is connected to logic 0. 
Warning: In design 'ysyx_210760', the same net is connected to more than one pin on submodule 'u_axi_rw'. (LINT-33)
   Net '*Logic0*' is connected to pins 'io_rw_addr_i[63]', 'io_rw_addr_i[62]'', 'io_rw_addr_i[61]', 'io_rw_addr_i[60]', 'io_rw_addr_i[59]', 'io_rw_addr_i[58]', 'io_rw_addr_i[57]', 'io_rw_addr_i[56]', 'io_rw_addr_i[55]', 'io_rw_addr_i[54]', 'io_rw_addr_i[53]', 'io_rw_addr_i[52]', 'io_rw_addr_i[51]', 'io_rw_addr_i[50]', 'io_rw_addr_i[49]', 'io_rw_addr_i[48]', 'io_rw_addr_i[47]', 'io_rw_addr_i[46]', 'io_rw_addr_i[45]', 'io_rw_addr_i[44]', 'io_rw_addr_i[43]', 'io_rw_addr_i[42]', 'io_rw_addr_i[41]', 'io_rw_addr_i[40]', 'io_rw_addr_i[39]', 'io_rw_addr_i[38]', 'io_rw_addr_i[37]', 'io_rw_addr_i[36]', 'io_rw_addr_i[35]', 'io_rw_addr_i[34]', 'io_rw_addr_i[33]', 'io_rw_addr_i[32]'.
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_wlast' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[4]' is connected directly to 'logic 0'. (LINT-52)
1
