#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jan 17 20:24:35 2020
# Process ID: 13978
# Current directory: /home/gsaied/Desktop/verilog_rtl/fire6/expand3
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/verilog_rtl/fire6/expand3/vivado.log
# Journal file: /home/gsaied/Desktop/verilog_rtl/fire6/expand3/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/fire6/expand3
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
# synth_design -top  fire6_expand_3 -part xc7vx690t -keep_equivalent_registers  
Command: synth_design -top fire6_expand_3 -part xc7vx690t -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13987 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.457 ; gain = 71.000 ; free physical = 3864 ; free virtual = 6611
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire6_expand_3' [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/fire6_expand_3.sv:2]
	Parameter DSP_NO bound to: 256 - type: integer 
	Parameter W_IN bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 64 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/mac.sv:1]
INFO: [Synth 8-6157] synthesizing module 'biasing_rom' [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/biasing.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_rom' (2#1) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/biasing.sv:2]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom' [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/wrapper_rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_array_layer_1' [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:114]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:117]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:120]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:123]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:126]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:129]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:132]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:135]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:138]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:141]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:144]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:147]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:150]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:153]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:156]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:159]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:162]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:165]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:168]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:171]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:174]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:177]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:180]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:183]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:186]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:189]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:192]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:195]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:198]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:201]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:204]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:207]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:210]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:213]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:216]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:219]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:222]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:225]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:228]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:231]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:234]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:237]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:240]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:243]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:246]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:249]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:252]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:255]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:258]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:261]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:264]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:267]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:270]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:273]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:276]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:279]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:282]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:285]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:288]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:291]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:294]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:297]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:300]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:303]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:306]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:309]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:312]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_1.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:782]
INFO: [Synth 8-3876] $readmem data file 'file_2.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:783]
INFO: [Synth 8-3876] $readmem data file 'file_3.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:784]
INFO: [Synth 8-3876] $readmem data file 'file_4.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:785]
INFO: [Synth 8-3876] $readmem data file 'file_5.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:786]
INFO: [Synth 8-3876] $readmem data file 'file_6.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:787]
INFO: [Synth 8-3876] $readmem data file 'file_7.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:788]
INFO: [Synth 8-3876] $readmem data file 'file_8.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:789]
INFO: [Synth 8-3876] $readmem data file 'file_9.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:790]
INFO: [Synth 8-3876] $readmem data file 'file_10.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:791]
INFO: [Synth 8-3876] $readmem data file 'file_11.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:792]
INFO: [Synth 8-3876] $readmem data file 'file_12.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:793]
INFO: [Synth 8-3876] $readmem data file 'file_13.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:794]
INFO: [Synth 8-3876] $readmem data file 'file_14.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:795]
INFO: [Synth 8-3876] $readmem data file 'file_15.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:796]
INFO: [Synth 8-3876] $readmem data file 'file_16.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:797]
INFO: [Synth 8-3876] $readmem data file 'file_17.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:798]
INFO: [Synth 8-3876] $readmem data file 'file_18.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:799]
INFO: [Synth 8-3876] $readmem data file 'file_19.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:800]
INFO: [Synth 8-3876] $readmem data file 'file_20.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:801]
INFO: [Synth 8-3876] $readmem data file 'file_21.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:802]
INFO: [Synth 8-3876] $readmem data file 'file_22.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:803]
INFO: [Synth 8-3876] $readmem data file 'file_23.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:804]
INFO: [Synth 8-3876] $readmem data file 'file_24.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:805]
INFO: [Synth 8-3876] $readmem data file 'file_25.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:806]
INFO: [Synth 8-3876] $readmem data file 'file_26.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:807]
INFO: [Synth 8-3876] $readmem data file 'file_27.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:808]
INFO: [Synth 8-3876] $readmem data file 'file_28.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:809]
INFO: [Synth 8-3876] $readmem data file 'file_29.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:810]
INFO: [Synth 8-3876] $readmem data file 'file_30.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:811]
INFO: [Synth 8-3876] $readmem data file 'file_31.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:812]
INFO: [Synth 8-3876] $readmem data file 'file_32.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:813]
INFO: [Synth 8-3876] $readmem data file 'file_33.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:814]
INFO: [Synth 8-3876] $readmem data file 'file_34.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:815]
INFO: [Synth 8-3876] $readmem data file 'file_35.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:816]
INFO: [Synth 8-3876] $readmem data file 'file_36.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:817]
INFO: [Synth 8-3876] $readmem data file 'file_37.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:818]
INFO: [Synth 8-3876] $readmem data file 'file_38.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:819]
INFO: [Synth 8-3876] $readmem data file 'file_39.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:820]
INFO: [Synth 8-3876] $readmem data file 'file_40.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:821]
INFO: [Synth 8-3876] $readmem data file 'file_41.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:822]
INFO: [Synth 8-3876] $readmem data file 'file_42.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:823]
INFO: [Synth 8-3876] $readmem data file 'file_43.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:824]
INFO: [Synth 8-3876] $readmem data file 'file_44.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:825]
INFO: [Synth 8-3876] $readmem data file 'file_45.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:826]
INFO: [Synth 8-3876] $readmem data file 'file_46.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:827]
INFO: [Synth 8-3876] $readmem data file 'file_47.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:828]
INFO: [Synth 8-3876] $readmem data file 'file_48.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:829]
INFO: [Synth 8-3876] $readmem data file 'file_49.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:830]
INFO: [Synth 8-3876] $readmem data file 'file_50.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:831]
INFO: [Synth 8-3876] $readmem data file 'file_51.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:832]
INFO: [Synth 8-3876] $readmem data file 'file_52.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:833]
INFO: [Synth 8-3876] $readmem data file 'file_53.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:834]
INFO: [Synth 8-3876] $readmem data file 'file_54.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:835]
INFO: [Synth 8-3876] $readmem data file 'file_55.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:836]
INFO: [Synth 8-3876] $readmem data file 'file_56.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:837]
INFO: [Synth 8-3876] $readmem data file 'file_57.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:838]
INFO: [Synth 8-3876] $readmem data file 'file_58.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:839]
INFO: [Synth 8-3876] $readmem data file 'file_59.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:840]
INFO: [Synth 8-3876] $readmem data file 'file_60.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:841]
INFO: [Synth 8-3876] $readmem data file 'file_61.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:842]
INFO: [Synth 8-3876] $readmem data file 'file_62.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:843]
INFO: [Synth 8-3876] $readmem data file 'file_63.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:844]
INFO: [Synth 8-3876] $readmem data file 'file_64.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:845]
INFO: [Synth 8-3876] $readmem data file 'file_65.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:846]
INFO: [Synth 8-3876] $readmem data file 'file_66.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:847]
INFO: [Synth 8-3876] $readmem data file 'file_67.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:848]
INFO: [Synth 8-3876] $readmem data file 'file_68.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:849]
INFO: [Synth 8-3876] $readmem data file 'file_69.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:850]
INFO: [Synth 8-3876] $readmem data file 'file_70.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:851]
INFO: [Synth 8-3876] $readmem data file 'file_71.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:852]
INFO: [Synth 8-3876] $readmem data file 'file_72.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:853]
INFO: [Synth 8-3876] $readmem data file 'file_73.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:854]
INFO: [Synth 8-3876] $readmem data file 'file_74.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:855]
INFO: [Synth 8-3876] $readmem data file 'file_75.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:856]
INFO: [Synth 8-3876] $readmem data file 'file_76.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:857]
INFO: [Synth 8-3876] $readmem data file 'file_77.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:858]
INFO: [Synth 8-3876] $readmem data file 'file_78.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:859]
INFO: [Synth 8-3876] $readmem data file 'file_79.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:860]
INFO: [Synth 8-3876] $readmem data file 'file_80.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:861]
INFO: [Synth 8-3876] $readmem data file 'file_81.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:862]
INFO: [Synth 8-3876] $readmem data file 'file_82.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:863]
INFO: [Synth 8-3876] $readmem data file 'file_83.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:864]
INFO: [Synth 8-3876] $readmem data file 'file_84.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:865]
INFO: [Synth 8-3876] $readmem data file 'file_85.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:866]
INFO: [Synth 8-3876] $readmem data file 'file_86.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:867]
INFO: [Synth 8-3876] $readmem data file 'file_87.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:868]
INFO: [Synth 8-3876] $readmem data file 'file_88.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:869]
INFO: [Synth 8-3876] $readmem data file 'file_89.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:870]
INFO: [Synth 8-3876] $readmem data file 'file_90.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:871]
INFO: [Synth 8-3876] $readmem data file 'file_91.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:872]
INFO: [Synth 8-3876] $readmem data file 'file_92.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:873]
INFO: [Synth 8-3876] $readmem data file 'file_93.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:874]
INFO: [Synth 8-3876] $readmem data file 'file_94.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:875]
INFO: [Synth 8-3876] $readmem data file 'file_95.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:876]
INFO: [Synth 8-3876] $readmem data file 'file_96.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:877]
INFO: [Synth 8-3876] $readmem data file 'file_97.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:878]
INFO: [Synth 8-3876] $readmem data file 'file_98.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:879]
INFO: [Synth 8-3876] $readmem data file 'file_99.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:880]
INFO: [Synth 8-3876] $readmem data file 'file_100.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:881]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_array_layer_1' (3#1) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom_array_layer_2' [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom2.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 6 - type: integer 
	Parameter NUM bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom_array_layer_2' (4#1) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/rom2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom' (5#1) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/wrapper_rom.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire6_expand_3' (6#1) [/home/gsaied/Desktop/verilog_rtl/fire6/expand3/fire6_expand_3.sv:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.207 ; gain = 252.750 ; free physical = 3762 ; free virtual = 6510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1608.207 ; gain = 252.750 ; free physical = 3764 ; free virtual = 6534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1616.211 ; gain = 260.754 ; free physical = 3763 ; free virtual = 6533
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_75" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_85" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_169" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire6_expand_3_timer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire6_expand_3_end" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.664 ; gain = 719.207 ; free physical = 3266 ; free virtual = 6109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |rom_array_layer_1__GB0 |           1|     31744|
|2     |rom_array_layer_1__GB1 |           1|      8432|
|3     |rom_array_layer_1__GB2 |           1|     10416|
|4     |rom_array_layer_1__GB3 |           1|     12896|
|5     |rom_array_layer_1__GB4 |           1|     31744|
|6     |rom_array_layer_1__GB5 |           1|      8432|
|7     |rom_array_layer_1__GB6 |           1|     10416|
|8     |rom_array_layer_1__GB7 |           1|     12896|
|9     |wrapper_rom__GC0       |           1|     11159|
|10    |fire6_expand_3__GCB0   |           1|     15267|
|11    |fire6_expand_3__GCB1   |           1|      4120|
|12    |fire6_expand_3__GCB2   |           1|      5834|
|13    |fire6_expand_3__GCB3   |           1|      8614|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 256   
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 256   
	               16 Bit    Registers := 512   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  65 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 256   
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire6_expand_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 256   
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 512   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rom_array_layer_2 
Detailed RTL Component Info : 
+---Muxes : 
	  65 Input     16 Bit        Muxes := 3     
Module wrapper_rom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 256   
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__128 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__129 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__130 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__131 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__132 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__133 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__134 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__135 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__136 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__137 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__138 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__139 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__140 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__141 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__142 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__143 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__144 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__145 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__146 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__147 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__148 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__149 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__150 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__151 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__152 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__153 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__154 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__155 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__156 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__157 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__158 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__159 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__160 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__161 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__162 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__163 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__164 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__165 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__166 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__167 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__168 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__169 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__170 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__171 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__172 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__173 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__174 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__175 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__176 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__177 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__178 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__179 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__180 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__181 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__182 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__183 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__184 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__185 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__186 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__187 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__188 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__189 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__190 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__191 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__192 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__193 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__194 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__195 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__196 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__197 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__198 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__199 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__200 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__201 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__202 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__203 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__204 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__205 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__206 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__207 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__208 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__209 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__210 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__211 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__212 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__213 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__214 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__215 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__216 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__217 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__218 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__219 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__220 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__221 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__222 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__223 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__224 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__225 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__226 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__227 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__228 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__229 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__230 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__231 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__232 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__233 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__234 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__235 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__236 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__237 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__238 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__239 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__240 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__241 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__242 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__243 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__244 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__245 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__246 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__247 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__248 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__249 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__250 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__251 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__252 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__253 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__254 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__255 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP genblk1[233].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[233].mac_i/mul_out_reg is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed0 is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[236].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[236].mac_i/mul_out_reg is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: operator genblk1[236].mac_i/intermed is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: operator genblk1[236].mac_i/intermed0 is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[240].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[240].mac_i/mul_out_reg is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: operator genblk1[240].mac_i/intermed is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: operator genblk1[240].mac_i/intermed0 is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[241].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[241].mac_i/mul_out_reg is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed0 is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[242].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[242].mac_i/mul_out_reg is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: operator genblk1[242].mac_i/intermed is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: operator genblk1[242].mac_i/intermed0 is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[243].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[243].mac_i/mul_out_reg is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: operator genblk1[243].mac_i/intermed is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: operator genblk1[243].mac_i/intermed0 is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[244].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[244].mac_i/mul_out_reg is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: operator genblk1[244].mac_i/intermed is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: operator genblk1[244].mac_i/intermed0 is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[245].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[245].mac_i/mul_out_reg is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: operator genblk1[245].mac_i/intermed is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: operator genblk1[245].mac_i/intermed0 is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[246].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[246].mac_i/mul_out_reg is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: operator genblk1[246].mac_i/intermed is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: operator genblk1[246].mac_i/intermed0 is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[247].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[247].mac_i/mul_out_reg is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: operator genblk1[247].mac_i/intermed is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: operator genblk1[247].mac_i/intermed0 is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[129].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[129].mac_i/mul_out_reg is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed0 is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[248].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[248].mac_i/mul_out_reg is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: operator genblk1[248].mac_i/intermed is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: operator genblk1[248].mac_i/intermed0 is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[249].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[249].mac_i/mul_out_reg is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: operator genblk1[249].mac_i/intermed is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: operator genblk1[249].mac_i/intermed0 is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[250].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[250].mac_i/mul_out_reg is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: operator genblk1[250].mac_i/intermed is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: operator genblk1[250].mac_i/intermed0 is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[251].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[251].mac_i/mul_out_reg is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: operator genblk1[251].mac_i/intermed is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: operator genblk1[251].mac_i/intermed0 is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[252].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[252].mac_i/mul_out_reg is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: operator genblk1[252].mac_i/intermed is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: operator genblk1[252].mac_i/intermed0 is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[253].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[253].mac_i/mul_out_reg is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: operator genblk1[253].mac_i/intermed is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: operator genblk1[253].mac_i/intermed0 is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[254].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[254].mac_i/mul_out_reg is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: operator genblk1[254].mac_i/intermed is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: operator genblk1[254].mac_i/intermed0 is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[255].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[255].mac_i/mul_out_reg is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: operator genblk1[255].mac_i/intermed is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: operator genblk1[255].mac_i/intermed0 is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[79] is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[83] is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[85] is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[88] is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[89] is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[93] is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[200].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[200].mac_i/mul_out_reg is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed0 is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[201].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[201].mac_i/mul_out_reg is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: operator genblk1[201].mac_i/intermed is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: operator genblk1[201].mac_i/intermed0 is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[99] is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[84] is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[101] is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[76] is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[104] is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[191].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[191].mac_i/mul_out_reg is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed0 is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[105] is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[217].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[217].mac_i/mul_out_reg is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: operator genblk1[217].mac_i/intermed is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: operator genblk1[217].mac_i/intermed0 is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[188].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[188].mac_i/mul_out_reg is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed0 is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[222].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[222].mac_i/mul_out_reg is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: operator genblk1[222].mac_i/intermed is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: operator genblk1[222].mac_i/intermed0 is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[119] is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[120] is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[123] is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[175].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[175].mac_i/mul_out_reg is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed0 is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[133].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[133].mac_i/mul_out_reg is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed0 is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[149].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[149].mac_i/mul_out_reg is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed0 is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
INFO: [Synth 8-5546] ROM "clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire6_expand_3_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire6_expand_3_timer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[78] is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[64] is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[172].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[172].mac_i/mul_out_reg is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed0 is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[171].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[171].mac_i/mul_out_reg is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed0 is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[170].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[170].mac_i/mul_out_reg is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed0 is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[169].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[169].mac_i/mul_out_reg is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed0 is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[168].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[168].mac_i/mul_out_reg is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed0 is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[167].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[167].mac_i/mul_out_reg is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed0 is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[166].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[166].mac_i/mul_out_reg is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed0 is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[165].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[165].mac_i/mul_out_reg is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed0 is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[164].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[164].mac_i/mul_out_reg is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed0 is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[163].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[163].mac_i/mul_out_reg is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed0 is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[162].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[162].mac_i/mul_out_reg is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed0 is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[161].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[161].mac_i/mul_out_reg is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed0 is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[160].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[160].mac_i/mul_out_reg is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed0 is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[159].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[159].mac_i/mul_out_reg is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed0 is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[158].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[158].mac_i/mul_out_reg is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed0 is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[157].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[157].mac_i/mul_out_reg is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed0 is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[199].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[199].mac_i/mul_out_reg is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: operator genblk1[199].mac_i/intermed is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: operator genblk1[199].mac_i/intermed0 is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[198].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[198].mac_i/mul_out_reg is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: operator genblk1[198].mac_i/intermed is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: operator genblk1[198].mac_i/intermed0 is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[156].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[156].mac_i/mul_out_reg is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed0 is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[197].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[197].mac_i/mul_out_reg is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: operator genblk1[197].mac_i/intermed is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: operator genblk1[197].mac_i/intermed0 is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[202].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[202].mac_i/mul_out_reg is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: operator genblk1[202].mac_i/intermed is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: operator genblk1[202].mac_i/intermed0 is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[155].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[155].mac_i/mul_out_reg is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed0 is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[203].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[203].mac_i/mul_out_reg is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: operator genblk1[203].mac_i/intermed is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: operator genblk1[203].mac_i/intermed0 is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[196].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[196].mac_i/mul_out_reg is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: operator genblk1[196].mac_i/intermed is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: operator genblk1[196].mac_i/intermed0 is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[204].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[204].mac_i/mul_out_reg is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: operator genblk1[204].mac_i/intermed is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: operator genblk1[204].mac_i/intermed0 is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[154].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[154].mac_i/mul_out_reg is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed0 is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[205].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[205].mac_i/mul_out_reg is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: operator genblk1[205].mac_i/intermed is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: operator genblk1[205].mac_i/intermed0 is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[195].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[195].mac_i/mul_out_reg is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: operator genblk1[195].mac_i/intermed is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: operator genblk1[195].mac_i/intermed0 is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[194].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[194].mac_i/mul_out_reg is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: operator genblk1[194].mac_i/intermed is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: operator genblk1[194].mac_i/intermed0 is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[153].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[153].mac_i/mul_out_reg is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed0 is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[206].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[206].mac_i/mul_out_reg is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: operator genblk1[206].mac_i/intermed is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: operator genblk1[206].mac_i/intermed0 is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[152].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[152].mac_i/mul_out_reg is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed0 is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[207].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[207].mac_i/mul_out_reg is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: operator genblk1[207].mac_i/intermed is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: operator genblk1[207].mac_i/intermed0 is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[151].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[151].mac_i/mul_out_reg is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed0 is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[208].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[208].mac_i/mul_out_reg is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: operator genblk1[208].mac_i/intermed is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: operator genblk1[208].mac_i/intermed0 is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[193].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[193].mac_i/mul_out_reg is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: operator genblk1[193].mac_i/intermed is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: operator genblk1[193].mac_i/intermed0 is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[209].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[209].mac_i/mul_out_reg is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: operator genblk1[209].mac_i/intermed is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: operator genblk1[209].mac_i/intermed0 is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[150].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[150].mac_i/mul_out_reg is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed0 is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[148].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[148].mac_i/mul_out_reg is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed0 is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[210].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[210].mac_i/mul_out_reg is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: operator genblk1[210].mac_i/intermed is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: operator genblk1[210].mac_i/intermed0 is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[147].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[147].mac_i/mul_out_reg is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed0 is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[211].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[211].mac_i/mul_out_reg is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed0 is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[146].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[146].mac_i/mul_out_reg is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed0 is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[192].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[192].mac_i/mul_out_reg is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: operator genblk1[192].mac_i/intermed is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: operator genblk1[192].mac_i/intermed0 is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[145].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[145].mac_i/mul_out_reg is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed0 is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[212].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[212].mac_i/mul_out_reg is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: operator genblk1[212].mac_i/intermed is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: operator genblk1[212].mac_i/intermed0 is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[144].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[144].mac_i/mul_out_reg is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed0 is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[213].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[213].mac_i/mul_out_reg is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: operator genblk1[213].mac_i/intermed is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: operator genblk1[213].mac_i/intermed0 is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[214].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[214].mac_i/mul_out_reg is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed0 is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[190].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[190].mac_i/mul_out_reg is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed0 is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[215].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[215].mac_i/mul_out_reg is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: operator genblk1[215].mac_i/intermed is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: operator genblk1[215].mac_i/intermed0 is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[216].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[216].mac_i/mul_out_reg is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: operator genblk1[216].mac_i/intermed is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: operator genblk1[216].mac_i/intermed0 is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[69] is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[189].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[189].mac_i/mul_out_reg is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed0 is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[143].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[143].mac_i/mul_out_reg is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed0 is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[218].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[218].mac_i/mul_out_reg is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: operator genblk1[218].mac_i/intermed is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: operator genblk1[218].mac_i/intermed0 is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[219].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[219].mac_i/mul_out_reg is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: operator genblk1[219].mac_i/intermed is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: operator genblk1[219].mac_i/intermed0 is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[142].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[142].mac_i/mul_out_reg is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed0 is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[220].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[220].mac_i/mul_out_reg is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: operator genblk1[220].mac_i/intermed is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: operator genblk1[220].mac_i/intermed0 is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[141].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[141].mac_i/mul_out_reg is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed0 is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[140].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[140].mac_i/mul_out_reg is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed0 is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[221].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[221].mac_i/mul_out_reg is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: operator genblk1[221].mac_i/intermed is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: operator genblk1[221].mac_i/intermed0 is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[139].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[139].mac_i/mul_out_reg is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed0 is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[138].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[138].mac_i/mul_out_reg is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed0 is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[137].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[137].mac_i/mul_out_reg is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed0 is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[136].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[136].mac_i/mul_out_reg is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed0 is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[187].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[187].mac_i/mul_out_reg is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed0 is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[135].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[135].mac_i/mul_out_reg is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed0 is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[223].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[223].mac_i/mul_out_reg is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: operator genblk1[223].mac_i/intermed is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: operator genblk1[223].mac_i/intermed0 is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[134].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[134].mac_i/mul_out_reg is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed0 is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[132].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[132].mac_i/mul_out_reg is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed0 is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[173].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[173].mac_i/mul_out_reg is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed0 is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[131].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[131].mac_i/mul_out_reg is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed0 is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[174].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[174].mac_i/mul_out_reg is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed0 is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[224].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[224].mac_i/mul_out_reg is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: operator genblk1[224].mac_i/intermed is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: operator genblk1[224].mac_i/intermed0 is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[130].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[130].mac_i/mul_out_reg is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed0 is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[128].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[128].mac_i/mul_out_reg is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed0 is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[176].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[176].mac_i/mul_out_reg is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed0 is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[225].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[225].mac_i/mul_out_reg is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: operator genblk1[225].mac_i/intermed is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: operator genblk1[225].mac_i/intermed0 is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[177].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[177].mac_i/mul_out_reg is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed0 is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[226].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[226].mac_i/mul_out_reg is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed0 is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[178].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[178].mac_i/mul_out_reg is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed0 is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[179].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[179].mac_i/mul_out_reg is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed0 is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[186].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[186].mac_i/mul_out_reg is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed0 is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[180].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[180].mac_i/mul_out_reg is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed0 is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[227].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[227].mac_i/mul_out_reg is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed0 is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[181].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[181].mac_i/mul_out_reg is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed0 is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[182].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[182].mac_i/mul_out_reg is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed0 is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[239].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[239].mac_i/mul_out_reg is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed0 is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[183].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[183].mac_i/mul_out_reg is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed0 is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[228].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[228].mac_i/mul_out_reg is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: operator genblk1[228].mac_i/intermed is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: operator genblk1[228].mac_i/intermed0 is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[238].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[238].mac_i/mul_out_reg is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed0 is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[237].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[237].mac_i/mul_out_reg is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: operator genblk1[237].mac_i/intermed is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: operator genblk1[237].mac_i/intermed0 is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[184].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[184].mac_i/mul_out_reg is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed0 is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[235].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[235].mac_i/mul_out_reg is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed0 is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[234].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[234].mac_i/mul_out_reg is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: operator genblk1[234].mac_i/intermed is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: operator genblk1[234].mac_i/intermed0 is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[185].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[185].mac_i/mul_out_reg is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed0 is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[229].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[229].mac_i/mul_out_reg is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: operator genblk1[229].mac_i/intermed is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: operator genblk1[229].mac_i/intermed0 is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[232].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[232].mac_i/mul_out_reg is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: operator genblk1[232].mac_i/intermed is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: operator genblk1[232].mac_i/intermed0 is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[231].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[231].mac_i/mul_out_reg is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: operator genblk1[231].mac_i/intermed is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: operator genblk1[231].mac_i/intermed0 is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[230].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[230].mac_i/mul_out_reg is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: operator genblk1[230].mac_i/intermed is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: operator genblk1[230].mac_i/intermed0 is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][15] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][14] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][13] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][12] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][11] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][10] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][9] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][8] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][7] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][6] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][5] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][4] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][3] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][2] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][1] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[1][0] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][15] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][14] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][13] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][12] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][11] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][10] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][9] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][8] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][7] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][6] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][5] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][4] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][3] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][2] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][1] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[3][0] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][15] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][14] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][13] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][12] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][11] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][10] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][9] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][8] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][7] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][6] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][5] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][4] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][3] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][2] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][1] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[5][0] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][15] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][14] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][13] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][12] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][11] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][10] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][9] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][8] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][7] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][6] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][5] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][4] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][3] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][2] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][1] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[6][0] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][15] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][14] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][13] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][12] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][11] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][10] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][9] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][8] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][7] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][6] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][5] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][4] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][3] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][2] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][1] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[7][0] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][15] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][14] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][13] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][12] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][11] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][10] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][9] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][8] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][7] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][6] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][5] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][4] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][3] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][2] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][1] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[8][0] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[10][15] driven by constant 1
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[10][14] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[10][13] driven by constant 0
WARNING: [Synth 8-3917] design fire6_expand_3__GCB0 has port bias_mem[10][12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:21:09 ; elapsed = 00:26:18 . Memory (MB): peak = 2295.785 ; gain = 940.328 ; free physical = 1870 ; free virtual = 4983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|rom_array_layer_2 | p_0_out    | 64x16         | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
|fire6_expand_3    | p_0_out    | 1024x16       | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3       | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac                  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand_3__GCB0 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |rom_array_layer_1__GB0 |           1|     74176|
|2     |rom_array_layer_1__GB1 |           1|     19711|
|3     |rom_array_layer_1__GB2 |           1|     24222|
|4     |rom_array_layer_1__GB3 |           1|     29591|
|5     |rom_array_layer_1__GB4 |           1|     73737|
|6     |rom_array_layer_1__GB5 |           1|     19530|
|7     |rom_array_layer_1__GB6 |           1|     24204|
|8     |rom_array_layer_1__GB7 |           1|     30156|
|9     |wrapper_rom__GC0       |           1|     51634|
|10    |fire6_expand_3__GCB0   |           1|      1511|
|11    |fire6_expand_3__GCB1   |           1|      1225|
|12    |fire6_expand_3__GCB2   |           1|      2483|
|13    |fire6_expand_3__GCB3   |           1|      5307|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[255][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[255][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[255][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[255][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[254][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[254][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[254][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[253][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[253][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[253][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[252][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[252][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[252][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[252][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[251][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[251][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[251][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[251][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[250][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[250][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[250][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[250][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[249][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[249][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[249][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[249][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[248][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[248][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[248][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[248][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[247][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[247][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[247][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[247][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[246][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[246][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[246][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[246][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[245][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[245][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[245][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[245][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[244][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[244][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[244][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[243][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[243][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[243][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[242][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[242][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[242][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[241][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[241][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[241][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[241][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[240][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[240][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[240][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[239][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[239][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[239][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[238][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[238][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[238][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[238][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[237][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[237][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[237][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[237][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[236][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[236][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[236][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[235][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[235][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[235][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[235][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[234][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[234][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[234][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[233][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[233][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[233][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[232][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[232][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[232][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[231][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[231][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[230][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[230][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[230][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[229][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[229][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[229][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[228][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[228][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[228][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[227][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[227][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[227][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[226][13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:21:19 ; elapsed = 00:26:29 . Memory (MB): peak = 2295.785 ; gain = 940.328 ; free physical = 1872 ; free virtual = 4984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |rom_array_layer_1__GB0 |           1|     74176|
|2     |rom_array_layer_1__GB1 |           1|     19711|
|3     |rom_array_layer_1__GB2 |           1|     24222|
|4     |rom_array_layer_1__GB3 |           1|     29591|
|5     |rom_array_layer_1__GB4 |           1|     73737|
|6     |rom_array_layer_1__GB5 |           1|     19530|
|7     |rom_array_layer_1__GB6 |           1|     24204|
|8     |rom_array_layer_1__GB7 |           1|     30156|
|9     |wrapper_rom__GC0       |           1|     49844|
|10    |fire6_expand_3__GCB0   |           1|      1511|
|11    |fire6_expand_3__GCB1   |           1|       723|
|12    |fire6_expand_3__GCB2   |           1|      1926|
|13    |fire6_expand_3__GCB3   |           1|      4375|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:21:41 ; elapsed = 00:26:57 . Memory (MB): peak = 2303.797 ; gain = 948.340 ; free physical = 2016 ; free virtual = 5136
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |rom_array_layer_1__GB0 |           1|     16646|
|2     |rom_array_layer_1__GB1 |           1|      4361|
|3     |rom_array_layer_1__GB2 |           1|      5275|
|4     |rom_array_layer_1__GB3 |           1|      5623|
|5     |rom_array_layer_1__GB4 |           1|     15701|
|6     |rom_array_layer_1__GB5 |           1|      4204|
|7     |rom_array_layer_1__GB6 |           1|      5240|
|8     |rom_array_layer_1__GB7 |           1|      6704|
|9     |wrapper_rom__GC0       |           1|      6191|
|10    |fire6_expand_3__GCB0   |           1|      1511|
|11    |fire6_expand_3__GCB1   |           1|       723|
|12    |fire6_expand_3__GCB2   |           1|      1926|
|13    |fire6_expand_3__GCB3   |           1|      4250|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:21:50 ; elapsed = 00:27:07 . Memory (MB): peak = 2319.773 ; gain = 964.316 ; free physical = 1978 ; free virtual = 5127
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:21:51 ; elapsed = 00:27:07 . Memory (MB): peak = 2319.773 ; gain = 964.316 ; free physical = 1979 ; free virtual = 5128
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:22:00 ; elapsed = 00:27:17 . Memory (MB): peak = 2319.773 ; gain = 964.316 ; free physical = 1982 ; free virtual = 5127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:22:00 ; elapsed = 00:27:17 . Memory (MB): peak = 2319.773 ; gain = 964.316 ; free physical = 1978 ; free virtual = 5127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:22:02 ; elapsed = 00:27:19 . Memory (MB): peak = 2319.773 ; gain = 964.316 ; free physical = 1982 ; free virtual = 5127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:22:02 ; elapsed = 00:27:19 . Memory (MB): peak = 2319.773 ; gain = 964.316 ; free physical = 1978 ; free virtual = 5128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  1190|
|3     |DSP48E1 |   256|
|4     |LUT1    |   664|
|5     |LUT2    |   215|
|6     |LUT3    |  3106|
|7     |LUT4    |  4641|
|8     |LUT5    |  2618|
|9     |LUT6    | 40462|
|10    |MUXF7   | 12853|
|11    |MUXF8   |  6254|
|12    |FDCE    |    43|
|13    |FDRE    |  4096|
|14    |IBUF    |    19|
|15    |OBUF    |  4097|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+--------+------+
|      |Instance               |Module  |Cells |
+------+-----------------------+--------+------+
|1     |top                    |        | 80515|
|2     |  \genblk1[0].mac_i    |mac     |   219|
|3     |  \genblk1[100].mac_i  |mac_0   |   221|
|4     |  \genblk1[101].mac_i  |mac_1   |   368|
|5     |  \genblk1[102].mac_i  |mac_2   |   362|
|6     |  \genblk1[103].mac_i  |mac_3   |   224|
|7     |  \genblk1[104].mac_i  |mac_4   |   216|
|8     |  \genblk1[105].mac_i  |mac_5   |   219|
|9     |  \genblk1[106].mac_i  |mac_6   |   222|
|10    |  \genblk1[107].mac_i  |mac_7   |   369|
|11    |  \genblk1[108].mac_i  |mac_8   |   346|
|12    |  \genblk1[109].mac_i  |mac_9   |   363|
|13    |  \genblk1[10].mac_i   |mac_10  |   228|
|14    |  \genblk1[110].mac_i  |mac_11  |   221|
|15    |  \genblk1[111].mac_i  |mac_12  |   378|
|16    |  \genblk1[112].mac_i  |mac_13  |   361|
|17    |  \genblk1[113].mac_i  |mac_14  |   214|
|18    |  \genblk1[114].mac_i  |mac_15  |   361|
|19    |  \genblk1[115].mac_i  |mac_16  |   369|
|20    |  \genblk1[116].mac_i  |mac_17  |   233|
|21    |  \genblk1[117].mac_i  |mac_18  |   227|
|22    |  \genblk1[118].mac_i  |mac_19  |   216|
|23    |  \genblk1[119].mac_i  |mac_20  |   227|
|24    |  \genblk1[11].mac_i   |mac_21  |   212|
|25    |  \genblk1[120].mac_i  |mac_22  |   359|
|26    |  \genblk1[121].mac_i  |mac_23  |   364|
|27    |  \genblk1[122].mac_i  |mac_24  |   229|
|28    |  \genblk1[123].mac_i  |mac_25  |   360|
|29    |  \genblk1[124].mac_i  |mac_26  |   374|
|30    |  \genblk1[125].mac_i  |mac_27  |   233|
|31    |  \genblk1[126].mac_i  |mac_28  |   217|
|32    |  \genblk1[127].mac_i  |mac_29  |   232|
|33    |  \genblk1[128].mac_i  |mac_30  |   221|
|34    |  \genblk1[129].mac_i  |mac_31  |   231|
|35    |  \genblk1[12].mac_i   |mac_32  |   218|
|36    |  \genblk1[130].mac_i  |mac_33  |   370|
|37    |  \genblk1[131].mac_i  |mac_34  |   236|
|38    |  \genblk1[132].mac_i  |mac_35  |   234|
|39    |  \genblk1[133].mac_i  |mac_36  |   365|
|40    |  \genblk1[134].mac_i  |mac_37  |   367|
|41    |  \genblk1[135].mac_i  |mac_38  |   363|
|42    |  \genblk1[136].mac_i  |mac_39  |   368|
|43    |  \genblk1[137].mac_i  |mac_40  |   231|
|44    |  \genblk1[138].mac_i  |mac_41  |   215|
|45    |  \genblk1[139].mac_i  |mac_42  |   214|
|46    |  \genblk1[13].mac_i   |mac_43  |   216|
|47    |  \genblk1[140].mac_i  |mac_44  |   362|
|48    |  \genblk1[141].mac_i  |mac_45  |   226|
|49    |  \genblk1[142].mac_i  |mac_46  |   220|
|50    |  \genblk1[143].mac_i  |mac_47  |   362|
|51    |  \genblk1[144].mac_i  |mac_48  |   225|
|52    |  \genblk1[145].mac_i  |mac_49  |   359|
|53    |  \genblk1[146].mac_i  |mac_50  |   223|
|54    |  \genblk1[147].mac_i  |mac_51  |   368|
|55    |  \genblk1[148].mac_i  |mac_52  |   370|
|56    |  \genblk1[149].mac_i  |mac_53  |   228|
|57    |  \genblk1[14].mac_i   |mac_54  |   218|
|58    |  \genblk1[150].mac_i  |mac_55  |   233|
|59    |  \genblk1[151].mac_i  |mac_56  |   361|
|60    |  \genblk1[152].mac_i  |mac_57  |   361|
|61    |  \genblk1[153].mac_i  |mac_58  |   354|
|62    |  \genblk1[154].mac_i  |mac_59  |   359|
|63    |  \genblk1[155].mac_i  |mac_60  |   212|
|64    |  \genblk1[156].mac_i  |mac_61  |   371|
|65    |  \genblk1[157].mac_i  |mac_62  |   365|
|66    |  \genblk1[158].mac_i  |mac_63  |   215|
|67    |  \genblk1[159].mac_i  |mac_64  |   199|
|68    |  \genblk1[15].mac_i   |mac_65  |   357|
|69    |  \genblk1[160].mac_i  |mac_66  |   233|
|70    |  \genblk1[161].mac_i  |mac_67  |   232|
|71    |  \genblk1[162].mac_i  |mac_68  |   215|
|72    |  \genblk1[163].mac_i  |mac_69  |   235|
|73    |  \genblk1[164].mac_i  |mac_70  |   363|
|74    |  \genblk1[165].mac_i  |mac_71  |   362|
|75    |  \genblk1[166].mac_i  |mac_72  |   233|
|76    |  \genblk1[167].mac_i  |mac_73  |   356|
|77    |  \genblk1[168].mac_i  |mac_74  |   356|
|78    |  \genblk1[169].mac_i  |mac_75  |   224|
|79    |  \genblk1[16].mac_i   |mac_76  |   225|
|80    |  \genblk1[170].mac_i  |mac_77  |   359|
|81    |  \genblk1[171].mac_i  |mac_78  |   214|
|82    |  \genblk1[172].mac_i  |mac_79  |   218|
|83    |  \genblk1[173].mac_i  |mac_80  |   367|
|84    |  \genblk1[174].mac_i  |mac_81  |   221|
|85    |  \genblk1[175].mac_i  |mac_82  |   227|
|86    |  \genblk1[176].mac_i  |mac_83  |   359|
|87    |  \genblk1[177].mac_i  |mac_84  |   227|
|88    |  \genblk1[178].mac_i  |mac_85  |   229|
|89    |  \genblk1[179].mac_i  |mac_86  |   223|
|90    |  \genblk1[17].mac_i   |mac_87  |   213|
|91    |  \genblk1[180].mac_i  |mac_88  |   223|
|92    |  \genblk1[181].mac_i  |mac_89  |   358|
|93    |  \genblk1[182].mac_i  |mac_90  |   223|
|94    |  \genblk1[183].mac_i  |mac_91  |   365|
|95    |  \genblk1[184].mac_i  |mac_92  |   355|
|96    |  \genblk1[185].mac_i  |mac_93  |   217|
|97    |  \genblk1[186].mac_i  |mac_94  |   220|
|98    |  \genblk1[187].mac_i  |mac_95  |   352|
|99    |  \genblk1[188].mac_i  |mac_96  |   356|
|100   |  \genblk1[189].mac_i  |mac_97  |   225|
|101   |  \genblk1[18].mac_i   |mac_98  |   359|
|102   |  \genblk1[190].mac_i  |mac_99  |   359|
|103   |  \genblk1[191].mac_i  |mac_100 |   362|
|104   |  \genblk1[192].mac_i  |mac_101 |   360|
|105   |  \genblk1[193].mac_i  |mac_102 |   361|
|106   |  \genblk1[194].mac_i  |mac_103 |   232|
|107   |  \genblk1[195].mac_i  |mac_104 |   363|
|108   |  \genblk1[196].mac_i  |mac_105 |   222|
|109   |  \genblk1[197].mac_i  |mac_106 |   372|
|110   |  \genblk1[198].mac_i  |mac_107 |   234|
|111   |  \genblk1[199].mac_i  |mac_108 |   226|
|112   |  \genblk1[19].mac_i   |mac_109 |   207|
|113   |  \genblk1[1].mac_i    |mac_110 |   234|
|114   |  \genblk1[200].mac_i  |mac_111 |   217|
|115   |  \genblk1[201].mac_i  |mac_112 |   232|
|116   |  \genblk1[202].mac_i  |mac_113 |   220|
|117   |  \genblk1[203].mac_i  |mac_114 |   215|
|118   |  \genblk1[204].mac_i  |mac_115 |   218|
|119   |  \genblk1[205].mac_i  |mac_116 |   350|
|120   |  \genblk1[206].mac_i  |mac_117 |   374|
|121   |  \genblk1[207].mac_i  |mac_118 |   362|
|122   |  \genblk1[208].mac_i  |mac_119 |   232|
|123   |  \genblk1[209].mac_i  |mac_120 |   226|
|124   |  \genblk1[20].mac_i   |mac_121 |   229|
|125   |  \genblk1[210].mac_i  |mac_122 |   373|
|126   |  \genblk1[211].mac_i  |mac_123 |   223|
|127   |  \genblk1[212].mac_i  |mac_124 |   234|
|128   |  \genblk1[213].mac_i  |mac_125 |   366|
|129   |  \genblk1[214].mac_i  |mac_126 |   208|
|130   |  \genblk1[215].mac_i  |mac_127 |   213|
|131   |  \genblk1[216].mac_i  |mac_128 |   217|
|132   |  \genblk1[217].mac_i  |mac_129 |   362|
|133   |  \genblk1[218].mac_i  |mac_130 |   229|
|134   |  \genblk1[219].mac_i  |mac_131 |   210|
|135   |  \genblk1[21].mac_i   |mac_132 |   218|
|136   |  \genblk1[220].mac_i  |mac_133 |   352|
|137   |  \genblk1[221].mac_i  |mac_134 |   212|
|138   |  \genblk1[222].mac_i  |mac_135 |   361|
|139   |  \genblk1[223].mac_i  |mac_136 |   225|
|140   |  \genblk1[224].mac_i  |mac_137 |   230|
|141   |  \genblk1[225].mac_i  |mac_138 |   350|
|142   |  \genblk1[226].mac_i  |mac_139 |   225|
|143   |  \genblk1[227].mac_i  |mac_140 |   364|
|144   |  \genblk1[228].mac_i  |mac_141 |   235|
|145   |  \genblk1[229].mac_i  |mac_142 |   224|
|146   |  \genblk1[22].mac_i   |mac_143 |   231|
|147   |  \genblk1[230].mac_i  |mac_144 |   222|
|148   |  \genblk1[231].mac_i  |mac_145 |   357|
|149   |  \genblk1[232].mac_i  |mac_146 |   220|
|150   |  \genblk1[233].mac_i  |mac_147 |   230|
|151   |  \genblk1[234].mac_i  |mac_148 |   223|
|152   |  \genblk1[235].mac_i  |mac_149 |   230|
|153   |  \genblk1[236].mac_i  |mac_150 |   219|
|154   |  \genblk1[237].mac_i  |mac_151 |   232|
|155   |  \genblk1[238].mac_i  |mac_152 |   222|
|156   |  \genblk1[239].mac_i  |mac_153 |   366|
|157   |  \genblk1[23].mac_i   |mac_154 |   353|
|158   |  \genblk1[240].mac_i  |mac_155 |   220|
|159   |  \genblk1[241].mac_i  |mac_156 |   209|
|160   |  \genblk1[242].mac_i  |mac_157 |   230|
|161   |  \genblk1[243].mac_i  |mac_158 |   362|
|162   |  \genblk1[244].mac_i  |mac_159 |   359|
|163   |  \genblk1[245].mac_i  |mac_160 |   219|
|164   |  \genblk1[246].mac_i  |mac_161 |   361|
|165   |  \genblk1[247].mac_i  |mac_162 |   217|
|166   |  \genblk1[248].mac_i  |mac_163 |   357|
|167   |  \genblk1[249].mac_i  |mac_164 |   228|
|168   |  \genblk1[24].mac_i   |mac_165 |   220|
|169   |  \genblk1[250].mac_i  |mac_166 |   235|
|170   |  \genblk1[251].mac_i  |mac_167 |   357|
|171   |  \genblk1[252].mac_i  |mac_168 |   360|
|172   |  \genblk1[253].mac_i  |mac_169 |   360|
|173   |  \genblk1[254].mac_i  |mac_170 |   240|
|174   |  \genblk1[255].mac_i  |mac_171 |   219|
|175   |  \genblk1[25].mac_i   |mac_172 |   218|
|176   |  \genblk1[26].mac_i   |mac_173 |   366|
|177   |  \genblk1[27].mac_i   |mac_174 |   377|
|178   |  \genblk1[28].mac_i   |mac_175 |   219|
|179   |  \genblk1[29].mac_i   |mac_176 |   216|
|180   |  \genblk1[2].mac_i    |mac_177 |   218|
|181   |  \genblk1[30].mac_i   |mac_178 |   355|
|182   |  \genblk1[31].mac_i   |mac_179 |   227|
|183   |  \genblk1[32].mac_i   |mac_180 |   214|
|184   |  \genblk1[33].mac_i   |mac_181 |   217|
|185   |  \genblk1[34].mac_i   |mac_182 |   374|
|186   |  \genblk1[35].mac_i   |mac_183 |   362|
|187   |  \genblk1[36].mac_i   |mac_184 |   219|
|188   |  \genblk1[37].mac_i   |mac_185 |   359|
|189   |  \genblk1[38].mac_i   |mac_186 |   219|
|190   |  \genblk1[39].mac_i   |mac_187 |   220|
|191   |  \genblk1[3].mac_i    |mac_188 |   217|
|192   |  \genblk1[40].mac_i   |mac_189 |   228|
|193   |  \genblk1[41].mac_i   |mac_190 |   223|
|194   |  \genblk1[42].mac_i   |mac_191 |   229|
|195   |  \genblk1[43].mac_i   |mac_192 |   370|
|196   |  \genblk1[44].mac_i   |mac_193 |   365|
|197   |  \genblk1[45].mac_i   |mac_194 |   227|
|198   |  \genblk1[46].mac_i   |mac_195 |   365|
|199   |  \genblk1[47].mac_i   |mac_196 |   360|
|200   |  \genblk1[48].mac_i   |mac_197 |   375|
|201   |  \genblk1[49].mac_i   |mac_198 |   225|
|202   |  \genblk1[4].mac_i    |mac_199 |   220|
|203   |  \genblk1[50].mac_i   |mac_200 |   212|
|204   |  \genblk1[51].mac_i   |mac_201 |   370|
|205   |  \genblk1[52].mac_i   |mac_202 |   210|
|206   |  \genblk1[53].mac_i   |mac_203 |   225|
|207   |  \genblk1[54].mac_i   |mac_204 |   361|
|208   |  \genblk1[55].mac_i   |mac_205 |   367|
|209   |  \genblk1[56].mac_i   |mac_206 |   343|
|210   |  \genblk1[57].mac_i   |mac_207 |   368|
|211   |  \genblk1[58].mac_i   |mac_208 |   218|
|212   |  \genblk1[59].mac_i   |mac_209 |   232|
|213   |  \genblk1[5].mac_i    |mac_210 |   369|
|214   |  \genblk1[60].mac_i   |mac_211 |   215|
|215   |  \genblk1[61].mac_i   |mac_212 |   359|
|216   |  \genblk1[62].mac_i   |mac_213 |   360|
|217   |  \genblk1[63].mac_i   |mac_214 |   373|
|218   |  \genblk1[64].mac_i   |mac_215 |   365|
|219   |  \genblk1[65].mac_i   |mac_216 |   357|
|220   |  \genblk1[66].mac_i   |mac_217 |   215|
|221   |  \genblk1[67].mac_i   |mac_218 |   228|
|222   |  \genblk1[68].mac_i   |mac_219 |   225|
|223   |  \genblk1[69].mac_i   |mac_220 |   228|
|224   |  \genblk1[6].mac_i    |mac_221 |   237|
|225   |  \genblk1[70].mac_i   |mac_222 |   364|
|226   |  \genblk1[71].mac_i   |mac_223 |   223|
|227   |  \genblk1[72].mac_i   |mac_224 |   222|
|228   |  \genblk1[73].mac_i   |mac_225 |   225|
|229   |  \genblk1[74].mac_i   |mac_226 |   216|
|230   |  \genblk1[75].mac_i   |mac_227 |   221|
|231   |  \genblk1[76].mac_i   |mac_228 |   358|
|232   |  \genblk1[77].mac_i   |mac_229 |   216|
|233   |  \genblk1[78].mac_i   |mac_230 |   355|
|234   |  \genblk1[79].mac_i   |mac_231 |   363|
|235   |  \genblk1[7].mac_i    |mac_232 |   215|
|236   |  \genblk1[80].mac_i   |mac_233 |   231|
|237   |  \genblk1[81].mac_i   |mac_234 |   363|
|238   |  \genblk1[82].mac_i   |mac_235 |   356|
|239   |  \genblk1[83].mac_i   |mac_236 |   218|
|240   |  \genblk1[84].mac_i   |mac_237 |   218|
|241   |  \genblk1[85].mac_i   |mac_238 |   370|
|242   |  \genblk1[86].mac_i   |mac_239 |   359|
|243   |  \genblk1[87].mac_i   |mac_240 |   361|
|244   |  \genblk1[88].mac_i   |mac_241 |   210|
|245   |  \genblk1[89].mac_i   |mac_242 |   232|
|246   |  \genblk1[8].mac_i    |mac_243 |   358|
|247   |  \genblk1[90].mac_i   |mac_244 |   225|
|248   |  \genblk1[91].mac_i   |mac_245 |   367|
|249   |  \genblk1[92].mac_i   |mac_246 |   370|
|250   |  \genblk1[93].mac_i   |mac_247 |   363|
|251   |  \genblk1[94].mac_i   |mac_248 |   213|
|252   |  \genblk1[95].mac_i   |mac_249 |   227|
|253   |  \genblk1[96].mac_i   |mac_250 |   216|
|254   |  \genblk1[97].mac_i   |mac_251 |   359|
|255   |  \genblk1[98].mac_i   |mac_252 |   356|
|256   |  \genblk1[99].mac_i   |mac_253 |   368|
|257   |  \genblk1[9].mac_i    |mac_254 |   238|
+------+-----------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:22:02 ; elapsed = 00:27:19 . Memory (MB): peak = 2319.773 ; gain = 964.316 ; free physical = 1978 ; free virtual = 5128
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 100 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:22:03 ; elapsed = 00:27:25 . Memory (MB): peak = 2323.684 ; gain = 968.227 ; free physical = 4973 ; free virtual = 8118
Synthesis Optimization Complete : Time (s): cpu = 00:22:03 ; elapsed = 00:27:25 . Memory (MB): peak = 2323.684 ; gain = 968.227 ; free physical = 4985 ; free virtual = 8118
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20553 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2335.781 ; gain = 0.000 ; free physical = 4849 ; free virtual = 7988
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
340 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:22:17 ; elapsed = 00:27:39 . Memory (MB): peak = 2335.781 ; gain = 988.328 ; free physical = 4934 ; free virtual = 8073
# report_design_analysis -file $dirt/design.rpt
report_design_analysis: Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2837.059 ; gain = 501.277 ; free physical = 4189 ; free virtual = 7359
# report_utilization -file $dirt/utiliziation.rpt
# report_timing -file $dirt/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi rom.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi rom.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 18 16:02:59 2020...
