

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   10 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        6 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_kNavCV
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_3.elf
()

Finished parsing .elf file _cuobjdump_3.elf
Parsing .ptx file _cuobjdump_3.ptx
Finished parsing .ptx file _cuobjdump_3.ptx
Parsing .sass file _cuobjdump_3.sass
Finished parsing .sass file _cuobjdump_3.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_3.ptx _cuobjdump_3.sass _cuobjdump_3.elf _ptxplus_wF73FG
GPGPU-Sim PTX: removing temporary files using "rm -f _ptxplus_wF73FG"
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii" from 0x100 to 0x158 (global memory space) 1
GPGPU-Sim PTX: allocating local region for "l1" from 0x0 to 0x0 (local memory space)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @$p0.ne bra l0x00000128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e8 (_1.ptx:100) add.u32 $ofs1, $ofs0, 0x000000d8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x118 (_1.ptx:106) @$p1.neu bra l0x00000138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec (_1.ptx:135) l0x000001e8: mov.u32 $r6, $r0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (_1.ptx:107) bra l0x000001e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec (_1.ptx:135) l0x000001e8: mov.u32 $r6, $r0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (_1.ptx:109) bra l0x000000b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (_1.ptx:93) l0x000000b0: and.b32 $r0, $r3, constant1_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii[0x0004];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e4 (_1.ptx:134) @$p1.ne bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec (_1.ptx:135) l0x000001e8: mov.u32 $r6, $r0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1f4 (_1.ptx:136) @$p0.eq bra l0x00000320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (_1.ptx:178) l0x00000320: mov.u32 $r6, $r0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (_1.ptx:177) @$p1.ne bra l0x00000228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (_1.ptx:178) l0x00000320: mov.u32 $r6, $r0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x338 (_1.ptx:179) @$p0.eq bra l0x00000450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x464 (_1.ptx:219) l0x00000450: add.u32 $ofs1, $ofs0, 0x00000088;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x45c (_1.ptx:218) @$p1.ne bra l0x00000390;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x464 (_1.ptx:219) l0x00000450: add.u32 $ofs1, $ofs0, 0x00000088;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x49c (_1.ptx:226) @$p1.ne bra l0x00003668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36cc (_1.ptx:1934) l0x00003668: mov.u32 $r1, $r0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x540 (_1.ptx:248) @$p0.eq bra l0x00000838;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x854 (_1.ptx:351) l0x00000838: mov.u32 $r5, $r0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x744 (_1.ptx:315) @$p1.eq bra l0x00000778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x794 (_1.ptx:325) l0x00000778: ld.global.u32 $r21, [$r21];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x84c (_1.ptx:350) @$p1.ne bra l0x00000608;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x854 (_1.ptx:351) l0x00000838: mov.u32 $r5, $r0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x85c (_1.ptx:352) @$p0.eq bra l0x00000890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ac (_1.ptx:362) l0x00000890: mov.u32 $r5, $r0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x8a4 (_1.ptx:361) @$p1.ne bra l0x00000858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ac (_1.ptx:362) l0x00000890: mov.u32 $r5, $r0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x8b4 (_1.ptx:363) @$p0.eq bra l0x00001040;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1068 (_1.ptx:614) l0x00001048: set.lt.s32.s32 $p1/$o127, $r21, constant1_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii[0x0004];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xad8 (_1.ptx:432) @$p1.eq bra l0x00000b18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc00 (_1.ptx:469) l0x00000be0: add.u32 $r32, s[0x0040], $r28;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xb30 (_1.ptx:443) bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc00 (_1.ptx:469) l0x00000be0: add.u32 $r32, s[0x0040], $r28;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xc28 (_1.ptx:474) @$p1.eq bra l0x00000c80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (_1.ptx:519) l0x00000d68: ld.global.u32 $r32, [$r29];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc98 (_1.ptx:488) bra l0x00000d68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (_1.ptx:519) l0x00000d68: ld.global.u32 $r32, [$r29];
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1050 (_1.ptx:611) @$p2.ne bra l0x00000a08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1058 (_1.ptx:612) bra l0x00001048;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1058 (_1.ptx:612) bra l0x00001048;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1068 (_1.ptx:614) l0x00001048: set.lt.s32.s32 $p1/$o127, $r21, constant1_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii[0x0004];
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1078 (_1.ptx:616) @$p1.ne bra l0x000016a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16dc (_1.ptx:837) l0x000016a8: mov.u32 $r5, $r3;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x11bc (_1.ptx:660) @$p1.eq bra l0x000012e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1318 (_1.ptx:709) l0x000012e8: mov.u32 $r6, $r3;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1308 (_1.ptx:706) @$p2.ne bra l0x000011c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1310 (_1.ptx:707) mov.half.u32 $r1, $r8;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1320 (_1.ptx:710) @$p0.eq bra l0x00001690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c4 (_1.ptx:834) l0x00001690: add.u32 $r10, $r10, 0x00000001;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1368 (_1.ptx:719) @$p2.eq bra l0x00001668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x169c (_1.ptx:829) l0x00001668: add.u32 $ofs1, $ofs1, 0x0000fffc;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x13ac (_1.ptx:728) @$p2.eq bra l0x00001668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x169c (_1.ptx:829) l0x00001668: add.u32 $ofs1, $ofs1, 0x0000fffc;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x16bc (_1.ptx:833) @$p2.ne bra l0x00001318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c4 (_1.ptx:834) l0x00001690: add.u32 $r10, $r10, 0x00000001;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x16d4 (_1.ptx:836) @$p2.ne bra l0x00001100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16dc (_1.ptx:837) l0x000016a8: mov.u32 $r5, $r3;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x16e4 (_1.ptx:838) @$p0.eq bra l0x000018c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1900 (_1.ptx:908) l0x000018c8: set.lt.s32.s32 $p1/$o127, $r6, constant1_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii[0x0004];
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1780 (_1.ptx:859) @$p1.eq bra l0x00001770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1878 (_1.ptx:891) l0x00001840: mul.f32 $r9, $r9, $r19;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x17a0 (_1.ptx:863) bra l0x00001840;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1878 (_1.ptx:891) l0x00001840: mul.f32 $r9, $r9, $r19;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x18e8 (_1.ptx:905) @$p2.ne bra l0x00001708;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f0 (_1.ptx:906) bra l0x000018c8;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x18f0 (_1.ptx:906) bra l0x000018c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1900 (_1.ptx:908) l0x000018c8: set.lt.s32.s32 $p1/$o127, $r6, constant1_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii[0x0004];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1910 (_1.ptx:910) @$p1.ne bra l0x00001ab8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_1.ptx:979) l0x00001ab8: add.f32 $r5, $r1, $r2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1a04 (_1.ptx:944) @$p1.eq bra l0x00001aa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae8 (_1.ptx:976) l0x00001aa0: add.u32 $r23, $r23, 0x00000001;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1ae0 (_1.ptx:975) @$p2.ne bra l0x000019e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae8 (_1.ptx:976) l0x00001aa0: add.u32 $r23, $r23, 0x00000001;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1af8 (_1.ptx:978) @$p2.ne bra l0x00001970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_1.ptx:979) l0x00001ab8: add.f32 $r5, $r1, $r2;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1b40 (_1.ptx:987) @$p2.eq bra l0x00001bd8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c28 (_1.ptx:1018) l0x00001bd8: add.f32 $r6, $r4, $r1;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1c58 (_1.ptx:1024) @$p2.eq bra l0x00001ce8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d40 (_1.ptx:1054) l0x00001ce8: mov.u32 $r5, $r124;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1d58 (_1.ptx:1057) @$p1.eq bra l0x00001da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e08 (_1.ptx:1081) l0x00001da8: mov.u32 $r5, $r0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1e10 (_1.ptx:1082) @$p0.eq bra l0x00003638;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x369c (_1.ptx:1928) l0x00003638: ld.local.u32 $r6, [0x0930];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1f4c (_1.ptx:1123) @$p3.eq bra l0x00001f28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8c (_1.ptx:1131) l0x00001f28: set.gt.f32.f32 $p2/$o127, $r30, constant1_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii[0x0048];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1fa4 (_1.ptx:1134) @$p2.eq bra l0x00001f80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe4 (_1.ptx:1142) l0x00001f80: set.gt.f32.f32 $p3/$r8, $r30, $r124;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1ffc (_1.ptx:1145) @$p3.eq bra l0x00002068;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e4 (_1.ptx:1177) l0x00002080: cvt.f32.f32 $r39, $r33;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2024 (_1.ptx:1150) @$p3.eq bra l0x00002080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e4 (_1.ptx:1177) l0x00002080: cvt.f32.f32 $r39, $r33;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x20c4 (_1.ptx:1173) bra l0x00002080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e4 (_1.ptx:1177) l0x00002080: cvt.f32.f32 $r39, $r33;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x20fc (_1.ptx:1180) @$p2.eq bra l0x00002180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ec (_1.ptx:1214) l0x00002188: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x210c (_1.ptx:1182) @$p3.eq bra l0x00002188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ec (_1.ptx:1214) l0x00002188: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x21dc (_1.ptx:1212) bra l0x00002188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ec (_1.ptx:1214) l0x00002188: nop;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x223c (_1.ptx:1224) @$p2.eq bra l0x00002248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x236c (_1.ptx:1262) l0x00002308: cvt.f32.f32 $r42, $r35;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x22a4 (_1.ptx:1237) bra l0x00002308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x236c (_1.ptx:1262) l0x00002308: cvt.f32.f32 $r42, $r35;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2384 (_1.ptx:1265) @$p2.eq bra l0x00002390;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24bc (_1.ptx:1305) l0x00002458: rsqrt.f32 $r10, $r32;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x23ec (_1.ptx:1278) bra l0x00002458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24bc (_1.ptx:1305) l0x00002458: rsqrt.f32 $r10, $r32;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x26f4 (_1.ptx:1384) @$p2.eq bra l0x00002720;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278c (_1.ptx:1404) l0x00002728: set.gt.f32.f32 $p2/$o127, $r39, constant1_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii[0x0024];
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x277c (_1.ptx:1402) bra l0x00002728;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278c (_1.ptx:1404) l0x00002728: set.gt.f32.f32 $p2/$o127, $r39, constant1_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii[0x0024];
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x279c (_1.ptx:1406) @$p2.eq bra l0x000027a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281c (_1.ptx:1424) l0x000027b8: nop;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x27ac (_1.ptx:1408) @$p2.eq bra l0x000027b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281c (_1.ptx:1424) l0x000027b8: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x27fc (_1.ptx:1420) bra l0x000027b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281c (_1.ptx:1424) l0x000027b8: nop;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x280c (_1.ptx:1422) bra l0x000027b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281c (_1.ptx:1424) l0x000027b8: nop;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x282c (_1.ptx:1426) @$p3.eq bra l0x000028a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290c (_1.ptx:1456) l0x000028a8: add.f32 $r53, $r57, -$r56;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x28bc (_1.ptx:1445) @$p2.eq bra l0x00002888;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290c (_1.ptx:1456) l0x000028a8: add.f32 $r53, $r57, -$r56;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x28e4 (_1.ptx:1451) bra l0x000028a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290c (_1.ptx:1456) l0x000028a8: add.f32 $r53, $r57, -$r56;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x28fc (_1.ptx:1454) bra l0x000028a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290c (_1.ptx:1456) l0x000028a8: add.f32 $r53, $r57, -$r56;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x29a4 (_1.ptx:1476) @$p3.eq bra l0x000029b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2c (_1.ptx:1495) l0x000029c8: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x29b4 (_1.ptx:1478) @$p3.eq bra l0x000029c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2c (_1.ptx:1495) l0x000029c8: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2a0c (_1.ptx:1491) bra l0x000029c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2c (_1.ptx:1495) l0x000029c8: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2a1c (_1.ptx:1493) bra l0x000029c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2c (_1.ptx:1495) l0x000029c8: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2a44 (_1.ptx:1498) @$p3.eq bra l0x00002f80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300c (_1.ptx:1692) l0x00002fa8: nop;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2a5c (_1.ptx:1501) @$p2.eq bra l0x00002b78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bf4 (_1.ptx:1555) l0x00002b90: set.gt.f32.f32 $p2/$o127, $r6, $r124;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2a6c (_1.ptx:1503) @$p2.eq bra l0x00002b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bf4 (_1.ptx:1555) l0x00002b90: set.gt.f32.f32 $p2/$o127, $r6, $r124;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2bd4 (_1.ptx:1551) bra l0x00002b90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bf4 (_1.ptx:1555) l0x00002b90: set.gt.f32.f32 $p2/$o127, $r6, $r124;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2be4 (_1.ptx:1553) bra l0x00002b90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bf4 (_1.ptx:1555) l0x00002b90: set.gt.f32.f32 $p2/$o127, $r6, $r124;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2c04 (_1.ptx:1557) @$p2.eq bra l0x00002ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d14 (_1.ptx:1593) l0x00002cb0: set.gt.f32.f32 $p3/$o127, $r42, $r124;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2cfc (_1.ptx:1590) bra l0x00002cb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d14 (_1.ptx:1593) l0x00002cb0: set.gt.f32.f32 $p3/$o127, $r42, $r124;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2d2c (_1.ptx:1596) @$p3.eq bra l0x00002de0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e5c (_1.ptx:1637) l0x00002df8: set.gt.f32.f32 $r41, $r53, $r124;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2d34 (_1.ptx:1597) @$p2.eq bra l0x00002df0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e5c (_1.ptx:1637) l0x00002df8: set.gt.f32.f32 $r41, $r53, $r124;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2e3c (_1.ptx:1633) bra l0x00002df8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e5c (_1.ptx:1637) l0x00002df8: set.gt.f32.f32 $r41, $r53, $r124;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2e4c (_1.ptx:1635) bra l0x00002df8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e5c (_1.ptx:1637) l0x00002df8: set.gt.f32.f32 $r41, $r53, $r124;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2e8c (_1.ptx:1643) @$p2.eq bra l0x00002f20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f8c (_1.ptx:1676) l0x00002f28: set.gt.f32.f32 $p2/$o127, $r49, $r124;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2f7c (_1.ptx:1674) bra l0x00002f28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f8c (_1.ptx:1676) l0x00002f28: set.gt.f32.f32 $p2/$o127, $r49, $r124;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f94 (_1.ptx:1677) @$p2.eq bra l0x00002f70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300c (_1.ptx:1692) l0x00002fa8: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2fcc (_1.ptx:1684) bra l0x00002fa8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300c (_1.ptx:1692) l0x00002fa8: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fdc (_1.ptx:1686) bra l0x00002fa8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300c (_1.ptx:1692) l0x00002fa8: nop;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x301c (_1.ptx:1694) @$p1.eq bra l0x00003048;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30b4 (_1.ptx:1714) l0x00003050: add.f32 $r42, $r39, $r38;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3034 (_1.ptx:1697) @$p1.eq bra l0x00003010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308c (_1.ptx:1709) l0x00003028: mul.f32 $r41, $r22, $r35;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3054 (_1.ptx:1701) @$p1.eq bra l0x00003020;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308c (_1.ptx:1709) l0x00003028: mul.f32 $r41, $r22, $r35;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x306c (_1.ptx:1705) bra l0x00003028;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308c (_1.ptx:1709) l0x00003028: mul.f32 $r41, $r22, $r35;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x307c (_1.ptx:1707) bra l0x00003028;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308c (_1.ptx:1709) l0x00003028: mul.f32 $r41, $r22, $r35;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x30a4 (_1.ptx:1712) bra l0x00003050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30b4 (_1.ptx:1714) l0x00003050: add.f32 $r42, $r39, $r38;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x30ec (_1.ptx:1721) @$p1.eq bra l0x00003270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33f4 (_1.ptx:1836) l0x00003390: ld.global.u32 $r32, [$r36];
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x32cc (_1.ptx:1793) bra l0x00003390;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33f4 (_1.ptx:1836) l0x00003390: ld.global.u32 $r32, [$r36];
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x3334 (_1.ptx:1807) @$p1.eq bra l0x00003300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3364 (_1.ptx:1816) l0x00003300: mul.f32 $r8, $r19, $r41;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x359c (_1.ptx:1896) @$p1.eq bra l0x00003568;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35cc (_1.ptx:1902) l0x00003568: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3694 (_1.ptx:1927) @$p1.ne bra l0x00001df0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x369c (_1.ptx:1928) l0x00003638: ld.local.u32 $r6, [0x0930];
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x36c4 (_1.ptx:1933) @$p1.ne bra l0x00000520;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36cc (_1.ptx:1934) l0x00003668: mov.u32 $r1, $r0;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3788 (_1.ptx:1961) @$p0.ne bra l0x000036b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3790 (_1.ptx:1962) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_kGYGys"
Running: cat _ptx_kGYGys | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_GJRyue
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_10 -v _ptx2_GJRyue --output-file  /dev/null 2> _ptx_kGYGysinfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=60, lmem=2360, smem=224, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_kGYGys _ptx2_GJRyue _ptx_kGYGysinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim PTX: WARNING (_1.ptx:69) ** reading undefined register '$ofs0' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: cycles simulated: 500  inst.: 82944 (ipc=165.9) sim_rate=27648 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 01:25:42 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,2,0) tid=(3,7,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 327594 (ipc=218.4) sim_rate=81898 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 01:25:43 2018
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 360356 (ipc=144.1) sim_rate=72071 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 01:25:44 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(8,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 415646 (ipc=118.8) sim_rate=69274 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 01:25:45 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(7,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 491482 (ipc=98.3) sim_rate=70211 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 01:25:46 2018
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 544250 (ipc=90.7) sim_rate=68031 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 01:25:47 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 629008 (ipc=83.9) sim_rate=69889 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 01:25:48 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(5,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 711220 (ipc=79.0) sim_rate=71122 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 01:25:49 2018
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 763858 (ipc=76.4) sim_rate=69441 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 01:25:50 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 823016 (ipc=74.8) sim_rate=68584 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 01:25:51 2018
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 880390 (ipc=73.4) sim_rate=67722 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 01:25:52 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 964862 (ipc=71.5) sim_rate=68918 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 01:25:53 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(3,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1027916 (ipc=70.9) sim_rate=68527 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 01:25:54 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(7,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 1085212 (ipc=70.0) sim_rate=67825 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 01:25:55 2018
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1174178 (ipc=69.1) sim_rate=69069 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 01:25:56 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(7,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1263304 (ipc=68.3) sim_rate=70183 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 01:25:57 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(8,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 1325312 (ipc=68.0) sim_rate=69753 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 01:25:58 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(8,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 1411594 (ipc=67.2) sim_rate=70579 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 01:25:59 2018
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 1468250 (ipc=66.7) sim_rate=69916 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 01:26:00 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 1523776 (ipc=66.3) sim_rate=69262 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 01:26:01 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1613486 (ipc=65.9) sim_rate=70151 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 01:26:02 2018
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1668228 (ipc=65.4) sim_rate=69509 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 01:26:03 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(5,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1755514 (ipc=65.0) sim_rate=70220 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 01:26:04 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1814984 (ipc=64.8) sim_rate=69807 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 01:26:05 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(4,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 1905288 (ipc=64.6) sim_rate=70566 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 01:26:06 2018
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 1952948 (ipc=64.0) sim_rate=69748 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 01:26:07 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(6,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 2032846 (ipc=63.5) sim_rate=70098 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 01:26:08 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 2068243 (ipc=62.7) sim_rate=68941 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 01:26:09 2018
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 2129984 (ipc=61.7) sim_rate=68709 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 01:26:10 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 2167960 (ipc=61.1) sim_rate=67748 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 01:26:11 2018
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 2203791 (ipc=60.4) sim_rate=66781 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 01:26:12 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(7,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 2244341 (ipc=59.8) sim_rate=66010 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 01:26:13 2018
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2294306 (ipc=58.8) sim_rate=65551 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 01:26:14 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(3,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 2333566 (ipc=58.3) sim_rate=64821 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 01:26:15 2018
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 2370358 (ipc=57.8) sim_rate=64063 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 01:26:16 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(8,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 2405014 (ipc=57.3) sim_rate=63289 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 01:26:17 2018
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 2439873 (ipc=56.7) sim_rate=62560 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 01:26:18 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 2482305 (ipc=56.4) sim_rate=62057 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 01:26:19 2018
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 2514961 (ipc=55.9) sim_rate=61340 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 01:26:20 2018
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 2553774 (ipc=55.5) sim_rate=60804 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 01:26:21 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 2612068 (ipc=55.0) sim_rate=60745 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 01:26:22 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(3,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 2646853 (ipc=54.6) sim_rate=60155 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 01:26:23 2018
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 2686154 (ipc=54.3) sim_rate=59692 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 01:26:24 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 2723966 (ipc=53.9) sim_rate=59216 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 01:26:25 2018
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 2760296 (ipc=53.6) sim_rate=58729 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 01:26:26 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 2817372 (ipc=53.2) sim_rate=58695 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 01:26:27 2018
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 2854183 (ipc=52.9) sim_rate=58248 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 01:26:28 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 2911455 (ipc=52.5) sim_rate=58229 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 01:26:29 2018
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 2946740 (ipc=52.2) sim_rate=57779 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 01:26:30 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 2984447 (ipc=51.9) sim_rate=57393 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 01:26:31 2018
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 3044462 (ipc=51.6) sim_rate=57442 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 01:26:32 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(7,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 3079016 (ipc=51.3) sim_rate=57018 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 01:26:33 2018
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 3137000 (ipc=51.0) sim_rate=57036 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 01:26:34 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 3191285 (ipc=50.7) sim_rate=56987 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 01:26:35 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(7,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 3230866 (ipc=50.5) sim_rate=56681 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 01:26:36 2018
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 3286781 (ipc=50.2) sim_rate=56668 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 01:26:37 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 3323437 (ipc=50.0) sim_rate=56329 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 01:26:38 2018
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 3381185 (ipc=49.7) sim_rate=56353 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 01:26:39 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(6,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 3419032 (ipc=49.6) sim_rate=56049 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 01:26:40 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 3477648 (ipc=49.3) sim_rate=56091 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 01:26:41 2018
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 3516252 (ipc=49.2) sim_rate=55813 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 01:26:42 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(7,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 3553401 (ipc=49.0) sim_rate=55521 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 01:26:43 2018
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 3619076 (ipc=48.9) sim_rate=55678 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 01:26:44 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(7,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 3661235 (ipc=48.8) sim_rate=55473 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 01:26:45 2018
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 3701554 (ipc=48.7) sim_rate=55247 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 01:26:46 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 3764101 (ipc=48.6) sim_rate=55354 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 01:26:47 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 3808048 (ipc=48.5) sim_rate=55189 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 01:26:48 2018
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 3853239 (ipc=48.5) sim_rate=55046 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 01:26:49 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 3917914 (ipc=48.4) sim_rate=55181 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 01:26:50 2018
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 3939441 (ipc=48.3) sim_rate=54714 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 01:26:51 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 4003092 (ipc=48.2) sim_rate=54836 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 01:26:52 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 4048318 (ipc=48.2) sim_rate=54707 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 01:26:53 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(7,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 4113403 (ipc=48.1) sim_rate=54845 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 01:26:54 2018
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 4155476 (ipc=48.0) sim_rate=54677 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 01:26:55 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 4218590 (ipc=47.9) sim_rate=54786 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 01:26:56 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 4262687 (ipc=47.9) sim_rate=54649 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 01:26:57 2018
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 4308595 (ipc=47.9) sim_rate=54539 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 01:26:58 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 4374686 (ipc=47.8) sim_rate=54683 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 01:26:59 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 4420010 (ipc=47.8) sim_rate=54568 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 01:27:00 2018
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 4467036 (ipc=47.8) sim_rate=54476 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 01:27:01 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 4533989 (ipc=47.7) sim_rate=54626 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 01:27:02 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 4580722 (ipc=47.7) sim_rate=54532 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 01:27:03 2018
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 4648827 (ipc=47.7) sim_rate=54692 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 01:27:04 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 4708305 (ipc=47.8) sim_rate=54747 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 01:27:05 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(6,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 4793286 (ipc=47.9) sim_rate=55095 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 01:27:06 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 4875370 (ipc=48.0) sim_rate=55401 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 01:27:07 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(6,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 4946786 (ipc=48.3) sim_rate=55581 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 01:27:08 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(4,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 5084808 (ipc=48.9) sim_rate=56497 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 01:27:09 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(6,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 5234864 (ipc=49.6) sim_rate=57525 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 01:27:10 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(3,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 5339526 (ipc=50.1) sim_rate=58038 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 01:27:11 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 5446902 (ipc=50.7) sim_rate=58568 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 01:27:12 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 5551508 (ipc=51.2) sim_rate=59058 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 01:27:13 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(4,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 5718124 (ipc=52.0) sim_rate=60190 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 01:27:14 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(6,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 5834642 (ipc=52.6) sim_rate=60777 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 01:27:15 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(6,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 5954798 (ipc=53.2) sim_rate=61389 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 01:27:16 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(8,4,0) tid=(4,7,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 6077076 (ipc=53.8) sim_rate=62010 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 01:27:17 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 6200576 (ipc=54.4) sim_rate=62632 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 01:27:18 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(2,2,0) tid=(3,4,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 6379672 (ipc=55.2) sim_rate=63796 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 01:27:19 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(8,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 6508990 (ipc=55.9) sim_rate=64445 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 01:27:20 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(4,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 6635876 (ipc=56.5) sim_rate=65057 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 01:27:21 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 6754414 (ipc=57.0) sim_rate=65576 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 01:27:22 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(8,0,0) tid=(0,3,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 6875566 (ipc=57.5) sim_rate=66111 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 01:27:23 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 7072010 (ipc=58.4) sim_rate=67352 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 01:27:24 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(2,4,0) tid=(3,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 7200864 (ipc=59.0) sim_rate=67932 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 01:27:25 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 7328358 (ipc=59.6) sim_rate=68489 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 01:27:26 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(8,1,0) tid=(1,6,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 7473880 (ipc=60.3) sim_rate=69202 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 01:27:27 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(7,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 7618352 (ipc=60.9) sim_rate=69893 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 01:27:28 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(2,3,0) tid=(3,6,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 7797183 (ipc=61.9) sim_rate=70883 (inst/sec) elapsed = 0:0:01:50 / Thu Apr 12 01:27:29 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(3,4,0) tid=(6,5,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 7966926 (ipc=62.7) sim_rate=71774 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 01:27:30 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(2,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 8124490 (ipc=63.5) sim_rate=72540 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 01:27:31 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 8311202 (ipc=64.4) sim_rate=73550 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 01:27:32 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(8,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 8396858 (ipc=64.8) sim_rate=73656 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 01:27:33 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(3,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 8579833 (ipc=65.7) sim_rate=74607 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 01:27:34 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(0,1,0) tid=(4,2,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(3,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 8758674 (ipc=66.6) sim_rate=75505 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 01:27:35 2018
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 8846020 (ipc=67.0) sim_rate=75607 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 01:27:36 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,4,0) tid=(1,4,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 9022910 (ipc=67.8) sim_rate=76465 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 01:27:37 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1,6,0) tid=(5,1,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 9209306 (ipc=68.7) sim_rate=77389 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 01:27:38 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(7,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 9302388 (ipc=69.2) sim_rate=77519 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 01:27:39 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(0,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(6,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 9492152 (ipc=70.1) sim_rate=78447 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 01:27:40 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 9579346 (ipc=70.4) sim_rate=78519 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 01:27:41 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 9677530 (ipc=70.9) sim_rate=78679 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 01:27:42 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(7,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 9876848 (ipc=71.8) sim_rate=79652 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 01:27:43 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(5,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 9973836 (ipc=72.3) sim_rate=79790 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 01:27:44 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(0,4,0) tid=(1,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 10176016 (ipc=73.2) sim_rate=80762 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 01:27:45 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 10270660 (ipc=73.6) sim_rate=80871 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 01:27:46 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(7,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 10368342 (ipc=74.1) sim_rate=81002 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 01:27:47 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 10469298 (ipc=74.5) sim_rate=81157 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 01:27:48 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(4,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(5,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 10667451 (ipc=75.4) sim_rate=82057 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 01:27:49 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 10769682 (ipc=75.8) sim_rate=82211 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 01:27:50 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 10871554 (ipc=76.3) sim_rate=82360 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 01:27:51 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(3,4,0) tid=(4,7,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 11068252 (ipc=77.1) sim_rate=83219 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 01:27:52 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(0,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 11171166 (ipc=77.6) sim_rate=83366 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 01:27:53 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(8,0,0) tid=(0,6,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(2,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 11366712 (ipc=78.4) sim_rate=84197 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 01:27:54 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 11468130 (ipc=78.8) sim_rate=84324 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 01:27:55 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(6,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 11573788 (ipc=79.3) sim_rate=84480 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 01:27:56 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 11774167 (ipc=80.1) sim_rate=85320 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 01:27:57 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(6,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 11877094 (ipc=80.5) sim_rate=85446 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 01:27:58 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 11980064 (ipc=80.9) sim_rate=85571 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 01:27:59 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1,6,0) tid=(4,7,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 12172746 (ipc=81.7) sim_rate=86331 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 01:28:00 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(3,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 12276424 (ipc=82.1) sim_rate=86453 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 01:28:01 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(5,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 12382914 (ipc=82.6) sim_rate=86593 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 01:28:02 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(0,4,0) tid=(1,6,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(3,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 12575526 (ipc=83.3) sim_rate=87330 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 01:28:03 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(2,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 12677440 (ipc=83.7) sim_rate=87430 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 01:28:04 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(7,3,0) tid=(2,3,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(8,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 12881218 (ipc=84.5) sim_rate=88227 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 01:28:05 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 12993502 (ipc=84.9) sim_rate=88391 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 01:28:06 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(5,6,0) tid=(4,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 154000  inst.: 13191556 (ipc=85.7) sim_rate=89132 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 01:28:07 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(2,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 13292304 (ipc=86.0) sim_rate=89210 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 01:28:08 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,0,0) tid=(4,1,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(3,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 13490138 (ipc=86.8) sim_rate=89934 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 01:28:09 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 13590538 (ipc=87.1) sim_rate=90003 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 01:28:10 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(3,5,0) tid=(0,4,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(8,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 13695062 (ipc=87.5) sim_rate=90099 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 01:28:11 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(4,6,0) tid=(2,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(6,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 13893598 (ipc=88.2) sim_rate=90807 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 01:28:12 2018
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 13981234 (ipc=88.5) sim_rate=90787 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 01:28:13 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,2,0) tid=(6,2,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 14178546 (ipc=89.2) sim_rate=91474 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 01:28:14 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1,4,0) tid=(0,1,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(2,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 14384484 (ipc=89.9) sim_rate=92208 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 01:28:15 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(4,2,0) tid=(3,1,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 14488654 (ipc=90.3) sim_rate=92284 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 01:28:16 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 14702326 (ipc=91.0) sim_rate=93052 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 01:28:17 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(3,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 14834110 (ipc=91.6) sim_rate=93296 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 01:28:18 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(2,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 14941186 (ipc=91.9) sim_rate=93382 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 01:28:19 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,7,0) tid=(3,1,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(2,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 163500  inst.: 15179421 (ipc=92.8) sim_rate=94282 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 01:28:20 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(6,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 15310822 (ipc=93.4) sim_rate=94511 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 01:28:21 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(5,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 15407124 (ipc=93.7) sim_rate=94522 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 01:28:22 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(3,5,0) tid=(5,3,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(2,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 15645425 (ipc=94.5) sim_rate=95398 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 01:28:23 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1,4,0) tid=(0,5,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 166500  inst.: 15852089 (ipc=95.2) sim_rate=96073 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 01:28:24 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 15938241 (ipc=95.4) sim_rate=96013 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 01:28:25 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1,0,0) tid=(1,5,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 16112174 (ipc=95.9) sim_rate=96480 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 01:28:26 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(8,4,0) tid=(0,7,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(4,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 16317872 (ipc=96.6) sim_rate=97130 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 01:28:27 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(4,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 16440147 (ipc=97.0) sim_rate=97278 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 01:28:28 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(2,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 16527951 (ipc=97.2) sim_rate=97223 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 01:28:29 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(2,3,0) tid=(1,3,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(4,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 16710647 (ipc=97.7) sim_rate=97723 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 01:28:30 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(5,6,0) tid=(5,5,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 16851026 (ipc=98.0) sim_rate=97971 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 01:28:31 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(4,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 17007957 (ipc=98.3) sim_rate=98311 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 01:28:32 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(3,6,0) tid=(3,6,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 174000  inst.: 17188978 (ipc=98.8) sim_rate=98787 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 01:28:33 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 17267926 (ipc=99.0) sim_rate=98673 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 01:28:34 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(5,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 175500  inst.: 17440578 (ipc=99.4) sim_rate=99094 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 01:28:35 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 17606642 (ipc=99.8) sim_rate=99472 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 01:28:36 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(2,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 17701491 (ipc=100.0) sim_rate=99446 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 01:28:37 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(5,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(4,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 17856386 (ipc=100.3) sim_rate=99756 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 01:28:38 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(8,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 18012735 (ipc=100.6) sim_rate=100070 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 01:28:39 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(3,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 18100284 (ipc=100.8) sim_rate=100001 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 01:28:40 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(2,2,0) tid=(6,1,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 18268643 (ipc=101.2) sim_rate=100377 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 01:28:41 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(8,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 18417051 (ipc=101.5) sim_rate=100639 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 01:28:42 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(8,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 18490765 (ipc=101.6) sim_rate=100493 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 01:28:43 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(8,1,0) tid=(2,7,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(6,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 18660254 (ipc=102.0) sim_rate=100866 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 01:28:44 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(2,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 18830733 (ipc=102.3) sim_rate=101240 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 01:28:45 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 18974993 (ipc=102.6) sim_rate=101470 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 01:28:46 2018
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(8,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 19051277 (ipc=102.7) sim_rate=101336 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 01:28:47 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(2,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 19210718 (ipc=103.0) sim_rate=101644 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 01:28:48 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 19360258 (ipc=103.3) sim_rate=101896 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 01:28:49 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(5,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 188500  inst.: 19512332 (ipc=103.5) sim_rate=102158 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 01:28:50 2018
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(0,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 19586899 (ipc=103.6) sim_rate=102015 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 01:28:51 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(6,3,0) tid=(4,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(0,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 19752850 (ipc=104.0) sim_rate=102346 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 01:28:52 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(3,6,0) tid=(2,7,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 19912292 (ipc=104.3) sim_rate=102640 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 01:28:53 2018
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 19978991 (ipc=104.3) sim_rate=102456 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 01:28:54 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(4,2,0) tid=(0,6,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 20133679 (ipc=104.6) sim_rate=102722 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 01:28:55 2018
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(2,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 20220190 (ipc=104.8) sim_rate=102640 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 01:28:56 2018
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(2,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 20366960 (ipc=105.0) sim_rate=102863 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 01:28:57 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(8,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 20436801 (ipc=105.1) sim_rate=102697 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 01:28:58 2018
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(8,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 20592329 (ipc=105.3) sim_rate=102961 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 01:28:59 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(4,2,0) tid=(5,7,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(4,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 196500  inst.: 20750807 (ipc=105.6) sim_rate=103237 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 01:29:00 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 20848779 (ipc=105.8) sim_rate=103211 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 01:29:01 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(6,6,0) tid=(2,4,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(2,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 21024084 (ipc=106.2) sim_rate=103566 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 01:29:02 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 21176224 (ipc=106.4) sim_rate=103805 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 01:29:03 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(3,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 21247501 (ipc=106.5) sim_rate=103646 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 01:29:04 2018
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(5,0,0) tid=(5,4,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(6,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 21413933 (ipc=106.8) sim_rate=103951 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 01:29:05 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 201500  inst.: 21577610 (ipc=107.1) sim_rate=104239 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 01:29:06 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 21668187 (ipc=107.3) sim_rate=104173 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 01:29:07 2018
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(6,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 21757334 (ipc=107.4) sim_rate=104102 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 01:29:08 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(6,5,0) tid=(1,5,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(5,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 203500  inst.: 21903318 (ipc=107.6) sim_rate=104301 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 01:29:09 2018
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 21973414 (ipc=107.7) sim_rate=104139 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 01:29:10 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(2,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 22067780 (ipc=107.9) sim_rate=104093 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 01:29:11 2018
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1,0,0) tid=(2,1,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 22224353 (ipc=108.1) sim_rate=104339 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 01:29:12 2018
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 206000  inst.: 22314664 (ipc=108.3) sim_rate=104274 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 01:29:13 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(7,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 22405200 (ipc=108.5) sim_rate=104210 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 01:29:14 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(8,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 22487754 (ipc=108.6) sim_rate=104109 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 01:29:15 2018
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 22623789 (ipc=108.8) sim_rate=104257 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 01:29:16 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(8,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 22710882 (ipc=108.9) sim_rate=104178 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 01:29:17 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(4,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 22792168 (ipc=109.1) sim_rate=104073 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 01:29:18 2018
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(4,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 22952288 (ipc=109.3) sim_rate=104328 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 01:29:19 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 23032047 (ipc=109.4) sim_rate=104217 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 01:29:20 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(8,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 23121052 (ipc=109.6) sim_rate=104148 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 01:29:21 2018
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 23200977 (ipc=109.7) sim_rate=104040 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 01:29:22 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(3,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 23279541 (ipc=109.8) sim_rate=103926 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 01:29:23 2018
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 23357948 (ipc=109.9) sim_rate=103813 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 01:29:24 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(0,4,0) tid=(0,3,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(0,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 23523109 (ipc=110.2) sim_rate=104084 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 01:29:25 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 214000  inst.: 23608096 (ipc=110.3) sim_rate=104000 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 01:29:26 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 215000  inst.: 23785070 (ipc=110.6) sim_rate=104320 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 01:29:27 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(7,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 23871021 (ipc=110.8) sim_rate=104240 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 01:29:28 2018
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 23950105 (ipc=110.9) sim_rate=104130 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 01:29:29 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(0,4,0) tid=(2,3,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(5,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 24090096 (ipc=111.0) sim_rate=104286 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 01:29:30 2018
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(0,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 24175480 (ipc=111.2) sim_rate=104204 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 01:29:31 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(3,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 24347381 (ipc=111.4) sim_rate=104495 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 01:29:32 2018
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(8,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 24436509 (ipc=111.6) sim_rate=104429 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 01:29:33 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(1,3,0) tid=(0,7,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(6,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 24588406 (ipc=111.8) sim_rate=104631 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 01:29:34 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(5,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 24674143 (ipc=111.9) sim_rate=104551 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 01:29:35 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 24825576 (ipc=112.1) sim_rate=104749 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 01:29:36 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(6,2,0) tid=(0,7,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 222500  inst.: 24973061 (ipc=112.2) sim_rate=104928 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 01:29:37 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 25066126 (ipc=112.4) sim_rate=104879 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 01:29:38 2018
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(6,0,0) tid=(4,7,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(3,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 25252661 (ipc=112.7) sim_rate=105219 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 01:29:39 2018
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 25322529 (ipc=112.8) sim_rate=105072 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 01:29:40 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(8,2,0) tid=(4,5,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(6,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 25478029 (ipc=113.0) sim_rate=105281 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 01:29:41 2018
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 25639298 (ipc=113.2) sim_rate=105511 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 01:29:42 2018
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(4,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 25730249 (ipc=113.3) sim_rate=105451 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 01:29:43 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(5,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 25904938 (ipc=113.6) sim_rate=105734 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 01:29:44 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(5,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 26075203 (ipc=113.9) sim_rate=105996 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 01:29:45 2018
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(5,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 26159698 (ipc=114.0) sim_rate=105909 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 01:29:46 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(8,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 26302376 (ipc=114.1) sim_rate=106057 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 01:29:47 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(7,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 26465387 (ipc=114.3) sim_rate=106286 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 01:29:48 2018
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(0,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 26547306 (ipc=114.4) sim_rate=106189 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 01:29:49 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 26640890 (ipc=114.6) sim_rate=106139 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 01:29:50 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 26818549 (ipc=114.9) sim_rate=106422 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 01:29:51 2018
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(0,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 26894193 (ipc=114.9) sim_rate=106301 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 01:29:52 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(8,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 27055695 (ipc=115.1) sim_rate=106518 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 01:29:53 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(2,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 27136390 (ipc=115.2) sim_rate=106417 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 01:29:54 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(3,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 27284173 (ipc=115.4) sim_rate=106578 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 01:29:55 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(6,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 27352721 (ipc=115.4) sim_rate=106430 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 01:29:56 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(0,4,0) tid=(3,7,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(0,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 27538801 (ipc=115.7) sim_rate=106739 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 01:29:57 2018
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(0,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 238500  inst.: 27625059 (ipc=115.8) sim_rate=106660 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 01:29:58 2018
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(0,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 27767165 (ipc=115.9) sim_rate=106796 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 01:29:59 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(7,3,0) tid=(2,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 27926529 (ipc=116.1) sim_rate=106998 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 01:30:00 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 28011784 (ipc=116.2) sim_rate=106915 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 01:30:01 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(1,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 28181523 (ipc=116.5) sim_rate=107154 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 01:30:02 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(8,5,0) tid=(1,4,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(2,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 28338609 (ipc=116.6) sim_rate=107343 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 01:30:03 2018
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(4,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 28417560 (ipc=116.7) sim_rate=107236 (inst/sec) elapsed = 0:0:04:25 / Thu Apr 12 01:30:04 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(3,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 28591631 (ipc=116.9) sim_rate=107487 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 01:30:05 2018
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(2,0,0) tid=(5,7,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(5,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 28761690 (ipc=117.2) sim_rate=107721 (inst/sec) elapsed = 0:0:04:27 / Thu Apr 12 01:30:06 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(6,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 246000  inst.: 28853187 (ipc=117.3) sim_rate=107661 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 01:30:07 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(6,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 29004492 (ipc=117.4) sim_rate=107823 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 01:30:08 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(6,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 248000  inst.: 29181819 (ipc=117.7) sim_rate=108080 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 01:30:09 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(1,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 29253917 (ipc=117.7) sim_rate=107948 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 01:30:10 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(5,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 29425891 (ipc=117.9) sim_rate=108183 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 01:30:11 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 29507326 (ipc=118.0) sim_rate=108085 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 01:30:12 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(6,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 29685067 (ipc=118.3) sim_rate=108339 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 01:30:13 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(1,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 29766149 (ipc=118.4) sim_rate=108240 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 01:30:14 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(7,6,0) tid=(5,5,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 29922340 (ipc=118.5) sim_rate=108414 (inst/sec) elapsed = 0:0:04:36 / Thu Apr 12 01:30:15 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(5,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 253000  inst.: 30006177 (ipc=118.6) sim_rate=108325 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 01:30:16 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(7,4,0) tid=(0,4,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(8,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 30195725 (ipc=118.9) sim_rate=108617 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 01:30:17 2018
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 30274273 (ipc=119.0) sim_rate=108509 (inst/sec) elapsed = 0:0:04:39 / Thu Apr 12 01:30:18 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(1,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(3,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 255500  inst.: 30411706 (ipc=119.0) sim_rate=108613 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 01:30:19 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(3,6,0) tid=(6,6,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(1,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 30590275 (ipc=119.3) sim_rate=108862 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 01:30:20 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(8,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 30681145 (ipc=119.4) sim_rate=108798 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 01:30:21 2018
GPGPU-Sim uArch: cycles simulated: 257500  inst.: 30765739 (ipc=119.5) sim_rate=108712 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 01:30:22 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(2,6,0) tid=(6,5,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(7,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 30919005 (ipc=119.6) sim_rate=108869 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 01:30:23 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(3,0,0) tid=(4,7,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 259500  inst.: 31066670 (ipc=119.7) sim_rate=109005 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 01:30:24 2018
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 31146169 (ipc=119.8) sim_rate=108902 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 01:30:25 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(3,0,0) tid=(3,2,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(8,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 31324753 (ipc=120.0) sim_rate=109145 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 01:30:26 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(5,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 261500  inst.: 31393968 (ipc=120.1) sim_rate=109006 (inst/sec) elapsed = 0:0:04:48 / Thu Apr 12 01:30:27 2018
GPGPU-Sim uArch: cycles simulated: 262000  inst.: 31459856 (ipc=120.1) sim_rate=108857 (inst/sec) elapsed = 0:0:04:49 / Thu Apr 12 01:30:28 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(8,5,0) tid=(3,3,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(1,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 31606708 (ipc=120.2) sim_rate=108988 (inst/sec) elapsed = 0:0:04:50 / Thu Apr 12 01:30:29 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(0,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 31662850 (ipc=120.2) sim_rate=108807 (inst/sec) elapsed = 0:0:04:51 / Thu Apr 12 01:30:30 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(7,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 264500  inst.: 31793135 (ipc=120.2) sim_rate=108880 (inst/sec) elapsed = 0:0:04:52 / Thu Apr 12 01:30:31 2018
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 31852299 (ipc=120.2) sim_rate=108710 (inst/sec) elapsed = 0:0:04:53 / Thu Apr 12 01:30:32 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(6,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 31951480 (ipc=120.1) sim_rate=108678 (inst/sec) elapsed = 0:0:04:54 / Thu Apr 12 01:30:33 2018
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(4,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 266500  inst.: 32006601 (ipc=120.1) sim_rate=108496 (inst/sec) elapsed = 0:0:04:55 / Thu Apr 12 01:30:34 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 32128266 (ipc=120.1) sim_rate=108541 (inst/sec) elapsed = 0:0:04:56 / Thu Apr 12 01:30:35 2018
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(4,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 32225131 (ipc=120.0) sim_rate=108502 (inst/sec) elapsed = 0:0:04:57 / Thu Apr 12 01:30:36 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(6,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 32270428 (ipc=120.0) sim_rate=108290 (inst/sec) elapsed = 0:0:04:58 / Thu Apr 12 01:30:37 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(3,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 270000  inst.: 32366043 (ipc=119.9) sim_rate=108247 (inst/sec) elapsed = 0:0:04:59 / Thu Apr 12 01:30:38 2018
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 32413356 (ipc=119.8) sim_rate=108044 (inst/sec) elapsed = 0:0:05:00 / Thu Apr 12 01:30:39 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(8,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 32512787 (ipc=119.8) sim_rate=108015 (inst/sec) elapsed = 0:0:05:01 / Thu Apr 12 01:30:40 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(2,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 32615513 (ipc=119.7) sim_rate=107998 (inst/sec) elapsed = 0:0:05:02 / Thu Apr 12 01:30:41 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(4,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 273000  inst.: 32654627 (ipc=119.6) sim_rate=107771 (inst/sec) elapsed = 0:0:05:03 / Thu Apr 12 01:30:42 2018
GPGPU-Sim uArch: cycles simulated: 274000  inst.: 32732851 (ipc=119.5) sim_rate=107673 (inst/sec) elapsed = 0:0:05:04 / Thu Apr 12 01:30:43 2018
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 275000  inst.: 32814108 (ipc=119.3) sim_rate=107587 (inst/sec) elapsed = 0:0:05:05 / Thu Apr 12 01:30:44 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 32852528 (ipc=119.2) sim_rate=107361 (inst/sec) elapsed = 0:0:05:06 / Thu Apr 12 01:30:45 2018
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 32934305 (ipc=119.1) sim_rate=107277 (inst/sec) elapsed = 0:0:05:07 / Thu Apr 12 01:30:46 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(7,0,0) tid=(5,4,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(7,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 278000  inst.: 33063380 (ipc=118.9) sim_rate=107348 (inst/sec) elapsed = 0:0:05:08 / Thu Apr 12 01:30:47 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(4,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 279000  inst.: 33148834 (ipc=118.8) sim_rate=107277 (inst/sec) elapsed = 0:0:05:09 / Thu Apr 12 01:30:48 2018
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 33189425 (ipc=118.7) sim_rate=107062 (inst/sec) elapsed = 0:0:05:10 / Thu Apr 12 01:30:49 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 281000  inst.: 33304324 (ipc=118.5) sim_rate=107087 (inst/sec) elapsed = 0:0:05:11 / Thu Apr 12 01:30:50 2018
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(2,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 33380408 (ipc=118.4) sim_rate=106988 (inst/sec) elapsed = 0:0:05:12 / Thu Apr 12 01:30:51 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(4,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 283000  inst.: 33446790 (ipc=118.2) sim_rate=106858 (inst/sec) elapsed = 0:0:05:13 / Thu Apr 12 01:30:52 2018
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 33528145 (ipc=118.1) sim_rate=106777 (inst/sec) elapsed = 0:0:05:14 / Thu Apr 12 01:30:53 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 33604269 (ipc=117.9) sim_rate=106680 (inst/sec) elapsed = 0:0:05:15 / Thu Apr 12 01:30:54 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(8,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 33689081 (ipc=117.8) sim_rate=106611 (inst/sec) elapsed = 0:0:05:16 / Thu Apr 12 01:30:55 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(3,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 33763266 (ipc=117.6) sim_rate=106508 (inst/sec) elapsed = 0:0:05:17 / Thu Apr 12 01:30:56 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 288000  inst.: 33836228 (ipc=117.5) sim_rate=106403 (inst/sec) elapsed = 0:0:05:18 / Thu Apr 12 01:30:57 2018
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 33907711 (ipc=117.3) sim_rate=106293 (inst/sec) elapsed = 0:0:05:19 / Thu Apr 12 01:30:58 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(8,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 33977888 (ipc=117.2) sim_rate=106180 (inst/sec) elapsed = 0:0:05:20 / Thu Apr 12 01:30:59 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 34046644 (ipc=117.0) sim_rate=106064 (inst/sec) elapsed = 0:0:05:21 / Thu Apr 12 01:31:00 2018
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 34121116 (ipc=116.9) sim_rate=105966 (inst/sec) elapsed = 0:0:05:22 / Thu Apr 12 01:31:01 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(7,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 293000  inst.: 34198250 (ipc=116.7) sim_rate=105876 (inst/sec) elapsed = 0:0:05:23 / Thu Apr 12 01:31:02 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(6,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 294000  inst.: 34263420 (ipc=116.5) sim_rate=105751 (inst/sec) elapsed = 0:0:05:24 / Thu Apr 12 01:31:03 2018
GPGPU-Sim uArch: cycles simulated: 295000  inst.: 34326777 (ipc=116.4) sim_rate=105620 (inst/sec) elapsed = 0:0:05:25 / Thu Apr 12 01:31:04 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(8,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 296000  inst.: 34399265 (ipc=116.2) sim_rate=105519 (inst/sec) elapsed = 0:0:05:26 / Thu Apr 12 01:31:05 2018
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(8,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 34463113 (ipc=116.0) sim_rate=105391 (inst/sec) elapsed = 0:0:05:27 / Thu Apr 12 01:31:06 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 34552356 (ipc=115.8) sim_rate=105342 (inst/sec) elapsed = 0:0:05:28 / Thu Apr 12 01:31:07 2018
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 34613052 (ipc=115.6) sim_rate=105206 (inst/sec) elapsed = 0:0:05:29 / Thu Apr 12 01:31:08 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(3,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 34675646 (ipc=115.4) sim_rate=105077 (inst/sec) elapsed = 0:0:05:30 / Thu Apr 12 01:31:09 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(0,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 301500  inst.: 34735308 (ipc=115.2) sim_rate=104940 (inst/sec) elapsed = 0:0:05:31 / Thu Apr 12 01:31:10 2018
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 34800805 (ipc=115.0) sim_rate=104821 (inst/sec) elapsed = 0:0:05:32 / Thu Apr 12 01:31:11 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(7,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 34866235 (ipc=114.9) sim_rate=104703 (inst/sec) elapsed = 0:0:05:33 / Thu Apr 12 01:31:12 2018
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(0,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 305000  inst.: 34961195 (ipc=114.6) sim_rate=104674 (inst/sec) elapsed = 0:0:05:34 / Thu Apr 12 01:31:13 2018
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 35028556 (ipc=114.5) sim_rate=104562 (inst/sec) elapsed = 0:0:05:35 / Thu Apr 12 01:31:14 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(4,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 307000  inst.: 35095211 (ipc=114.3) sim_rate=104450 (inst/sec) elapsed = 0:0:05:36 / Thu Apr 12 01:31:15 2018
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(7,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 308000  inst.: 35172793 (ipc=114.2) sim_rate=104370 (inst/sec) elapsed = 0:0:05:37 / Thu Apr 12 01:31:16 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 309000  inst.: 35242863 (ipc=114.1) sim_rate=104268 (inst/sec) elapsed = 0:0:05:38 / Thu Apr 12 01:31:17 2018
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 35315116 (ipc=113.9) sim_rate=104174 (inst/sec) elapsed = 0:0:05:39 / Thu Apr 12 01:31:18 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(7,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 35405615 (ipc=113.8) sim_rate=104134 (inst/sec) elapsed = 0:0:05:40 / Thu Apr 12 01:31:19 2018
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(2,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 35487827 (ipc=113.7) sim_rate=104069 (inst/sec) elapsed = 0:0:05:41 / Thu Apr 12 01:31:20 2018
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(5,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 35576468 (ipc=113.7) sim_rate=104024 (inst/sec) elapsed = 0:0:05:42 / Thu Apr 12 01:31:21 2018
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(4,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 35656388 (ipc=113.6) sim_rate=103954 (inst/sec) elapsed = 0:0:05:43 / Thu Apr 12 01:31:22 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(1,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 35736802 (ipc=113.5) sim_rate=103886 (inst/sec) elapsed = 0:0:05:44 / Thu Apr 12 01:31:23 2018
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 35817354 (ipc=113.3) sim_rate=103818 (inst/sec) elapsed = 0:0:05:45 / Thu Apr 12 01:31:24 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(6,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 35899725 (ipc=113.2) sim_rate=103756 (inst/sec) elapsed = 0:0:05:46 / Thu Apr 12 01:31:25 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(5,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 35987404 (ipc=113.2) sim_rate=103710 (inst/sec) elapsed = 0:0:05:47 / Thu Apr 12 01:31:26 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(1,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 36067916 (ipc=113.1) sim_rate=103643 (inst/sec) elapsed = 0:0:05:48 / Thu Apr 12 01:31:27 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(7,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 36158691 (ipc=113.0) sim_rate=103606 (inst/sec) elapsed = 0:0:05:49 / Thu Apr 12 01:31:28 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(7,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 36246846 (ipc=112.9) sim_rate=103562 (inst/sec) elapsed = 0:0:05:50 / Thu Apr 12 01:31:29 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(4,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 322000  inst.: 36334350 (ipc=112.8) sim_rate=103516 (inst/sec) elapsed = 0:0:05:51 / Thu Apr 12 01:31:30 2018
GPGPU-Sim uArch: cycles simulated: 323000  inst.: 36420542 (ipc=112.8) sim_rate=103467 (inst/sec) elapsed = 0:0:05:52 / Thu Apr 12 01:31:31 2018
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(0,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 324000  inst.: 36505706 (ipc=112.7) sim_rate=103415 (inst/sec) elapsed = 0:0:05:53 / Thu Apr 12 01:31:32 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 325000  inst.: 36590341 (ipc=112.6) sim_rate=103362 (inst/sec) elapsed = 0:0:05:54 / Thu Apr 12 01:31:33 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(8,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 326000  inst.: 36670542 (ipc=112.5) sim_rate=103297 (inst/sec) elapsed = 0:0:05:55 / Thu Apr 12 01:31:34 2018
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(7,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 36750381 (ipc=112.4) sim_rate=103231 (inst/sec) elapsed = 0:0:05:56 / Thu Apr 12 01:31:35 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(7,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 36836728 (ipc=112.3) sim_rate=103184 (inst/sec) elapsed = 0:0:05:57 / Thu Apr 12 01:31:36 2018
GPGPU-Sim uArch: cycles simulated: 329000  inst.: 36913880 (ipc=112.2) sim_rate=103111 (inst/sec) elapsed = 0:0:05:58 / Thu Apr 12 01:31:37 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(6,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 330000  inst.: 36998205 (ipc=112.1) sim_rate=103059 (inst/sec) elapsed = 0:0:05:59 / Thu Apr 12 01:31:38 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(1,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 37042134 (ipc=112.1) sim_rate=102894 (inst/sec) elapsed = 0:0:06:00 / Thu Apr 12 01:31:39 2018
GPGPU-Sim uArch: cycles simulated: 331500  inst.: 37114537 (ipc=112.0) sim_rate=102810 (inst/sec) elapsed = 0:0:06:01 / Thu Apr 12 01:31:40 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 332500  inst.: 37190143 (ipc=111.9) sim_rate=102735 (inst/sec) elapsed = 0:0:06:02 / Thu Apr 12 01:31:41 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(1,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 333500  inst.: 37266906 (ipc=111.7) sim_rate=102663 (inst/sec) elapsed = 0:0:06:03 / Thu Apr 12 01:31:42 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(8,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 335000  inst.: 37374658 (ipc=111.6) sim_rate=102677 (inst/sec) elapsed = 0:0:06:04 / Thu Apr 12 01:31:43 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(8,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 336000  inst.: 37451091 (ipc=111.5) sim_rate=102605 (inst/sec) elapsed = 0:0:06:05 / Thu Apr 12 01:31:44 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(3,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 337000  inst.: 37522774 (ipc=111.3) sim_rate=102521 (inst/sec) elapsed = 0:0:06:06 / Thu Apr 12 01:31:45 2018
GPGPU-Sim uArch: cycles simulated: 338000  inst.: 37600500 (ipc=111.2) sim_rate=102453 (inst/sec) elapsed = 0:0:06:07 / Thu Apr 12 01:31:46 2018
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 339000  inst.: 37672385 (ipc=111.1) sim_rate=102370 (inst/sec) elapsed = 0:0:06:08 / Thu Apr 12 01:31:47 2018
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 340000  inst.: 37752059 (ipc=111.0) sim_rate=102309 (inst/sec) elapsed = 0:0:06:09 / Thu Apr 12 01:31:48 2018
GPGPU-Sim uArch: cycles simulated: 340500  inst.: 37792028 (ipc=111.0) sim_rate=102140 (inst/sec) elapsed = 0:0:06:10 / Thu Apr 12 01:31:49 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(6,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 37899472 (ipc=110.8) sim_rate=102154 (inst/sec) elapsed = 0:0:06:11 / Thu Apr 12 01:31:50 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(4,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 37977771 (ipc=110.7) sim_rate=102090 (inst/sec) elapsed = 0:0:06:12 / Thu Apr 12 01:31:51 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(0,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 38058555 (ipc=110.6) sim_rate=102033 (inst/sec) elapsed = 0:0:06:13 / Thu Apr 12 01:31:52 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(8,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 38126829 (ipc=110.5) sim_rate=101943 (inst/sec) elapsed = 0:0:06:14 / Thu Apr 12 01:31:53 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(2,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 346000  inst.: 38212884 (ipc=110.4) sim_rate=101901 (inst/sec) elapsed = 0:0:06:15 / Thu Apr 12 01:31:54 2018
GPGPU-Sim uArch: cycles simulated: 347000  inst.: 38285985 (ipc=110.3) sim_rate=101824 (inst/sec) elapsed = 0:0:06:16 / Thu Apr 12 01:31:55 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(4,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 38366342 (ipc=110.2) sim_rate=101767 (inst/sec) elapsed = 0:0:06:17 / Thu Apr 12 01:31:56 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(7,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 38444334 (ipc=110.2) sim_rate=101704 (inst/sec) elapsed = 0:0:06:18 / Thu Apr 12 01:31:57 2018
GPGPU-Sim uArch: cycles simulated: 349500  inst.: 38484795 (ipc=110.1) sim_rate=101542 (inst/sec) elapsed = 0:0:06:19 / Thu Apr 12 01:31:58 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(5,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 38554824 (ipc=110.0) sim_rate=101460 (inst/sec) elapsed = 0:0:06:20 / Thu Apr 12 01:31:59 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(8,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 351500  inst.: 38639138 (ipc=109.9) sim_rate=101415 (inst/sec) elapsed = 0:0:06:21 / Thu Apr 12 01:32:00 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 352500  inst.: 38714536 (ipc=109.8) sim_rate=101346 (inst/sec) elapsed = 0:0:06:22 / Thu Apr 12 01:32:01 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(6,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 353500  inst.: 38791830 (ipc=109.7) sim_rate=101284 (inst/sec) elapsed = 0:0:06:23 / Thu Apr 12 01:32:02 2018
GPGPU-Sim uArch: cycles simulated: 354500  inst.: 38871403 (ipc=109.7) sim_rate=101227 (inst/sec) elapsed = 0:0:06:24 / Thu Apr 12 01:32:03 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(1,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 38947140 (ipc=109.6) sim_rate=101161 (inst/sec) elapsed = 0:0:06:25 / Thu Apr 12 01:32:04 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(6,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 356500  inst.: 39027674 (ipc=109.5) sim_rate=101107 (inst/sec) elapsed = 0:0:06:26 / Thu Apr 12 01:32:05 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(7,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 39101867 (ipc=109.4) sim_rate=101038 (inst/sec) elapsed = 0:0:06:27 / Thu Apr 12 01:32:06 2018
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 39180139 (ipc=109.3) sim_rate=100979 (inst/sec) elapsed = 0:0:06:28 / Thu Apr 12 01:32:07 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(8,5,0) tid=(6,7,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(8,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 39282856 (ipc=109.1) sim_rate=100984 (inst/sec) elapsed = 0:0:06:29 / Thu Apr 12 01:32:08 2018
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 39315796 (ipc=109.1) sim_rate=100809 (inst/sec) elapsed = 0:0:06:30 / Thu Apr 12 01:32:09 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(1,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 39394546 (ipc=109.0) sim_rate=100753 (inst/sec) elapsed = 0:0:06:31 / Thu Apr 12 01:32:10 2018
GPGPU-Sim uArch: cycles simulated: 362500  inst.: 39461823 (ipc=108.9) sim_rate=100667 (inst/sec) elapsed = 0:0:06:32 / Thu Apr 12 01:32:11 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(5,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 363500  inst.: 39538869 (ipc=108.8) sim_rate=100607 (inst/sec) elapsed = 0:0:06:33 / Thu Apr 12 01:32:12 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(1,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 364500  inst.: 39614219 (ipc=108.7) sim_rate=100543 (inst/sec) elapsed = 0:0:06:34 / Thu Apr 12 01:32:13 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 365500  inst.: 39694402 (ipc=108.6) sim_rate=100492 (inst/sec) elapsed = 0:0:06:35 / Thu Apr 12 01:32:14 2018
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 39732649 (ipc=108.6) sim_rate=100334 (inst/sec) elapsed = 0:0:06:36 / Thu Apr 12 01:32:15 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(0,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 39805491 (ipc=108.5) sim_rate=100265 (inst/sec) elapsed = 0:0:06:37 / Thu Apr 12 01:32:16 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 39879045 (ipc=108.4) sim_rate=100198 (inst/sec) elapsed = 0:0:06:38 / Thu Apr 12 01:32:17 2018
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 39957665 (ipc=108.3) sim_rate=100144 (inst/sec) elapsed = 0:0:06:39 / Thu Apr 12 01:32:18 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(1,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 370000  inst.: 40025885 (ipc=108.2) sim_rate=100064 (inst/sec) elapsed = 0:0:06:40 / Thu Apr 12 01:32:19 2018
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 40056352 (ipc=108.1) sim_rate=99891 (inst/sec) elapsed = 0:0:06:41 / Thu Apr 12 01:32:20 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 40127629 (ipc=108.0) sim_rate=99819 (inst/sec) elapsed = 0:0:06:42 / Thu Apr 12 01:32:21 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(1,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 372500  inst.: 40200605 (ipc=107.9) sim_rate=99753 (inst/sec) elapsed = 0:0:06:43 / Thu Apr 12 01:32:22 2018
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 40235716 (ipc=107.9) sim_rate=99593 (inst/sec) elapsed = 0:0:06:44 / Thu Apr 12 01:32:23 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(5,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 374000  inst.: 40307209 (ipc=107.8) sim_rate=99523 (inst/sec) elapsed = 0:0:06:45 / Thu Apr 12 01:32:24 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(8,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 375000  inst.: 40378464 (ipc=107.7) sim_rate=99454 (inst/sec) elapsed = 0:0:06:46 / Thu Apr 12 01:32:25 2018
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 40413601 (ipc=107.6) sim_rate=99296 (inst/sec) elapsed = 0:0:06:47 / Thu Apr 12 01:32:26 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(6,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 40483395 (ipc=107.5) sim_rate=99224 (inst/sec) elapsed = 0:0:06:48 / Thu Apr 12 01:32:27 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 377500  inst.: 40551909 (ipc=107.4) sim_rate=99148 (inst/sec) elapsed = 0:0:06:49 / Thu Apr 12 01:32:28 2018
GPGPU-Sim uArch: cycles simulated: 378500  inst.: 40624384 (ipc=107.3) sim_rate=99083 (inst/sec) elapsed = 0:0:06:50 / Thu Apr 12 01:32:29 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(0,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 40657524 (ipc=107.3) sim_rate=98923 (inst/sec) elapsed = 0:0:06:51 / Thu Apr 12 01:32:30 2018
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 40720431 (ipc=107.2) sim_rate=98835 (inst/sec) elapsed = 0:0:06:52 / Thu Apr 12 01:32:31 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(4,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 40789376 (ipc=107.1) sim_rate=98763 (inst/sec) elapsed = 0:0:06:53 / Thu Apr 12 01:32:32 2018
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 40817715 (ipc=107.0) sim_rate=98593 (inst/sec) elapsed = 0:0:06:54 / Thu Apr 12 01:32:33 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 382500  inst.: 40887247 (ipc=106.9) sim_rate=98523 (inst/sec) elapsed = 0:0:06:55 / Thu Apr 12 01:32:34 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(5,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 40945881 (ipc=106.8) sim_rate=98427 (inst/sec) elapsed = 0:0:06:56 / Thu Apr 12 01:32:35 2018
GPGPU-Sim uArch: cycles simulated: 384500  inst.: 41010108 (ipc=106.7) sim_rate=98345 (inst/sec) elapsed = 0:0:06:57 / Thu Apr 12 01:32:36 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(3,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 41070608 (ipc=106.5) sim_rate=98255 (inst/sec) elapsed = 0:0:06:58 / Thu Apr 12 01:32:37 2018
GPGPU-Sim uArch: cycles simulated: 386500  inst.: 41128543 (ipc=106.4) sim_rate=98158 (inst/sec) elapsed = 0:0:06:59 / Thu Apr 12 01:32:38 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(8,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 387500  inst.: 41183462 (ipc=106.3) sim_rate=98055 (inst/sec) elapsed = 0:0:07:00 / Thu Apr 12 01:32:39 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 388500  inst.: 41245103 (ipc=106.2) sim_rate=97969 (inst/sec) elapsed = 0:0:07:01 / Thu Apr 12 01:32:40 2018
GPGPU-Sim uArch: cycles simulated: 389500  inst.: 41302327 (ipc=106.0) sim_rate=97872 (inst/sec) elapsed = 0:0:07:02 / Thu Apr 12 01:32:41 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(4,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 41367030 (ipc=105.9) sim_rate=97794 (inst/sec) elapsed = 0:0:07:03 / Thu Apr 12 01:32:42 2018
GPGPU-Sim uArch: cycles simulated: 391000  inst.: 41395098 (ipc=105.9) sim_rate=97629 (inst/sec) elapsed = 0:0:07:04 / Thu Apr 12 01:32:43 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 392500  inst.: 41475971 (ipc=105.7) sim_rate=97590 (inst/sec) elapsed = 0:0:07:05 / Thu Apr 12 01:32:44 2018
GPGPU-Sim uArch: cycles simulated: 393500  inst.: 41530672 (ipc=105.5) sim_rate=97489 (inst/sec) elapsed = 0:0:07:06 / Thu Apr 12 01:32:45 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(2,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 394500  inst.: 41585642 (ipc=105.4) sim_rate=97390 (inst/sec) elapsed = 0:0:07:07 / Thu Apr 12 01:32:46 2018
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(0,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 395500  inst.: 41641662 (ipc=105.3) sim_rate=97293 (inst/sec) elapsed = 0:0:07:08 / Thu Apr 12 01:32:47 2018
GPGPU-Sim uArch: cycles simulated: 396500  inst.: 41697452 (ipc=105.2) sim_rate=97196 (inst/sec) elapsed = 0:0:07:09 / Thu Apr 12 01:32:48 2018
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(2,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 397500  inst.: 41750248 (ipc=105.0) sim_rate=97093 (inst/sec) elapsed = 0:0:07:10 / Thu Apr 12 01:32:49 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 399000  inst.: 41839028 (ipc=104.9) sim_rate=97074 (inst/sec) elapsed = 0:0:07:11 / Thu Apr 12 01:32:50 2018
GPGPU-Sim uArch: cycles simulated: 400000  inst.: 41892700 (ipc=104.7) sim_rate=96973 (inst/sec) elapsed = 0:0:07:12 / Thu Apr 12 01:32:51 2018
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 41943655 (ipc=104.6) sim_rate=96867 (inst/sec) elapsed = 0:0:07:13 / Thu Apr 12 01:32:52 2018
GPGPU-Sim uArch: cycles simulated: 402000  inst.: 41998195 (ipc=104.5) sim_rate=96770 (inst/sec) elapsed = 0:0:07:14 / Thu Apr 12 01:32:53 2018
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(4,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 403000  inst.: 42049828 (ipc=104.3) sim_rate=96666 (inst/sec) elapsed = 0:0:07:15 / Thu Apr 12 01:32:54 2018
GPGPU-Sim uArch: cycles simulated: 404000  inst.: 42100919 (ipc=104.2) sim_rate=96561 (inst/sec) elapsed = 0:0:07:16 / Thu Apr 12 01:32:55 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 405000  inst.: 42152354 (ipc=104.1) sim_rate=96458 (inst/sec) elapsed = 0:0:07:17 / Thu Apr 12 01:32:56 2018
GPGPU-Sim uArch: cycles simulated: 406000  inst.: 42204920 (ipc=104.0) sim_rate=96358 (inst/sec) elapsed = 0:0:07:18 / Thu Apr 12 01:32:57 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 407000  inst.: 42262046 (ipc=103.8) sim_rate=96268 (inst/sec) elapsed = 0:0:07:19 / Thu Apr 12 01:32:58 2018
GPGPU-Sim uArch: cycles simulated: 408000  inst.: 42312555 (ipc=103.7) sim_rate=96164 (inst/sec) elapsed = 0:0:07:20 / Thu Apr 12 01:32:59 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(5,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 409000  inst.: 42364569 (ipc=103.6) sim_rate=96064 (inst/sec) elapsed = 0:0:07:21 / Thu Apr 12 01:33:00 2018
GPGPU-Sim uArch: cycles simulated: 410000  inst.: 42420419 (ipc=103.5) sim_rate=95973 (inst/sec) elapsed = 0:0:07:22 / Thu Apr 12 01:33:01 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(3,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 411000  inst.: 42470107 (ipc=103.3) sim_rate=95869 (inst/sec) elapsed = 0:0:07:23 / Thu Apr 12 01:33:02 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(7,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 412000  inst.: 42522399 (ipc=103.2) sim_rate=95771 (inst/sec) elapsed = 0:0:07:24 / Thu Apr 12 01:33:03 2018
GPGPU-Sim uArch: cycles simulated: 413000  inst.: 42576517 (ipc=103.1) sim_rate=95677 (inst/sec) elapsed = 0:0:07:25 / Thu Apr 12 01:33:04 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(3,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 414000  inst.: 42633609 (ipc=103.0) sim_rate=95591 (inst/sec) elapsed = 0:0:07:26 / Thu Apr 12 01:33:05 2018
GPGPU-Sim uArch: cycles simulated: 415000  inst.: 42691042 (ipc=102.9) sim_rate=95505 (inst/sec) elapsed = 0:0:07:27 / Thu Apr 12 01:33:06 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(1,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 42775015 (ipc=102.7) sim_rate=95479 (inst/sec) elapsed = 0:0:07:28 / Thu Apr 12 01:33:07 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(6,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 42829883 (ipc=102.6) sim_rate=95389 (inst/sec) elapsed = 0:0:07:29 / Thu Apr 12 01:33:08 2018
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 42884712 (ipc=102.5) sim_rate=95299 (inst/sec) elapsed = 0:0:07:30 / Thu Apr 12 01:33:09 2018
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(2,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 419500  inst.: 42942016 (ipc=102.4) sim_rate=95215 (inst/sec) elapsed = 0:0:07:31 / Thu Apr 12 01:33:10 2018
GPGPU-Sim uArch: cycles simulated: 420500  inst.: 42990103 (ipc=102.2) sim_rate=95110 (inst/sec) elapsed = 0:0:07:32 / Thu Apr 12 01:33:11 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 421500  inst.: 43046465 (ipc=102.1) sim_rate=95025 (inst/sec) elapsed = 0:0:07:33 / Thu Apr 12 01:33:12 2018
GPGPU-Sim uArch: cycles simulated: 422500  inst.: 43102898 (ipc=102.0) sim_rate=94940 (inst/sec) elapsed = 0:0:07:34 / Thu Apr 12 01:33:13 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(4,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 43157725 (ipc=101.9) sim_rate=94852 (inst/sec) elapsed = 0:0:07:35 / Thu Apr 12 01:33:14 2018
GPGPU-Sim uArch: cycles simulated: 424500  inst.: 43206748 (ipc=101.8) sim_rate=94751 (inst/sec) elapsed = 0:0:07:36 / Thu Apr 12 01:33:15 2018
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(7,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 43260686 (ipc=101.7) sim_rate=94662 (inst/sec) elapsed = 0:0:07:37 / Thu Apr 12 01:33:16 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(4,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 43338590 (ipc=101.5) sim_rate=94625 (inst/sec) elapsed = 0:0:07:38 / Thu Apr 12 01:33:17 2018
GPGPU-Sim uArch: cycles simulated: 428000  inst.: 43390955 (ipc=101.4) sim_rate=94533 (inst/sec) elapsed = 0:0:07:39 / Thu Apr 12 01:33:18 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(2,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 429000  inst.: 43448710 (ipc=101.3) sim_rate=94453 (inst/sec) elapsed = 0:0:07:40 / Thu Apr 12 01:33:19 2018
GPGPU-Sim uArch: cycles simulated: 430000  inst.: 43501254 (ipc=101.2) sim_rate=94362 (inst/sec) elapsed = 0:0:07:41 / Thu Apr 12 01:33:20 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(3,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 43554187 (ipc=101.1) sim_rate=94273 (inst/sec) elapsed = 0:0:07:42 / Thu Apr 12 01:33:21 2018
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 43605090 (ipc=100.9) sim_rate=94179 (inst/sec) elapsed = 0:0:07:43 / Thu Apr 12 01:33:22 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(8,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 433000  inst.: 43662601 (ipc=100.8) sim_rate=94100 (inst/sec) elapsed = 0:0:07:44 / Thu Apr 12 01:33:23 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(6,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 43710314 (ipc=100.7) sim_rate=94000 (inst/sec) elapsed = 0:0:07:45 / Thu Apr 12 01:33:24 2018
GPGPU-Sim uArch: cycles simulated: 435000  inst.: 43764272 (ipc=100.6) sim_rate=93914 (inst/sec) elapsed = 0:0:07:46 / Thu Apr 12 01:33:25 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(4,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 436000  inst.: 43810844 (ipc=100.5) sim_rate=93813 (inst/sec) elapsed = 0:0:07:47 / Thu Apr 12 01:33:26 2018
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 43865380 (ipc=100.4) sim_rate=93729 (inst/sec) elapsed = 0:0:07:48 / Thu Apr 12 01:33:27 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(5,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 438500  inst.: 43943375 (ipc=100.2) sim_rate=93695 (inst/sec) elapsed = 0:0:07:49 / Thu Apr 12 01:33:28 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(5,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 44006214 (ipc=100.1) sim_rate=93630 (inst/sec) elapsed = 0:0:07:50 / Thu Apr 12 01:33:29 2018
GPGPU-Sim uArch: cycles simulated: 440500  inst.: 44056628 (ipc=100.0) sim_rate=93538 (inst/sec) elapsed = 0:0:07:51 / Thu Apr 12 01:33:30 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(3,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 441500  inst.: 44114184 (ipc=99.9) sim_rate=93462 (inst/sec) elapsed = 0:0:07:52 / Thu Apr 12 01:33:31 2018
GPGPU-Sim uArch: cycles simulated: 443000  inst.: 44195572 (ipc=99.8) sim_rate=93436 (inst/sec) elapsed = 0:0:07:53 / Thu Apr 12 01:33:32 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(6,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 444000  inst.: 44249498 (ipc=99.7) sim_rate=93353 (inst/sec) elapsed = 0:0:07:54 / Thu Apr 12 01:33:33 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(5,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 445000  inst.: 44303560 (ipc=99.6) sim_rate=93270 (inst/sec) elapsed = 0:0:07:55 / Thu Apr 12 01:33:34 2018
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 44364815 (ipc=99.5) sim_rate=93203 (inst/sec) elapsed = 0:0:07:56 / Thu Apr 12 01:33:35 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(5,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 44423110 (ipc=99.4) sim_rate=93130 (inst/sec) elapsed = 0:0:07:57 / Thu Apr 12 01:33:36 2018
GPGPU-Sim uArch: cycles simulated: 448000  inst.: 44482971 (ipc=99.3) sim_rate=93060 (inst/sec) elapsed = 0:0:07:58 / Thu Apr 12 01:33:37 2018
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(6,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 449500  inst.: 44569476 (ipc=99.2) sim_rate=93046 (inst/sec) elapsed = 0:0:07:59 / Thu Apr 12 01:33:38 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(8,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 450500  inst.: 44630784 (ipc=99.1) sim_rate=92980 (inst/sec) elapsed = 0:0:08:00 / Thu Apr 12 01:33:39 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(0,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 451500  inst.: 44693958 (ipc=99.0) sim_rate=92918 (inst/sec) elapsed = 0:0:08:01 / Thu Apr 12 01:33:40 2018
GPGPU-Sim uArch: cycles simulated: 452500  inst.: 44761854 (ipc=98.9) sim_rate=92866 (inst/sec) elapsed = 0:0:08:02 / Thu Apr 12 01:33:41 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(8,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 453500  inst.: 44825137 (ipc=98.8) sim_rate=92805 (inst/sec) elapsed = 0:0:08:03 / Thu Apr 12 01:33:42 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 454500  inst.: 44895765 (ipc=98.8) sim_rate=92759 (inst/sec) elapsed = 0:0:08:04 / Thu Apr 12 01:33:43 2018
GPGPU-Sim uArch: cycles simulated: 455500  inst.: 44959417 (ipc=98.7) sim_rate=92699 (inst/sec) elapsed = 0:0:08:05 / Thu Apr 12 01:33:44 2018
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(6,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 456500  inst.: 45025295 (ipc=98.6) sim_rate=92644 (inst/sec) elapsed = 0:0:08:06 / Thu Apr 12 01:33:45 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(0,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 45112214 (ipc=98.5) sim_rate=92632 (inst/sec) elapsed = 0:0:08:07 / Thu Apr 12 01:33:46 2018
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(8,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 45177320 (ipc=98.4) sim_rate=92576 (inst/sec) elapsed = 0:0:08:08 / Thu Apr 12 01:33:47 2018
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 45239972 (ipc=98.3) sim_rate=92515 (inst/sec) elapsed = 0:0:08:09 / Thu Apr 12 01:33:48 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(5,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 461000  inst.: 45312559 (ipc=98.3) sim_rate=92474 (inst/sec) elapsed = 0:0:08:10 / Thu Apr 12 01:33:49 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(4,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 462000  inst.: 45379134 (ipc=98.2) sim_rate=92421 (inst/sec) elapsed = 0:0:08:11 / Thu Apr 12 01:33:50 2018
GPGPU-Sim uArch: cycles simulated: 463000  inst.: 45444377 (ipc=98.2) sim_rate=92366 (inst/sec) elapsed = 0:0:08:12 / Thu Apr 12 01:33:51 2018
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(3,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 464000  inst.: 45513744 (ipc=98.1) sim_rate=92319 (inst/sec) elapsed = 0:0:08:13 / Thu Apr 12 01:33:52 2018
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(5,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 45628844 (ipc=98.0) sim_rate=92366 (inst/sec) elapsed = 0:0:08:14 / Thu Apr 12 01:33:53 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(6,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 466000  inst.: 45670508 (ipc=98.0) sim_rate=92263 (inst/sec) elapsed = 0:0:08:15 / Thu Apr 12 01:33:54 2018
GPGPU-Sim uArch: cycles simulated: 467000  inst.: 45741774 (ipc=97.9) sim_rate=92221 (inst/sec) elapsed = 0:0:08:16 / Thu Apr 12 01:33:55 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(6,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 468000  inst.: 45813476 (ipc=97.9) sim_rate=92180 (inst/sec) elapsed = 0:0:08:17 / Thu Apr 12 01:33:56 2018
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(5,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 469000  inst.: 45888989 (ipc=97.8) sim_rate=92146 (inst/sec) elapsed = 0:0:08:18 / Thu Apr 12 01:33:57 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 470000  inst.: 45961696 (ipc=97.8) sim_rate=92107 (inst/sec) elapsed = 0:0:08:19 / Thu Apr 12 01:33:58 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(0,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 471000  inst.: 46038340 (ipc=97.7) sim_rate=92076 (inst/sec) elapsed = 0:0:08:20 / Thu Apr 12 01:33:59 2018
GPGPU-Sim uArch: cycles simulated: 472000  inst.: 46112799 (ipc=97.7) sim_rate=92041 (inst/sec) elapsed = 0:0:08:21 / Thu Apr 12 01:34:00 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 46193654 (ipc=97.7) sim_rate=92019 (inst/sec) elapsed = 0:0:08:22 / Thu Apr 12 01:34:01 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 474000  inst.: 46266192 (ipc=97.6) sim_rate=91980 (inst/sec) elapsed = 0:0:08:23 / Thu Apr 12 01:34:02 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(4,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 46337438 (ipc=97.6) sim_rate=91939 (inst/sec) elapsed = 0:0:08:24 / Thu Apr 12 01:34:03 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(4,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 476500  inst.: 46453838 (ipc=97.5) sim_rate=91987 (inst/sec) elapsed = 0:0:08:25 / Thu Apr 12 01:34:04 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 477500  inst.: 46531433 (ipc=97.4) sim_rate=91959 (inst/sec) elapsed = 0:0:08:26 / Thu Apr 12 01:34:05 2018
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 46605011 (ipc=97.4) sim_rate=91923 (inst/sec) elapsed = 0:0:08:27 / Thu Apr 12 01:34:06 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 46682902 (ipc=97.4) sim_rate=91895 (inst/sec) elapsed = 0:0:08:28 / Thu Apr 12 01:34:07 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(0,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 480500  inst.: 46748270 (ipc=97.3) sim_rate=91843 (inst/sec) elapsed = 0:0:08:29 / Thu Apr 12 01:34:08 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(3,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 46824387 (ipc=97.2) sim_rate=91812 (inst/sec) elapsed = 0:0:08:30 / Thu Apr 12 01:34:09 2018
GPGPU-Sim uArch: cycles simulated: 482500  inst.: 46903749 (ipc=97.2) sim_rate=91788 (inst/sec) elapsed = 0:0:08:31 / Thu Apr 12 01:34:10 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(2,4,0) tid=(4,1,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(8,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 484000  inst.: 47021642 (ipc=97.2) sim_rate=91839 (inst/sec) elapsed = 0:0:08:32 / Thu Apr 12 01:34:11 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 47101446 (ipc=97.1) sim_rate=91815 (inst/sec) elapsed = 0:0:08:33 / Thu Apr 12 01:34:12 2018
GPGPU-Sim uArch: cycles simulated: 485500  inst.: 47140888 (ipc=97.1) sim_rate=91713 (inst/sec) elapsed = 0:0:08:34 / Thu Apr 12 01:34:13 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(3,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 47229681 (ipc=97.1) sim_rate=91708 (inst/sec) elapsed = 0:0:08:35 / Thu Apr 12 01:34:14 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(1,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 488000  inst.: 47342301 (ipc=97.0) sim_rate=91748 (inst/sec) elapsed = 0:0:08:36 / Thu Apr 12 01:34:15 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(6,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 489000  inst.: 47419484 (ipc=97.0) sim_rate=91720 (inst/sec) elapsed = 0:0:08:37 / Thu Apr 12 01:34:16 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(0,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 490000  inst.: 47488739 (ipc=96.9) sim_rate=91677 (inst/sec) elapsed = 0:0:08:38 / Thu Apr 12 01:34:17 2018
GPGPU-Sim uArch: cycles simulated: 491000  inst.: 47572186 (ipc=96.9) sim_rate=91661 (inst/sec) elapsed = 0:0:08:39 / Thu Apr 12 01:34:18 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(8,3,0) tid=(2,4,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 47695515 (ipc=96.8) sim_rate=91722 (inst/sec) elapsed = 0:0:08:40 / Thu Apr 12 01:34:19 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(1,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 493500  inst.: 47772656 (ipc=96.8) sim_rate=91694 (inst/sec) elapsed = 0:0:08:41 / Thu Apr 12 01:34:20 2018
GPGPU-Sim uArch: cycles simulated: 494500  inst.: 47854357 (ipc=96.8) sim_rate=91675 (inst/sec) elapsed = 0:0:08:42 / Thu Apr 12 01:34:21 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(8,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 495500  inst.: 47937932 (ipc=96.7) sim_rate=91659 (inst/sec) elapsed = 0:0:08:43 / Thu Apr 12 01:34:22 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(8,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 48011010 (ipc=96.7) sim_rate=91624 (inst/sec) elapsed = 0:0:08:44 / Thu Apr 12 01:34:23 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(6,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 48091165 (ipc=96.7) sim_rate=91602 (inst/sec) elapsed = 0:0:08:45 / Thu Apr 12 01:34:24 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 499000  inst.: 48199727 (ipc=96.6) sim_rate=91634 (inst/sec) elapsed = 0:0:08:46 / Thu Apr 12 01:34:25 2018
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 500000  inst.: 48283696 (ipc=96.6) sim_rate=91619 (inst/sec) elapsed = 0:0:08:47 / Thu Apr 12 01:34:26 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(3,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 501000  inst.: 48375263 (ipc=96.6) sim_rate=91619 (inst/sec) elapsed = 0:0:08:48 / Thu Apr 12 01:34:27 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(1,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 48465871 (ipc=96.5) sim_rate=91617 (inst/sec) elapsed = 0:0:08:49 / Thu Apr 12 01:34:28 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(2,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 503000  inst.: 48550025 (ipc=96.5) sim_rate=91603 (inst/sec) elapsed = 0:0:08:50 / Thu Apr 12 01:34:29 2018
GPGPU-Sim uArch: cycles simulated: 504000  inst.: 48626526 (ipc=96.5) sim_rate=91575 (inst/sec) elapsed = 0:0:08:51 / Thu Apr 12 01:34:30 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(0,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 505000  inst.: 48711479 (ipc=96.5) sim_rate=91562 (inst/sec) elapsed = 0:0:08:52 / Thu Apr 12 01:34:31 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 506000  inst.: 48794183 (ipc=96.4) sim_rate=91546 (inst/sec) elapsed = 0:0:08:53 / Thu Apr 12 01:34:32 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(7,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 507000  inst.: 48882325 (ipc=96.4) sim_rate=91539 (inst/sec) elapsed = 0:0:08:54 / Thu Apr 12 01:34:33 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(1,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 508000  inst.: 48969465 (ipc=96.4) sim_rate=91531 (inst/sec) elapsed = 0:0:08:55 / Thu Apr 12 01:34:34 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(0,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 509000  inst.: 49068337 (ipc=96.4) sim_rate=91545 (inst/sec) elapsed = 0:0:08:56 / Thu Apr 12 01:34:35 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(4,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 510000  inst.: 49156606 (ipc=96.4) sim_rate=91539 (inst/sec) elapsed = 0:0:08:57 / Thu Apr 12 01:34:36 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(5,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 511000  inst.: 49234305 (ipc=96.3) sim_rate=91513 (inst/sec) elapsed = 0:0:08:58 / Thu Apr 12 01:34:37 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(2,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 512000  inst.: 49309768 (ipc=96.3) sim_rate=91483 (inst/sec) elapsed = 0:0:08:59 / Thu Apr 12 01:34:38 2018
GPGPU-Sim uArch: cycles simulated: 513000  inst.: 49397557 (ipc=96.3) sim_rate=91476 (inst/sec) elapsed = 0:0:09:00 / Thu Apr 12 01:34:39 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(1,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 514000  inst.: 49476747 (ipc=96.3) sim_rate=91454 (inst/sec) elapsed = 0:0:09:01 / Thu Apr 12 01:34:40 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(5,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 515000  inst.: 49565107 (ipc=96.2) sim_rate=91448 (inst/sec) elapsed = 0:0:09:02 / Thu Apr 12 01:34:41 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(3,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 516000  inst.: 49655018 (ipc=96.2) sim_rate=91445 (inst/sec) elapsed = 0:0:09:03 / Thu Apr 12 01:34:42 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(5,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 517500  inst.: 49764186 (ipc=96.2) sim_rate=91478 (inst/sec) elapsed = 0:0:09:04 / Thu Apr 12 01:34:43 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(4,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 518500  inst.: 49847332 (ipc=96.1) sim_rate=91462 (inst/sec) elapsed = 0:0:09:05 / Thu Apr 12 01:34:44 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 519500  inst.: 49919608 (ipc=96.1) sim_rate=91427 (inst/sec) elapsed = 0:0:09:06 / Thu Apr 12 01:34:45 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(7,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 520500  inst.: 50001833 (ipc=96.1) sim_rate=91411 (inst/sec) elapsed = 0:0:09:07 / Thu Apr 12 01:34:46 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(0,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 521500  inst.: 50083010 (ipc=96.0) sim_rate=91392 (inst/sec) elapsed = 0:0:09:08 / Thu Apr 12 01:34:47 2018
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 50165831 (ipc=96.0) sim_rate=91376 (inst/sec) elapsed = 0:0:09:09 / Thu Apr 12 01:34:48 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 50252506 (ipc=96.0) sim_rate=91368 (inst/sec) elapsed = 0:0:09:10 / Thu Apr 12 01:34:49 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(8,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 524500  inst.: 50335139 (ipc=96.0) sim_rate=91352 (inst/sec) elapsed = 0:0:09:11 / Thu Apr 12 01:34:50 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(8,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 50422209 (ipc=96.0) sim_rate=91344 (inst/sec) elapsed = 0:0:09:12 / Thu Apr 12 01:34:51 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 526500  inst.: 50509215 (ipc=95.9) sim_rate=91336 (inst/sec) elapsed = 0:0:09:13 / Thu Apr 12 01:34:52 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(1,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 527500  inst.: 50601851 (ipc=95.9) sim_rate=91339 (inst/sec) elapsed = 0:0:09:14 / Thu Apr 12 01:34:53 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(0,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 528500  inst.: 50706839 (ipc=95.9) sim_rate=91363 (inst/sec) elapsed = 0:0:09:15 / Thu Apr 12 01:34:54 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(8,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 529500  inst.: 50795393 (ipc=95.9) sim_rate=91358 (inst/sec) elapsed = 0:0:09:16 / Thu Apr 12 01:34:55 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(8,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 530500  inst.: 50891983 (ipc=95.9) sim_rate=91368 (inst/sec) elapsed = 0:0:09:17 / Thu Apr 12 01:34:56 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 531500  inst.: 50972924 (ipc=95.9) sim_rate=91349 (inst/sec) elapsed = 0:0:09:18 / Thu Apr 12 01:34:57 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 532500  inst.: 51038999 (ipc=95.8) sim_rate=91304 (inst/sec) elapsed = 0:0:09:19 / Thu Apr 12 01:34:58 2018
GPGPU-Sim uArch: cycles simulated: 533500  inst.: 51122343 (ipc=95.8) sim_rate=91289 (inst/sec) elapsed = 0:0:09:20 / Thu Apr 12 01:34:59 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(4,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 534000  inst.: 51169392 (ipc=95.8) sim_rate=91211 (inst/sec) elapsed = 0:0:09:21 / Thu Apr 12 01:35:00 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 535000  inst.: 51263969 (ipc=95.8) sim_rate=91217 (inst/sec) elapsed = 0:0:09:22 / Thu Apr 12 01:35:01 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(2,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 536000  inst.: 51354668 (ipc=95.8) sim_rate=91216 (inst/sec) elapsed = 0:0:09:23 / Thu Apr 12 01:35:02 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(4,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 537000  inst.: 51450649 (ipc=95.8) sim_rate=91224 (inst/sec) elapsed = 0:0:09:24 / Thu Apr 12 01:35:03 2018
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(6,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 538000  inst.: 51541855 (ipc=95.8) sim_rate=91224 (inst/sec) elapsed = 0:0:09:25 / Thu Apr 12 01:35:04 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(4,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 539000  inst.: 51634201 (ipc=95.8) sim_rate=91226 (inst/sec) elapsed = 0:0:09:26 / Thu Apr 12 01:35:05 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 540000  inst.: 51739639 (ipc=95.8) sim_rate=91251 (inst/sec) elapsed = 0:0:09:27 / Thu Apr 12 01:35:06 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(3,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 541000  inst.: 51836668 (ipc=95.8) sim_rate=91261 (inst/sec) elapsed = 0:0:09:28 / Thu Apr 12 01:35:07 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(4,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 542000  inst.: 51937683 (ipc=95.8) sim_rate=91278 (inst/sec) elapsed = 0:0:09:29 / Thu Apr 12 01:35:08 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 543000  inst.: 52019763 (ipc=95.8) sim_rate=91262 (inst/sec) elapsed = 0:0:09:30 / Thu Apr 12 01:35:09 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(7,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 544500  inst.: 52147778 (ipc=95.8) sim_rate=91327 (inst/sec) elapsed = 0:0:09:31 / Thu Apr 12 01:35:10 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(6,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 545500  inst.: 52240231 (ipc=95.8) sim_rate=91329 (inst/sec) elapsed = 0:0:09:32 / Thu Apr 12 01:35:11 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(3,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 546500  inst.: 52328543 (ipc=95.8) sim_rate=91323 (inst/sec) elapsed = 0:0:09:33 / Thu Apr 12 01:35:12 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(5,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 547500  inst.: 52438088 (ipc=95.8) sim_rate=91355 (inst/sec) elapsed = 0:0:09:34 / Thu Apr 12 01:35:13 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 548500  inst.: 52537227 (ipc=95.8) sim_rate=91369 (inst/sec) elapsed = 0:0:09:35 / Thu Apr 12 01:35:14 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(1,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 549500  inst.: 52642412 (ipc=95.8) sim_rate=91393 (inst/sec) elapsed = 0:0:09:36 / Thu Apr 12 01:35:15 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(7,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 550500  inst.: 52744812 (ipc=95.8) sim_rate=91412 (inst/sec) elapsed = 0:0:09:37 / Thu Apr 12 01:35:16 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 551500  inst.: 52843575 (ipc=95.8) sim_rate=91424 (inst/sec) elapsed = 0:0:09:38 / Thu Apr 12 01:35:17 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(7,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(5,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 552500  inst.: 52961233 (ipc=95.9) sim_rate=91470 (inst/sec) elapsed = 0:0:09:39 / Thu Apr 12 01:35:18 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 553500  inst.: 53048317 (ipc=95.8) sim_rate=91462 (inst/sec) elapsed = 0:0:09:40 / Thu Apr 12 01:35:19 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(0,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 554500  inst.: 53151165 (ipc=95.9) sim_rate=91482 (inst/sec) elapsed = 0:0:09:41 / Thu Apr 12 01:35:20 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 555500  inst.: 53253941 (ipc=95.9) sim_rate=91501 (inst/sec) elapsed = 0:0:09:42 / Thu Apr 12 01:35:21 2018
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(4,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 556500  inst.: 53358895 (ipc=95.9) sim_rate=91524 (inst/sec) elapsed = 0:0:09:43 / Thu Apr 12 01:35:22 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(3,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 557500  inst.: 53461393 (ipc=95.9) sim_rate=91543 (inst/sec) elapsed = 0:0:09:44 / Thu Apr 12 01:35:23 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(1,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 558500  inst.: 53556210 (ipc=95.9) sim_rate=91549 (inst/sec) elapsed = 0:0:09:45 / Thu Apr 12 01:35:24 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 559500  inst.: 53630589 (ipc=95.9) sim_rate=91519 (inst/sec) elapsed = 0:0:09:46 / Thu Apr 12 01:35:25 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(6,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 560500  inst.: 53732075 (ipc=95.9) sim_rate=91536 (inst/sec) elapsed = 0:0:09:47 / Thu Apr 12 01:35:26 2018
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 562000  inst.: 53891726 (ipc=95.9) sim_rate=91652 (inst/sec) elapsed = 0:0:09:48 / Thu Apr 12 01:35:27 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(0,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(6,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 563000  inst.: 53994713 (ipc=95.9) sim_rate=91671 (inst/sec) elapsed = 0:0:09:49 / Thu Apr 12 01:35:28 2018
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(2,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 564000  inst.: 54096766 (ipc=95.9) sim_rate=91689 (inst/sec) elapsed = 0:0:09:50 / Thu Apr 12 01:35:29 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(4,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 565000  inst.: 54203747 (ipc=95.9) sim_rate=91715 (inst/sec) elapsed = 0:0:09:51 / Thu Apr 12 01:35:30 2018
GPGPU-Sim uArch: cycles simulated: 565500  inst.: 54257000 (ipc=95.9) sim_rate=91650 (inst/sec) elapsed = 0:0:09:52 / Thu Apr 12 01:35:31 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(3,6,0) tid=(5,0,0)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 567000  inst.: 54423722 (ipc=96.0) sim_rate=91776 (inst/sec) elapsed = 0:0:09:53 / Thu Apr 12 01:35:32 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(8,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 568000  inst.: 54535123 (ipc=96.0) sim_rate=91809 (inst/sec) elapsed = 0:0:09:54 / Thu Apr 12 01:35:33 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 569000  inst.: 54642322 (ipc=96.0) sim_rate=91835 (inst/sec) elapsed = 0:0:09:55 / Thu Apr 12 01:35:34 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(5,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 54741548 (ipc=96.0) sim_rate=91848 (inst/sec) elapsed = 0:0:09:56 / Thu Apr 12 01:35:35 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 571000  inst.: 54832944 (ipc=96.0) sim_rate=91847 (inst/sec) elapsed = 0:0:09:57 / Thu Apr 12 01:35:36 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 54920228 (ipc=96.0) sim_rate=91839 (inst/sec) elapsed = 0:0:09:58 / Thu Apr 12 01:35:37 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 573000  inst.: 55040106 (ipc=96.1) sim_rate=91886 (inst/sec) elapsed = 0:0:09:59 / Thu Apr 12 01:35:38 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(2,6,0) tid=(2,7,0)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(4,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 574000  inst.: 55166313 (ipc=96.1) sim_rate=91943 (inst/sec) elapsed = 0:0:10:00 / Thu Apr 12 01:35:39 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(6,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 575000  inst.: 55271189 (ipc=96.1) sim_rate=91965 (inst/sec) elapsed = 0:0:10:01 / Thu Apr 12 01:35:40 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(4,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 576000  inst.: 55378517 (ipc=96.1) sim_rate=91990 (inst/sec) elapsed = 0:0:10:02 / Thu Apr 12 01:35:41 2018
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(2,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 577000  inst.: 55474455 (ipc=96.1) sim_rate=91997 (inst/sec) elapsed = 0:0:10:03 / Thu Apr 12 01:35:42 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(5,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 578000  inst.: 55580498 (ipc=96.2) sim_rate=92020 (inst/sec) elapsed = 0:0:10:04 / Thu Apr 12 01:35:43 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(1,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 579000  inst.: 55685805 (ipc=96.2) sim_rate=92042 (inst/sec) elapsed = 0:0:10:05 / Thu Apr 12 01:35:44 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(1,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 580000  inst.: 55786126 (ipc=96.2) sim_rate=92056 (inst/sec) elapsed = 0:0:10:06 / Thu Apr 12 01:35:45 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(0,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(7,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 581000  inst.: 55892250 (ipc=96.2) sim_rate=92079 (inst/sec) elapsed = 0:0:10:07 / Thu Apr 12 01:35:46 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(3,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 582000  inst.: 56007645 (ipc=96.2) sim_rate=92117 (inst/sec) elapsed = 0:0:10:08 / Thu Apr 12 01:35:47 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(3,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 583000  inst.: 56096803 (ipc=96.2) sim_rate=92112 (inst/sec) elapsed = 0:0:10:09 / Thu Apr 12 01:35:48 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 584000  inst.: 56203163 (ipc=96.2) sim_rate=92136 (inst/sec) elapsed = 0:0:10:10 / Thu Apr 12 01:35:49 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(7,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 585000  inst.: 56298831 (ipc=96.2) sim_rate=92142 (inst/sec) elapsed = 0:0:10:11 / Thu Apr 12 01:35:50 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(1,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 586000  inst.: 56425454 (ipc=96.3) sim_rate=92198 (inst/sec) elapsed = 0:0:10:12 / Thu Apr 12 01:35:51 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(0,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 587000  inst.: 56544939 (ipc=96.3) sim_rate=92242 (inst/sec) elapsed = 0:0:10:13 / Thu Apr 12 01:35:52 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(8,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 588000  inst.: 56642205 (ipc=96.3) sim_rate=92251 (inst/sec) elapsed = 0:0:10:14 / Thu Apr 12 01:35:53 2018
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(4,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(5,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 589000  inst.: 56769809 (ipc=96.4) sim_rate=92308 (inst/sec) elapsed = 0:0:10:15 / Thu Apr 12 01:35:54 2018
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(0,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 590000  inst.: 56880811 (ipc=96.4) sim_rate=92338 (inst/sec) elapsed = 0:0:10:16 / Thu Apr 12 01:35:55 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 591000  inst.: 56994213 (ipc=96.4) sim_rate=92373 (inst/sec) elapsed = 0:0:10:17 / Thu Apr 12 01:35:56 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(1,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 592000  inst.: 57103083 (ipc=96.5) sim_rate=92399 (inst/sec) elapsed = 0:0:10:18 / Thu Apr 12 01:35:57 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 57217964 (ipc=96.5) sim_rate=92436 (inst/sec) elapsed = 0:0:10:19 / Thu Apr 12 01:35:58 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(6,0,0) tid=(2,7,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(4,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 594000  inst.: 57346413 (ipc=96.5) sim_rate=92494 (inst/sec) elapsed = 0:0:10:20 / Thu Apr 12 01:35:59 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 595000  inst.: 57452393 (ipc=96.6) sim_rate=92515 (inst/sec) elapsed = 0:0:10:21 / Thu Apr 12 01:36:00 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(2,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 596000  inst.: 57556914 (ipc=96.6) sim_rate=92535 (inst/sec) elapsed = 0:0:10:22 / Thu Apr 12 01:36:01 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(4,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 597000  inst.: 57649786 (ipc=96.6) sim_rate=92535 (inst/sec) elapsed = 0:0:10:23 / Thu Apr 12 01:36:02 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(2,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 598000  inst.: 57767164 (ipc=96.6) sim_rate=92575 (inst/sec) elapsed = 0:0:10:24 / Thu Apr 12 01:36:03 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(3,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 599000  inst.: 57886780 (ipc=96.6) sim_rate=92618 (inst/sec) elapsed = 0:0:10:25 / Thu Apr 12 01:36:04 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 58013386 (ipc=96.7) sim_rate=92673 (inst/sec) elapsed = 0:0:10:26 / Thu Apr 12 01:36:05 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(1,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 58118024 (ipc=96.7) sim_rate=92692 (inst/sec) elapsed = 0:0:10:27 / Thu Apr 12 01:36:06 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(4,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 602000  inst.: 58228831 (ipc=96.7) sim_rate=92721 (inst/sec) elapsed = 0:0:10:28 / Thu Apr 12 01:36:07 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(8,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 603000  inst.: 58328747 (ipc=96.7) sim_rate=92732 (inst/sec) elapsed = 0:0:10:29 / Thu Apr 12 01:36:08 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(8,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 58443490 (ipc=96.8) sim_rate=92767 (inst/sec) elapsed = 0:0:10:30 / Thu Apr 12 01:36:09 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(2,3,0) tid=(6,3,0)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(8,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 605000  inst.: 58576997 (ipc=96.8) sim_rate=92832 (inst/sec) elapsed = 0:0:10:31 / Thu Apr 12 01:36:10 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(6,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 606000  inst.: 58697589 (ipc=96.9) sim_rate=92875 (inst/sec) elapsed = 0:0:10:32 / Thu Apr 12 01:36:11 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(0,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 607000  inst.: 58816640 (ipc=96.9) sim_rate=92917 (inst/sec) elapsed = 0:0:10:33 / Thu Apr 12 01:36:12 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(2,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(6,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 608000  inst.: 58942408 (ipc=96.9) sim_rate=92969 (inst/sec) elapsed = 0:0:10:34 / Thu Apr 12 01:36:13 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(5,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 609000  inst.: 59082744 (ipc=97.0) sim_rate=93043 (inst/sec) elapsed = 0:0:10:35 / Thu Apr 12 01:36:14 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(5,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 610000  inst.: 59207147 (ipc=97.1) sim_rate=93092 (inst/sec) elapsed = 0:0:10:36 / Thu Apr 12 01:36:15 2018
GPGPU-Sim uArch: cycles simulated: 611000  inst.: 59295459 (ipc=97.0) sim_rate=93085 (inst/sec) elapsed = 0:0:10:37 / Thu Apr 12 01:36:16 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(8,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 612000  inst.: 59374113 (ipc=97.0) sim_rate=93062 (inst/sec) elapsed = 0:0:10:38 / Thu Apr 12 01:36:17 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(3,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 613000  inst.: 59478159 (ipc=97.0) sim_rate=93080 (inst/sec) elapsed = 0:0:10:39 / Thu Apr 12 01:36:18 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(5,4,0) tid=(1,0,0)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(8,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 614000  inst.: 59604740 (ipc=97.1) sim_rate=93132 (inst/sec) elapsed = 0:0:10:40 / Thu Apr 12 01:36:19 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(5,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 615000  inst.: 59711525 (ipc=97.1) sim_rate=93153 (inst/sec) elapsed = 0:0:10:41 / Thu Apr 12 01:36:20 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(4,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 616000  inst.: 59816910 (ipc=97.1) sim_rate=93172 (inst/sec) elapsed = 0:0:10:42 / Thu Apr 12 01:36:21 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(5,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 617000  inst.: 59927714 (ipc=97.1) sim_rate=93200 (inst/sec) elapsed = 0:0:10:43 / Thu Apr 12 01:36:22 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 618000  inst.: 60058043 (ipc=97.2) sim_rate=93257 (inst/sec) elapsed = 0:0:10:44 / Thu Apr 12 01:36:23 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(7,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 619000  inst.: 60185456 (ipc=97.2) sim_rate=93310 (inst/sec) elapsed = 0:0:10:45 / Thu Apr 12 01:36:24 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(5,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 619500  inst.: 60255090 (ipc=97.3) sim_rate=93274 (inst/sec) elapsed = 0:0:10:46 / Thu Apr 12 01:36:25 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(0,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 620500  inst.: 60375899 (ipc=97.3) sim_rate=93316 (inst/sec) elapsed = 0:0:10:47 / Thu Apr 12 01:36:26 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(0,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 621000  inst.: 60440144 (ipc=97.3) sim_rate=93271 (inst/sec) elapsed = 0:0:10:48 / Thu Apr 12 01:36:27 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 622000  inst.: 60537430 (ipc=97.3) sim_rate=93278 (inst/sec) elapsed = 0:0:10:49 / Thu Apr 12 01:36:28 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(2,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 623000  inst.: 60645128 (ipc=97.3) sim_rate=93300 (inst/sec) elapsed = 0:0:10:50 / Thu Apr 12 01:36:29 2018
GPGPU-Sim uArch: cycles simulated: 623500  inst.: 60700582 (ipc=97.4) sim_rate=93242 (inst/sec) elapsed = 0:0:10:51 / Thu Apr 12 01:36:30 2018
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(2,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 624500  inst.: 60811336 (ipc=97.4) sim_rate=93268 (inst/sec) elapsed = 0:0:10:52 / Thu Apr 12 01:36:31 2018
GPGPU-Sim uArch: cycles simulated: 625000  inst.: 60867247 (ipc=97.4) sim_rate=93211 (inst/sec) elapsed = 0:0:10:53 / Thu Apr 12 01:36:32 2018
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(8,4,0) tid=(0,4,0)
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(2,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 626000  inst.: 61007004 (ipc=97.5) sim_rate=93282 (inst/sec) elapsed = 0:0:10:54 / Thu Apr 12 01:36:33 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(5,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 627000  inst.: 61105509 (ipc=97.5) sim_rate=93290 (inst/sec) elapsed = 0:0:10:55 / Thu Apr 12 01:36:34 2018
GPGPU-Sim uArch: cycles simulated: 627500  inst.: 61162366 (ipc=97.5) sim_rate=93235 (inst/sec) elapsed = 0:0:10:56 / Thu Apr 12 01:36:35 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(2,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 628500  inst.: 61274264 (ipc=97.5) sim_rate=93263 (inst/sec) elapsed = 0:0:10:57 / Thu Apr 12 01:36:36 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(5,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 629500  inst.: 61400130 (ipc=97.5) sim_rate=93313 (inst/sec) elapsed = 0:0:10:58 / Thu Apr 12 01:36:37 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(3,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 630500  inst.: 61524324 (ipc=97.6) sim_rate=93360 (inst/sec) elapsed = 0:0:10:59 / Thu Apr 12 01:36:38 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(3,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 631000  inst.: 61576873 (ipc=97.6) sim_rate=93298 (inst/sec) elapsed = 0:0:11:00 / Thu Apr 12 01:36:39 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(5,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 632000  inst.: 61719936 (ipc=97.7) sim_rate=93373 (inst/sec) elapsed = 0:0:11:01 / Thu Apr 12 01:36:40 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(0,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 632500  inst.: 61779059 (ipc=97.7) sim_rate=93321 (inst/sec) elapsed = 0:0:11:02 / Thu Apr 12 01:36:41 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 61914525 (ipc=97.7) sim_rate=93385 (inst/sec) elapsed = 0:0:11:03 / Thu Apr 12 01:36:42 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 634000  inst.: 61980131 (ipc=97.8) sim_rate=93343 (inst/sec) elapsed = 0:0:11:04 / Thu Apr 12 01:36:43 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(7,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 635000  inst.: 62093197 (ipc=97.8) sim_rate=93373 (inst/sec) elapsed = 0:0:11:05 / Thu Apr 12 01:36:44 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(4,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 635500  inst.: 62159998 (ipc=97.8) sim_rate=93333 (inst/sec) elapsed = 0:0:11:06 / Thu Apr 12 01:36:45 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(4,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 636500  inst.: 62293864 (ipc=97.9) sim_rate=93394 (inst/sec) elapsed = 0:0:11:07 / Thu Apr 12 01:36:46 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(6,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 637000  inst.: 62360266 (ipc=97.9) sim_rate=93353 (inst/sec) elapsed = 0:0:11:08 / Thu Apr 12 01:36:47 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(8,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 638000  inst.: 62501361 (ipc=98.0) sim_rate=93425 (inst/sec) elapsed = 0:0:11:09 / Thu Apr 12 01:36:48 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 639000  inst.: 62612571 (ipc=98.0) sim_rate=93451 (inst/sec) elapsed = 0:0:11:10 / Thu Apr 12 01:36:49 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(3,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 640000  inst.: 62729226 (ipc=98.0) sim_rate=93486 (inst/sec) elapsed = 0:0:11:11 / Thu Apr 12 01:36:50 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 640500  inst.: 62793274 (ipc=98.0) sim_rate=93442 (inst/sec) elapsed = 0:0:11:12 / Thu Apr 12 01:36:51 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(0,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 641500  inst.: 62940164 (ipc=98.1) sim_rate=93521 (inst/sec) elapsed = 0:0:11:13 / Thu Apr 12 01:36:52 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(7,6,0) tid=(6,3,0)
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 642500  inst.: 63099425 (ipc=98.2) sim_rate=93619 (inst/sec) elapsed = 0:0:11:14 / Thu Apr 12 01:36:53 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(7,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 643500  inst.: 63226944 (ipc=98.3) sim_rate=93669 (inst/sec) elapsed = 0:0:11:15 / Thu Apr 12 01:36:54 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 644000  inst.: 63289675 (ipc=98.3) sim_rate=93623 (inst/sec) elapsed = 0:0:11:16 / Thu Apr 12 01:36:55 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 645000  inst.: 63407267 (ipc=98.3) sim_rate=93659 (inst/sec) elapsed = 0:0:11:17 / Thu Apr 12 01:36:56 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(2,5,0) tid=(5,4,0)
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(8,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 646000  inst.: 63546652 (ipc=98.4) sim_rate=93726 (inst/sec) elapsed = 0:0:11:18 / Thu Apr 12 01:36:57 2018
GPGPU-Sim uArch: cycles simulated: 646500  inst.: 63609914 (ipc=98.4) sim_rate=93681 (inst/sec) elapsed = 0:0:11:19 / Thu Apr 12 01:36:58 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(2,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(7,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 647500  inst.: 63749951 (ipc=98.5) sim_rate=93749 (inst/sec) elapsed = 0:0:11:20 / Thu Apr 12 01:36:59 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(0,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 648000  inst.: 63818127 (ipc=98.5) sim_rate=93712 (inst/sec) elapsed = 0:0:11:21 / Thu Apr 12 01:37:00 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(0,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 649000  inst.: 63953033 (ipc=98.5) sim_rate=93772 (inst/sec) elapsed = 0:0:11:22 / Thu Apr 12 01:37:01 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(2,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 650000  inst.: 64076423 (ipc=98.6) sim_rate=93816 (inst/sec) elapsed = 0:0:11:23 / Thu Apr 12 01:37:02 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(3,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 651000  inst.: 64206438 (ipc=98.6) sim_rate=93869 (inst/sec) elapsed = 0:0:11:24 / Thu Apr 12 01:37:03 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(8,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 652000  inst.: 64339357 (ipc=98.7) sim_rate=93926 (inst/sec) elapsed = 0:0:11:25 / Thu Apr 12 01:37:04 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 652500  inst.: 64417920 (ipc=98.7) sim_rate=93903 (inst/sec) elapsed = 0:0:11:26 / Thu Apr 12 01:37:05 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(0,6,0) tid=(4,7,0)
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(8,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 653500  inst.: 64578429 (ipc=98.8) sim_rate=94000 (inst/sec) elapsed = 0:0:11:27 / Thu Apr 12 01:37:06 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(8,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 64650643 (ipc=98.9) sim_rate=93968 (inst/sec) elapsed = 0:0:11:28 / Thu Apr 12 01:37:07 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(8,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 655000  inst.: 64803251 (ipc=98.9) sim_rate=94054 (inst/sec) elapsed = 0:0:11:29 / Thu Apr 12 01:37:08 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(2,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 656000  inst.: 64934092 (ipc=99.0) sim_rate=94107 (inst/sec) elapsed = 0:0:11:30 / Thu Apr 12 01:37:09 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(6,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 657000  inst.: 65058133 (ipc=99.0) sim_rate=94150 (inst/sec) elapsed = 0:0:11:31 / Thu Apr 12 01:37:10 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(1,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 658000  inst.: 65209346 (ipc=99.1) sim_rate=94233 (inst/sec) elapsed = 0:0:11:32 / Thu Apr 12 01:37:11 2018
GPGPU-Sim uArch: cycles simulated: 658500  inst.: 65282678 (ipc=99.1) sim_rate=94202 (inst/sec) elapsed = 0:0:11:33 / Thu Apr 12 01:37:12 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 659500  inst.: 65437464 (ipc=99.2) sim_rate=94290 (inst/sec) elapsed = 0:0:11:34 / Thu Apr 12 01:37:13 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(0,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(0,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 660500  inst.: 65589812 (ipc=99.3) sim_rate=94373 (inst/sec) elapsed = 0:0:11:35 / Thu Apr 12 01:37:14 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(7,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 661500  inst.: 65716348 (ipc=99.3) sim_rate=94420 (inst/sec) elapsed = 0:0:11:36 / Thu Apr 12 01:37:15 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(8,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 662500  inst.: 65836825 (ipc=99.4) sim_rate=94457 (inst/sec) elapsed = 0:0:11:37 / Thu Apr 12 01:37:16 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(6,0,0) tid=(4,3,0)
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 663500  inst.: 65962194 (ipc=99.4) sim_rate=94501 (inst/sec) elapsed = 0:0:11:38 / Thu Apr 12 01:37:17 2018
GPGPU-Sim uArch: cycles simulated: 664000  inst.: 66039830 (ipc=99.5) sim_rate=94477 (inst/sec) elapsed = 0:0:11:39 / Thu Apr 12 01:37:18 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(7,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 665000  inst.: 66174884 (ipc=99.5) sim_rate=94535 (inst/sec) elapsed = 0:0:11:40 / Thu Apr 12 01:37:19 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(3,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(0,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 666000  inst.: 66341992 (ipc=99.6) sim_rate=94639 (inst/sec) elapsed = 0:0:11:41 / Thu Apr 12 01:37:20 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(5,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 667000  inst.: 66476662 (ipc=99.7) sim_rate=94696 (inst/sec) elapsed = 0:0:11:42 / Thu Apr 12 01:37:21 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(6,5,0) tid=(6,0,0)
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 668000  inst.: 66626113 (ipc=99.7) sim_rate=94773 (inst/sec) elapsed = 0:0:11:43 / Thu Apr 12 01:37:22 2018
GPGPU-Sim uArch: cycles simulated: 668500  inst.: 66692501 (ipc=99.8) sim_rate=94733 (inst/sec) elapsed = 0:0:11:44 / Thu Apr 12 01:37:23 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(0,4,0) tid=(0,7,0)
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 669500  inst.: 66847511 (ipc=99.8) sim_rate=94819 (inst/sec) elapsed = 0:0:11:45 / Thu Apr 12 01:37:24 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(3,3,0) tid=(4,5,0)
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(4,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 670500  inst.: 66998720 (ipc=99.9) sim_rate=94899 (inst/sec) elapsed = 0:0:11:46 / Thu Apr 12 01:37:25 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(1,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 671000  inst.: 67076875 (ipc=100.0) sim_rate=94875 (inst/sec) elapsed = 0:0:11:47 / Thu Apr 12 01:37:26 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(4,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 672000  inst.: 67218660 (ipc=100.0) sim_rate=94941 (inst/sec) elapsed = 0:0:11:48 / Thu Apr 12 01:37:27 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(5,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 673000  inst.: 67341123 (ipc=100.1) sim_rate=94980 (inst/sec) elapsed = 0:0:11:49 / Thu Apr 12 01:37:28 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(8,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(7,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 674000  inst.: 67485325 (ipc=100.1) sim_rate=95049 (inst/sec) elapsed = 0:0:11:50 / Thu Apr 12 01:37:29 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(3,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 674500  inst.: 67549988 (ipc=100.1) sim_rate=95007 (inst/sec) elapsed = 0:0:11:51 / Thu Apr 12 01:37:30 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(2,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 675500  inst.: 67680391 (ipc=100.2) sim_rate=95056 (inst/sec) elapsed = 0:0:11:52 / Thu Apr 12 01:37:31 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(4,1,0) tid=(5,1,0)
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 676500  inst.: 67834021 (ipc=100.3) sim_rate=95138 (inst/sec) elapsed = 0:0:11:53 / Thu Apr 12 01:37:32 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(8,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 677500  inst.: 67993601 (ipc=100.4) sim_rate=95229 (inst/sec) elapsed = 0:0:11:54 / Thu Apr 12 01:37:33 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(7,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 678500  inst.: 68142095 (ipc=100.4) sim_rate=95303 (inst/sec) elapsed = 0:0:11:55 / Thu Apr 12 01:37:34 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(1,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 68222924 (ipc=100.5) sim_rate=95283 (inst/sec) elapsed = 0:0:11:56 / Thu Apr 12 01:37:35 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(0,3,0) tid=(4,3,0)
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(4,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 680500  inst.: 68420635 (ipc=100.5) sim_rate=95426 (inst/sec) elapsed = 0:0:11:57 / Thu Apr 12 01:37:36 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(1,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 681000  inst.: 68496872 (ipc=100.6) sim_rate=95399 (inst/sec) elapsed = 0:0:11:58 / Thu Apr 12 01:37:37 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(6,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(6,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 682000  inst.: 68654746 (ipc=100.7) sim_rate=95486 (inst/sec) elapsed = 0:0:11:59 / Thu Apr 12 01:37:38 2018
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 683000  inst.: 68767093 (ipc=100.7) sim_rate=95509 (inst/sec) elapsed = 0:0:12:00 / Thu Apr 12 01:37:39 2018
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(1,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 68887250 (ipc=100.7) sim_rate=95544 (inst/sec) elapsed = 0:0:12:01 / Thu Apr 12 01:37:40 2018
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(4,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 685000  inst.: 69022946 (ipc=100.8) sim_rate=95599 (inst/sec) elapsed = 0:0:12:02 / Thu Apr 12 01:37:41 2018
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(7,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 686000  inst.: 69177573 (ipc=100.8) sim_rate=95681 (inst/sec) elapsed = 0:0:12:03 / Thu Apr 12 01:37:42 2018
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(8,3,0) tid=(3,3,0)
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(1,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 687000  inst.: 69309435 (ipc=100.9) sim_rate=95731 (inst/sec) elapsed = 0:0:12:04 / Thu Apr 12 01:37:43 2018
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(2,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 688000  inst.: 69446981 (ipc=100.9) sim_rate=95788 (inst/sec) elapsed = 0:0:12:05 / Thu Apr 12 01:37:44 2018
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(5,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 689000  inst.: 69575405 (ipc=101.0) sim_rate=95833 (inst/sec) elapsed = 0:0:12:06 / Thu Apr 12 01:37:45 2018
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(2,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 689500  inst.: 69635211 (ipc=101.0) sim_rate=95784 (inst/sec) elapsed = 0:0:12:07 / Thu Apr 12 01:37:46 2018
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(4,5,0) tid=(3,3,0)
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(2,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 690500  inst.: 69794832 (ipc=101.1) sim_rate=95872 (inst/sec) elapsed = 0:0:12:08 / Thu Apr 12 01:37:47 2018
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(1,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 691500  inst.: 69975837 (ipc=101.2) sim_rate=95988 (inst/sec) elapsed = 0:0:12:09 / Thu Apr 12 01:37:48 2018
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 692500  inst.: 70146756 (ipc=101.3) sim_rate=96091 (inst/sec) elapsed = 0:0:12:10 / Thu Apr 12 01:37:49 2018
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(1,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 693500  inst.: 70270271 (ipc=101.3) sim_rate=96128 (inst/sec) elapsed = 0:0:12:11 / Thu Apr 12 01:37:50 2018
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(2,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 694000  inst.: 70328646 (ipc=101.3) sim_rate=96077 (inst/sec) elapsed = 0:0:12:12 / Thu Apr 12 01:37:51 2018
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(4,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 695000  inst.: 70445618 (ipc=101.4) sim_rate=96105 (inst/sec) elapsed = 0:0:12:13 / Thu Apr 12 01:37:52 2018
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 696000  inst.: 70581040 (ipc=101.4) sim_rate=96159 (inst/sec) elapsed = 0:0:12:14 / Thu Apr 12 01:37:53 2018
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(3,3,0) tid=(2,3,0)
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(6,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 697000  inst.: 70730893 (ipc=101.5) sim_rate=96232 (inst/sec) elapsed = 0:0:12:15 / Thu Apr 12 01:37:54 2018
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(3,1,0) tid=(6,5,0)
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(6,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 698000  inst.: 70909746 (ipc=101.6) sim_rate=96344 (inst/sec) elapsed = 0:0:12:16 / Thu Apr 12 01:37:55 2018
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(1,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 698500  inst.: 70995057 (ipc=101.6) sim_rate=96329 (inst/sec) elapsed = 0:0:12:17 / Thu Apr 12 01:37:56 2018
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 699500  inst.: 71134430 (ipc=101.7) sim_rate=96388 (inst/sec) elapsed = 0:0:12:18 / Thu Apr 12 01:37:57 2018
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(4,5,0) tid=(1,2,0)
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(1,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 700500  inst.: 71270363 (ipc=101.7) sim_rate=96441 (inst/sec) elapsed = 0:0:12:19 / Thu Apr 12 01:37:58 2018
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(3,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 701000  inst.: 71338300 (ipc=101.8) sim_rate=96403 (inst/sec) elapsed = 0:0:12:20 / Thu Apr 12 01:37:59 2018
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(8,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 702000  inst.: 71472679 (ipc=101.8) sim_rate=96454 (inst/sec) elapsed = 0:0:12:21 / Thu Apr 12 01:38:00 2018
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(3,6,0) tid=(3,6,0)
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(6,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 703000  inst.: 71654890 (ipc=101.9) sim_rate=96569 (inst/sec) elapsed = 0:0:12:22 / Thu Apr 12 01:38:01 2018
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(1,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 703500  inst.: 71731094 (ipc=102.0) sim_rate=96542 (inst/sec) elapsed = 0:0:12:23 / Thu Apr 12 01:38:02 2018
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(1,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 704500  inst.: 71867489 (ipc=102.0) sim_rate=96596 (inst/sec) elapsed = 0:0:12:24 / Thu Apr 12 01:38:03 2018
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(1,6,0) tid=(4,2,0)
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(8,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 705500  inst.: 71984398 (ipc=102.0) sim_rate=96623 (inst/sec) elapsed = 0:0:12:25 / Thu Apr 12 01:38:04 2018
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(2,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 706500  inst.: 72097891 (ipc=102.0) sim_rate=96645 (inst/sec) elapsed = 0:0:12:26 / Thu Apr 12 01:38:05 2018
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(0,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 707500  inst.: 72241526 (ipc=102.1) sim_rate=96708 (inst/sec) elapsed = 0:0:12:27 / Thu Apr 12 01:38:06 2018
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(0,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 708000  inst.: 72336349 (ipc=102.2) sim_rate=96706 (inst/sec) elapsed = 0:0:12:28 / Thu Apr 12 01:38:07 2018
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(2,5,0) tid=(5,0,0)
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(6,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 709000  inst.: 72538996 (ipc=102.3) sim_rate=96847 (inst/sec) elapsed = 0:0:12:29 / Thu Apr 12 01:38:08 2018
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(1,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 710000  inst.: 72718551 (ipc=102.4) sim_rate=96958 (inst/sec) elapsed = 0:0:12:30 / Thu Apr 12 01:38:09 2018
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(5,4,0) tid=(4,5,0)
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(5,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 711000  inst.: 72829424 (ipc=102.4) sim_rate=96976 (inst/sec) elapsed = 0:0:12:31 / Thu Apr 12 01:38:10 2018
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(1,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 712000  inst.: 72947632 (ipc=102.5) sim_rate=97004 (inst/sec) elapsed = 0:0:12:32 / Thu Apr 12 01:38:11 2018
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(1,7,0) tid=(5,0,0)
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(3,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 713000  inst.: 73087734 (ipc=102.5) sim_rate=97062 (inst/sec) elapsed = 0:0:12:33 / Thu Apr 12 01:38:12 2018
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(6,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 714000  inst.: 73264573 (ipc=102.6) sim_rate=97167 (inst/sec) elapsed = 0:0:12:34 / Thu Apr 12 01:38:13 2018
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(4,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 714500  inst.: 73330940 (ipc=102.6) sim_rate=97127 (inst/sec) elapsed = 0:0:12:35 / Thu Apr 12 01:38:14 2018
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(8,2,0) tid=(1,6,0)
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(0,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 715500  inst.: 73476656 (ipc=102.7) sim_rate=97191 (inst/sec) elapsed = 0:0:12:36 / Thu Apr 12 01:38:15 2018
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(1,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 716500  inst.: 73603041 (ipc=102.7) sim_rate=97229 (inst/sec) elapsed = 0:0:12:37 / Thu Apr 12 01:38:16 2018
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 717500  inst.: 73717782 (ipc=102.7) sim_rate=97253 (inst/sec) elapsed = 0:0:12:38 / Thu Apr 12 01:38:17 2018
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 718000  inst.: 73788275 (ipc=102.8) sim_rate=97217 (inst/sec) elapsed = 0:0:12:39 / Thu Apr 12 01:38:18 2018
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(0,0,0) tid=(5,1,0)
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(6,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 719000  inst.: 73964486 (ipc=102.9) sim_rate=97321 (inst/sec) elapsed = 0:0:12:40 / Thu Apr 12 01:38:19 2018
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(8,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 719500  inst.: 74054368 (ipc=102.9) sim_rate=97311 (inst/sec) elapsed = 0:0:12:41 / Thu Apr 12 01:38:20 2018
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(4,7,0) tid=(4,1,0)
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(1,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 720500  inst.: 74252351 (ipc=103.1) sim_rate=97444 (inst/sec) elapsed = 0:0:12:42 / Thu Apr 12 01:38:21 2018
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(0,4,0) tid=(5,6,0)
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 721500  inst.: 74389411 (ipc=103.1) sim_rate=97495 (inst/sec) elapsed = 0:0:12:43 / Thu Apr 12 01:38:22 2018
GPGPU-Sim uArch: cycles simulated: 722000  inst.: 74444917 (ipc=103.1) sim_rate=97440 (inst/sec) elapsed = 0:0:12:44 / Thu Apr 12 01:38:23 2018
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(2,2,0) tid=(0,6,0)
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(1,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 723000  inst.: 74565323 (ipc=103.1) sim_rate=97471 (inst/sec) elapsed = 0:0:12:45 / Thu Apr 12 01:38:24 2018
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 724000  inst.: 74732630 (ipc=103.2) sim_rate=97562 (inst/sec) elapsed = 0:0:12:46 / Thu Apr 12 01:38:25 2018
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(2,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 724500  inst.: 74807630 (ipc=103.3) sim_rate=97532 (inst/sec) elapsed = 0:0:12:47 / Thu Apr 12 01:38:26 2018
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(3,3,0) tid=(0,6,0)
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(0,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 725500  inst.: 74979595 (ipc=103.3) sim_rate=97629 (inst/sec) elapsed = 0:0:12:48 / Thu Apr 12 01:38:27 2018
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(6,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 726000  inst.: 75061036 (ipc=103.4) sim_rate=97608 (inst/sec) elapsed = 0:0:12:49 / Thu Apr 12 01:38:28 2018
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 727000  inst.: 75204399 (ipc=103.4) sim_rate=97668 (inst/sec) elapsed = 0:0:12:50 / Thu Apr 12 01:38:29 2018
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(3,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 728000  inst.: 75310369 (ipc=103.4) sim_rate=97678 (inst/sec) elapsed = 0:0:12:51 / Thu Apr 12 01:38:30 2018
GPGPU-Sim uArch: cycles simulated: 728500  inst.: 75376037 (ipc=103.5) sim_rate=97637 (inst/sec) elapsed = 0:0:12:52 / Thu Apr 12 01:38:31 2018
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(4,1,0) tid=(5,4,0)
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(7,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 729500  inst.: 75486754 (ipc=103.5) sim_rate=97654 (inst/sec) elapsed = 0:0:12:53 / Thu Apr 12 01:38:32 2018
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(7,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 730000  inst.: 75579724 (ipc=103.5) sim_rate=97648 (inst/sec) elapsed = 0:0:12:54 / Thu Apr 12 01:38:33 2018
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(3,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 731000  inst.: 75742527 (ipc=103.6) sim_rate=97732 (inst/sec) elapsed = 0:0:12:55 / Thu Apr 12 01:38:34 2018
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(4,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 731500  inst.: 75835762 (ipc=103.7) sim_rate=97726 (inst/sec) elapsed = 0:0:12:56 / Thu Apr 12 01:38:35 2018
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(5,5,0) tid=(6,3,0)
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 732500  inst.: 75998068 (ipc=103.8) sim_rate=97809 (inst/sec) elapsed = 0:0:12:57 / Thu Apr 12 01:38:36 2018
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(5,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 733000  inst.: 76063104 (ipc=103.8) sim_rate=97767 (inst/sec) elapsed = 0:0:12:58 / Thu Apr 12 01:38:37 2018
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(0,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 734000  inst.: 76181668 (ipc=103.8) sim_rate=97794 (inst/sec) elapsed = 0:0:12:59 / Thu Apr 12 01:38:38 2018
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(4,0,0) tid=(6,4,0)
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(7,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 735000  inst.: 76312025 (ipc=103.8) sim_rate=97835 (inst/sec) elapsed = 0:0:13:00 / Thu Apr 12 01:38:39 2018
GPGPU-Sim uArch: cycles simulated: 735500  inst.: 76390222 (ipc=103.9) sim_rate=97810 (inst/sec) elapsed = 0:0:13:01 / Thu Apr 12 01:38:40 2018
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(8,1,0) tid=(0,7,0)
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(8,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 736500  inst.: 76560976 (ipc=104.0) sim_rate=97904 (inst/sec) elapsed = 0:0:13:02 / Thu Apr 12 01:38:41 2018
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(5,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 737500  inst.: 76722967 (ipc=104.0) sim_rate=97985 (inst/sec) elapsed = 0:0:13:03 / Thu Apr 12 01:38:42 2018
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(2,2,0) tid=(4,1,0)
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(2,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 738500  inst.: 76876133 (ipc=104.1) sim_rate=98056 (inst/sec) elapsed = 0:0:13:04 / Thu Apr 12 01:38:43 2018
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(1,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 739500  inst.: 76997089 (ipc=104.1) sim_rate=98085 (inst/sec) elapsed = 0:0:13:05 / Thu Apr 12 01:38:44 2018
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(8,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 740500  inst.: 77129661 (ipc=104.2) sim_rate=98129 (inst/sec) elapsed = 0:0:13:06 / Thu Apr 12 01:38:45 2018
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(6,5,0) tid=(5,5,0)
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(1,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 741500  inst.: 77276970 (ipc=104.2) sim_rate=98191 (inst/sec) elapsed = 0:0:13:07 / Thu Apr 12 01:38:46 2018
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 742500  inst.: 77434848 (ipc=104.3) sim_rate=98267 (inst/sec) elapsed = 0:0:13:08 / Thu Apr 12 01:38:47 2018
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 743000  inst.: 77528141 (ipc=104.3) sim_rate=98261 (inst/sec) elapsed = 0:0:13:09 / Thu Apr 12 01:38:48 2018
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 744000  inst.: 77658939 (ipc=104.4) sim_rate=98302 (inst/sec) elapsed = 0:0:13:10 / Thu Apr 12 01:38:49 2018
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(7,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 745000  inst.: 77780446 (ipc=104.4) sim_rate=98331 (inst/sec) elapsed = 0:0:13:11 / Thu Apr 12 01:38:50 2018
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(5,2,0) tid=(0,4,0)
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(1,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 746000  inst.: 77922717 (ipc=104.5) sim_rate=98387 (inst/sec) elapsed = 0:0:13:12 / Thu Apr 12 01:38:51 2018
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(1,5,0) tid=(6,7,0)
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(4,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 747000  inst.: 78082945 (ipc=104.5) sim_rate=98465 (inst/sec) elapsed = 0:0:13:13 / Thu Apr 12 01:38:52 2018
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(5,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 748000  inst.: 78240933 (ipc=104.6) sim_rate=98540 (inst/sec) elapsed = 0:0:13:14 / Thu Apr 12 01:38:53 2018
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(5,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 748500  inst.: 78322106 (ipc=104.6) sim_rate=98518 (inst/sec) elapsed = 0:0:13:15 / Thu Apr 12 01:38:54 2018
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(1,6,0) tid=(5,2,0)
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(7,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 749500  inst.: 78476590 (ipc=104.7) sim_rate=98588 (inst/sec) elapsed = 0:0:13:16 / Thu Apr 12 01:38:55 2018
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(8,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 750500  inst.: 78618000 (ipc=104.8) sim_rate=98642 (inst/sec) elapsed = 0:0:13:17 / Thu Apr 12 01:38:56 2018
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(6,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 751500  inst.: 78758486 (ipc=104.8) sim_rate=98694 (inst/sec) elapsed = 0:0:13:18 / Thu Apr 12 01:38:57 2018
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(3,3,0) tid=(0,7,0)
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 752500  inst.: 78912218 (ipc=104.9) sim_rate=98763 (inst/sec) elapsed = 0:0:13:19 / Thu Apr 12 01:38:58 2018
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(6,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 753000  inst.: 78990952 (ipc=104.9) sim_rate=98738 (inst/sec) elapsed = 0:0:13:20 / Thu Apr 12 01:38:59 2018
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(6,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 754000  inst.: 79147273 (ipc=105.0) sim_rate=98810 (inst/sec) elapsed = 0:0:13:21 / Thu Apr 12 01:39:00 2018
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(1,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 755000  inst.: 79289979 (ipc=105.0) sim_rate=98865 (inst/sec) elapsed = 0:0:13:22 / Thu Apr 12 01:39:01 2018
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(0,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 756000  inst.: 79420628 (ipc=105.1) sim_rate=98904 (inst/sec) elapsed = 0:0:13:23 / Thu Apr 12 01:39:02 2018
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(4,6,0) tid=(6,4,0)
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(6,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 757000  inst.: 79546652 (ipc=105.1) sim_rate=98938 (inst/sec) elapsed = 0:0:13:24 / Thu Apr 12 01:39:03 2018
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(0,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 758000  inst.: 79677474 (ipc=105.1) sim_rate=98978 (inst/sec) elapsed = 0:0:13:25 / Thu Apr 12 01:39:04 2018
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(1,2,0) tid=(5,6,0)
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 759000  inst.: 79835462 (ipc=105.2) sim_rate=99051 (inst/sec) elapsed = 0:0:13:26 / Thu Apr 12 01:39:05 2018
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(1,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 760000  inst.: 80006882 (ipc=105.3) sim_rate=99141 (inst/sec) elapsed = 0:0:13:27 / Thu Apr 12 01:39:06 2018
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(8,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 761000  inst.: 80121221 (ipc=105.3) sim_rate=99159 (inst/sec) elapsed = 0:0:13:28 / Thu Apr 12 01:39:07 2018
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 762000  inst.: 80264594 (ipc=105.3) sim_rate=99214 (inst/sec) elapsed = 0:0:13:29 / Thu Apr 12 01:39:08 2018
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(5,4,0) tid=(6,4,0)
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(4,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 763000  inst.: 80421959 (ipc=105.4) sim_rate=99286 (inst/sec) elapsed = 0:0:13:30 / Thu Apr 12 01:39:09 2018
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(8,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 80516588 (ipc=105.5) sim_rate=99280 (inst/sec) elapsed = 0:0:13:31 / Thu Apr 12 01:39:10 2018
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(4,3,0) tid=(4,1,0)
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 764500  inst.: 80683878 (ipc=105.5) sim_rate=99364 (inst/sec) elapsed = 0:0:13:32 / Thu Apr 12 01:39:11 2018
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 765500  inst.: 80835556 (ipc=105.6) sim_rate=99428 (inst/sec) elapsed = 0:0:13:33 / Thu Apr 12 01:39:12 2018
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(6,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 766500  inst.: 80975439 (ipc=105.6) sim_rate=99478 (inst/sec) elapsed = 0:0:13:34 / Thu Apr 12 01:39:13 2018
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(0,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 767000  inst.: 81041122 (ipc=105.7) sim_rate=99436 (inst/sec) elapsed = 0:0:13:35 / Thu Apr 12 01:39:14 2018
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(1,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 768000  inst.: 81151168 (ipc=105.7) sim_rate=99449 (inst/sec) elapsed = 0:0:13:36 / Thu Apr 12 01:39:15 2018
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(3,5,0) tid=(2,6,0)
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(1,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 769000  inst.: 81294862 (ipc=105.7) sim_rate=99504 (inst/sec) elapsed = 0:0:13:37 / Thu Apr 12 01:39:16 2018
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(0,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 770000  inst.: 81416858 (ipc=105.7) sim_rate=99531 (inst/sec) elapsed = 0:0:13:38 / Thu Apr 12 01:39:17 2018
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(5,6,0) tid=(2,7,0)
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(1,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 771000  inst.: 81585255 (ipc=105.8) sim_rate=99615 (inst/sec) elapsed = 0:0:13:39 / Thu Apr 12 01:39:18 2018
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(0,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 772000  inst.: 81726365 (ipc=105.9) sim_rate=99666 (inst/sec) elapsed = 0:0:13:40 / Thu Apr 12 01:39:19 2018
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 772500  inst.: 81803006 (ipc=105.9) sim_rate=99638 (inst/sec) elapsed = 0:0:13:41 / Thu Apr 12 01:39:20 2018
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(7,0,0) tid=(5,5,0)
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(5,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 773500  inst.: 81946920 (ipc=105.9) sim_rate=99692 (inst/sec) elapsed = 0:0:13:42 / Thu Apr 12 01:39:21 2018
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 774500  inst.: 82088505 (ipc=106.0) sim_rate=99743 (inst/sec) elapsed = 0:0:13:43 / Thu Apr 12 01:39:22 2018
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(5,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 775000  inst.: 82156420 (ipc=106.0) sim_rate=99704 (inst/sec) elapsed = 0:0:13:44 / Thu Apr 12 01:39:23 2018
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(8,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 776000  inst.: 82352484 (ipc=106.1) sim_rate=99821 (inst/sec) elapsed = 0:0:13:45 / Thu Apr 12 01:39:24 2018
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(3,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 776500  inst.: 82441629 (ipc=106.2) sim_rate=99808 (inst/sec) elapsed = 0:0:13:46 / Thu Apr 12 01:39:25 2018
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(5,5,0) tid=(2,6,0)
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(3,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 777500  inst.: 82604261 (ipc=106.2) sim_rate=99884 (inst/sec) elapsed = 0:0:13:47 / Thu Apr 12 01:39:26 2018
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 778500  inst.: 82721747 (ipc=106.3) sim_rate=99905 (inst/sec) elapsed = 0:0:13:48 / Thu Apr 12 01:39:27 2018
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(5,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(7,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 779500  inst.: 82849634 (ipc=106.3) sim_rate=99939 (inst/sec) elapsed = 0:0:13:49 / Thu Apr 12 01:39:28 2018
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(7,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 780500  inst.: 82993552 (ipc=106.3) sim_rate=99992 (inst/sec) elapsed = 0:0:13:50 / Thu Apr 12 01:39:29 2018
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(7,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 781000  inst.: 83055932 (ipc=106.3) sim_rate=99946 (inst/sec) elapsed = 0:0:13:51 / Thu Apr 12 01:39:30 2018
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(7,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 782000  inst.: 83195173 (ipc=106.4) sim_rate=99994 (inst/sec) elapsed = 0:0:13:52 / Thu Apr 12 01:39:31 2018
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(1,1,0) tid=(5,5,0)
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(2,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 783000  inst.: 83336108 (ipc=106.4) sim_rate=100043 (inst/sec) elapsed = 0:0:13:53 / Thu Apr 12 01:39:32 2018
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(3,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 784000  inst.: 83449996 (ipc=106.4) sim_rate=100059 (inst/sec) elapsed = 0:0:13:54 / Thu Apr 12 01:39:33 2018
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(8,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(1,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 785000  inst.: 83609219 (ipc=106.5) sim_rate=100130 (inst/sec) elapsed = 0:0:13:55 / Thu Apr 12 01:39:34 2018
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(5,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 786000  inst.: 83760578 (ipc=106.6) sim_rate=100192 (inst/sec) elapsed = 0:0:13:56 / Thu Apr 12 01:39:35 2018
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(3,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 787000  inst.: 83921485 (ipc=106.6) sim_rate=100264 (inst/sec) elapsed = 0:0:13:57 / Thu Apr 12 01:39:36 2018
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(2,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 787500  inst.: 84021381 (ipc=106.7) sim_rate=100264 (inst/sec) elapsed = 0:0:13:58 / Thu Apr 12 01:39:37 2018
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(6,3,0) tid=(6,3,0)
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(3,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 788500  inst.: 84211198 (ipc=106.8) sim_rate=100370 (inst/sec) elapsed = 0:0:13:59 / Thu Apr 12 01:39:38 2018
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(8,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 789000  inst.: 84305984 (ipc=106.9) sim_rate=100364 (inst/sec) elapsed = 0:0:14:00 / Thu Apr 12 01:39:39 2018
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(2,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(6,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 790000  inst.: 84457527 (ipc=106.9) sim_rate=100425 (inst/sec) elapsed = 0:0:14:01 / Thu Apr 12 01:39:40 2018
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(6,2,0) tid=(6,7,0)
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(3,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 791000  inst.: 84591370 (ipc=106.9) sim_rate=100464 (inst/sec) elapsed = 0:0:14:02 / Thu Apr 12 01:39:41 2018
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(2,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 84727733 (ipc=107.0) sim_rate=100507 (inst/sec) elapsed = 0:0:14:03 / Thu Apr 12 01:39:42 2018
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(3,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 792500  inst.: 84798095 (ipc=107.0) sim_rate=100471 (inst/sec) elapsed = 0:0:14:04 / Thu Apr 12 01:39:43 2018
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(3,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 793500  inst.: 84927749 (ipc=107.0) sim_rate=100506 (inst/sec) elapsed = 0:0:14:05 / Thu Apr 12 01:39:44 2018
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(4,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 794000  inst.: 85000648 (ipc=107.1) sim_rate=100473 (inst/sec) elapsed = 0:0:14:06 / Thu Apr 12 01:39:45 2018
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(4,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 795000  inst.: 85120552 (ipc=107.1) sim_rate=100496 (inst/sec) elapsed = 0:0:14:07 / Thu Apr 12 01:39:46 2018
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 796000  inst.: 85225936 (ipc=107.1) sim_rate=100502 (inst/sec) elapsed = 0:0:14:08 / Thu Apr 12 01:39:47 2018
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(5,2,0) tid=(6,4,0)
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(6,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 797000  inst.: 85370387 (ipc=107.1) sim_rate=100554 (inst/sec) elapsed = 0:0:14:09 / Thu Apr 12 01:39:48 2018
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(2,6,0) tid=(0,6,0)
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(5,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 798000  inst.: 85534767 (ipc=107.2) sim_rate=100629 (inst/sec) elapsed = 0:0:14:10 / Thu Apr 12 01:39:49 2018
GPGPU-Sim uArch: cycles simulated: 798500  inst.: 85612044 (ipc=107.2) sim_rate=100601 (inst/sec) elapsed = 0:0:14:11 / Thu Apr 12 01:39:50 2018
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(4,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 799500  inst.: 85780819 (ipc=107.3) sim_rate=100681 (inst/sec) elapsed = 0:0:14:12 / Thu Apr 12 01:39:51 2018
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(1,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(2,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 800500  inst.: 85957587 (ipc=107.4) sim_rate=100770 (inst/sec) elapsed = 0:0:14:13 / Thu Apr 12 01:39:52 2018
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(5,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 801000  inst.: 86048273 (ipc=107.4) sim_rate=100759 (inst/sec) elapsed = 0:0:14:14 / Thu Apr 12 01:39:53 2018
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(6,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 802000  inst.: 86219309 (ipc=107.5) sim_rate=100841 (inst/sec) elapsed = 0:0:14:15 / Thu Apr 12 01:39:54 2018
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(8,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(0,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 803000  inst.: 86383453 (ipc=107.6) sim_rate=100915 (inst/sec) elapsed = 0:0:14:16 / Thu Apr 12 01:39:55 2018
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(1,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 804000  inst.: 86527983 (ipc=107.6) sim_rate=100966 (inst/sec) elapsed = 0:0:14:17 / Thu Apr 12 01:39:56 2018
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(0,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 804500  inst.: 86598801 (ipc=107.6) sim_rate=100931 (inst/sec) elapsed = 0:0:14:18 / Thu Apr 12 01:39:57 2018
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(3,1,0) tid=(5,4,0)
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(1,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 805500  inst.: 86732288 (ipc=107.7) sim_rate=100968 (inst/sec) elapsed = 0:0:14:19 / Thu Apr 12 01:39:58 2018
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(2,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 806500  inst.: 86891747 (ipc=107.7) sim_rate=101036 (inst/sec) elapsed = 0:0:14:20 / Thu Apr 12 01:39:59 2018
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(3,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 807500  inst.: 87031194 (ipc=107.8) sim_rate=101081 (inst/sec) elapsed = 0:0:14:21 / Thu Apr 12 01:40:00 2018
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(1,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 808500  inst.: 87169999 (ipc=107.8) sim_rate=101125 (inst/sec) elapsed = 0:0:14:22 / Thu Apr 12 01:40:01 2018
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(0,6,0) tid=(2,1,0)
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(5,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 809500  inst.: 87333324 (ipc=107.9) sim_rate=101197 (inst/sec) elapsed = 0:0:14:23 / Thu Apr 12 01:40:02 2018
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(6,5,0) tid=(0,0,0)
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(8,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 810500  inst.: 87489766 (ipc=107.9) sim_rate=101261 (inst/sec) elapsed = 0:0:14:24 / Thu Apr 12 01:40:03 2018
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(0,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 811000  inst.: 87588773 (ipc=108.0) sim_rate=101258 (inst/sec) elapsed = 0:0:14:25 / Thu Apr 12 01:40:04 2018
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(5,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(0,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 812000  inst.: 87766526 (ipc=108.1) sim_rate=101347 (inst/sec) elapsed = 0:0:14:26 / Thu Apr 12 01:40:05 2018
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(5,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 813000  inst.: 87923668 (ipc=108.1) sim_rate=101411 (inst/sec) elapsed = 0:0:14:27 / Thu Apr 12 01:40:06 2018
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(6,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 813500  inst.: 88012501 (ipc=108.2) sim_rate=101396 (inst/sec) elapsed = 0:0:14:28 / Thu Apr 12 01:40:07 2018
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(3,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 814500  inst.: 88172253 (ipc=108.3) sim_rate=101464 (inst/sec) elapsed = 0:0:14:29 / Thu Apr 12 01:40:08 2018
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(0,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 815500  inst.: 88322331 (ipc=108.3) sim_rate=101519 (inst/sec) elapsed = 0:0:14:30 / Thu Apr 12 01:40:09 2018
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(4,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 816500  inst.: 88456760 (ipc=108.3) sim_rate=101557 (inst/sec) elapsed = 0:0:14:31 / Thu Apr 12 01:40:10 2018
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(6,3,0) tid=(5,7,0)
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 817500  inst.: 88587579 (ipc=108.4) sim_rate=101591 (inst/sec) elapsed = 0:0:14:32 / Thu Apr 12 01:40:11 2018
GPGPU-Sim uArch: cycles simulated: 818000  inst.: 88666991 (ipc=108.4) sim_rate=101565 (inst/sec) elapsed = 0:0:14:33 / Thu Apr 12 01:40:12 2018
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(8,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(7,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 819000  inst.: 88823716 (ipc=108.5) sim_rate=101628 (inst/sec) elapsed = 0:0:14:34 / Thu Apr 12 01:40:13 2018
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(5,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(6,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 820000  inst.: 88966960 (ipc=108.5) sim_rate=101676 (inst/sec) elapsed = 0:0:14:35 / Thu Apr 12 01:40:14 2018
GPGPU-Sim uArch: cycles simulated: 820500  inst.: 89026661 (ipc=108.5) sim_rate=101628 (inst/sec) elapsed = 0:0:14:36 / Thu Apr 12 01:40:15 2018
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(2,5,0) tid=(1,1,0)
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(1,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 821500  inst.: 89194093 (ipc=108.6) sim_rate=101703 (inst/sec) elapsed = 0:0:14:37 / Thu Apr 12 01:40:16 2018
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(7,1,0) tid=(1,2,0)
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(5,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 822500  inst.: 89352167 (ipc=108.6) sim_rate=101767 (inst/sec) elapsed = 0:0:14:38 / Thu Apr 12 01:40:17 2018
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(6,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 823000  inst.: 89439302 (ipc=108.7) sim_rate=101751 (inst/sec) elapsed = 0:0:14:39 / Thu Apr 12 01:40:18 2018
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(6,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 824000  inst.: 89627426 (ipc=108.8) sim_rate=101849 (inst/sec) elapsed = 0:0:14:40 / Thu Apr 12 01:40:19 2018
GPGPU-Sim uArch: cycles simulated: 824500  inst.: 89706677 (ipc=108.8) sim_rate=101823 (inst/sec) elapsed = 0:0:14:41 / Thu Apr 12 01:40:20 2018
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(5,1,0) tid=(6,7,0)
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(8,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 825500  inst.: 89854942 (ipc=108.8) sim_rate=101876 (inst/sec) elapsed = 0:0:14:42 / Thu Apr 12 01:40:21 2018
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 826000  inst.: 89955809 (ipc=108.9) sim_rate=101875 (inst/sec) elapsed = 0:0:14:43 / Thu Apr 12 01:40:22 2018
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(8,3,0) tid=(0,2,0)
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 827000  inst.: 90116631 (ipc=109.0) sim_rate=101941 (inst/sec) elapsed = 0:0:14:44 / Thu Apr 12 01:40:23 2018
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(2,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 827500  inst.: 90194922 (ipc=109.0) sim_rate=101915 (inst/sec) elapsed = 0:0:14:45 / Thu Apr 12 01:40:24 2018
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(7,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 828500  inst.: 90337366 (ipc=109.0) sim_rate=101960 (inst/sec) elapsed = 0:0:14:46 / Thu Apr 12 01:40:25 2018
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(3,6,0) tid=(6,4,0)
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(8,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 829500  inst.: 90469021 (ipc=109.1) sim_rate=101994 (inst/sec) elapsed = 0:0:14:47 / Thu Apr 12 01:40:26 2018
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 830500  inst.: 90611231 (ipc=109.1) sim_rate=102039 (inst/sec) elapsed = 0:0:14:48 / Thu Apr 12 01:40:27 2018
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(1,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 831000  inst.: 90691145 (ipc=109.1) sim_rate=102014 (inst/sec) elapsed = 0:0:14:49 / Thu Apr 12 01:40:28 2018
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(8,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 832000  inst.: 90836112 (ipc=109.2) sim_rate=102063 (inst/sec) elapsed = 0:0:14:50 / Thu Apr 12 01:40:29 2018
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(4,6,0) tid=(0,6,0)
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(5,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 833000  inst.: 90990760 (ipc=109.2) sim_rate=102122 (inst/sec) elapsed = 0:0:14:51 / Thu Apr 12 01:40:30 2018
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(6,2,0) tid=(6,1,0)
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(6,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 834000  inst.: 91163669 (ipc=109.3) sim_rate=102201 (inst/sec) elapsed = 0:0:14:52 / Thu Apr 12 01:40:31 2018
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(2,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 835000  inst.: 91307602 (ipc=109.4) sim_rate=102248 (inst/sec) elapsed = 0:0:14:53 / Thu Apr 12 01:40:32 2018
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(3,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 835500  inst.: 91385871 (ipc=109.4) sim_rate=102221 (inst/sec) elapsed = 0:0:14:54 / Thu Apr 12 01:40:33 2018
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(3,6,0) tid=(2,7,0)
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(2,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 836500  inst.: 91562927 (ipc=109.5) sim_rate=102304 (inst/sec) elapsed = 0:0:14:55 / Thu Apr 12 01:40:34 2018
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(5,2,0) tid=(0,5,0)
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(7,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 837500  inst.: 91748816 (ipc=109.6) sim_rate=102398 (inst/sec) elapsed = 0:0:14:56 / Thu Apr 12 01:40:35 2018
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(4,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 838000  inst.: 91830165 (ipc=109.6) sim_rate=102374 (inst/sec) elapsed = 0:0:14:57 / Thu Apr 12 01:40:36 2018
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(1,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 839000  inst.: 92005859 (ipc=109.7) sim_rate=102456 (inst/sec) elapsed = 0:0:14:58 / Thu Apr 12 01:40:37 2018
GPGPU-Sim uArch: cycles simulated: 839500  inst.: 92057309 (ipc=109.7) sim_rate=102399 (inst/sec) elapsed = 0:0:14:59 / Thu Apr 12 01:40:38 2018
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(5,0,0) tid=(2,6,0)
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(6,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 840500  inst.: 92196060 (ipc=109.7) sim_rate=102440 (inst/sec) elapsed = 0:0:15:00 / Thu Apr 12 01:40:39 2018
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(3,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 841500  inst.: 92345654 (ipc=109.7) sim_rate=102492 (inst/sec) elapsed = 0:0:15:01 / Thu Apr 12 01:40:40 2018
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(8,5,0) tid=(1,6,0)
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(7,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 842500  inst.: 92478626 (ipc=109.8) sim_rate=102526 (inst/sec) elapsed = 0:0:15:02 / Thu Apr 12 01:40:41 2018
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(1,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 843500  inst.: 92616989 (ipc=109.8) sim_rate=102565 (inst/sec) elapsed = 0:0:15:03 / Thu Apr 12 01:40:42 2018
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(6,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 844000  inst.: 92685769 (ipc=109.8) sim_rate=102528 (inst/sec) elapsed = 0:0:15:04 / Thu Apr 12 01:40:43 2018
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 845000  inst.: 92800511 (ipc=109.8) sim_rate=102542 (inst/sec) elapsed = 0:0:15:05 / Thu Apr 12 01:40:44 2018
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(0,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 846000  inst.: 92958769 (ipc=109.9) sim_rate=102603 (inst/sec) elapsed = 0:0:15:06 / Thu Apr 12 01:40:45 2018
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(3,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 847000  inst.: 93130305 (ipc=110.0) sim_rate=102679 (inst/sec) elapsed = 0:0:15:07 / Thu Apr 12 01:40:46 2018
GPGPU-Sim uArch: cycles simulated: 847500  inst.: 93211105 (ipc=110.0) sim_rate=102655 (inst/sec) elapsed = 0:0:15:08 / Thu Apr 12 01:40:47 2018
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(8,5,0) tid=(2,0,0)
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(5,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 848500  inst.: 93358676 (ipc=110.0) sim_rate=102704 (inst/sec) elapsed = 0:0:15:09 / Thu Apr 12 01:40:48 2018
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(8,2,0) tid=(1,6,0)
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(8,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 849500  inst.: 93512649 (ipc=110.1) sim_rate=102761 (inst/sec) elapsed = 0:0:15:10 / Thu Apr 12 01:40:49 2018
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(2,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 850500  inst.: 93674859 (ipc=110.1) sim_rate=102826 (inst/sec) elapsed = 0:0:15:11 / Thu Apr 12 01:40:50 2018
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(2,4,0) tid=(1,3,0)
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(4,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 851500  inst.: 93851964 (ipc=110.2) sim_rate=102907 (inst/sec) elapsed = 0:0:15:12 / Thu Apr 12 01:40:51 2018
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(3,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 852000  inst.: 93953566 (ipc=110.3) sim_rate=102906 (inst/sec) elapsed = 0:0:15:13 / Thu Apr 12 01:40:52 2018
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(6,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(8,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 853000  inst.: 94114173 (ipc=110.3) sim_rate=102969 (inst/sec) elapsed = 0:0:15:14 / Thu Apr 12 01:40:53 2018
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(5,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 854000  inst.: 94238611 (ipc=110.3) sim_rate=102993 (inst/sec) elapsed = 0:0:15:15 / Thu Apr 12 01:40:54 2018
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(0,4,0) tid=(3,4,0)
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(8,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 855000  inst.: 94356250 (ipc=110.4) sim_rate=103009 (inst/sec) elapsed = 0:0:15:16 / Thu Apr 12 01:40:55 2018
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(7,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 856000  inst.: 94471022 (ipc=110.4) sim_rate=103021 (inst/sec) elapsed = 0:0:15:17 / Thu Apr 12 01:40:56 2018
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(0,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 857000  inst.: 94573039 (ipc=110.4) sim_rate=103020 (inst/sec) elapsed = 0:0:15:18 / Thu Apr 12 01:40:57 2018
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(5,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 858000  inst.: 94708805 (ipc=110.4) sim_rate=103056 (inst/sec) elapsed = 0:0:15:19 / Thu Apr 12 01:40:58 2018
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(1,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 858500  inst.: 94781701 (ipc=110.4) sim_rate=103023 (inst/sec) elapsed = 0:0:15:20 / Thu Apr 12 01:40:59 2018
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(6,5,0) tid=(5,6,0)
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(4,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 859500  inst.: 94921787 (ipc=110.4) sim_rate=103063 (inst/sec) elapsed = 0:0:15:21 / Thu Apr 12 01:41:00 2018
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(1,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 860500  inst.: 95087778 (ipc=110.5) sim_rate=103132 (inst/sec) elapsed = 0:0:15:22 / Thu Apr 12 01:41:01 2018
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(5,4,0) tid=(4,3,0)
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(0,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 861500  inst.: 95259423 (ipc=110.6) sim_rate=103206 (inst/sec) elapsed = 0:0:15:23 / Thu Apr 12 01:41:02 2018
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(0,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 862000  inst.: 95339319 (ipc=110.6) sim_rate=103181 (inst/sec) elapsed = 0:0:15:24 / Thu Apr 12 01:41:03 2018
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(2,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 863000  inst.: 95483507 (ipc=110.6) sim_rate=103225 (inst/sec) elapsed = 0:0:15:25 / Thu Apr 12 01:41:04 2018
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(2,2,0) tid=(4,1,0)
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 864000  inst.: 95636893 (ipc=110.7) sim_rate=103279 (inst/sec) elapsed = 0:0:15:26 / Thu Apr 12 01:41:05 2018
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(5,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(3,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 865000  inst.: 95795527 (ipc=110.7) sim_rate=103339 (inst/sec) elapsed = 0:0:15:27 / Thu Apr 12 01:41:06 2018
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(7,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 866000  inst.: 95970038 (ipc=110.8) sim_rate=103415 (inst/sec) elapsed = 0:0:15:28 / Thu Apr 12 01:41:07 2018
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(1,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 866500  inst.: 96070666 (ipc=110.9) sim_rate=103412 (inst/sec) elapsed = 0:0:15:29 / Thu Apr 12 01:41:08 2018
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 867500  inst.: 96203282 (ipc=110.9) sim_rate=103444 (inst/sec) elapsed = 0:0:15:30 / Thu Apr 12 01:41:09 2018
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(0,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 868500  inst.: 96340189 (ipc=110.9) sim_rate=103480 (inst/sec) elapsed = 0:0:15:31 / Thu Apr 12 01:41:10 2018
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(7,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 869500  inst.: 96439841 (ipc=110.9) sim_rate=103476 (inst/sec) elapsed = 0:0:15:32 / Thu Apr 12 01:41:11 2018
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(5,1,0) tid=(5,5,0)
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(3,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 870500  inst.: 96582792 (ipc=111.0) sim_rate=103518 (inst/sec) elapsed = 0:0:15:33 / Thu Apr 12 01:41:12 2018
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(1,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 871500  inst.: 96716951 (ipc=111.0) sim_rate=103551 (inst/sec) elapsed = 0:0:15:34 / Thu Apr 12 01:41:13 2018
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(8,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 872000  inst.: 96788815 (ipc=111.0) sim_rate=103517 (inst/sec) elapsed = 0:0:15:35 / Thu Apr 12 01:41:14 2018
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(8,5,0) tid=(3,1,0)
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(4,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 873000  inst.: 96956539 (ipc=111.1) sim_rate=103586 (inst/sec) elapsed = 0:0:15:36 / Thu Apr 12 01:41:15 2018
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(8,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(4,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 874000  inst.: 97118393 (ipc=111.1) sim_rate=103648 (inst/sec) elapsed = 0:0:15:37 / Thu Apr 12 01:41:16 2018
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(0,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 875000  inst.: 97284518 (ipc=111.2) sim_rate=103714 (inst/sec) elapsed = 0:0:15:38 / Thu Apr 12 01:41:17 2018
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(2,1,0) tid=(2,5,0)
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 876000  inst.: 97446185 (ipc=111.2) sim_rate=103776 (inst/sec) elapsed = 0:0:15:39 / Thu Apr 12 01:41:18 2018
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(6,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(7,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 877000  inst.: 97605356 (ipc=111.3) sim_rate=103835 (inst/sec) elapsed = 0:0:15:40 / Thu Apr 12 01:41:19 2018
GPGPU-Sim uArch: cycles simulated: 877500  inst.: 97673221 (ipc=111.3) sim_rate=103797 (inst/sec) elapsed = 0:0:15:41 / Thu Apr 12 01:41:20 2018
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(1,6,0) tid=(4,0,0)
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 878500  inst.: 97818196 (ipc=111.3) sim_rate=103840 (inst/sec) elapsed = 0:0:15:42 / Thu Apr 12 01:41:21 2018
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(8,4,0) tid=(5,0,0)
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 879500  inst.: 97997642 (ipc=111.4) sim_rate=103921 (inst/sec) elapsed = 0:0:15:43 / Thu Apr 12 01:41:22 2018
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(2,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 880500  inst.: 98132611 (ipc=111.5) sim_rate=103954 (inst/sec) elapsed = 0:0:15:44 / Thu Apr 12 01:41:23 2018
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(8,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 881000  inst.: 98201105 (ipc=111.5) sim_rate=103916 (inst/sec) elapsed = 0:0:15:45 / Thu Apr 12 01:41:24 2018
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(7,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 882000  inst.: 98334098 (ipc=111.5) sim_rate=103947 (inst/sec) elapsed = 0:0:15:46 / Thu Apr 12 01:41:25 2018
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(7,5,0) tid=(1,2,0)
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(0,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 883000  inst.: 98457570 (ipc=111.5) sim_rate=103967 (inst/sec) elapsed = 0:0:15:47 / Thu Apr 12 01:41:26 2018
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(5,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 884000  inst.: 98598574 (ipc=111.5) sim_rate=104006 (inst/sec) elapsed = 0:0:15:48 / Thu Apr 12 01:41:27 2018
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(5,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 885000  inst.: 98725842 (ipc=111.6) sim_rate=104031 (inst/sec) elapsed = 0:0:15:49 / Thu Apr 12 01:41:28 2018
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(0,1,0) tid=(6,2,0)
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 886000  inst.: 98860625 (ipc=111.6) sim_rate=104063 (inst/sec) elapsed = 0:0:15:50 / Thu Apr 12 01:41:29 2018
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(7,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 886500  inst.: 98954873 (ipc=111.6) sim_rate=104053 (inst/sec) elapsed = 0:0:15:51 / Thu Apr 12 01:41:30 2018
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(8,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 887500  inst.: 99121072 (ipc=111.7) sim_rate=104118 (inst/sec) elapsed = 0:0:15:52 / Thu Apr 12 01:41:31 2018
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(8,6,0) tid=(2,5,0)
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(8,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 888500  inst.: 99267594 (ipc=111.7) sim_rate=104163 (inst/sec) elapsed = 0:0:15:53 / Thu Apr 12 01:41:32 2018
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(5,2,0) tid=(6,4,0)
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(2,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 889500  inst.: 99428754 (ipc=111.8) sim_rate=104223 (inst/sec) elapsed = 0:0:15:54 / Thu Apr 12 01:41:33 2018
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 890500  inst.: 99597229 (ipc=111.8) sim_rate=104290 (inst/sec) elapsed = 0:0:15:55 / Thu Apr 12 01:41:34 2018
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(7,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 891000  inst.: 99687604 (ipc=111.9) sim_rate=104275 (inst/sec) elapsed = 0:0:15:56 / Thu Apr 12 01:41:35 2018
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(0,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(1,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 892000  inst.: 99836893 (ipc=111.9) sim_rate=104322 (inst/sec) elapsed = 0:0:15:57 / Thu Apr 12 01:41:36 2018
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(0,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 893000  inst.: 99968342 (ipc=111.9) sim_rate=104351 (inst/sec) elapsed = 0:0:15:58 / Thu Apr 12 01:41:37 2018
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(5,2,0) tid=(1,2,0)
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(7,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 894000  inst.: 100097773 (ipc=112.0) sim_rate=104377 (inst/sec) elapsed = 0:0:15:59 / Thu Apr 12 01:41:38 2018
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(5,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 895000  inst.: 100224196 (ipc=112.0) sim_rate=104400 (inst/sec) elapsed = 0:0:16:00 / Thu Apr 12 01:41:39 2018
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(2,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 896000  inst.: 100360445 (ipc=112.0) sim_rate=104433 (inst/sec) elapsed = 0:0:16:01 / Thu Apr 12 01:41:40 2018
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(3,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 896500  inst.: 100423013 (ipc=112.0) sim_rate=104389 (inst/sec) elapsed = 0:0:16:02 / Thu Apr 12 01:41:41 2018
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(6,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 897500  inst.: 100546498 (ipc=112.0) sim_rate=104409 (inst/sec) elapsed = 0:0:16:03 / Thu Apr 12 01:41:42 2018
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(5,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 898500  inst.: 100673872 (ipc=112.0) sim_rate=104433 (inst/sec) elapsed = 0:0:16:04 / Thu Apr 12 01:41:43 2018
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(8,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(6,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 899500  inst.: 100811151 (ipc=112.1) sim_rate=104467 (inst/sec) elapsed = 0:0:16:05 / Thu Apr 12 01:41:44 2018
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(8,1,0) tid=(5,6,0)
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 900500  inst.: 100970548 (ipc=112.1) sim_rate=104524 (inst/sec) elapsed = 0:0:16:06 / Thu Apr 12 01:41:45 2018
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(3,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 901500  inst.: 101136190 (ipc=112.2) sim_rate=104587 (inst/sec) elapsed = 0:0:16:07 / Thu Apr 12 01:41:46 2018
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(5,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 902000  inst.: 101208714 (ipc=112.2) sim_rate=104554 (inst/sec) elapsed = 0:0:16:08 / Thu Apr 12 01:41:47 2018
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(8,6,0) tid=(2,4,0)
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 903000  inst.: 101362268 (ipc=112.3) sim_rate=104605 (inst/sec) elapsed = 0:0:16:09 / Thu Apr 12 01:41:48 2018
GPGPU-Sim PTX: 106300000 instructions simulated : ctaid=(2,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 904000  inst.: 101523848 (ipc=112.3) sim_rate=104663 (inst/sec) elapsed = 0:0:16:10 / Thu Apr 12 01:41:49 2018
GPGPU-Sim PTX: 106400000 instructions simulated : ctaid=(5,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 904500  inst.: 101605446 (ipc=112.3) sim_rate=104640 (inst/sec) elapsed = 0:0:16:11 / Thu Apr 12 01:41:50 2018
GPGPU-Sim PTX: 106500000 instructions simulated : ctaid=(6,5,0) tid=(6,5,0)
GPGPU-Sim PTX: 106600000 instructions simulated : ctaid=(1,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 905500  inst.: 101761467 (ipc=112.4) sim_rate=104692 (inst/sec) elapsed = 0:0:16:12 / Thu Apr 12 01:41:51 2018
GPGPU-Sim PTX: 106700000 instructions simulated : ctaid=(5,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 906500  inst.: 101911479 (ipc=112.4) sim_rate=104739 (inst/sec) elapsed = 0:0:16:13 / Thu Apr 12 01:41:52 2018
GPGPU-Sim PTX: 106800000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim PTX: 106900000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 907500  inst.: 102034241 (ipc=112.4) sim_rate=104757 (inst/sec) elapsed = 0:0:16:14 / Thu Apr 12 01:41:53 2018
GPGPU-Sim PTX: 107000000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 908500  inst.: 102154212 (ipc=112.4) sim_rate=104773 (inst/sec) elapsed = 0:0:16:15 / Thu Apr 12 01:41:54 2018
GPGPU-Sim PTX: 107100000 instructions simulated : ctaid=(3,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 909000  inst.: 102220106 (ipc=112.5) sim_rate=104733 (inst/sec) elapsed = 0:0:16:16 / Thu Apr 12 01:41:55 2018
GPGPU-Sim PTX: 107200000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 910000  inst.: 102335399 (ipc=112.5) sim_rate=104744 (inst/sec) elapsed = 0:0:16:17 / Thu Apr 12 01:41:56 2018
GPGPU-Sim PTX: 107300000 instructions simulated : ctaid=(3,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 911000  inst.: 102435361 (ipc=112.4) sim_rate=104739 (inst/sec) elapsed = 0:0:16:18 / Thu Apr 12 01:41:57 2018
GPGPU-Sim PTX: 107400000 instructions simulated : ctaid=(6,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 912000  inst.: 102563237 (ipc=112.5) sim_rate=104763 (inst/sec) elapsed = 0:0:16:19 / Thu Apr 12 01:41:58 2018
GPGPU-Sim PTX: 107500000 instructions simulated : ctaid=(8,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 913000  inst.: 102685956 (ipc=112.5) sim_rate=104781 (inst/sec) elapsed = 0:0:16:20 / Thu Apr 12 01:41:59 2018
GPGPU-Sim PTX: 107600000 instructions simulated : ctaid=(4,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 913500  inst.: 102739605 (ipc=112.5) sim_rate=104729 (inst/sec) elapsed = 0:0:16:21 / Thu Apr 12 01:42:00 2018
GPGPU-Sim PTX: 107700000 instructions simulated : ctaid=(2,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 914500  inst.: 102869432 (ipc=112.5) sim_rate=104755 (inst/sec) elapsed = 0:0:16:22 / Thu Apr 12 01:42:01 2018
GPGPU-Sim PTX: 107800000 instructions simulated : ctaid=(1,2,0) tid=(3,7,0)
GPGPU-Sim PTX: 107900000 instructions simulated : ctaid=(2,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 915500  inst.: 103017914 (ipc=112.5) sim_rate=104799 (inst/sec) elapsed = 0:0:16:23 / Thu Apr 12 01:42:02 2018
GPGPU-Sim PTX: 108000000 instructions simulated : ctaid=(4,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 916500  inst.: 103181225 (ipc=112.6) sim_rate=104858 (inst/sec) elapsed = 0:0:16:24 / Thu Apr 12 01:42:03 2018
GPGPU-Sim PTX: 108100000 instructions simulated : ctaid=(7,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 917000  inst.: 103273556 (ipc=112.6) sim_rate=104846 (inst/sec) elapsed = 0:0:16:25 / Thu Apr 12 01:42:04 2018
GPGPU-Sim PTX: 108200000 instructions simulated : ctaid=(2,1,0) tid=(2,7,0)
GPGPU-Sim PTX: 108300000 instructions simulated : ctaid=(6,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 918000  inst.: 103387963 (ipc=112.6) sim_rate=104855 (inst/sec) elapsed = 0:0:16:26 / Thu Apr 12 01:42:05 2018
GPGPU-Sim PTX: 108400000 instructions simulated : ctaid=(4,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 919000  inst.: 103524522 (ipc=112.6) sim_rate=104888 (inst/sec) elapsed = 0:0:16:27 / Thu Apr 12 01:42:06 2018
GPGPU-Sim PTX: 108500000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 108600000 instructions simulated : ctaid=(1,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 920000  inst.: 103673536 (ipc=112.7) sim_rate=104932 (inst/sec) elapsed = 0:0:16:28 / Thu Apr 12 01:42:07 2018
GPGPU-Sim PTX: 108700000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 921000  inst.: 103830209 (ipc=112.7) sim_rate=104985 (inst/sec) elapsed = 0:0:16:29 / Thu Apr 12 01:42:08 2018
GPGPU-Sim PTX: 108800000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 921500  inst.: 103908476 (ipc=112.8) sim_rate=104958 (inst/sec) elapsed = 0:0:16:30 / Thu Apr 12 01:42:09 2018
GPGPU-Sim PTX: 108900000 instructions simulated : ctaid=(6,5,0) tid=(2,3,0)
GPGPU-Sim PTX: 109000000 instructions simulated : ctaid=(6,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 923000  inst.: 104091212 (ipc=112.8) sim_rate=105036 (inst/sec) elapsed = 0:0:16:31 / Thu Apr 12 01:42:10 2018
GPGPU-Sim PTX: 109100000 instructions simulated : ctaid=(0,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 923500  inst.: 104149320 (ipc=112.8) sim_rate=104989 (inst/sec) elapsed = 0:0:16:32 / Thu Apr 12 01:42:11 2018
GPGPU-Sim PTX: 109200000 instructions simulated : ctaid=(3,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 924500  inst.: 104257756 (ipc=112.8) sim_rate=104992 (inst/sec) elapsed = 0:0:16:33 / Thu Apr 12 01:42:12 2018
GPGPU-Sim PTX: 109300000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 925500  inst.: 104362427 (ipc=112.8) sim_rate=104992 (inst/sec) elapsed = 0:0:16:34 / Thu Apr 12 01:42:13 2018
GPGPU-Sim PTX: 109400000 instructions simulated : ctaid=(1,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 926500  inst.: 104506471 (ipc=112.8) sim_rate=105031 (inst/sec) elapsed = 0:0:16:35 / Thu Apr 12 01:42:14 2018
GPGPU-Sim PTX: 109500000 instructions simulated : ctaid=(1,2,0) tid=(2,6,0)
GPGPU-Sim PTX: 109600000 instructions simulated : ctaid=(7,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 927500  inst.: 104627656 (ipc=112.8) sim_rate=105047 (inst/sec) elapsed = 0:0:16:36 / Thu Apr 12 01:42:15 2018
GPGPU-Sim PTX: 109700000 instructions simulated : ctaid=(3,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 928500  inst.: 104764310 (ipc=112.8) sim_rate=105079 (inst/sec) elapsed = 0:0:16:37 / Thu Apr 12 01:42:16 2018
GPGPU-Sim PTX: 109800000 instructions simulated : ctaid=(1,6,0) tid=(2,0,0)
GPGPU-Sim PTX: 109900000 instructions simulated : ctaid=(7,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 929500  inst.: 104944404 (ipc=112.9) sim_rate=105154 (inst/sec) elapsed = 0:0:16:38 / Thu Apr 12 01:42:17 2018
GPGPU-Sim uArch: cycles simulated: 930000  inst.: 105015515 (ipc=112.9) sim_rate=105120 (inst/sec) elapsed = 0:0:16:39 / Thu Apr 12 01:42:18 2018
GPGPU-Sim PTX: 110000000 instructions simulated : ctaid=(5,3,0) tid=(6,3,0)
GPGPU-Sim PTX: 110100000 instructions simulated : ctaid=(6,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 931000  inst.: 105144615 (ipc=112.9) sim_rate=105144 (inst/sec) elapsed = 0:0:16:40 / Thu Apr 12 01:42:19 2018
GPGPU-Sim uArch: cycles simulated: 931500  inst.: 105193627 (ipc=112.9) sim_rate=105088 (inst/sec) elapsed = 0:0:16:41 / Thu Apr 12 01:42:20 2018
GPGPU-Sim PTX: 110200000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 110300000 instructions simulated : ctaid=(7,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 932500  inst.: 105324725 (ipc=112.9) sim_rate=105114 (inst/sec) elapsed = 0:0:16:42 / Thu Apr 12 01:42:21 2018
GPGPU-Sim PTX: 110400000 instructions simulated : ctaid=(2,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 933500  inst.: 105466372 (ipc=113.0) sim_rate=105150 (inst/sec) elapsed = 0:0:16:43 / Thu Apr 12 01:42:22 2018
GPGPU-Sim PTX: 110500000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 934000  inst.: 105546491 (ipc=113.0) sim_rate=105125 (inst/sec) elapsed = 0:0:16:44 / Thu Apr 12 01:42:23 2018
GPGPU-Sim PTX: 110600000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 934500  inst.: 105611372 (ipc=113.0) sim_rate=105085 (inst/sec) elapsed = 0:0:16:45 / Thu Apr 12 01:42:24 2018
GPGPU-Sim PTX: 110700000 instructions simulated : ctaid=(6,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 935500  inst.: 105748007 (ipc=113.0) sim_rate=105117 (inst/sec) elapsed = 0:0:16:46 / Thu Apr 12 01:42:25 2018
GPGPU-Sim PTX: 110800000 instructions simulated : ctaid=(1,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 936500  inst.: 105877654 (ipc=113.1) sim_rate=105141 (inst/sec) elapsed = 0:0:16:47 / Thu Apr 12 01:42:26 2018
GPGPU-Sim PTX: 110900000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim PTX: 111000000 instructions simulated : ctaid=(7,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 937500  inst.: 105999529 (ipc=113.1) sim_rate=105158 (inst/sec) elapsed = 0:0:16:48 / Thu Apr 12 01:42:27 2018
GPGPU-Sim uArch: cycles simulated: 938000  inst.: 106050617 (ipc=113.1) sim_rate=105104 (inst/sec) elapsed = 0:0:16:49 / Thu Apr 12 01:42:28 2018
GPGPU-Sim PTX: 111100000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 111200000 instructions simulated : ctaid=(6,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 939000  inst.: 106187747 (ipc=113.1) sim_rate=105136 (inst/sec) elapsed = 0:0:16:50 / Thu Apr 12 01:42:29 2018
GPGPU-Sim PTX: 111300000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 940000  inst.: 106290633 (ipc=113.1) sim_rate=105134 (inst/sec) elapsed = 0:0:16:51 / Thu Apr 12 01:42:30 2018
GPGPU-Sim PTX: 111400000 instructions simulated : ctaid=(1,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 941000  inst.: 106401236 (ipc=113.1) sim_rate=105139 (inst/sec) elapsed = 0:0:16:52 / Thu Apr 12 01:42:31 2018
GPGPU-Sim uArch: cycles simulated: 941500  inst.: 106455138 (ipc=113.1) sim_rate=105088 (inst/sec) elapsed = 0:0:16:53 / Thu Apr 12 01:42:32 2018
GPGPU-Sim PTX: 111500000 instructions simulated : ctaid=(6,2,0) tid=(5,2,0)
GPGPU-Sim PTX: 111600000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 942500  inst.: 106580533 (ipc=113.1) sim_rate=105109 (inst/sec) elapsed = 0:0:16:54 / Thu Apr 12 01:42:33 2018
GPGPU-Sim uArch: cycles simulated: 943000  inst.: 106640871 (ipc=113.1) sim_rate=105064 (inst/sec) elapsed = 0:0:16:55 / Thu Apr 12 01:42:34 2018
GPGPU-Sim PTX: 111700000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 111800000 instructions simulated : ctaid=(5,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 944000  inst.: 106792649 (ipc=113.1) sim_rate=105110 (inst/sec) elapsed = 0:0:16:56 / Thu Apr 12 01:42:35 2018
GPGPU-Sim PTX: 111900000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 945000  inst.: 106921040 (ipc=113.1) sim_rate=105133 (inst/sec) elapsed = 0:0:16:57 / Thu Apr 12 01:42:36 2018
GPGPU-Sim PTX: 112000000 instructions simulated : ctaid=(6,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 945500  inst.: 106977904 (ipc=113.1) sim_rate=105086 (inst/sec) elapsed = 0:0:16:58 / Thu Apr 12 01:42:37 2018
GPGPU-Sim PTX: 112100000 instructions simulated : ctaid=(7,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 946500  inst.: 107102884 (ipc=113.2) sim_rate=105105 (inst/sec) elapsed = 0:0:16:59 / Thu Apr 12 01:42:38 2018
GPGPU-Sim PTX: 112200000 instructions simulated : ctaid=(3,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 947500  inst.: 107231562 (ipc=113.2) sim_rate=105128 (inst/sec) elapsed = 0:0:17:00 / Thu Apr 12 01:42:39 2018
GPGPU-Sim PTX: 112300000 instructions simulated : ctaid=(5,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 112400000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 948500  inst.: 107355908 (ipc=113.2) sim_rate=105147 (inst/sec) elapsed = 0:0:17:01 / Thu Apr 12 01:42:40 2018
GPGPU-Sim uArch: cycles simulated: 949000  inst.: 107416961 (ipc=113.2) sim_rate=105104 (inst/sec) elapsed = 0:0:17:02 / Thu Apr 12 01:42:41 2018
GPGPU-Sim PTX: 112500000 instructions simulated : ctaid=(2,1,0) tid=(0,1,0)
GPGPU-Sim PTX: 112600000 instructions simulated : ctaid=(4,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 950000  inst.: 107563156 (ipc=113.2) sim_rate=105144 (inst/sec) elapsed = 0:0:17:03 / Thu Apr 12 01:42:42 2018
GPGPU-Sim PTX: 112700000 instructions simulated : ctaid=(0,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 951000  inst.: 107690048 (ipc=113.2) sim_rate=105166 (inst/sec) elapsed = 0:0:17:04 / Thu Apr 12 01:42:43 2018
GPGPU-Sim PTX: 112800000 instructions simulated : ctaid=(4,2,0) tid=(5,6,0)
GPGPU-Sim PTX: 112900000 instructions simulated : ctaid=(2,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 952000  inst.: 107828182 (ipc=113.3) sim_rate=105198 (inst/sec) elapsed = 0:0:17:05 / Thu Apr 12 01:42:44 2018
GPGPU-Sim PTX: 113000000 instructions simulated : ctaid=(4,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 953500  inst.: 107964711 (ipc=113.2) sim_rate=105228 (inst/sec) elapsed = 0:0:17:06 / Thu Apr 12 01:42:45 2018
GPGPU-Sim PTX: 113100000 instructions simulated : ctaid=(1,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 954500  inst.: 108043801 (ipc=113.2) sim_rate=105203 (inst/sec) elapsed = 0:0:17:07 / Thu Apr 12 01:42:46 2018
GPGPU-Sim PTX: 113200000 instructions simulated : ctaid=(7,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 955500  inst.: 108150685 (ipc=113.2) sim_rate=105204 (inst/sec) elapsed = 0:0:17:08 / Thu Apr 12 01:42:47 2018
GPGPU-Sim PTX: 113300000 instructions simulated : ctaid=(0,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 956500  inst.: 108284679 (ipc=113.2) sim_rate=105232 (inst/sec) elapsed = 0:0:17:09 / Thu Apr 12 01:42:48 2018
GPGPU-Sim PTX: 113400000 instructions simulated : ctaid=(6,2,0) tid=(3,0,0)
GPGPU-Sim PTX: 113500000 instructions simulated : ctaid=(3,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 957500  inst.: 108412754 (ipc=113.2) sim_rate=105255 (inst/sec) elapsed = 0:0:17:10 / Thu Apr 12 01:42:49 2018
GPGPU-Sim PTX: 113600000 instructions simulated : ctaid=(2,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 958500  inst.: 108533407 (ipc=113.2) sim_rate=105270 (inst/sec) elapsed = 0:0:17:11 / Thu Apr 12 01:42:50 2018
GPGPU-Sim PTX: 113700000 instructions simulated : ctaid=(5,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 959500  inst.: 108661855 (ipc=113.2) sim_rate=105292 (inst/sec) elapsed = 0:0:17:12 / Thu Apr 12 01:42:51 2018
GPGPU-Sim PTX: 113800000 instructions simulated : ctaid=(6,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 960500  inst.: 108785861 (ipc=113.3) sim_rate=105310 (inst/sec) elapsed = 0:0:17:13 / Thu Apr 12 01:42:52 2018
GPGPU-Sim PTX: 113900000 instructions simulated : ctaid=(1,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 961000  inst.: 108843953 (ipc=113.3) sim_rate=105264 (inst/sec) elapsed = 0:0:17:14 / Thu Apr 12 01:42:53 2018
GPGPU-Sim PTX: 114000000 instructions simulated : ctaid=(7,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 962000  inst.: 108978640 (ipc=113.3) sim_rate=105293 (inst/sec) elapsed = 0:0:17:15 / Thu Apr 12 01:42:54 2018
GPGPU-Sim PTX: 114100000 instructions simulated : ctaid=(5,5,0) tid=(5,2,0)
GPGPU-Sim PTX: 114200000 instructions simulated : ctaid=(8,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 963000  inst.: 109115309 (ipc=113.3) sim_rate=105323 (inst/sec) elapsed = 0:0:17:16 / Thu Apr 12 01:42:55 2018
GPGPU-Sim PTX: 114300000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 964000  inst.: 109241806 (ipc=113.3) sim_rate=105344 (inst/sec) elapsed = 0:0:17:17 / Thu Apr 12 01:42:56 2018
GPGPU-Sim PTX: 114400000 instructions simulated : ctaid=(2,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 965000  inst.: 109347977 (ipc=113.3) sim_rate=105344 (inst/sec) elapsed = 0:0:17:18 / Thu Apr 12 01:42:57 2018
GPGPU-Sim PTX: 114500000 instructions simulated : ctaid=(4,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 114600000 instructions simulated : ctaid=(7,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 966000  inst.: 109489455 (ipc=113.3) sim_rate=105379 (inst/sec) elapsed = 0:0:17:19 / Thu Apr 12 01:42:58 2018
GPGPU-Sim PTX: 114700000 instructions simulated : ctaid=(7,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 967000  inst.: 109623385 (ipc=113.4) sim_rate=105407 (inst/sec) elapsed = 0:0:17:20 / Thu Apr 12 01:42:59 2018
GPGPU-Sim PTX: 114800000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 967500  inst.: 109698398 (ipc=113.4) sim_rate=105377 (inst/sec) elapsed = 0:0:17:21 / Thu Apr 12 01:43:00 2018
GPGPU-Sim PTX: 114900000 instructions simulated : ctaid=(7,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 969000  inst.: 109846489 (ipc=113.4) sim_rate=105418 (inst/sec) elapsed = 0:0:17:22 / Thu Apr 12 01:43:01 2018
GPGPU-Sim PTX: 115000000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 970000  inst.: 109938565 (ipc=113.3) sim_rate=105406 (inst/sec) elapsed = 0:0:17:23 / Thu Apr 12 01:43:02 2018
GPGPU-Sim PTX: 115100000 instructions simulated : ctaid=(6,0,0) tid=(4,3,0)
GPGPU-Sim PTX: 115200000 instructions simulated : ctaid=(1,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 971000  inst.: 110079152 (ipc=113.4) sim_rate=105439 (inst/sec) elapsed = 0:0:17:24 / Thu Apr 12 01:43:03 2018
GPGPU-Sim uArch: cycles simulated: 971500  inst.: 110145321 (ipc=113.4) sim_rate=105402 (inst/sec) elapsed = 0:0:17:25 / Thu Apr 12 01:43:04 2018
GPGPU-Sim PTX: 115300000 instructions simulated : ctaid=(1,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 115400000 instructions simulated : ctaid=(1,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 972500  inst.: 110279271 (ipc=113.4) sim_rate=105429 (inst/sec) elapsed = 0:0:17:26 / Thu Apr 12 01:43:05 2018
GPGPU-Sim PTX: 115500000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 973500  inst.: 110398655 (ipc=113.4) sim_rate=105442 (inst/sec) elapsed = 0:0:17:27 / Thu Apr 12 01:43:06 2018
GPGPU-Sim PTX: 115600000 instructions simulated : ctaid=(7,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 974500  inst.: 110526077 (ipc=113.4) sim_rate=105463 (inst/sec) elapsed = 0:0:17:28 / Thu Apr 12 01:43:07 2018
GPGPU-Sim PTX: 115700000 instructions simulated : ctaid=(0,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 975000  inst.: 110576682 (ipc=113.4) sim_rate=105411 (inst/sec) elapsed = 0:0:17:29 / Thu Apr 12 01:43:08 2018
GPGPU-Sim PTX: 115800000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 976000  inst.: 110732028 (ipc=113.5) sim_rate=105459 (inst/sec) elapsed = 0:0:17:30 / Thu Apr 12 01:43:09 2018
GPGPU-Sim PTX: 115900000 instructions simulated : ctaid=(3,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 977000  inst.: 110849834 (ipc=113.5) sim_rate=105470 (inst/sec) elapsed = 0:0:17:31 / Thu Apr 12 01:43:10 2018
GPGPU-Sim PTX: 116000000 instructions simulated : ctaid=(1,5,0) tid=(6,5,0)
GPGPU-Sim PTX: 116100000 instructions simulated : ctaid=(8,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 978000  inst.: 110981615 (ipc=113.5) sim_rate=105495 (inst/sec) elapsed = 0:0:17:32 / Thu Apr 12 01:43:11 2018
GPGPU-Sim PTX: 116200000 instructions simulated : ctaid=(0,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 979000  inst.: 111100283 (ipc=113.5) sim_rate=105508 (inst/sec) elapsed = 0:0:17:33 / Thu Apr 12 01:43:12 2018
GPGPU-Sim PTX: 116300000 instructions simulated : ctaid=(2,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 979500  inst.: 111165018 (ipc=113.5) sim_rate=105469 (inst/sec) elapsed = 0:0:17:34 / Thu Apr 12 01:43:13 2018
GPGPU-Sim PTX: 116400000 instructions simulated : ctaid=(0,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 980500  inst.: 111286222 (ipc=113.5) sim_rate=105484 (inst/sec) elapsed = 0:0:17:35 / Thu Apr 12 01:43:14 2018
GPGPU-Sim PTX: 116500000 instructions simulated : ctaid=(8,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 981500  inst.: 111407884 (ipc=113.5) sim_rate=105499 (inst/sec) elapsed = 0:0:17:36 / Thu Apr 12 01:43:15 2018
GPGPU-Sim PTX: 116600000 instructions simulated : ctaid=(7,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 982500  inst.: 111524366 (ipc=113.5) sim_rate=105510 (inst/sec) elapsed = 0:0:17:37 / Thu Apr 12 01:43:16 2018
GPGPU-Sim PTX: 116700000 instructions simulated : ctaid=(0,5,0) tid=(4,7,0)
GPGPU-Sim PTX: 116800000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 983500  inst.: 111635399 (ipc=113.5) sim_rate=105515 (inst/sec) elapsed = 0:0:17:38 / Thu Apr 12 01:43:17 2018
GPGPU-Sim PTX: 116900000 instructions simulated : ctaid=(7,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 984500  inst.: 111761649 (ipc=113.5) sim_rate=105535 (inst/sec) elapsed = 0:0:17:39 / Thu Apr 12 01:43:18 2018
GPGPU-Sim PTX: 117000000 instructions simulated : ctaid=(6,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 985500  inst.: 111884728 (ipc=113.5) sim_rate=105551 (inst/sec) elapsed = 0:0:17:40 / Thu Apr 12 01:43:19 2018
GPGPU-Sim PTX: 117100000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 986000  inst.: 111946413 (ipc=113.5) sim_rate=105510 (inst/sec) elapsed = 0:0:17:41 / Thu Apr 12 01:43:20 2018
GPGPU-Sim PTX: 117200000 instructions simulated : ctaid=(4,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 987000  inst.: 112063261 (ipc=113.5) sim_rate=105520 (inst/sec) elapsed = 0:0:17:42 / Thu Apr 12 01:43:21 2018
GPGPU-Sim PTX: 117300000 instructions simulated : ctaid=(1,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 988000  inst.: 112186061 (ipc=113.5) sim_rate=105537 (inst/sec) elapsed = 0:0:17:43 / Thu Apr 12 01:43:22 2018
GPGPU-Sim PTX: 117400000 instructions simulated : ctaid=(6,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 988500  inst.: 112235135 (ipc=113.5) sim_rate=105484 (inst/sec) elapsed = 0:0:17:44 / Thu Apr 12 01:43:23 2018
GPGPU-Sim PTX: 117500000 instructions simulated : ctaid=(6,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 989500  inst.: 112352473 (ipc=113.5) sim_rate=105495 (inst/sec) elapsed = 0:0:17:45 / Thu Apr 12 01:43:24 2018
GPGPU-Sim PTX: 117600000 instructions simulated : ctaid=(0,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 990000  inst.: 112413899 (ipc=113.5) sim_rate=105453 (inst/sec) elapsed = 0:0:17:46 / Thu Apr 12 01:43:25 2018
GPGPU-Sim PTX: 117700000 instructions simulated : ctaid=(7,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 991000  inst.: 112526677 (ipc=113.5) sim_rate=105460 (inst/sec) elapsed = 0:0:17:47 / Thu Apr 12 01:43:26 2018
GPGPU-Sim PTX: 117800000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 992000  inst.: 112655883 (ipc=113.6) sim_rate=105483 (inst/sec) elapsed = 0:0:17:48 / Thu Apr 12 01:43:27 2018
GPGPU-Sim PTX: 117900000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 993000  inst.: 112777574 (ipc=113.6) sim_rate=105498 (inst/sec) elapsed = 0:0:17:49 / Thu Apr 12 01:43:28 2018
GPGPU-Sim PTX: 118000000 instructions simulated : ctaid=(0,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 993500  inst.: 112838709 (ipc=113.6) sim_rate=105456 (inst/sec) elapsed = 0:0:17:50 / Thu Apr 12 01:43:29 2018
GPGPU-Sim PTX: 118100000 instructions simulated : ctaid=(2,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 994500  inst.: 112971902 (ipc=113.6) sim_rate=105482 (inst/sec) elapsed = 0:0:17:51 / Thu Apr 12 01:43:30 2018
GPGPU-Sim PTX: 118200000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 995000  inst.: 113029772 (ipc=113.6) sim_rate=105438 (inst/sec) elapsed = 0:0:17:52 / Thu Apr 12 01:43:31 2018
GPGPU-Sim PTX: 118300000 instructions simulated : ctaid=(8,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 996000  inst.: 113128357 (ipc=113.6) sim_rate=105431 (inst/sec) elapsed = 0:0:17:53 / Thu Apr 12 01:43:32 2018
GPGPU-Sim uArch: cycles simulated: 996500  inst.: 113185236 (ipc=113.6) sim_rate=105386 (inst/sec) elapsed = 0:0:17:54 / Thu Apr 12 01:43:33 2018
GPGPU-Sim PTX: 118400000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 118500000 instructions simulated : ctaid=(0,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 997500  inst.: 113297153 (ipc=113.6) sim_rate=105392 (inst/sec) elapsed = 0:0:17:55 / Thu Apr 12 01:43:34 2018
GPGPU-Sim uArch: cycles simulated: 998000  inst.: 113364535 (ipc=113.6) sim_rate=105357 (inst/sec) elapsed = 0:0:17:56 / Thu Apr 12 01:43:35 2018
GPGPU-Sim PTX: 118600000 instructions simulated : ctaid=(2,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 999000  inst.: 113480020 (ipc=113.6) sim_rate=105366 (inst/sec) elapsed = 0:0:17:57 / Thu Apr 12 01:43:36 2018
GPGPU-Sim PTX: 118700000 instructions simulated : ctaid=(2,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 999500  inst.: 113541312 (ipc=113.6) sim_rate=105325 (inst/sec) elapsed = 0:0:17:58 / Thu Apr 12 01:43:37 2018
GPGPU-Sim PTX: 118800000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1000500  inst.: 113638803 (ipc=113.6) sim_rate=105318 (inst/sec) elapsed = 0:0:17:59 / Thu Apr 12 01:43:38 2018
GPGPU-Sim PTX: 118900000 instructions simulated : ctaid=(6,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1001500  inst.: 113737882 (ipc=113.6) sim_rate=105312 (inst/sec) elapsed = 0:0:18:00 / Thu Apr 12 01:43:39 2018
GPGPU-Sim PTX: 119000000 instructions simulated : ctaid=(1,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1002500  inst.: 113847143 (ipc=113.6) sim_rate=105316 (inst/sec) elapsed = 0:0:18:01 / Thu Apr 12 01:43:40 2018
GPGPU-Sim PTX: 119100000 instructions simulated : ctaid=(5,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1003000  inst.: 113908558 (ipc=113.6) sim_rate=105275 (inst/sec) elapsed = 0:0:18:02 / Thu Apr 12 01:43:41 2018
GPGPU-Sim PTX: 119200000 instructions simulated : ctaid=(7,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1004000  inst.: 114007080 (ipc=113.6) sim_rate=105269 (inst/sec) elapsed = 0:0:18:03 / Thu Apr 12 01:43:42 2018
GPGPU-Sim uArch: cycles simulated: 1004500  inst.: 114061879 (ipc=113.6) sim_rate=105223 (inst/sec) elapsed = 0:0:18:04 / Thu Apr 12 01:43:43 2018
GPGPU-Sim PTX: 119300000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 119400000 instructions simulated : ctaid=(7,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1005500  inst.: 114171188 (ipc=113.5) sim_rate=105226 (inst/sec) elapsed = 0:0:18:05 / Thu Apr 12 01:43:44 2018
GPGPU-Sim PTX: 119500000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1006500  inst.: 114266431 (ipc=113.5) sim_rate=105217 (inst/sec) elapsed = 0:0:18:06 / Thu Apr 12 01:43:45 2018
GPGPU-Sim uArch: cycles simulated: 1007000  inst.: 114320764 (ipc=113.5) sim_rate=105170 (inst/sec) elapsed = 0:0:18:07 / Thu Apr 12 01:43:46 2018
GPGPU-Sim PTX: 119600000 instructions simulated : ctaid=(1,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1008000  inst.: 114406217 (ipc=113.5) sim_rate=105152 (inst/sec) elapsed = 0:0:18:08 / Thu Apr 12 01:43:47 2018
GPGPU-Sim PTX: 119700000 instructions simulated : ctaid=(8,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1009000  inst.: 114501837 (ipc=113.5) sim_rate=105144 (inst/sec) elapsed = 0:0:18:09 / Thu Apr 12 01:43:48 2018
GPGPU-Sim PTX: 119800000 instructions simulated : ctaid=(7,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1010000  inst.: 114626920 (ipc=113.5) sim_rate=105162 (inst/sec) elapsed = 0:0:18:10 / Thu Apr 12 01:43:49 2018
GPGPU-Sim PTX: 119900000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1011000  inst.: 114738741 (ipc=113.5) sim_rate=105168 (inst/sec) elapsed = 0:0:18:11 / Thu Apr 12 01:43:50 2018
GPGPU-Sim PTX: 120000000 instructions simulated : ctaid=(3,1,0) tid=(1,0,0)
GPGPU-Sim PTX: 120100000 instructions simulated : ctaid=(5,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1012000  inst.: 114870617 (ipc=113.5) sim_rate=105192 (inst/sec) elapsed = 0:0:18:12 / Thu Apr 12 01:43:51 2018
GPGPU-Sim uArch: cycles simulated: 1012500  inst.: 114916272 (ipc=113.5) sim_rate=105138 (inst/sec) elapsed = 0:0:18:13 / Thu Apr 12 01:43:52 2018
GPGPU-Sim PTX: 120200000 instructions simulated : ctaid=(7,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1013500  inst.: 115022356 (ipc=113.5) sim_rate=105139 (inst/sec) elapsed = 0:0:18:14 / Thu Apr 12 01:43:53 2018
GPGPU-Sim PTX: 120300000 instructions simulated : ctaid=(4,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1014500  inst.: 115128576 (ipc=113.5) sim_rate=105140 (inst/sec) elapsed = 0:0:18:15 / Thu Apr 12 01:43:54 2018
GPGPU-Sim PTX: 120400000 instructions simulated : ctaid=(0,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1015500  inst.: 115231765 (ipc=113.5) sim_rate=105138 (inst/sec) elapsed = 0:0:18:16 / Thu Apr 12 01:43:55 2018
GPGPU-Sim PTX: 120500000 instructions simulated : ctaid=(2,6,0) tid=(3,2,0)
GPGPU-Sim PTX: 120600000 instructions simulated : ctaid=(5,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1016500  inst.: 115353044 (ipc=113.5) sim_rate=105153 (inst/sec) elapsed = 0:0:18:17 / Thu Apr 12 01:43:56 2018
GPGPU-Sim PTX: 120700000 instructions simulated : ctaid=(7,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1017500  inst.: 115463669 (ipc=113.5) sim_rate=105158 (inst/sec) elapsed = 0:0:18:18 / Thu Apr 12 01:43:57 2018
GPGPU-Sim PTX: 120800000 instructions simulated : ctaid=(0,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1018500  inst.: 115550171 (ipc=113.5) sim_rate=105141 (inst/sec) elapsed = 0:0:18:19 / Thu Apr 12 01:43:58 2018
GPGPU-Sim PTX: 120900000 instructions simulated : ctaid=(1,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1019500  inst.: 115657461 (ipc=113.4) sim_rate=105143 (inst/sec) elapsed = 0:0:18:20 / Thu Apr 12 01:43:59 2018
GPGPU-Sim uArch: cycles simulated: 1020000  inst.: 115715507 (ipc=113.4) sim_rate=105100 (inst/sec) elapsed = 0:0:18:21 / Thu Apr 12 01:44:00 2018
GPGPU-Sim PTX: 121000000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim PTX: 121100000 instructions simulated : ctaid=(8,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1021000  inst.: 115838494 (ipc=113.5) sim_rate=105116 (inst/sec) elapsed = 0:0:18:22 / Thu Apr 12 01:44:01 2018
GPGPU-Sim PTX: 121200000 instructions simulated : ctaid=(2,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1022000  inst.: 115942045 (ipc=113.4) sim_rate=105115 (inst/sec) elapsed = 0:0:18:23 / Thu Apr 12 01:44:02 2018
GPGPU-Sim PTX: 121300000 instructions simulated : ctaid=(4,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1023000  inst.: 116054870 (ipc=113.4) sim_rate=105122 (inst/sec) elapsed = 0:0:18:24 / Thu Apr 12 01:44:03 2018
GPGPU-Sim PTX: 121400000 instructions simulated : ctaid=(3,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1024000  inst.: 116163085 (ipc=113.4) sim_rate=105124 (inst/sec) elapsed = 0:0:18:25 / Thu Apr 12 01:44:04 2018
GPGPU-Sim PTX: 121500000 instructions simulated : ctaid=(2,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1025000  inst.: 116262155 (ipc=113.4) sim_rate=105119 (inst/sec) elapsed = 0:0:18:26 / Thu Apr 12 01:44:05 2018
GPGPU-Sim PTX: 121600000 instructions simulated : ctaid=(8,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1026000  inst.: 116360237 (ipc=113.4) sim_rate=105113 (inst/sec) elapsed = 0:0:18:27 / Thu Apr 12 01:44:06 2018
GPGPU-Sim PTX: 121700000 instructions simulated : ctaid=(7,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1027000  inst.: 116460185 (ipc=113.4) sim_rate=105108 (inst/sec) elapsed = 0:0:18:28 / Thu Apr 12 01:44:07 2018
GPGPU-Sim PTX: 121800000 instructions simulated : ctaid=(8,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1028000  inst.: 116567173 (ipc=113.4) sim_rate=105110 (inst/sec) elapsed = 0:0:18:29 / Thu Apr 12 01:44:08 2018
GPGPU-Sim PTX: 121900000 instructions simulated : ctaid=(5,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1029000  inst.: 116679493 (ipc=113.4) sim_rate=105116 (inst/sec) elapsed = 0:0:18:30 / Thu Apr 12 01:44:09 2018
GPGPU-Sim PTX: 122000000 instructions simulated : ctaid=(3,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1030000  inst.: 116783234 (ipc=113.4) sim_rate=105115 (inst/sec) elapsed = 0:0:18:31 / Thu Apr 12 01:44:10 2018
GPGPU-Sim PTX: 122100000 instructions simulated : ctaid=(6,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1031000  inst.: 116898639 (ipc=113.4) sim_rate=105124 (inst/sec) elapsed = 0:0:18:32 / Thu Apr 12 01:44:11 2018
GPGPU-Sim PTX: 122200000 instructions simulated : ctaid=(7,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1031500  inst.: 116947737 (ipc=113.4) sim_rate=105074 (inst/sec) elapsed = 0:0:18:33 / Thu Apr 12 01:44:12 2018
GPGPU-Sim PTX: 122300000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1032500  inst.: 117067966 (ipc=113.4) sim_rate=105087 (inst/sec) elapsed = 0:0:18:34 / Thu Apr 12 01:44:13 2018
GPGPU-Sim PTX: 122400000 instructions simulated : ctaid=(6,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1033500  inst.: 117174254 (ipc=113.4) sim_rate=105089 (inst/sec) elapsed = 0:0:18:35 / Thu Apr 12 01:44:14 2018
GPGPU-Sim PTX: 122500000 instructions simulated : ctaid=(7,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1034500  inst.: 117290444 (ipc=113.4) sim_rate=105098 (inst/sec) elapsed = 0:0:18:36 / Thu Apr 12 01:44:15 2018
GPGPU-Sim PTX: 122600000 instructions simulated : ctaid=(2,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1035500  inst.: 117393527 (ipc=113.4) sim_rate=105097 (inst/sec) elapsed = 0:0:18:37 / Thu Apr 12 01:44:16 2018
GPGPU-Sim PTX: 122700000 instructions simulated : ctaid=(4,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1036500  inst.: 117490771 (ipc=113.4) sim_rate=105090 (inst/sec) elapsed = 0:0:18:38 / Thu Apr 12 01:44:17 2018
GPGPU-Sim PTX: 122800000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1037500  inst.: 117584864 (ipc=113.3) sim_rate=105080 (inst/sec) elapsed = 0:0:18:39 / Thu Apr 12 01:44:18 2018
GPGPU-Sim PTX: 122900000 instructions simulated : ctaid=(3,0,0) tid=(5,5,0)
GPGPU-Sim PTX: 123000000 instructions simulated : ctaid=(6,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1038500  inst.: 117702394 (ipc=113.3) sim_rate=105091 (inst/sec) elapsed = 0:0:18:40 / Thu Apr 12 01:44:19 2018
GPGPU-Sim PTX: 123100000 instructions simulated : ctaid=(4,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1039500  inst.: 117823890 (ipc=113.3) sim_rate=105106 (inst/sec) elapsed = 0:0:18:41 / Thu Apr 12 01:44:20 2018
GPGPU-Sim PTX: 123200000 instructions simulated : ctaid=(6,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1040500  inst.: 117925139 (ipc=113.3) sim_rate=105102 (inst/sec) elapsed = 0:0:18:42 / Thu Apr 12 01:44:21 2018
GPGPU-Sim PTX: 123300000 instructions simulated : ctaid=(6,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1041500  inst.: 118049128 (ipc=113.3) sim_rate=105119 (inst/sec) elapsed = 0:0:18:43 / Thu Apr 12 01:44:22 2018
GPGPU-Sim PTX: 123400000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1042000  inst.: 118095442 (ipc=113.3) sim_rate=105067 (inst/sec) elapsed = 0:0:18:44 / Thu Apr 12 01:44:23 2018
GPGPU-Sim PTX: 123500000 instructions simulated : ctaid=(6,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1043000  inst.: 118196128 (ipc=113.3) sim_rate=105063 (inst/sec) elapsed = 0:0:18:45 / Thu Apr 12 01:44:24 2018
GPGPU-Sim PTX: 123600000 instructions simulated : ctaid=(0,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1044000  inst.: 118312111 (ipc=113.3) sim_rate=105072 (inst/sec) elapsed = 0:0:18:46 / Thu Apr 12 01:44:25 2018
GPGPU-Sim PTX: 123700000 instructions simulated : ctaid=(2,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1045000  inst.: 118421334 (ipc=113.3) sim_rate=105076 (inst/sec) elapsed = 0:0:18:47 / Thu Apr 12 01:44:26 2018
GPGPU-Sim PTX: 123800000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1046000  inst.: 118511616 (ipc=113.3) sim_rate=105063 (inst/sec) elapsed = 0:0:18:48 / Thu Apr 12 01:44:27 2018
GPGPU-Sim PTX: 123900000 instructions simulated : ctaid=(8,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1047000  inst.: 118613663 (ipc=113.3) sim_rate=105060 (inst/sec) elapsed = 0:0:18:49 / Thu Apr 12 01:44:28 2018
GPGPU-Sim PTX: 124000000 instructions simulated : ctaid=(0,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1048000  inst.: 118716726 (ipc=113.3) sim_rate=105059 (inst/sec) elapsed = 0:0:18:50 / Thu Apr 12 01:44:29 2018
GPGPU-Sim PTX: 124100000 instructions simulated : ctaid=(5,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1048500  inst.: 118763313 (ipc=113.3) sim_rate=105007 (inst/sec) elapsed = 0:0:18:51 / Thu Apr 12 01:44:30 2018
GPGPU-Sim PTX: 124200000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1050000  inst.: 118911231 (ipc=113.2) sim_rate=105045 (inst/sec) elapsed = 0:0:18:52 / Thu Apr 12 01:44:31 2018
GPGPU-Sim PTX: 124300000 instructions simulated : ctaid=(5,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1051000  inst.: 119018009 (ipc=113.2) sim_rate=105046 (inst/sec) elapsed = 0:0:18:53 / Thu Apr 12 01:44:32 2018
GPGPU-Sim PTX: 124400000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1051500  inst.: 119073941 (ipc=113.2) sim_rate=105003 (inst/sec) elapsed = 0:0:18:54 / Thu Apr 12 01:44:33 2018
GPGPU-Sim PTX: 124500000 instructions simulated : ctaid=(6,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1052500  inst.: 119172876 (ipc=113.2) sim_rate=104998 (inst/sec) elapsed = 0:0:18:55 / Thu Apr 12 01:44:34 2018
GPGPU-Sim PTX: 124600000 instructions simulated : ctaid=(6,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1053500  inst.: 119282428 (ipc=113.2) sim_rate=105002 (inst/sec) elapsed = 0:0:18:56 / Thu Apr 12 01:44:35 2018
GPGPU-Sim PTX: 124700000 instructions simulated : ctaid=(8,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1054500  inst.: 119386575 (ipc=113.2) sim_rate=105001 (inst/sec) elapsed = 0:0:18:57 / Thu Apr 12 01:44:36 2018
GPGPU-Sim PTX: 124800000 instructions simulated : ctaid=(4,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1055500  inst.: 119493801 (ipc=113.2) sim_rate=105003 (inst/sec) elapsed = 0:0:18:58 / Thu Apr 12 01:44:37 2018
GPGPU-Sim PTX: 124900000 instructions simulated : ctaid=(6,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1056500  inst.: 119587588 (ipc=113.2) sim_rate=104993 (inst/sec) elapsed = 0:0:18:59 / Thu Apr 12 01:44:38 2018
GPGPU-Sim PTX: 125000000 instructions simulated : ctaid=(0,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1057500  inst.: 119689732 (ipc=113.2) sim_rate=104990 (inst/sec) elapsed = 0:0:19:00 / Thu Apr 12 01:44:39 2018
GPGPU-Sim PTX: 125100000 instructions simulated : ctaid=(2,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1058500  inst.: 119801188 (ipc=113.2) sim_rate=104996 (inst/sec) elapsed = 0:0:19:01 / Thu Apr 12 01:44:40 2018
GPGPU-Sim PTX: 125200000 instructions simulated : ctaid=(6,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1059500  inst.: 119921427 (ipc=113.2) sim_rate=105010 (inst/sec) elapsed = 0:0:19:02 / Thu Apr 12 01:44:41 2018
GPGPU-Sim PTX: 125300000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1060000  inst.: 119977389 (ipc=113.2) sim_rate=104967 (inst/sec) elapsed = 0:0:19:03 / Thu Apr 12 01:44:42 2018
GPGPU-Sim PTX: 125400000 instructions simulated : ctaid=(4,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1061000  inst.: 120084468 (ipc=113.2) sim_rate=104968 (inst/sec) elapsed = 0:0:19:04 / Thu Apr 12 01:44:43 2018
GPGPU-Sim PTX: 125500000 instructions simulated : ctaid=(4,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1062000  inst.: 120184966 (ipc=113.2) sim_rate=104965 (inst/sec) elapsed = 0:0:19:05 / Thu Apr 12 01:44:44 2018
GPGPU-Sim PTX: 125600000 instructions simulated : ctaid=(2,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1063000  inst.: 120287574 (ipc=113.2) sim_rate=104962 (inst/sec) elapsed = 0:0:19:06 / Thu Apr 12 01:44:45 2018
GPGPU-Sim PTX: 125700000 instructions simulated : ctaid=(2,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1064000  inst.: 120389470 (ipc=113.1) sim_rate=104960 (inst/sec) elapsed = 0:0:19:07 / Thu Apr 12 01:44:46 2018
GPGPU-Sim PTX: 125800000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1065000  inst.: 120495046 (ipc=113.1) sim_rate=104960 (inst/sec) elapsed = 0:0:19:08 / Thu Apr 12 01:44:47 2018
GPGPU-Sim PTX: 125900000 instructions simulated : ctaid=(6,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1066000  inst.: 120589283 (ipc=113.1) sim_rate=104951 (inst/sec) elapsed = 0:0:19:09 / Thu Apr 12 01:44:48 2018
GPGPU-Sim PTX: 126000000 instructions simulated : ctaid=(0,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1067000  inst.: 120690746 (ipc=113.1) sim_rate=104948 (inst/sec) elapsed = 0:0:19:10 / Thu Apr 12 01:44:49 2018
GPGPU-Sim PTX: 126100000 instructions simulated : ctaid=(3,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1067500  inst.: 120732941 (ipc=113.1) sim_rate=104893 (inst/sec) elapsed = 0:0:19:11 / Thu Apr 12 01:44:50 2018
GPGPU-Sim PTX: 126200000 instructions simulated : ctaid=(4,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1068500  inst.: 120823516 (ipc=113.1) sim_rate=104881 (inst/sec) elapsed = 0:0:19:12 / Thu Apr 12 01:44:51 2018
GPGPU-Sim PTX: 126300000 instructions simulated : ctaid=(6,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1069500  inst.: 120924376 (ipc=113.1) sim_rate=104878 (inst/sec) elapsed = 0:0:19:13 / Thu Apr 12 01:44:52 2018
GPGPU-Sim PTX: 126400000 instructions simulated : ctaid=(7,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1070500  inst.: 121010870 (ipc=113.0) sim_rate=104862 (inst/sec) elapsed = 0:0:19:14 / Thu Apr 12 01:44:53 2018
GPGPU-Sim PTX: 126500000 instructions simulated : ctaid=(8,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1071500  inst.: 121111002 (ipc=113.0) sim_rate=104858 (inst/sec) elapsed = 0:0:19:15 / Thu Apr 12 01:44:54 2018
GPGPU-Sim uArch: cycles simulated: 1072500  inst.: 121204312 (ipc=113.0) sim_rate=104848 (inst/sec) elapsed = 0:0:19:16 / Thu Apr 12 01:44:55 2018
GPGPU-Sim PTX: 126600000 instructions simulated : ctaid=(4,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1073500  inst.: 121296630 (ipc=113.0) sim_rate=104837 (inst/sec) elapsed = 0:0:19:17 / Thu Apr 12 01:44:56 2018
GPGPU-Sim PTX: 126700000 instructions simulated : ctaid=(4,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1074500  inst.: 121392456 (ipc=113.0) sim_rate=104829 (inst/sec) elapsed = 0:0:19:18 / Thu Apr 12 01:44:57 2018
GPGPU-Sim PTX: 126800000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1075500  inst.: 121480764 (ipc=113.0) sim_rate=104815 (inst/sec) elapsed = 0:0:19:19 / Thu Apr 12 01:44:58 2018
GPGPU-Sim PTX: 126900000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1076500  inst.: 121575216 (ipc=112.9) sim_rate=104806 (inst/sec) elapsed = 0:0:19:20 / Thu Apr 12 01:44:59 2018
GPGPU-Sim PTX: 127000000 instructions simulated : ctaid=(8,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1077500  inst.: 121673587 (ipc=112.9) sim_rate=104800 (inst/sec) elapsed = 0:0:19:21 / Thu Apr 12 01:45:00 2018
GPGPU-Sim PTX: 127100000 instructions simulated : ctaid=(2,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1078500  inst.: 121777640 (ipc=112.9) sim_rate=104800 (inst/sec) elapsed = 0:0:19:22 / Thu Apr 12 01:45:01 2018
GPGPU-Sim PTX: 127200000 instructions simulated : ctaid=(3,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1079500  inst.: 121865004 (ipc=112.9) sim_rate=104785 (inst/sec) elapsed = 0:0:19:23 / Thu Apr 12 01:45:02 2018
GPGPU-Sim PTX: 127300000 instructions simulated : ctaid=(1,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1080000  inst.: 121920238 (ipc=112.9) sim_rate=104742 (inst/sec) elapsed = 0:0:19:24 / Thu Apr 12 01:45:03 2018
GPGPU-Sim PTX: 127400000 instructions simulated : ctaid=(1,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1081000  inst.: 122015082 (ipc=112.9) sim_rate=104733 (inst/sec) elapsed = 0:0:19:25 / Thu Apr 12 01:45:04 2018
GPGPU-Sim PTX: 127500000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1082000  inst.: 122109864 (ipc=112.9) sim_rate=104725 (inst/sec) elapsed = 0:0:19:26 / Thu Apr 12 01:45:05 2018
GPGPU-Sim PTX: 127600000 instructions simulated : ctaid=(7,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1083000  inst.: 122209050 (ipc=112.8) sim_rate=104720 (inst/sec) elapsed = 0:0:19:27 / Thu Apr 12 01:45:06 2018
GPGPU-Sim PTX: 127700000 instructions simulated : ctaid=(7,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1084000  inst.: 122299130 (ipc=112.8) sim_rate=104708 (inst/sec) elapsed = 0:0:19:28 / Thu Apr 12 01:45:07 2018
GPGPU-Sim PTX: 127800000 instructions simulated : ctaid=(5,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1085000  inst.: 122400328 (ipc=112.8) sim_rate=104705 (inst/sec) elapsed = 0:0:19:29 / Thu Apr 12 01:45:08 2018
GPGPU-Sim PTX: 127900000 instructions simulated : ctaid=(4,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1086000  inst.: 122489846 (ipc=112.8) sim_rate=104692 (inst/sec) elapsed = 0:0:19:30 / Thu Apr 12 01:45:09 2018
GPGPU-Sim PTX: 128000000 instructions simulated : ctaid=(2,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1087000  inst.: 122598587 (ipc=112.8) sim_rate=104695 (inst/sec) elapsed = 0:0:19:31 / Thu Apr 12 01:45:10 2018
GPGPU-Sim PTX: 128100000 instructions simulated : ctaid=(5,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1088000  inst.: 122692064 (ipc=112.8) sim_rate=104686 (inst/sec) elapsed = 0:0:19:32 / Thu Apr 12 01:45:11 2018
GPGPU-Sim PTX: 128200000 instructions simulated : ctaid=(8,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1089000  inst.: 122792384 (ipc=112.8) sim_rate=104682 (inst/sec) elapsed = 0:0:19:33 / Thu Apr 12 01:45:12 2018
GPGPU-Sim PTX: 128300000 instructions simulated : ctaid=(8,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1090000  inst.: 122882371 (ipc=112.7) sim_rate=104669 (inst/sec) elapsed = 0:0:19:34 / Thu Apr 12 01:45:13 2018
GPGPU-Sim PTX: 128400000 instructions simulated : ctaid=(2,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1091000  inst.: 122987939 (ipc=112.7) sim_rate=104670 (inst/sec) elapsed = 0:0:19:35 / Thu Apr 12 01:45:14 2018
GPGPU-Sim PTX: 128500000 instructions simulated : ctaid=(5,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1092000  inst.: 123085532 (ipc=112.7) sim_rate=104664 (inst/sec) elapsed = 0:0:19:36 / Thu Apr 12 01:45:15 2018
GPGPU-Sim PTX: 128600000 instructions simulated : ctaid=(3,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1093000  inst.: 123172189 (ipc=112.7) sim_rate=104649 (inst/sec) elapsed = 0:0:19:37 / Thu Apr 12 01:45:16 2018
GPGPU-Sim uArch: cycles simulated: 1094000  inst.: 123249903 (ipc=112.7) sim_rate=104626 (inst/sec) elapsed = 0:0:19:38 / Thu Apr 12 01:45:17 2018
GPGPU-Sim PTX: 128700000 instructions simulated : ctaid=(3,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1095000  inst.: 123330984 (ipc=112.6) sim_rate=104606 (inst/sec) elapsed = 0:0:19:39 / Thu Apr 12 01:45:18 2018
GPGPU-Sim PTX: 128800000 instructions simulated : ctaid=(2,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1096000  inst.: 123428262 (ipc=112.6) sim_rate=104600 (inst/sec) elapsed = 0:0:19:40 / Thu Apr 12 01:45:19 2018
GPGPU-Sim PTX: 128900000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1097000  inst.: 123525600 (ipc=112.6) sim_rate=104594 (inst/sec) elapsed = 0:0:19:41 / Thu Apr 12 01:45:20 2018
GPGPU-Sim PTX: 129000000 instructions simulated : ctaid=(7,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1098000  inst.: 123606372 (ipc=112.6) sim_rate=104573 (inst/sec) elapsed = 0:0:19:42 / Thu Apr 12 01:45:21 2018
GPGPU-Sim PTX: 129100000 instructions simulated : ctaid=(1,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1099000  inst.: 123696239 (ipc=112.6) sim_rate=104561 (inst/sec) elapsed = 0:0:19:43 / Thu Apr 12 01:45:22 2018
GPGPU-Sim PTX: 129200000 instructions simulated : ctaid=(3,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1100000  inst.: 123775253 (ipc=112.5) sim_rate=104539 (inst/sec) elapsed = 0:0:19:44 / Thu Apr 12 01:45:23 2018
GPGPU-Sim PTX: 129300000 instructions simulated : ctaid=(5,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1101000  inst.: 123855147 (ipc=112.5) sim_rate=104519 (inst/sec) elapsed = 0:0:19:45 / Thu Apr 12 01:45:24 2018
GPGPU-Sim PTX: 129400000 instructions simulated : ctaid=(7,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1102000  inst.: 123951611 (ipc=112.5) sim_rate=104512 (inst/sec) elapsed = 0:0:19:46 / Thu Apr 12 01:45:25 2018
GPGPU-Sim PTX: 129500000 instructions simulated : ctaid=(4,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1103000  inst.: 124048979 (ipc=112.5) sim_rate=104506 (inst/sec) elapsed = 0:0:19:47 / Thu Apr 12 01:45:26 2018
GPGPU-Sim PTX: 129600000 instructions simulated : ctaid=(1,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1104000  inst.: 124142980 (ipc=112.4) sim_rate=104497 (inst/sec) elapsed = 0:0:19:48 / Thu Apr 12 01:45:27 2018
GPGPU-Sim uArch: cycles simulated: 1105000  inst.: 124229470 (ipc=112.4) sim_rate=104482 (inst/sec) elapsed = 0:0:19:49 / Thu Apr 12 01:45:28 2018
GPGPU-Sim PTX: 129700000 instructions simulated : ctaid=(6,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1106000  inst.: 124331502 (ipc=112.4) sim_rate=104480 (inst/sec) elapsed = 0:0:19:50 / Thu Apr 12 01:45:29 2018
GPGPU-Sim PTX: 129800000 instructions simulated : ctaid=(4,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1107000  inst.: 124416197 (ipc=112.4) sim_rate=104463 (inst/sec) elapsed = 0:0:19:51 / Thu Apr 12 01:45:30 2018
GPGPU-Sim PTX: 129900000 instructions simulated : ctaid=(5,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1108000  inst.: 124510117 (ipc=112.4) sim_rate=104454 (inst/sec) elapsed = 0:0:19:52 / Thu Apr 12 01:45:31 2018
GPGPU-Sim PTX: 130000000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1108500  inst.: 124565512 (ipc=112.4) sim_rate=104413 (inst/sec) elapsed = 0:0:19:53 / Thu Apr 12 01:45:32 2018
GPGPU-Sim PTX: 130100000 instructions simulated : ctaid=(4,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1109500  inst.: 124662304 (ipc=112.4) sim_rate=104407 (inst/sec) elapsed = 0:0:19:54 / Thu Apr 12 01:45:33 2018
GPGPU-Sim PTX: 130200000 instructions simulated : ctaid=(7,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1110500  inst.: 124751998 (ipc=112.3) sim_rate=104394 (inst/sec) elapsed = 0:0:19:55 / Thu Apr 12 01:45:34 2018
GPGPU-Sim PTX: 130300000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1111500  inst.: 124841306 (ipc=112.3) sim_rate=104382 (inst/sec) elapsed = 0:0:19:56 / Thu Apr 12 01:45:35 2018
GPGPU-Sim PTX: 130400000 instructions simulated : ctaid=(8,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1113000  inst.: 124964749 (ipc=112.3) sim_rate=104398 (inst/sec) elapsed = 0:0:19:57 / Thu Apr 12 01:45:36 2018
GPGPU-Sim PTX: 130500000 instructions simulated : ctaid=(1,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1114000  inst.: 125052738 (ipc=112.3) sim_rate=104384 (inst/sec) elapsed = 0:0:19:58 / Thu Apr 12 01:45:37 2018
GPGPU-Sim PTX: 130600000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1115000  inst.: 125136906 (ipc=112.2) sim_rate=104367 (inst/sec) elapsed = 0:0:19:59 / Thu Apr 12 01:45:38 2018
GPGPU-Sim PTX: 130700000 instructions simulated : ctaid=(8,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1116000  inst.: 125230799 (ipc=112.2) sim_rate=104358 (inst/sec) elapsed = 0:0:20:00 / Thu Apr 12 01:45:39 2018
GPGPU-Sim uArch: cycles simulated: 1116500  inst.: 125275461 (ipc=112.2) sim_rate=104309 (inst/sec) elapsed = 0:0:20:01 / Thu Apr 12 01:45:40 2018
GPGPU-Sim PTX: 130800000 instructions simulated : ctaid=(1,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1117500  inst.: 125368102 (ipc=112.2) sim_rate=104299 (inst/sec) elapsed = 0:0:20:02 / Thu Apr 12 01:45:41 2018
GPGPU-Sim PTX: 130900000 instructions simulated : ctaid=(5,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1119000  inst.: 125494737 (ipc=112.1) sim_rate=104318 (inst/sec) elapsed = 0:0:20:03 / Thu Apr 12 01:45:42 2018
GPGPU-Sim PTX: 131000000 instructions simulated : ctaid=(6,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1120000  inst.: 125579049 (ipc=112.1) sim_rate=104301 (inst/sec) elapsed = 0:0:20:04 / Thu Apr 12 01:45:43 2018
GPGPU-Sim PTX: 131100000 instructions simulated : ctaid=(1,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1121000  inst.: 125662353 (ipc=112.1) sim_rate=104284 (inst/sec) elapsed = 0:0:20:05 / Thu Apr 12 01:45:44 2018
GPGPU-Sim PTX: 131200000 instructions simulated : ctaid=(0,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1122000  inst.: 125734169 (ipc=112.1) sim_rate=104257 (inst/sec) elapsed = 0:0:20:06 / Thu Apr 12 01:45:45 2018
GPGPU-Sim PTX: 131300000 instructions simulated : ctaid=(1,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1123000  inst.: 125829578 (ipc=112.0) sim_rate=104249 (inst/sec) elapsed = 0:0:20:07 / Thu Apr 12 01:45:46 2018
GPGPU-Sim PTX: 131400000 instructions simulated : ctaid=(2,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1124000  inst.: 125918093 (ipc=112.0) sim_rate=104236 (inst/sec) elapsed = 0:0:20:08 / Thu Apr 12 01:45:47 2018
GPGPU-Sim PTX: 131500000 instructions simulated : ctaid=(3,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1125000  inst.: 126014304 (ipc=112.0) sim_rate=104230 (inst/sec) elapsed = 0:0:20:09 / Thu Apr 12 01:45:48 2018
GPGPU-Sim PTX: 131600000 instructions simulated : ctaid=(2,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1126000  inst.: 126097314 (ipc=112.0) sim_rate=104212 (inst/sec) elapsed = 0:0:20:10 / Thu Apr 12 01:45:49 2018
GPGPU-Sim uArch: cycles simulated: 1127000  inst.: 126177258 (ipc=112.0) sim_rate=104192 (inst/sec) elapsed = 0:0:20:11 / Thu Apr 12 01:45:50 2018
GPGPU-Sim PTX: 131700000 instructions simulated : ctaid=(8,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1128000  inst.: 126254590 (ipc=111.9) sim_rate=104170 (inst/sec) elapsed = 0:0:20:12 / Thu Apr 12 01:45:51 2018
GPGPU-Sim PTX: 131800000 instructions simulated : ctaid=(8,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1129000  inst.: 126341505 (ipc=111.9) sim_rate=104156 (inst/sec) elapsed = 0:0:20:13 / Thu Apr 12 01:45:52 2018
GPGPU-Sim PTX: 131900000 instructions simulated : ctaid=(0,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1130000  inst.: 126437109 (ipc=111.9) sim_rate=104149 (inst/sec) elapsed = 0:0:20:14 / Thu Apr 12 01:45:53 2018
GPGPU-Sim PTX: 132000000 instructions simulated : ctaid=(5,7,0) tid=(6,1,0)
GPGPU-Sim PTX: 132100000 instructions simulated : ctaid=(5,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1131500  inst.: 126581079 (ipc=111.9) sim_rate=104181 (inst/sec) elapsed = 0:0:20:15 / Thu Apr 12 01:45:54 2018
GPGPU-Sim uArch: cycles simulated: 1132000  inst.: 126624404 (ipc=111.9) sim_rate=104131 (inst/sec) elapsed = 0:0:20:16 / Thu Apr 12 01:45:55 2018
GPGPU-Sim PTX: 132200000 instructions simulated : ctaid=(8,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1133000  inst.: 126713989 (ipc=111.8) sim_rate=104119 (inst/sec) elapsed = 0:0:20:17 / Thu Apr 12 01:45:56 2018
GPGPU-Sim PTX: 132300000 instructions simulated : ctaid=(0,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1134500  inst.: 126845372 (ipc=111.8) sim_rate=104142 (inst/sec) elapsed = 0:0:20:18 / Thu Apr 12 01:45:57 2018
GPGPU-Sim PTX: 132400000 instructions simulated : ctaid=(5,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1135500  inst.: 126934523 (ipc=111.8) sim_rate=104130 (inst/sec) elapsed = 0:0:20:19 / Thu Apr 12 01:45:58 2018
GPGPU-Sim PTX: 132500000 instructions simulated : ctaid=(3,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1136500  inst.: 127021259 (ipc=111.8) sim_rate=104115 (inst/sec) elapsed = 0:0:20:20 / Thu Apr 12 01:45:59 2018
GPGPU-Sim PTX: 132600000 instructions simulated : ctaid=(7,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1137500  inst.: 127110691 (ipc=111.7) sim_rate=104103 (inst/sec) elapsed = 0:0:20:21 / Thu Apr 12 01:46:00 2018
GPGPU-Sim PTX: 132700000 instructions simulated : ctaid=(3,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1138500  inst.: 127190601 (ipc=111.7) sim_rate=104083 (inst/sec) elapsed = 0:0:20:22 / Thu Apr 12 01:46:01 2018
GPGPU-Sim PTX: 132800000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1140000  inst.: 127316957 (ipc=111.7) sim_rate=104102 (inst/sec) elapsed = 0:0:20:23 / Thu Apr 12 01:46:02 2018
GPGPU-Sim PTX: 132900000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1141000  inst.: 127409516 (ipc=111.7) sim_rate=104092 (inst/sec) elapsed = 0:0:20:24 / Thu Apr 12 01:46:03 2018
GPGPU-Sim PTX: 133000000 instructions simulated : ctaid=(8,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1142000  inst.: 127502151 (ipc=111.6) sim_rate=104083 (inst/sec) elapsed = 0:0:20:25 / Thu Apr 12 01:46:04 2018
GPGPU-Sim PTX: 133100000 instructions simulated : ctaid=(0,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1143000  inst.: 127599381 (ipc=111.6) sim_rate=104077 (inst/sec) elapsed = 0:0:20:26 / Thu Apr 12 01:46:05 2018
GPGPU-Sim PTX: 133200000 instructions simulated : ctaid=(0,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1144000  inst.: 127679981 (ipc=111.6) sim_rate=104058 (inst/sec) elapsed = 0:0:20:27 / Thu Apr 12 01:46:06 2018
GPGPU-Sim PTX: 133300000 instructions simulated : ctaid=(5,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1145000  inst.: 127761415 (ipc=111.6) sim_rate=104040 (inst/sec) elapsed = 0:0:20:28 / Thu Apr 12 01:46:07 2018
GPGPU-Sim PTX: 133400000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1146000  inst.: 127851684 (ipc=111.6) sim_rate=104029 (inst/sec) elapsed = 0:0:20:29 / Thu Apr 12 01:46:08 2018
GPGPU-Sim PTX: 133500000 instructions simulated : ctaid=(5,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1147000  inst.: 127956717 (ipc=111.6) sim_rate=104029 (inst/sec) elapsed = 0:0:20:30 / Thu Apr 12 01:46:09 2018
GPGPU-Sim PTX: 133600000 instructions simulated : ctaid=(2,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1148500  inst.: 128096140 (ipc=111.5) sim_rate=104058 (inst/sec) elapsed = 0:0:20:31 / Thu Apr 12 01:46:10 2018
GPGPU-Sim PTX: 133700000 instructions simulated : ctaid=(5,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1149500  inst.: 128171447 (ipc=111.5) sim_rate=104035 (inst/sec) elapsed = 0:0:20:32 / Thu Apr 12 01:46:11 2018
GPGPU-Sim PTX: 133800000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1150500  inst.: 128256467 (ipc=111.5) sim_rate=104019 (inst/sec) elapsed = 0:0:20:33 / Thu Apr 12 01:46:12 2018
GPGPU-Sim PTX: 133900000 instructions simulated : ctaid=(6,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1151500  inst.: 128344759 (ipc=111.5) sim_rate=104007 (inst/sec) elapsed = 0:0:20:34 / Thu Apr 12 01:46:13 2018
GPGPU-Sim PTX: 134000000 instructions simulated : ctaid=(7,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1152500  inst.: 128438628 (ipc=111.4) sim_rate=103998 (inst/sec) elapsed = 0:0:20:35 / Thu Apr 12 01:46:14 2018
GPGPU-Sim PTX: 134100000 instructions simulated : ctaid=(2,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1153500  inst.: 128517341 (ipc=111.4) sim_rate=103978 (inst/sec) elapsed = 0:0:20:36 / Thu Apr 12 01:46:15 2018
GPGPU-Sim PTX: 134200000 instructions simulated : ctaid=(4,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1154500  inst.: 128603293 (ipc=111.4) sim_rate=103963 (inst/sec) elapsed = 0:0:20:37 / Thu Apr 12 01:46:16 2018
GPGPU-Sim uArch: cycles simulated: 1155500  inst.: 128677406 (ipc=111.4) sim_rate=103939 (inst/sec) elapsed = 0:0:20:38 / Thu Apr 12 01:46:17 2018
GPGPU-Sim PTX: 134300000 instructions simulated : ctaid=(3,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1156500  inst.: 128766999 (ipc=111.3) sim_rate=103928 (inst/sec) elapsed = 0:0:20:39 / Thu Apr 12 01:46:18 2018
GPGPU-Sim PTX: 134400000 instructions simulated : ctaid=(7,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1157500  inst.: 128856624 (ipc=111.3) sim_rate=103916 (inst/sec) elapsed = 0:0:20:40 / Thu Apr 12 01:46:19 2018
GPGPU-Sim PTX: 134500000 instructions simulated : ctaid=(3,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1158500  inst.: 128940987 (ipc=111.3) sim_rate=103900 (inst/sec) elapsed = 0:0:20:41 / Thu Apr 12 01:46:20 2018
GPGPU-Sim PTX: 134600000 instructions simulated : ctaid=(5,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1159500  inst.: 129019323 (ipc=111.3) sim_rate=103880 (inst/sec) elapsed = 0:0:20:42 / Thu Apr 12 01:46:21 2018
GPGPU-Sim PTX: 134700000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1160500  inst.: 129098024 (ipc=111.2) sim_rate=103860 (inst/sec) elapsed = 0:0:20:43 / Thu Apr 12 01:46:22 2018
GPGPU-Sim PTX: 134800000 instructions simulated : ctaid=(5,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1161500  inst.: 129196317 (ipc=111.2) sim_rate=103855 (inst/sec) elapsed = 0:0:20:44 / Thu Apr 12 01:46:23 2018
GPGPU-Sim PTX: 134900000 instructions simulated : ctaid=(2,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1163000  inst.: 129346815 (ipc=111.2) sim_rate=103893 (inst/sec) elapsed = 0:0:20:45 / Thu Apr 12 01:46:24 2018
GPGPU-Sim PTX: 135000000 instructions simulated : ctaid=(7,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1164000  inst.: 129440664 (ipc=111.2) sim_rate=103884 (inst/sec) elapsed = 0:0:20:46 / Thu Apr 12 01:46:25 2018
GPGPU-Sim PTX: 135100000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1165000  inst.: 129528487 (ipc=111.2) sim_rate=103872 (inst/sec) elapsed = 0:0:20:47 / Thu Apr 12 01:46:26 2018
GPGPU-Sim PTX: 135200000 instructions simulated : ctaid=(7,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1166000  inst.: 129609763 (ipc=111.2) sim_rate=103853 (inst/sec) elapsed = 0:0:20:48 / Thu Apr 12 01:46:27 2018
GPGPU-Sim PTX: 135300000 instructions simulated : ctaid=(7,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1167500  inst.: 129732366 (ipc=111.1) sim_rate=103868 (inst/sec) elapsed = 0:0:20:49 / Thu Apr 12 01:46:28 2018
GPGPU-Sim PTX: 135400000 instructions simulated : ctaid=(7,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1168500  inst.: 129820700 (ipc=111.1) sim_rate=103856 (inst/sec) elapsed = 0:0:20:50 / Thu Apr 12 01:46:29 2018
GPGPU-Sim PTX: 135500000 instructions simulated : ctaid=(3,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1169500  inst.: 129909505 (ipc=111.1) sim_rate=103844 (inst/sec) elapsed = 0:0:20:51 / Thu Apr 12 01:46:30 2018
GPGPU-Sim PTX: 135600000 instructions simulated : ctaid=(2,1,0) tid=(4,1,0)
GPGPU-Sim PTX: 135700000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1171000  inst.: 130054264 (ipc=111.1) sim_rate=103877 (inst/sec) elapsed = 0:0:20:52 / Thu Apr 12 01:46:31 2018
GPGPU-Sim PTX: 135800000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1172000  inst.: 130150221 (ipc=111.0) sim_rate=103870 (inst/sec) elapsed = 0:0:20:53 / Thu Apr 12 01:46:32 2018
GPGPU-Sim uArch: cycles simulated: 1173000  inst.: 130232649 (ipc=111.0) sim_rate=103853 (inst/sec) elapsed = 0:0:20:54 / Thu Apr 12 01:46:33 2018
GPGPU-Sim PTX: 135900000 instructions simulated : ctaid=(7,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1174000  inst.: 130326960 (ipc=111.0) sim_rate=103846 (inst/sec) elapsed = 0:0:20:55 / Thu Apr 12 01:46:34 2018
GPGPU-Sim PTX: 136000000 instructions simulated : ctaid=(2,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1175000  inst.: 130411708 (ipc=111.0) sim_rate=103830 (inst/sec) elapsed = 0:0:20:56 / Thu Apr 12 01:46:35 2018
GPGPU-Sim PTX: 136100000 instructions simulated : ctaid=(3,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1176000  inst.: 130502362 (ipc=111.0) sim_rate=103820 (inst/sec) elapsed = 0:0:20:57 / Thu Apr 12 01:46:36 2018
GPGPU-Sim PTX: 136200000 instructions simulated : ctaid=(7,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 136300000 instructions simulated : ctaid=(0,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1177500  inst.: 130633363 (ipc=110.9) sim_rate=103842 (inst/sec) elapsed = 0:0:20:58 / Thu Apr 12 01:46:37 2018
GPGPU-Sim PTX: 136400000 instructions simulated : ctaid=(2,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1178500  inst.: 130720126 (ipc=110.9) sim_rate=103828 (inst/sec) elapsed = 0:0:20:59 / Thu Apr 12 01:46:38 2018
GPGPU-Sim uArch: cycles simulated: 1179500  inst.: 130805517 (ipc=110.9) sim_rate=103813 (inst/sec) elapsed = 0:0:21:00 / Thu Apr 12 01:46:39 2018
GPGPU-Sim PTX: 136500000 instructions simulated : ctaid=(8,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1180500  inst.: 130905804 (ipc=110.9) sim_rate=103811 (inst/sec) elapsed = 0:0:21:01 / Thu Apr 12 01:46:40 2018
GPGPU-Sim PTX: 136600000 instructions simulated : ctaid=(4,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1181500  inst.: 131001906 (ipc=110.9) sim_rate=103804 (inst/sec) elapsed = 0:0:21:02 / Thu Apr 12 01:46:41 2018
GPGPU-Sim PTX: 136700000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1182500  inst.: 131088841 (ipc=110.9) sim_rate=103791 (inst/sec) elapsed = 0:0:21:03 / Thu Apr 12 01:46:42 2018
GPGPU-Sim PTX: 136800000 instructions simulated : ctaid=(6,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1183500  inst.: 131178995 (ipc=110.8) sim_rate=103780 (inst/sec) elapsed = 0:0:21:04 / Thu Apr 12 01:46:43 2018
GPGPU-Sim PTX: 136900000 instructions simulated : ctaid=(7,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1184500  inst.: 131271556 (ipc=110.8) sim_rate=103771 (inst/sec) elapsed = 0:0:21:05 / Thu Apr 12 01:46:44 2018
GPGPU-Sim PTX: 137000000 instructions simulated : ctaid=(1,4,0) tid=(5,1,0)
GPGPU-Sim PTX: 137100000 instructions simulated : ctaid=(6,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1186000  inst.: 131397346 (ipc=110.8) sim_rate=103789 (inst/sec) elapsed = 0:0:21:06 / Thu Apr 12 01:46:45 2018
GPGPU-Sim PTX: 137200000 instructions simulated : ctaid=(7,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1187000  inst.: 131494900 (ipc=110.8) sim_rate=103784 (inst/sec) elapsed = 0:0:21:07 / Thu Apr 12 01:46:46 2018
GPGPU-Sim PTX: 137300000 instructions simulated : ctaid=(4,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1188000  inst.: 131589405 (ipc=110.8) sim_rate=103777 (inst/sec) elapsed = 0:0:21:08 / Thu Apr 12 01:46:47 2018
GPGPU-Sim PTX: 137400000 instructions simulated : ctaid=(0,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1189000  inst.: 131685143 (ipc=110.8) sim_rate=103770 (inst/sec) elapsed = 0:0:21:09 / Thu Apr 12 01:46:48 2018
GPGPU-Sim uArch: cycles simulated: 1190000  inst.: 131772386 (ipc=110.7) sim_rate=103757 (inst/sec) elapsed = 0:0:21:10 / Thu Apr 12 01:46:49 2018
GPGPU-Sim PTX: 137500000 instructions simulated : ctaid=(3,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1191000  inst.: 131862420 (ipc=110.7) sim_rate=103746 (inst/sec) elapsed = 0:0:21:11 / Thu Apr 12 01:46:50 2018
GPGPU-Sim PTX: 137600000 instructions simulated : ctaid=(3,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1192000  inst.: 131951886 (ipc=110.7) sim_rate=103735 (inst/sec) elapsed = 0:0:21:12 / Thu Apr 12 01:46:51 2018
GPGPU-Sim PTX: 137700000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 137800000 instructions simulated : ctaid=(3,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1193500  inst.: 132070238 (ipc=110.7) sim_rate=103747 (inst/sec) elapsed = 0:0:21:13 / Thu Apr 12 01:46:52 2018
GPGPU-Sim PTX: 137900000 instructions simulated : ctaid=(4,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1194500  inst.: 132172671 (ipc=110.7) sim_rate=103746 (inst/sec) elapsed = 0:0:21:14 / Thu Apr 12 01:46:53 2018
GPGPU-Sim PTX: 138000000 instructions simulated : ctaid=(4,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1195500  inst.: 132269022 (ipc=110.6) sim_rate=103740 (inst/sec) elapsed = 0:0:21:15 / Thu Apr 12 01:46:54 2018
GPGPU-Sim PTX: 138100000 instructions simulated : ctaid=(1,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1196500  inst.: 132363780 (ipc=110.6) sim_rate=103733 (inst/sec) elapsed = 0:0:21:16 / Thu Apr 12 01:46:55 2018
GPGPU-Sim PTX: 138200000 instructions simulated : ctaid=(4,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1197500  inst.: 132456841 (ipc=110.6) sim_rate=103725 (inst/sec) elapsed = 0:0:21:17 / Thu Apr 12 01:46:56 2018
GPGPU-Sim PTX: 138300000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1198500  inst.: 132543984 (ipc=110.6) sim_rate=103712 (inst/sec) elapsed = 0:0:21:18 / Thu Apr 12 01:46:57 2018
GPGPU-Sim uArch: cycles simulated: 1199000  inst.: 132589795 (ipc=110.6) sim_rate=103666 (inst/sec) elapsed = 0:0:21:19 / Thu Apr 12 01:46:58 2018
GPGPU-Sim PTX: 138400000 instructions simulated : ctaid=(4,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1200000  inst.: 132674752 (ipc=110.6) sim_rate=103652 (inst/sec) elapsed = 0:0:21:20 / Thu Apr 12 01:46:59 2018
GPGPU-Sim PTX: 138500000 instructions simulated : ctaid=(0,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1201000  inst.: 132755738 (ipc=110.5) sim_rate=103634 (inst/sec) elapsed = 0:0:21:21 / Thu Apr 12 01:47:00 2018
GPGPU-Sim PTX: 138600000 instructions simulated : ctaid=(8,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1202000  inst.: 132849092 (ipc=110.5) sim_rate=103626 (inst/sec) elapsed = 0:0:21:22 / Thu Apr 12 01:47:01 2018
GPGPU-Sim uArch: cycles simulated: 1202500  inst.: 132893282 (ipc=110.5) sim_rate=103580 (inst/sec) elapsed = 0:0:21:23 / Thu Apr 12 01:47:02 2018
GPGPU-Sim PTX: 138700000 instructions simulated : ctaid=(2,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1203500  inst.: 132992610 (ipc=110.5) sim_rate=103576 (inst/sec) elapsed = 0:0:21:24 / Thu Apr 12 01:47:03 2018
GPGPU-Sim PTX: 138800000 instructions simulated : ctaid=(5,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1204500  inst.: 133074199 (ipc=110.5) sim_rate=103559 (inst/sec) elapsed = 0:0:21:25 / Thu Apr 12 01:47:04 2018
GPGPU-Sim PTX: 138900000 instructions simulated : ctaid=(1,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1205500  inst.: 133154290 (ipc=110.5) sim_rate=103541 (inst/sec) elapsed = 0:0:21:26 / Thu Apr 12 01:47:05 2018
GPGPU-Sim PTX: 139000000 instructions simulated : ctaid=(6,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1206500  inst.: 133232578 (ipc=110.4) sim_rate=103521 (inst/sec) elapsed = 0:0:21:27 / Thu Apr 12 01:47:06 2018
GPGPU-Sim uArch: cycles simulated: 1207500  inst.: 133309187 (ipc=110.4) sim_rate=103500 (inst/sec) elapsed = 0:0:21:28 / Thu Apr 12 01:47:07 2018
GPGPU-Sim PTX: 139100000 instructions simulated : ctaid=(8,4,0) tid=(3,5,0)
GPGPU-Sim PTX: 139200000 instructions simulated : ctaid=(2,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1208500  inst.: 133410792 (ipc=110.4) sim_rate=103499 (inst/sec) elapsed = 0:0:21:29 / Thu Apr 12 01:47:08 2018
GPGPU-Sim uArch: cycles simulated: 1209500  inst.: 133499998 (ipc=110.4) sim_rate=103488 (inst/sec) elapsed = 0:0:21:30 / Thu Apr 12 01:47:09 2018
GPGPU-Sim PTX: 139300000 instructions simulated : ctaid=(7,3,0) tid=(4,5,0)
GPGPU-Sim PTX: 139400000 instructions simulated : ctaid=(7,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1211000  inst.: 133627831 (ipc=110.3) sim_rate=103507 (inst/sec) elapsed = 0:0:21:31 / Thu Apr 12 01:47:10 2018
GPGPU-Sim PTX: 139500000 instructions simulated : ctaid=(6,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1212000  inst.: 133720824 (ipc=110.3) sim_rate=103499 (inst/sec) elapsed = 0:0:21:32 / Thu Apr 12 01:47:11 2018
GPGPU-Sim PTX: 139600000 instructions simulated : ctaid=(8,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1213000  inst.: 133801126 (ipc=110.3) sim_rate=103481 (inst/sec) elapsed = 0:0:21:33 / Thu Apr 12 01:47:12 2018
GPGPU-Sim PTX: 139700000 instructions simulated : ctaid=(5,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1214000  inst.: 133887986 (ipc=110.3) sim_rate=103468 (inst/sec) elapsed = 0:0:21:34 / Thu Apr 12 01:47:13 2018
GPGPU-Sim PTX: 139800000 instructions simulated : ctaid=(6,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1215000  inst.: 133985945 (ipc=110.3) sim_rate=103464 (inst/sec) elapsed = 0:0:21:35 / Thu Apr 12 01:47:14 2018
GPGPU-Sim uArch: cycles simulated: 1216000  inst.: 134066833 (ipc=110.3) sim_rate=103446 (inst/sec) elapsed = 0:0:21:36 / Thu Apr 12 01:47:15 2018
GPGPU-Sim PTX: 139900000 instructions simulated : ctaid=(6,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1217000  inst.: 134152502 (ipc=110.2) sim_rate=103432 (inst/sec) elapsed = 0:0:21:37 / Thu Apr 12 01:47:16 2018
GPGPU-Sim PTX: 140000000 instructions simulated : ctaid=(8,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1218000  inst.: 134241297 (ipc=110.2) sim_rate=103421 (inst/sec) elapsed = 0:0:21:38 / Thu Apr 12 01:47:17 2018
GPGPU-Sim PTX: 140100000 instructions simulated : ctaid=(4,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1219000  inst.: 134330964 (ipc=110.2) sim_rate=103411 (inst/sec) elapsed = 0:0:21:39 / Thu Apr 12 01:47:18 2018
GPGPU-Sim PTX: 140200000 instructions simulated : ctaid=(0,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1220000  inst.: 134421828 (ipc=110.2) sim_rate=103401 (inst/sec) elapsed = 0:0:21:40 / Thu Apr 12 01:47:19 2018
GPGPU-Sim PTX: 140300000 instructions simulated : ctaid=(1,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1221500  inst.: 134545865 (ipc=110.1) sim_rate=103417 (inst/sec) elapsed = 0:0:21:41 / Thu Apr 12 01:47:20 2018
GPGPU-Sim PTX: 140400000 instructions simulated : ctaid=(7,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1222500  inst.: 134627036 (ipc=110.1) sim_rate=103400 (inst/sec) elapsed = 0:0:21:42 / Thu Apr 12 01:47:21 2018
GPGPU-Sim PTX: 140500000 instructions simulated : ctaid=(7,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1223500  inst.: 134711524 (ipc=110.1) sim_rate=103385 (inst/sec) elapsed = 0:0:21:43 / Thu Apr 12 01:47:22 2018
GPGPU-Sim PTX: 140600000 instructions simulated : ctaid=(1,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1224500  inst.: 134806570 (ipc=110.1) sim_rate=103379 (inst/sec) elapsed = 0:0:21:44 / Thu Apr 12 01:47:23 2018
GPGPU-Sim PTX: 140700000 instructions simulated : ctaid=(5,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1225500  inst.: 134891823 (ipc=110.1) sim_rate=103365 (inst/sec) elapsed = 0:0:21:45 / Thu Apr 12 01:47:24 2018
GPGPU-Sim PTX: 140800000 instructions simulated : ctaid=(6,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1226500  inst.: 134976936 (ipc=110.1) sim_rate=103351 (inst/sec) elapsed = 0:0:21:46 / Thu Apr 12 01:47:25 2018
GPGPU-Sim PTX: 140900000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1227500  inst.: 135050204 (ipc=110.0) sim_rate=103328 (inst/sec) elapsed = 0:0:21:47 / Thu Apr 12 01:47:26 2018
GPGPU-Sim uArch: cycles simulated: 1228500  inst.: 135128402 (ipc=110.0) sim_rate=103309 (inst/sec) elapsed = 0:0:21:48 / Thu Apr 12 01:47:27 2018
GPGPU-Sim PTX: 141000000 instructions simulated : ctaid=(3,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1229500  inst.: 135217426 (ipc=110.0) sim_rate=103298 (inst/sec) elapsed = 0:0:21:49 / Thu Apr 12 01:47:28 2018
GPGPU-Sim PTX: 141100000 instructions simulated : ctaid=(0,5,0) tid=(2,1,0)
GPGPU-Sim PTX: 141200000 instructions simulated : ctaid=(8,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1231000  inst.: 135348207 (ipc=109.9) sim_rate=103319 (inst/sec) elapsed = 0:0:21:50 / Thu Apr 12 01:47:29 2018
GPGPU-Sim uArch: cycles simulated: 1232000  inst.: 135423259 (ipc=109.9) sim_rate=103297 (inst/sec) elapsed = 0:0:21:51 / Thu Apr 12 01:47:30 2018
GPGPU-Sim PTX: 141300000 instructions simulated : ctaid=(8,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1233000  inst.: 135507914 (ipc=109.9) sim_rate=103283 (inst/sec) elapsed = 0:0:21:52 / Thu Apr 12 01:47:31 2018
GPGPU-Sim PTX: 141400000 instructions simulated : ctaid=(7,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1234000  inst.: 135587066 (ipc=109.9) sim_rate=103265 (inst/sec) elapsed = 0:0:21:53 / Thu Apr 12 01:47:32 2018
GPGPU-Sim PTX: 141500000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1235000  inst.: 135674586 (ipc=109.9) sim_rate=103253 (inst/sec) elapsed = 0:0:21:54 / Thu Apr 12 01:47:33 2018
GPGPU-Sim PTX: 141600000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1236000  inst.: 135761484 (ipc=109.8) sim_rate=103240 (inst/sec) elapsed = 0:0:21:55 / Thu Apr 12 01:47:34 2018
GPGPU-Sim PTX: 141700000 instructions simulated : ctaid=(2,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1237000  inst.: 135848402 (ipc=109.8) sim_rate=103228 (inst/sec) elapsed = 0:0:21:56 / Thu Apr 12 01:47:35 2018
GPGPU-Sim PTX: 141800000 instructions simulated : ctaid=(4,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1238000  inst.: 135932586 (ipc=109.8) sim_rate=103213 (inst/sec) elapsed = 0:0:21:57 / Thu Apr 12 01:47:36 2018
GPGPU-Sim PTX: 141900000 instructions simulated : ctaid=(2,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1239000  inst.: 136014962 (ipc=109.8) sim_rate=103197 (inst/sec) elapsed = 0:0:21:58 / Thu Apr 12 01:47:37 2018
GPGPU-Sim PTX: 142000000 instructions simulated : ctaid=(7,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1240500  inst.: 136140755 (ipc=109.7) sim_rate=103215 (inst/sec) elapsed = 0:0:21:59 / Thu Apr 12 01:47:38 2018
GPGPU-Sim PTX: 142100000 instructions simulated : ctaid=(6,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1241500  inst.: 136246033 (ipc=109.7) sim_rate=103216 (inst/sec) elapsed = 0:0:22:00 / Thu Apr 12 01:47:39 2018
GPGPU-Sim PTX: 142200000 instructions simulated : ctaid=(4,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1242500  inst.: 136342590 (ipc=109.7) sim_rate=103211 (inst/sec) elapsed = 0:0:22:01 / Thu Apr 12 01:47:40 2018
GPGPU-Sim PTX: 142300000 instructions simulated : ctaid=(2,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1243000  inst.: 136393435 (ipc=109.7) sim_rate=103172 (inst/sec) elapsed = 0:0:22:02 / Thu Apr 12 01:47:41 2018
GPGPU-Sim PTX: 142400000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1244000  inst.: 136483204 (ipc=109.7) sim_rate=103161 (inst/sec) elapsed = 0:0:22:03 / Thu Apr 12 01:47:42 2018
GPGPU-Sim uArch: cycles simulated: 1245000  inst.: 136567891 (ipc=109.7) sim_rate=103147 (inst/sec) elapsed = 0:0:22:04 / Thu Apr 12 01:47:43 2018
GPGPU-Sim PTX: 142500000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1246000  inst.: 136656449 (ipc=109.7) sim_rate=103136 (inst/sec) elapsed = 0:0:22:05 / Thu Apr 12 01:47:44 2018
GPGPU-Sim PTX: 142600000 instructions simulated : ctaid=(6,7,0) tid=(1,0,0)
GPGPU-Sim PTX: 142700000 instructions simulated : ctaid=(7,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1247000  inst.: 136763063 (ipc=109.7) sim_rate=103139 (inst/sec) elapsed = 0:0:22:06 / Thu Apr 12 01:47:45 2018
GPGPU-Sim PTX: 142800000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1248000  inst.: 136866998 (ipc=109.7) sim_rate=103140 (inst/sec) elapsed = 0:0:22:07 / Thu Apr 12 01:47:46 2018
GPGPU-Sim PTX: 142900000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1249000  inst.: 136982173 (ipc=109.7) sim_rate=103149 (inst/sec) elapsed = 0:0:22:08 / Thu Apr 12 01:47:47 2018
GPGPU-Sim PTX: 143000000 instructions simulated : ctaid=(7,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1250000  inst.: 137069749 (ipc=109.7) sim_rate=103137 (inst/sec) elapsed = 0:0:22:09 / Thu Apr 12 01:47:48 2018
GPGPU-Sim PTX: 143100000 instructions simulated : ctaid=(6,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1251000  inst.: 137153365 (ipc=109.6) sim_rate=103122 (inst/sec) elapsed = 0:0:22:10 / Thu Apr 12 01:47:49 2018
GPGPU-Sim PTX: 143200000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1252000  inst.: 137247388 (ipc=109.6) sim_rate=103115 (inst/sec) elapsed = 0:0:22:11 / Thu Apr 12 01:47:50 2018
GPGPU-Sim PTX: 143300000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1253000  inst.: 137351773 (ipc=109.6) sim_rate=103116 (inst/sec) elapsed = 0:0:22:12 / Thu Apr 12 01:47:51 2018
GPGPU-Sim PTX: 143400000 instructions simulated : ctaid=(1,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1254000  inst.: 137446529 (ipc=109.6) sim_rate=103110 (inst/sec) elapsed = 0:0:22:13 / Thu Apr 12 01:47:52 2018
GPGPU-Sim PTX: 143500000 instructions simulated : ctaid=(5,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1255500  inst.: 137587015 (ipc=109.6) sim_rate=103138 (inst/sec) elapsed = 0:0:22:14 / Thu Apr 12 01:47:53 2018
GPGPU-Sim PTX: 143600000 instructions simulated : ctaid=(2,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1256500  inst.: 137675411 (ipc=109.6) sim_rate=103127 (inst/sec) elapsed = 0:0:22:15 / Thu Apr 12 01:47:54 2018
GPGPU-Sim PTX: 143700000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1257500  inst.: 137755217 (ipc=109.5) sim_rate=103110 (inst/sec) elapsed = 0:0:22:16 / Thu Apr 12 01:47:55 2018
GPGPU-Sim PTX: 143800000 instructions simulated : ctaid=(1,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1258500  inst.: 137836178 (ipc=109.5) sim_rate=103093 (inst/sec) elapsed = 0:0:22:17 / Thu Apr 12 01:47:56 2018
GPGPU-Sim PTX: 143900000 instructions simulated : ctaid=(0,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1259500  inst.: 137926394 (ipc=109.5) sim_rate=103084 (inst/sec) elapsed = 0:0:22:18 / Thu Apr 12 01:47:57 2018
GPGPU-Sim PTX: 144000000 instructions simulated : ctaid=(4,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1260500  inst.: 138034406 (ipc=109.5) sim_rate=103087 (inst/sec) elapsed = 0:0:22:19 / Thu Apr 12 01:47:58 2018
GPGPU-Sim PTX: 144100000 instructions simulated : ctaid=(0,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1261500  inst.: 138122194 (ipc=109.5) sim_rate=103076 (inst/sec) elapsed = 0:0:22:20 / Thu Apr 12 01:47:59 2018
GPGPU-Sim PTX: 144200000 instructions simulated : ctaid=(6,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1262500  inst.: 138233208 (ipc=109.5) sim_rate=103082 (inst/sec) elapsed = 0:0:22:21 / Thu Apr 12 01:48:00 2018
GPGPU-Sim PTX: 144300000 instructions simulated : ctaid=(7,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1263500  inst.: 138333254 (ipc=109.5) sim_rate=103079 (inst/sec) elapsed = 0:0:22:22 / Thu Apr 12 01:48:01 2018
GPGPU-Sim PTX: 144400000 instructions simulated : ctaid=(4,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1264500  inst.: 138447347 (ipc=109.5) sim_rate=103088 (inst/sec) elapsed = 0:0:22:23 / Thu Apr 12 01:48:02 2018
GPGPU-Sim PTX: 144500000 instructions simulated : ctaid=(0,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1265500  inst.: 138543622 (ipc=109.5) sim_rate=103083 (inst/sec) elapsed = 0:0:22:24 / Thu Apr 12 01:48:03 2018
GPGPU-Sim PTX: 144600000 instructions simulated : ctaid=(8,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1266500  inst.: 138637250 (ipc=109.5) sim_rate=103076 (inst/sec) elapsed = 0:0:22:25 / Thu Apr 12 01:48:04 2018
GPGPU-Sim PTX: 144700000 instructions simulated : ctaid=(7,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1267500  inst.: 138740998 (ipc=109.5) sim_rate=103076 (inst/sec) elapsed = 0:0:22:26 / Thu Apr 12 01:48:05 2018
GPGPU-Sim PTX: 144800000 instructions simulated : ctaid=(3,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1268500  inst.: 138828593 (ipc=109.4) sim_rate=103065 (inst/sec) elapsed = 0:0:22:27 / Thu Apr 12 01:48:06 2018
GPGPU-Sim PTX: 144900000 instructions simulated : ctaid=(1,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1269500  inst.: 138930193 (ipc=109.4) sim_rate=103063 (inst/sec) elapsed = 0:0:22:28 / Thu Apr 12 01:48:07 2018
GPGPU-Sim PTX: 145000000 instructions simulated : ctaid=(3,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1270500  inst.: 139022838 (ipc=109.4) sim_rate=103056 (inst/sec) elapsed = 0:0:22:29 / Thu Apr 12 01:48:08 2018
GPGPU-Sim PTX: 145100000 instructions simulated : ctaid=(0,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1271500  inst.: 139113386 (ipc=109.4) sim_rate=103046 (inst/sec) elapsed = 0:0:22:30 / Thu Apr 12 01:48:09 2018
GPGPU-Sim PTX: 145200000 instructions simulated : ctaid=(6,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1272500  inst.: 139202877 (ipc=109.4) sim_rate=103036 (inst/sec) elapsed = 0:0:22:31 / Thu Apr 12 01:48:10 2018
GPGPU-Sim PTX: 145300000 instructions simulated : ctaid=(3,5,0) tid=(0,5,0)
GPGPU-Sim PTX: 145400000 instructions simulated : ctaid=(4,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1273500  inst.: 139318642 (ipc=109.4) sim_rate=103046 (inst/sec) elapsed = 0:0:22:32 / Thu Apr 12 01:48:11 2018
GPGPU-Sim PTX: 145500000 instructions simulated : ctaid=(8,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1274500  inst.: 139429867 (ipc=109.4) sim_rate=103052 (inst/sec) elapsed = 0:0:22:33 / Thu Apr 12 01:48:12 2018
GPGPU-Sim PTX: 145600000 instructions simulated : ctaid=(5,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1275500  inst.: 139548213 (ipc=109.4) sim_rate=103063 (inst/sec) elapsed = 0:0:22:34 / Thu Apr 12 01:48:13 2018
GPGPU-Sim PTX: 145700000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1276500  inst.: 139649592 (ipc=109.4) sim_rate=103062 (inst/sec) elapsed = 0:0:22:35 / Thu Apr 12 01:48:14 2018
GPGPU-Sim PTX: 145800000 instructions simulated : ctaid=(7,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1277500  inst.: 139751158 (ipc=109.4) sim_rate=103061 (inst/sec) elapsed = 0:0:22:36 / Thu Apr 12 01:48:15 2018
GPGPU-Sim PTX: 145900000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1278500  inst.: 139858481 (ipc=109.4) sim_rate=103064 (inst/sec) elapsed = 0:0:22:37 / Thu Apr 12 01:48:16 2018
GPGPU-Sim PTX: 146000000 instructions simulated : ctaid=(5,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1279500  inst.: 139962658 (ipc=109.4) sim_rate=103065 (inst/sec) elapsed = 0:0:22:38 / Thu Apr 12 01:48:17 2018
GPGPU-Sim PTX: 146100000 instructions simulated : ctaid=(2,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1280500  inst.: 140063769 (ipc=109.4) sim_rate=103063 (inst/sec) elapsed = 0:0:22:39 / Thu Apr 12 01:48:18 2018
GPGPU-Sim PTX: 146200000 instructions simulated : ctaid=(3,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1281500  inst.: 140161734 (ipc=109.4) sim_rate=103060 (inst/sec) elapsed = 0:0:22:40 / Thu Apr 12 01:48:19 2018
GPGPU-Sim PTX: 146300000 instructions simulated : ctaid=(2,4,0) tid=(0,1,0)
GPGPU-Sim PTX: 146400000 instructions simulated : ctaid=(7,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1282500  inst.: 140270396 (ipc=109.4) sim_rate=103064 (inst/sec) elapsed = 0:0:22:41 / Thu Apr 12 01:48:20 2018
GPGPU-Sim PTX: 146500000 instructions simulated : ctaid=(4,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1284000  inst.: 140410657 (ipc=109.4) sim_rate=103091 (inst/sec) elapsed = 0:0:22:42 / Thu Apr 12 01:48:21 2018
GPGPU-Sim PTX: 146600000 instructions simulated : ctaid=(1,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1284500  inst.: 140472249 (ipc=109.4) sim_rate=103061 (inst/sec) elapsed = 0:0:22:43 / Thu Apr 12 01:48:22 2018
GPGPU-Sim PTX: 146700000 instructions simulated : ctaid=(5,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1285500  inst.: 140576550 (ipc=109.4) sim_rate=103061 (inst/sec) elapsed = 0:0:22:44 / Thu Apr 12 01:48:23 2018
GPGPU-Sim PTX: 146800000 instructions simulated : ctaid=(3,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1287000  inst.: 140732842 (ipc=109.3) sim_rate=103100 (inst/sec) elapsed = 0:0:22:45 / Thu Apr 12 01:48:24 2018
GPGPU-Sim PTX: 146900000 instructions simulated : ctaid=(1,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 147000000 instructions simulated : ctaid=(5,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1288000  inst.: 140853392 (ipc=109.4) sim_rate=103113 (inst/sec) elapsed = 0:0:22:46 / Thu Apr 12 01:48:25 2018
GPGPU-Sim uArch: cycles simulated: 1288500  inst.: 140915234 (ipc=109.4) sim_rate=103083 (inst/sec) elapsed = 0:0:22:47 / Thu Apr 12 01:48:26 2018
GPGPU-Sim PTX: 147100000 instructions simulated : ctaid=(2,1,0) tid=(0,6,0)
GPGPU-Sim PTX: 147200000 instructions simulated : ctaid=(7,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1289500  inst.: 141037239 (ipc=109.4) sim_rate=103097 (inst/sec) elapsed = 0:0:22:48 / Thu Apr 12 01:48:27 2018
GPGPU-Sim PTX: 147300000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1290500  inst.: 141128390 (ipc=109.4) sim_rate=103088 (inst/sec) elapsed = 0:0:22:49 / Thu Apr 12 01:48:28 2018
GPGPU-Sim PTX: 147400000 instructions simulated : ctaid=(2,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1291500  inst.: 141227141 (ipc=109.4) sim_rate=103085 (inst/sec) elapsed = 0:0:22:50 / Thu Apr 12 01:48:29 2018
GPGPU-Sim PTX: 147500000 instructions simulated : ctaid=(8,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1292500  inst.: 141316383 (ipc=109.3) sim_rate=103075 (inst/sec) elapsed = 0:0:22:51 / Thu Apr 12 01:48:30 2018
GPGPU-Sim PTX: 147600000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1293500  inst.: 141400196 (ipc=109.3) sim_rate=103061 (inst/sec) elapsed = 0:0:22:52 / Thu Apr 12 01:48:31 2018
GPGPU-Sim PTX: 147700000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1295000  inst.: 141540453 (ipc=109.3) sim_rate=103088 (inst/sec) elapsed = 0:0:22:53 / Thu Apr 12 01:48:32 2018
GPGPU-Sim PTX: 147800000 instructions simulated : ctaid=(3,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1296000  inst.: 141645978 (ipc=109.3) sim_rate=103090 (inst/sec) elapsed = 0:0:22:54 / Thu Apr 12 01:48:33 2018
GPGPU-Sim PTX: 147900000 instructions simulated : ctaid=(3,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1297000  inst.: 141756274 (ipc=109.3) sim_rate=103095 (inst/sec) elapsed = 0:0:22:55 / Thu Apr 12 01:48:34 2018
GPGPU-Sim PTX: 148000000 instructions simulated : ctaid=(1,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 148100000 instructions simulated : ctaid=(5,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1298000  inst.: 141868184 (ipc=109.3) sim_rate=103101 (inst/sec) elapsed = 0:0:22:56 / Thu Apr 12 01:48:35 2018
GPGPU-Sim PTX: 148200000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1299000  inst.: 141987250 (ipc=109.3) sim_rate=103113 (inst/sec) elapsed = 0:0:22:57 / Thu Apr 12 01:48:36 2018
GPGPU-Sim PTX: 148300000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1300000  inst.: 142111569 (ipc=109.3) sim_rate=103128 (inst/sec) elapsed = 0:0:22:58 / Thu Apr 12 01:48:37 2018
GPGPU-Sim PTX: 148400000 instructions simulated : ctaid=(2,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1300500  inst.: 142164233 (ipc=109.3) sim_rate=103092 (inst/sec) elapsed = 0:0:22:59 / Thu Apr 12 01:48:38 2018
GPGPU-Sim PTX: 148500000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1301500  inst.: 142263259 (ipc=109.3) sim_rate=103089 (inst/sec) elapsed = 0:0:23:00 / Thu Apr 12 01:48:39 2018
GPGPU-Sim PTX: 148600000 instructions simulated : ctaid=(4,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1302500  inst.: 142362875 (ipc=109.3) sim_rate=103086 (inst/sec) elapsed = 0:0:23:01 / Thu Apr 12 01:48:40 2018
GPGPU-Sim PTX: 148700000 instructions simulated : ctaid=(8,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1303500  inst.: 142448565 (ipc=109.3) sim_rate=103074 (inst/sec) elapsed = 0:0:23:02 / Thu Apr 12 01:48:41 2018
GPGPU-Sim PTX: 148800000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1304500  inst.: 142541868 (ipc=109.3) sim_rate=103067 (inst/sec) elapsed = 0:0:23:03 / Thu Apr 12 01:48:42 2018
GPGPU-Sim PTX: 148900000 instructions simulated : ctaid=(3,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1305500  inst.: 142649127 (ipc=109.3) sim_rate=103070 (inst/sec) elapsed = 0:0:23:04 / Thu Apr 12 01:48:43 2018
GPGPU-Sim PTX: 149000000 instructions simulated : ctaid=(4,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1306500  inst.: 142760539 (ipc=109.3) sim_rate=103076 (inst/sec) elapsed = 0:0:23:05 / Thu Apr 12 01:48:44 2018
GPGPU-Sim PTX: 149100000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1307500  inst.: 142861107 (ipc=109.3) sim_rate=103074 (inst/sec) elapsed = 0:0:23:06 / Thu Apr 12 01:48:45 2018
GPGPU-Sim PTX: 149200000 instructions simulated : ctaid=(3,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1308500  inst.: 142951657 (ipc=109.2) sim_rate=103065 (inst/sec) elapsed = 0:0:23:07 / Thu Apr 12 01:48:46 2018
GPGPU-Sim PTX: 149300000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1309500  inst.: 143047249 (ipc=109.2) sim_rate=103059 (inst/sec) elapsed = 0:0:23:08 / Thu Apr 12 01:48:47 2018
GPGPU-Sim PTX: 149400000 instructions simulated : ctaid=(8,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1310500  inst.: 143151024 (ipc=109.2) sim_rate=103060 (inst/sec) elapsed = 0:0:23:09 / Thu Apr 12 01:48:48 2018
GPGPU-Sim PTX: 149500000 instructions simulated : ctaid=(2,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1311500  inst.: 143260535 (ipc=109.2) sim_rate=103065 (inst/sec) elapsed = 0:0:23:10 / Thu Apr 12 01:48:49 2018
GPGPU-Sim PTX: 149600000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1312500  inst.: 143368948 (ipc=109.2) sim_rate=103068 (inst/sec) elapsed = 0:0:23:11 / Thu Apr 12 01:48:50 2018
GPGPU-Sim PTX: 149700000 instructions simulated : ctaid=(8,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1313500  inst.: 143460405 (ipc=109.2) sim_rate=103060 (inst/sec) elapsed = 0:0:23:12 / Thu Apr 12 01:48:51 2018
GPGPU-Sim PTX: 149800000 instructions simulated : ctaid=(4,0,0) tid=(5,4,0)
GPGPU-Sim PTX: 149900000 instructions simulated : ctaid=(7,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1314500  inst.: 143573345 (ipc=109.2) sim_rate=103067 (inst/sec) elapsed = 0:0:23:13 / Thu Apr 12 01:48:52 2018
GPGPU-Sim PTX: 150000000 instructions simulated : ctaid=(7,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1315500  inst.: 143683340 (ipc=109.2) sim_rate=103072 (inst/sec) elapsed = 0:0:23:14 / Thu Apr 12 01:48:53 2018
GPGPU-Sim uArch: cycles simulated: 1316000  inst.: 143731282 (ipc=109.2) sim_rate=103033 (inst/sec) elapsed = 0:0:23:15 / Thu Apr 12 01:48:54 2018
GPGPU-Sim PTX: 150100000 instructions simulated : ctaid=(5,2,0) tid=(4,6,0)
GPGPU-Sim PTX: 150200000 instructions simulated : ctaid=(7,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1317000  inst.: 143850974 (ipc=109.2) sim_rate=103045 (inst/sec) elapsed = 0:0:23:16 / Thu Apr 12 01:48:55 2018
GPGPU-Sim PTX: 150300000 instructions simulated : ctaid=(7,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1318000  inst.: 143950475 (ipc=109.2) sim_rate=103042 (inst/sec) elapsed = 0:0:23:17 / Thu Apr 12 01:48:56 2018
GPGPU-Sim PTX: 150400000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1319000  inst.: 144037365 (ipc=109.2) sim_rate=103031 (inst/sec) elapsed = 0:0:23:18 / Thu Apr 12 01:48:57 2018
GPGPU-Sim PTX: 150500000 instructions simulated : ctaid=(7,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1320000  inst.: 144137113 (ipc=109.2) sim_rate=103028 (inst/sec) elapsed = 0:0:23:19 / Thu Apr 12 01:48:58 2018
GPGPU-Sim PTX: 150600000 instructions simulated : ctaid=(8,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1321000  inst.: 144230966 (ipc=109.2) sim_rate=103022 (inst/sec) elapsed = 0:0:23:20 / Thu Apr 12 01:48:59 2018
GPGPU-Sim PTX: 150700000 instructions simulated : ctaid=(3,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1322000  inst.: 144337766 (ipc=109.2) sim_rate=103024 (inst/sec) elapsed = 0:0:23:21 / Thu Apr 12 01:49:00 2018
GPGPU-Sim PTX: 150800000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1323000  inst.: 144438551 (ipc=109.2) sim_rate=103023 (inst/sec) elapsed = 0:0:23:22 / Thu Apr 12 01:49:01 2018
GPGPU-Sim PTX: 150900000 instructions simulated : ctaid=(4,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1324000  inst.: 144547181 (ipc=109.2) sim_rate=103027 (inst/sec) elapsed = 0:0:23:23 / Thu Apr 12 01:49:02 2018
GPGPU-Sim PTX: 151000000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1325000  inst.: 144647240 (ipc=109.2) sim_rate=103025 (inst/sec) elapsed = 0:0:23:24 / Thu Apr 12 01:49:03 2018
GPGPU-Sim PTX: 151100000 instructions simulated : ctaid=(2,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1326000  inst.: 144752944 (ipc=109.2) sim_rate=103027 (inst/sec) elapsed = 0:0:23:25 / Thu Apr 12 01:49:04 2018
GPGPU-Sim PTX: 151200000 instructions simulated : ctaid=(0,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1327000  inst.: 144864359 (ipc=109.2) sim_rate=103032 (inst/sec) elapsed = 0:0:23:26 / Thu Apr 12 01:49:05 2018
GPGPU-Sim PTX: 151300000 instructions simulated : ctaid=(7,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1327500  inst.: 144918077 (ipc=109.2) sim_rate=102997 (inst/sec) elapsed = 0:0:23:27 / Thu Apr 12 01:49:06 2018
GPGPU-Sim PTX: 151400000 instructions simulated : ctaid=(5,4,0) tid=(4,3,0)
GPGPU-Sim PTX: 151500000 instructions simulated : ctaid=(6,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1329000  inst.: 145070119 (ipc=109.2) sim_rate=103032 (inst/sec) elapsed = 0:0:23:28 / Thu Apr 12 01:49:07 2018
GPGPU-Sim uArch: cycles simulated: 1329500  inst.: 145121068 (ipc=109.2) sim_rate=102995 (inst/sec) elapsed = 0:0:23:29 / Thu Apr 12 01:49:08 2018
GPGPU-Sim PTX: 151600000 instructions simulated : ctaid=(7,0,0) tid=(0,4,0)
GPGPU-Sim PTX: 151700000 instructions simulated : ctaid=(4,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1330500  inst.: 145251627 (ipc=109.2) sim_rate=103015 (inst/sec) elapsed = 0:0:23:30 / Thu Apr 12 01:49:09 2018
GPGPU-Sim PTX: 151800000 instructions simulated : ctaid=(3,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1331500  inst.: 145363470 (ipc=109.2) sim_rate=103021 (inst/sec) elapsed = 0:0:23:31 / Thu Apr 12 01:49:10 2018
GPGPU-Sim PTX: 151900000 instructions simulated : ctaid=(7,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1332500  inst.: 145455715 (ipc=109.2) sim_rate=103013 (inst/sec) elapsed = 0:0:23:32 / Thu Apr 12 01:49:11 2018
GPGPU-Sim PTX: 152000000 instructions simulated : ctaid=(0,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1333500  inst.: 145558589 (ipc=109.2) sim_rate=103013 (inst/sec) elapsed = 0:0:23:33 / Thu Apr 12 01:49:12 2018
GPGPU-Sim PTX: 152100000 instructions simulated : ctaid=(1,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1334500  inst.: 145657208 (ipc=109.1) sim_rate=103010 (inst/sec) elapsed = 0:0:23:34 / Thu Apr 12 01:49:13 2018
GPGPU-Sim PTX: 152200000 instructions simulated : ctaid=(6,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1335500  inst.: 145776138 (ipc=109.2) sim_rate=103022 (inst/sec) elapsed = 0:0:23:35 / Thu Apr 12 01:49:14 2018
GPGPU-Sim PTX: 152300000 instructions simulated : ctaid=(2,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1336500  inst.: 145867843 (ipc=109.1) sim_rate=103014 (inst/sec) elapsed = 0:0:23:36 / Thu Apr 12 01:49:15 2018
GPGPU-Sim PTX: 152400000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1337500  inst.: 145972622 (ipc=109.1) sim_rate=103015 (inst/sec) elapsed = 0:0:23:37 / Thu Apr 12 01:49:16 2018
GPGPU-Sim PTX: 152500000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1338500  inst.: 146066794 (ipc=109.1) sim_rate=103009 (inst/sec) elapsed = 0:0:23:38 / Thu Apr 12 01:49:17 2018
GPGPU-Sim PTX: 152600000 instructions simulated : ctaid=(3,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1339500  inst.: 146181348 (ipc=109.1) sim_rate=103017 (inst/sec) elapsed = 0:0:23:39 / Thu Apr 12 01:49:18 2018
GPGPU-Sim PTX: 152700000 instructions simulated : ctaid=(3,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 152800000 instructions simulated : ctaid=(2,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1340500  inst.: 146312326 (ipc=109.1) sim_rate=103036 (inst/sec) elapsed = 0:0:23:40 / Thu Apr 12 01:49:19 2018
GPGPU-Sim PTX: 152900000 instructions simulated : ctaid=(6,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1341500  inst.: 146435354 (ipc=109.2) sim_rate=103050 (inst/sec) elapsed = 0:0:23:41 / Thu Apr 12 01:49:20 2018
GPGPU-Sim PTX: 153000000 instructions simulated : ctaid=(7,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1342500  inst.: 146542500 (ipc=109.2) sim_rate=103053 (inst/sec) elapsed = 0:0:23:42 / Thu Apr 12 01:49:21 2018
GPGPU-Sim PTX: 153100000 instructions simulated : ctaid=(4,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1343000  inst.: 146592952 (ipc=109.2) sim_rate=103016 (inst/sec) elapsed = 0:0:23:43 / Thu Apr 12 01:49:22 2018
GPGPU-Sim PTX: 153200000 instructions simulated : ctaid=(7,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1344500  inst.: 146720754 (ipc=109.1) sim_rate=103034 (inst/sec) elapsed = 0:0:23:44 / Thu Apr 12 01:49:23 2018
GPGPU-Sim PTX: 153300000 instructions simulated : ctaid=(6,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1345500  inst.: 146816468 (ipc=109.1) sim_rate=103029 (inst/sec) elapsed = 0:0:23:45 / Thu Apr 12 01:49:24 2018
GPGPU-Sim PTX: 153400000 instructions simulated : ctaid=(0,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1346500  inst.: 146924706 (ipc=109.1) sim_rate=103032 (inst/sec) elapsed = 0:0:23:46 / Thu Apr 12 01:49:25 2018
GPGPU-Sim PTX: 153500000 instructions simulated : ctaid=(2,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1347000  inst.: 146988897 (ipc=109.1) sim_rate=103005 (inst/sec) elapsed = 0:0:23:47 / Thu Apr 12 01:49:26 2018
GPGPU-Sim PTX: 153600000 instructions simulated : ctaid=(8,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1348000  inst.: 147104084 (ipc=109.1) sim_rate=103014 (inst/sec) elapsed = 0:0:23:48 / Thu Apr 12 01:49:27 2018
GPGPU-Sim PTX: 153700000 instructions simulated : ctaid=(5,3,0) tid=(1,3,0)
GPGPU-Sim PTX: 153800000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1349000  inst.: 147224733 (ipc=109.1) sim_rate=103026 (inst/sec) elapsed = 0:0:23:49 / Thu Apr 12 01:49:28 2018
GPGPU-Sim PTX: 153900000 instructions simulated : ctaid=(8,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1350000  inst.: 147325509 (ipc=109.1) sim_rate=103024 (inst/sec) elapsed = 0:0:23:50 / Thu Apr 12 01:49:29 2018
GPGPU-Sim PTX: 154000000 instructions simulated : ctaid=(2,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1351500  inst.: 147484428 (ipc=109.1) sim_rate=103063 (inst/sec) elapsed = 0:0:23:51 / Thu Apr 12 01:49:30 2018
GPGPU-Sim PTX: 154100000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 154200000 instructions simulated : ctaid=(0,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1352500  inst.: 147593146 (ipc=109.1) sim_rate=103067 (inst/sec) elapsed = 0:0:23:52 / Thu Apr 12 01:49:31 2018
GPGPU-Sim uArch: cycles simulated: 1353000  inst.: 147660984 (ipc=109.1) sim_rate=103043 (inst/sec) elapsed = 0:0:23:53 / Thu Apr 12 01:49:32 2018
GPGPU-Sim PTX: 154300000 instructions simulated : ctaid=(0,0,0) tid=(4,3,0)
GPGPU-Sim PTX: 154400000 instructions simulated : ctaid=(4,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1354000  inst.: 147797174 (ipc=109.2) sim_rate=103066 (inst/sec) elapsed = 0:0:23:54 / Thu Apr 12 01:49:33 2018
GPGPU-Sim PTX: 154500000 instructions simulated : ctaid=(3,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1355000  inst.: 147906108 (ipc=109.2) sim_rate=103070 (inst/sec) elapsed = 0:0:23:55 / Thu Apr 12 01:49:34 2018
GPGPU-Sim PTX: 154600000 instructions simulated : ctaid=(4,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1356000  inst.: 148006954 (ipc=109.1) sim_rate=103068 (inst/sec) elapsed = 0:0:23:56 / Thu Apr 12 01:49:35 2018
GPGPU-Sim PTX: 154700000 instructions simulated : ctaid=(8,6,0) tid=(3,2,0)
GPGPU-Sim PTX: 154800000 instructions simulated : ctaid=(2,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1357500  inst.: 148141541 (ipc=109.1) sim_rate=103090 (inst/sec) elapsed = 0:0:23:57 / Thu Apr 12 01:49:36 2018
GPGPU-Sim PTX: 154900000 instructions simulated : ctaid=(3,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1358500  inst.: 148245591 (ipc=109.1) sim_rate=103091 (inst/sec) elapsed = 0:0:23:58 / Thu Apr 12 01:49:37 2018
GPGPU-Sim PTX: 155000000 instructions simulated : ctaid=(8,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1359500  inst.: 148350233 (ipc=109.1) sim_rate=103092 (inst/sec) elapsed = 0:0:23:59 / Thu Apr 12 01:49:38 2018
GPGPU-Sim uArch: cycles simulated: 1360000  inst.: 148406563 (ipc=109.1) sim_rate=103060 (inst/sec) elapsed = 0:0:24:00 / Thu Apr 12 01:49:39 2018
GPGPU-Sim PTX: 155100000 instructions simulated : ctaid=(0,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1361000  inst.: 148513746 (ipc=109.1) sim_rate=103062 (inst/sec) elapsed = 0:0:24:01 / Thu Apr 12 01:49:40 2018
GPGPU-Sim PTX: 155200000 instructions simulated : ctaid=(0,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 155300000 instructions simulated : ctaid=(5,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1362000  inst.: 148628234 (ipc=109.1) sim_rate=103070 (inst/sec) elapsed = 0:0:24:02 / Thu Apr 12 01:49:41 2018
GPGPU-Sim PTX: 155400000 instructions simulated : ctaid=(8,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1363000  inst.: 148734024 (ipc=109.1) sim_rate=103072 (inst/sec) elapsed = 0:0:24:03 / Thu Apr 12 01:49:42 2018
GPGPU-Sim PTX: 155500000 instructions simulated : ctaid=(1,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1364000  inst.: 148854737 (ipc=109.1) sim_rate=103084 (inst/sec) elapsed = 0:0:24:04 / Thu Apr 12 01:49:43 2018
GPGPU-Sim PTX: 155600000 instructions simulated : ctaid=(7,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1365000  inst.: 148974950 (ipc=109.1) sim_rate=103096 (inst/sec) elapsed = 0:0:24:05 / Thu Apr 12 01:49:44 2018
GPGPU-Sim PTX: 155700000 instructions simulated : ctaid=(4,5,0) tid=(3,7,0)
GPGPU-Sim PTX: 155800000 instructions simulated : ctaid=(5,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1366000  inst.: 149113710 (ipc=109.2) sim_rate=103121 (inst/sec) elapsed = 0:0:24:06 / Thu Apr 12 01:49:45 2018
GPGPU-Sim PTX: 155900000 instructions simulated : ctaid=(8,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1367000  inst.: 149225545 (ipc=109.2) sim_rate=103127 (inst/sec) elapsed = 0:0:24:07 / Thu Apr 12 01:49:46 2018
GPGPU-Sim PTX: 156000000 instructions simulated : ctaid=(6,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1368000  inst.: 149324308 (ipc=109.2) sim_rate=103124 (inst/sec) elapsed = 0:0:24:08 / Thu Apr 12 01:49:47 2018
GPGPU-Sim PTX: 156100000 instructions simulated : ctaid=(4,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1369000  inst.: 149437109 (ipc=109.2) sim_rate=103131 (inst/sec) elapsed = 0:0:24:09 / Thu Apr 12 01:49:48 2018
GPGPU-Sim PTX: 156200000 instructions simulated : ctaid=(0,1,0) tid=(1,0,0)
GPGPU-Sim PTX: 156300000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1370000  inst.: 149555477 (ipc=109.2) sim_rate=103141 (inst/sec) elapsed = 0:0:24:10 / Thu Apr 12 01:49:49 2018
GPGPU-Sim PTX: 156400000 instructions simulated : ctaid=(5,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1371000  inst.: 149657671 (ipc=109.2) sim_rate=103141 (inst/sec) elapsed = 0:0:24:11 / Thu Apr 12 01:49:50 2018
GPGPU-Sim PTX: 156500000 instructions simulated : ctaid=(4,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1372000  inst.: 149744692 (ipc=109.1) sim_rate=103129 (inst/sec) elapsed = 0:0:24:12 / Thu Apr 12 01:49:51 2018
GPGPU-Sim PTX: 156600000 instructions simulated : ctaid=(4,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1373500  inst.: 149916285 (ipc=109.1) sim_rate=103177 (inst/sec) elapsed = 0:0:24:13 / Thu Apr 12 01:49:52 2018
GPGPU-Sim PTX: 156700000 instructions simulated : ctaid=(1,5,0) tid=(2,2,0)
GPGPU-Sim PTX: 156800000 instructions simulated : ctaid=(6,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1374500  inst.: 150016879 (ipc=109.1) sim_rate=103175 (inst/sec) elapsed = 0:0:24:14 / Thu Apr 12 01:49:53 2018
GPGPU-Sim PTX: 156900000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1375500  inst.: 150129139 (ipc=109.1) sim_rate=103181 (inst/sec) elapsed = 0:0:24:15 / Thu Apr 12 01:49:54 2018
GPGPU-Sim PTX: 157000000 instructions simulated : ctaid=(8,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1376500  inst.: 150246637 (ipc=109.2) sim_rate=103191 (inst/sec) elapsed = 0:0:24:16 / Thu Apr 12 01:49:55 2018
GPGPU-Sim PTX: 157100000 instructions simulated : ctaid=(0,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1377500  inst.: 150360268 (ipc=109.2) sim_rate=103198 (inst/sec) elapsed = 0:0:24:17 / Thu Apr 12 01:49:56 2018
GPGPU-Sim PTX: 157200000 instructions simulated : ctaid=(0,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1378500  inst.: 150465063 (ipc=109.2) sim_rate=103199 (inst/sec) elapsed = 0:0:24:18 / Thu Apr 12 01:49:57 2018
GPGPU-Sim PTX: 157300000 instructions simulated : ctaid=(7,1,0) tid=(5,5,0)
GPGPU-Sim PTX: 157400000 instructions simulated : ctaid=(4,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1379500  inst.: 150594674 (ipc=109.2) sim_rate=103217 (inst/sec) elapsed = 0:0:24:19 / Thu Apr 12 01:49:58 2018
GPGPU-Sim PTX: 157500000 instructions simulated : ctaid=(7,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1380500  inst.: 150722172 (ipc=109.2) sim_rate=103234 (inst/sec) elapsed = 0:0:24:20 / Thu Apr 12 01:49:59 2018
GPGPU-Sim PTX: 157600000 instructions simulated : ctaid=(0,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1381500  inst.: 150823562 (ipc=109.2) sim_rate=103233 (inst/sec) elapsed = 0:0:24:21 / Thu Apr 12 01:50:00 2018
GPGPU-Sim PTX: 157700000 instructions simulated : ctaid=(7,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1382500  inst.: 150918651 (ipc=109.2) sim_rate=103227 (inst/sec) elapsed = 0:0:24:22 / Thu Apr 12 01:50:01 2018
GPGPU-Sim PTX: 157800000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 157900000 instructions simulated : ctaid=(3,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1383500  inst.: 151037715 (ipc=109.2) sim_rate=103238 (inst/sec) elapsed = 0:0:24:23 / Thu Apr 12 01:50:02 2018
GPGPU-Sim PTX: 158000000 instructions simulated : ctaid=(3,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1384500  inst.: 151128720 (ipc=109.2) sim_rate=103230 (inst/sec) elapsed = 0:0:24:24 / Thu Apr 12 01:50:03 2018
GPGPU-Sim uArch: cycles simulated: 1385500  inst.: 151206151 (ipc=109.1) sim_rate=103212 (inst/sec) elapsed = 0:0:24:25 / Thu Apr 12 01:50:04 2018
GPGPU-Sim PTX: 158100000 instructions simulated : ctaid=(7,2,0) tid=(2,5,0)
GPGPU-Sim PTX: 158200000 instructions simulated : ctaid=(7,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1386500  inst.: 151316578 (ipc=109.1) sim_rate=103217 (inst/sec) elapsed = 0:0:24:26 / Thu Apr 12 01:50:05 2018
GPGPU-Sim PTX: 158300000 instructions simulated : ctaid=(2,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1387500  inst.: 151443043 (ipc=109.1) sim_rate=103233 (inst/sec) elapsed = 0:0:24:27 / Thu Apr 12 01:50:06 2018
GPGPU-Sim PTX: 158400000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 158500000 instructions simulated : ctaid=(3,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1389000  inst.: 151599386 (ipc=109.1) sim_rate=103269 (inst/sec) elapsed = 0:0:24:28 / Thu Apr 12 01:50:07 2018
GPGPU-Sim uArch: cycles simulated: 1389500  inst.: 151648128 (ipc=109.1) sim_rate=103232 (inst/sec) elapsed = 0:0:24:29 / Thu Apr 12 01:50:08 2018
GPGPU-Sim PTX: 158600000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1390500  inst.: 151750655 (ipc=109.1) sim_rate=103231 (inst/sec) elapsed = 0:0:24:30 / Thu Apr 12 01:50:09 2018
GPGPU-Sim PTX: 158700000 instructions simulated : ctaid=(0,1,0) tid=(6,7,0)
GPGPU-Sim PTX: 158800000 instructions simulated : ctaid=(5,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1391500  inst.: 151865737 (ipc=109.1) sim_rate=103239 (inst/sec) elapsed = 0:0:24:31 / Thu Apr 12 01:50:10 2018
GPGPU-Sim PTX: 158900000 instructions simulated : ctaid=(7,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1392500  inst.: 151977792 (ipc=109.1) sim_rate=103245 (inst/sec) elapsed = 0:0:24:32 / Thu Apr 12 01:50:11 2018
GPGPU-Sim PTX: 159000000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1393500  inst.: 152085037 (ipc=109.1) sim_rate=103248 (inst/sec) elapsed = 0:0:24:33 / Thu Apr 12 01:50:12 2018
GPGPU-Sim PTX: 159100000 instructions simulated : ctaid=(7,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1394500  inst.: 152193642 (ipc=109.1) sim_rate=103252 (inst/sec) elapsed = 0:0:24:34 / Thu Apr 12 01:50:13 2018
GPGPU-Sim PTX: 159200000 instructions simulated : ctaid=(0,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1395500  inst.: 152318305 (ipc=109.1) sim_rate=103266 (inst/sec) elapsed = 0:0:24:35 / Thu Apr 12 01:50:14 2018
GPGPU-Sim PTX: 159300000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim PTX: 159400000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1396500  inst.: 152434185 (ipc=109.2) sim_rate=103275 (inst/sec) elapsed = 0:0:24:36 / Thu Apr 12 01:50:15 2018
GPGPU-Sim PTX: 159500000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1397500  inst.: 152548512 (ipc=109.2) sim_rate=103282 (inst/sec) elapsed = 0:0:24:37 / Thu Apr 12 01:50:16 2018
GPGPU-Sim PTX: 159600000 instructions simulated : ctaid=(0,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1398500  inst.: 152666957 (ipc=109.2) sim_rate=103292 (inst/sec) elapsed = 0:0:24:38 / Thu Apr 12 01:50:17 2018
GPGPU-Sim PTX: 159700000 instructions simulated : ctaid=(2,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1399500  inst.: 152774632 (ipc=109.2) sim_rate=103295 (inst/sec) elapsed = 0:0:24:39 / Thu Apr 12 01:50:18 2018
GPGPU-Sim PTX: 159800000 instructions simulated : ctaid=(6,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1400500  inst.: 152878229 (ipc=109.2) sim_rate=103296 (inst/sec) elapsed = 0:0:24:40 / Thu Apr 12 01:50:19 2018
GPGPU-Sim PTX: 159900000 instructions simulated : ctaid=(4,3,0) tid=(6,6,0)
GPGPU-Sim PTX: 160000000 instructions simulated : ctaid=(2,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1401500  inst.: 153001571 (ipc=109.2) sim_rate=103309 (inst/sec) elapsed = 0:0:24:41 / Thu Apr 12 01:50:20 2018
GPGPU-Sim PTX: 160100000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1402500  inst.: 153106950 (ipc=109.2) sim_rate=103311 (inst/sec) elapsed = 0:0:24:42 / Thu Apr 12 01:50:21 2018
GPGPU-Sim PTX: 160200000 instructions simulated : ctaid=(2,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1403500  inst.: 153226254 (ipc=109.2) sim_rate=103321 (inst/sec) elapsed = 0:0:24:43 / Thu Apr 12 01:50:22 2018
GPGPU-Sim PTX: 160300000 instructions simulated : ctaid=(5,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1404500  inst.: 153335278 (ipc=109.2) sim_rate=103325 (inst/sec) elapsed = 0:0:24:44 / Thu Apr 12 01:50:23 2018
GPGPU-Sim PTX: 160400000 instructions simulated : ctaid=(7,2,0) tid=(4,5,0)
GPGPU-Sim PTX: 160500000 instructions simulated : ctaid=(0,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1405500  inst.: 153459380 (ipc=109.2) sim_rate=103339 (inst/sec) elapsed = 0:0:24:45 / Thu Apr 12 01:50:24 2018
GPGPU-Sim PTX: 160600000 instructions simulated : ctaid=(4,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1406500  inst.: 153567182 (ipc=109.2) sim_rate=103342 (inst/sec) elapsed = 0:0:24:46 / Thu Apr 12 01:50:25 2018
GPGPU-Sim uArch: cycles simulated: 1407000  inst.: 153627063 (ipc=109.2) sim_rate=103313 (inst/sec) elapsed = 0:0:24:47 / Thu Apr 12 01:50:26 2018
GPGPU-Sim PTX: 160700000 instructions simulated : ctaid=(8,1,0) tid=(4,1,0)
GPGPU-Sim PTX: 160800000 instructions simulated : ctaid=(2,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1408000  inst.: 153728869 (ipc=109.2) sim_rate=103312 (inst/sec) elapsed = 0:0:24:48 / Thu Apr 12 01:50:27 2018
GPGPU-Sim PTX: 160900000 instructions simulated : ctaid=(0,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1409000  inst.: 153858085 (ipc=109.2) sim_rate=103329 (inst/sec) elapsed = 0:0:24:49 / Thu Apr 12 01:50:28 2018
GPGPU-Sim PTX: 161000000 instructions simulated : ctaid=(6,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1410000  inst.: 153967718 (ipc=109.2) sim_rate=103334 (inst/sec) elapsed = 0:0:24:50 / Thu Apr 12 01:50:29 2018
GPGPU-Sim PTX: 161100000 instructions simulated : ctaid=(3,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1411000  inst.: 154069754 (ipc=109.2) sim_rate=103333 (inst/sec) elapsed = 0:0:24:51 / Thu Apr 12 01:50:30 2018
GPGPU-Sim PTX: 161200000 instructions simulated : ctaid=(6,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1412000  inst.: 154170881 (ipc=109.2) sim_rate=103331 (inst/sec) elapsed = 0:0:24:52 / Thu Apr 12 01:50:31 2018
GPGPU-Sim PTX: 161300000 instructions simulated : ctaid=(1,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1413000  inst.: 154255685 (ipc=109.2) sim_rate=103319 (inst/sec) elapsed = 0:0:24:53 / Thu Apr 12 01:50:32 2018
GPGPU-Sim PTX: 161400000 instructions simulated : ctaid=(7,5,0) tid=(2,0,0)
GPGPU-Sim PTX: 161500000 instructions simulated : ctaid=(6,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1414500  inst.: 154414787 (ipc=109.2) sim_rate=103356 (inst/sec) elapsed = 0:0:24:54 / Thu Apr 12 01:50:33 2018
GPGPU-Sim uArch: cycles simulated: 1415000  inst.: 154466258 (ipc=109.2) sim_rate=103321 (inst/sec) elapsed = 0:0:24:55 / Thu Apr 12 01:50:34 2018
GPGPU-Sim PTX: 161600000 instructions simulated : ctaid=(6,4,0) tid=(5,5,0)
GPGPU-Sim PTX: 161700000 instructions simulated : ctaid=(1,1,0) tid=(5,3,0)
GPGPU-Sim PTX: 161800000 instructions simulated : ctaid=(8,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1416500  inst.: 154655899 (ipc=109.2) sim_rate=103379 (inst/sec) elapsed = 0:0:24:56 / Thu Apr 12 01:50:35 2018
GPGPU-Sim uArch: cycles simulated: 1417000  inst.: 154715312 (ipc=109.2) sim_rate=103350 (inst/sec) elapsed = 0:0:24:57 / Thu Apr 12 01:50:36 2018
GPGPU-Sim PTX: 161900000 instructions simulated : ctaid=(3,0,0) tid=(1,4,0)
GPGPU-Sim PTX: 162000000 instructions simulated : ctaid=(8,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1418000  inst.: 154845200 (ipc=109.2) sim_rate=103367 (inst/sec) elapsed = 0:0:24:58 / Thu Apr 12 01:50:37 2018
GPGPU-Sim PTX: 162100000 instructions simulated : ctaid=(4,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1419000  inst.: 154956796 (ipc=109.2) sim_rate=103373 (inst/sec) elapsed = 0:0:24:59 / Thu Apr 12 01:50:38 2018
GPGPU-Sim PTX: 162200000 instructions simulated : ctaid=(4,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1420000  inst.: 155066782 (ipc=109.2) sim_rate=103377 (inst/sec) elapsed = 0:0:25:00 / Thu Apr 12 01:50:39 2018
GPGPU-Sim PTX: 162300000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1421000  inst.: 155192497 (ipc=109.2) sim_rate=103392 (inst/sec) elapsed = 0:0:25:01 / Thu Apr 12 01:50:40 2018
GPGPU-Sim PTX: 162400000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1421500  inst.: 155255631 (ipc=109.2) sim_rate=103365 (inst/sec) elapsed = 0:0:25:02 / Thu Apr 12 01:50:41 2018
GPGPU-Sim PTX: 162500000 instructions simulated : ctaid=(0,1,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1422252,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1423000  inst.: 155380542 (ipc=109.2) sim_rate=103380 (inst/sec) elapsed = 0:0:25:03 / Thu Apr 12 01:50:42 2018
GPGPU-Sim PTX: 162600000 instructions simulated : ctaid=(6,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1424000  inst.: 155466383 (ipc=109.2) sim_rate=103368 (inst/sec) elapsed = 0:0:25:04 / Thu Apr 12 01:50:43 2018
GPGPU-Sim PTX: 162700000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1425000  inst.: 155574309 (ipc=109.2) sim_rate=103371 (inst/sec) elapsed = 0:0:25:05 / Thu Apr 12 01:50:44 2018
GPGPU-Sim PTX: 162800000 instructions simulated : ctaid=(4,0,0) tid=(2,3,0)
GPGPU-Sim PTX: 162900000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1426000  inst.: 155690873 (ipc=109.2) sim_rate=103380 (inst/sec) elapsed = 0:0:25:06 / Thu Apr 12 01:50:45 2018
GPGPU-Sim PTX: 163000000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1427000  inst.: 155813408 (ipc=109.2) sim_rate=103393 (inst/sec) elapsed = 0:0:25:07 / Thu Apr 12 01:50:46 2018
GPGPU-Sim PTX: 163100000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1428000  inst.: 155951587 (ipc=109.2) sim_rate=103416 (inst/sec) elapsed = 0:0:25:08 / Thu Apr 12 01:50:47 2018
GPGPU-Sim PTX: 163200000 instructions simulated : ctaid=(7,4,0) tid=(5,6,0)
GPGPU-Sim PTX: 163300000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1429000  inst.: 156073074 (ipc=109.2) sim_rate=103428 (inst/sec) elapsed = 0:0:25:09 / Thu Apr 12 01:50:48 2018
GPGPU-Sim PTX: 163400000 instructions simulated : ctaid=(7,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1430000  inst.: 156191820 (ipc=109.2) sim_rate=103438 (inst/sec) elapsed = 0:0:25:10 / Thu Apr 12 01:50:49 2018
GPGPU-Sim PTX: 163500000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim PTX: 163600000 instructions simulated : ctaid=(6,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1431000  inst.: 156322304 (ipc=109.2) sim_rate=103456 (inst/sec) elapsed = 0:0:25:11 / Thu Apr 12 01:50:50 2018
GPGPU-Sim uArch: cycles simulated: 1431500  inst.: 156392539 (ipc=109.3) sim_rate=103434 (inst/sec) elapsed = 0:0:25:12 / Thu Apr 12 01:50:51 2018
GPGPU-Sim PTX: 163700000 instructions simulated : ctaid=(1,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1432500  inst.: 156503446 (ipc=109.3) sim_rate=103439 (inst/sec) elapsed = 0:0:25:13 / Thu Apr 12 01:50:52 2018
GPGPU-Sim PTX: 163800000 instructions simulated : ctaid=(5,4,0) tid=(2,2,0)
GPGPU-Sim PTX: 163900000 instructions simulated : ctaid=(6,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1433500  inst.: 156597945 (ipc=109.2) sim_rate=103433 (inst/sec) elapsed = 0:0:25:14 / Thu Apr 12 01:50:53 2018
GPGPU-Sim PTX: 164000000 instructions simulated : ctaid=(8,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1435000  inst.: 156713640 (ipc=109.2) sim_rate=103441 (inst/sec) elapsed = 0:0:25:15 / Thu Apr 12 01:50:54 2018
GPGPU-Sim PTX: 164100000 instructions simulated : ctaid=(2,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1436000  inst.: 156828777 (ipc=109.2) sim_rate=103449 (inst/sec) elapsed = 0:0:25:16 / Thu Apr 12 01:50:55 2018
GPGPU-Sim PTX: 164200000 instructions simulated : ctaid=(2,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1436500  inst.: 156882430 (ipc=109.2) sim_rate=103416 (inst/sec) elapsed = 0:0:25:17 / Thu Apr 12 01:50:56 2018
GPGPU-Sim PTX: 164300000 instructions simulated : ctaid=(4,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 164400000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1438000  inst.: 157069552 (ipc=109.2) sim_rate=103471 (inst/sec) elapsed = 0:0:25:18 / Thu Apr 12 01:50:57 2018
GPGPU-Sim PTX: 164500000 instructions simulated : ctaid=(4,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1439000  inst.: 157187011 (ipc=109.2) sim_rate=103480 (inst/sec) elapsed = 0:0:25:19 / Thu Apr 12 01:50:58 2018
GPGPU-Sim PTX: 164600000 instructions simulated : ctaid=(1,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1440000  inst.: 157323330 (ipc=109.3) sim_rate=103502 (inst/sec) elapsed = 0:0:25:20 / Thu Apr 12 01:50:59 2018
GPGPU-Sim PTX: 164700000 instructions simulated : ctaid=(8,1,0) tid=(2,1,0)
GPGPU-Sim PTX: 164800000 instructions simulated : ctaid=(6,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1441000  inst.: 157464150 (ipc=109.3) sim_rate=103526 (inst/sec) elapsed = 0:0:25:21 / Thu Apr 12 01:51:00 2018
GPGPU-Sim PTX: 164900000 instructions simulated : ctaid=(2,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1442000  inst.: 157584384 (ipc=109.3) sim_rate=103537 (inst/sec) elapsed = 0:0:25:22 / Thu Apr 12 01:51:01 2018
GPGPU-Sim PTX: 165000000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1443000  inst.: 157666338 (ipc=109.3) sim_rate=103523 (inst/sec) elapsed = 0:0:25:23 / Thu Apr 12 01:51:02 2018
GPGPU-Sim PTX: 165100000 instructions simulated : ctaid=(3,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1444000  inst.: 157755255 (ipc=109.2) sim_rate=103513 (inst/sec) elapsed = 0:0:25:24 / Thu Apr 12 01:51:03 2018
GPGPU-Sim PTX: 165200000 instructions simulated : ctaid=(8,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1445000  inst.: 157855139 (ipc=109.2) sim_rate=103511 (inst/sec) elapsed = 0:0:25:25 / Thu Apr 12 01:51:04 2018
GPGPU-Sim PTX: 165300000 instructions simulated : ctaid=(6,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1446000  inst.: 157954067 (ipc=109.2) sim_rate=103508 (inst/sec) elapsed = 0:0:25:26 / Thu Apr 12 01:51:05 2018
GPGPU-Sim PTX: 165400000 instructions simulated : ctaid=(2,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1447000  inst.: 158048873 (ipc=109.2) sim_rate=103502 (inst/sec) elapsed = 0:0:25:27 / Thu Apr 12 01:51:06 2018
GPGPU-Sim PTX: 165500000 instructions simulated : ctaid=(2,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1448000  inst.: 158135234 (ipc=109.2) sim_rate=103491 (inst/sec) elapsed = 0:0:25:28 / Thu Apr 12 01:51:07 2018
GPGPU-Sim PTX: 165600000 instructions simulated : ctaid=(7,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1449000  inst.: 158237396 (ipc=109.2) sim_rate=103490 (inst/sec) elapsed = 0:0:25:29 / Thu Apr 12 01:51:08 2018
GPGPU-Sim PTX: 165700000 instructions simulated : ctaid=(8,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1450000  inst.: 158355183 (ipc=109.2) sim_rate=103500 (inst/sec) elapsed = 0:0:25:30 / Thu Apr 12 01:51:09 2018
GPGPU-Sim PTX: 165800000 instructions simulated : ctaid=(0,1,0) tid=(5,1,0)
GPGPU-Sim PTX: 165900000 instructions simulated : ctaid=(0,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 166000000 instructions simulated : ctaid=(3,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1451500  inst.: 158548712 (ipc=109.2) sim_rate=103558 (inst/sec) elapsed = 0:0:25:31 / Thu Apr 12 01:51:10 2018
GPGPU-Sim PTX: 166100000 instructions simulated : ctaid=(3,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1452500  inst.: 158691938 (ipc=109.3) sim_rate=103584 (inst/sec) elapsed = 0:0:25:32 / Thu Apr 12 01:51:11 2018
GPGPU-Sim PTX: 166200000 instructions simulated : ctaid=(1,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1453500  inst.: 158811811 (ipc=109.3) sim_rate=103595 (inst/sec) elapsed = 0:0:25:33 / Thu Apr 12 01:51:12 2018
GPGPU-Sim PTX: 166300000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 166400000 instructions simulated : ctaid=(5,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1454500  inst.: 158930293 (ipc=109.3) sim_rate=103605 (inst/sec) elapsed = 0:0:25:34 / Thu Apr 12 01:51:13 2018
GPGPU-Sim PTX: 166500000 instructions simulated : ctaid=(6,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1455500  inst.: 159010622 (ipc=109.2) sim_rate=103589 (inst/sec) elapsed = 0:0:25:35 / Thu Apr 12 01:51:14 2018
GPGPU-Sim uArch: cycles simulated: 1456500  inst.: 159088334 (ipc=109.2) sim_rate=103573 (inst/sec) elapsed = 0:0:25:36 / Thu Apr 12 01:51:15 2018
GPGPU-Sim PTX: 166600000 instructions simulated : ctaid=(2,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 166700000 instructions simulated : ctaid=(3,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1458000  inst.: 159243838 (ipc=109.2) sim_rate=103606 (inst/sec) elapsed = 0:0:25:37 / Thu Apr 12 01:51:16 2018
GPGPU-Sim PTX: 166800000 instructions simulated : ctaid=(6,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1459000  inst.: 159339753 (ipc=109.2) sim_rate=103601 (inst/sec) elapsed = 0:0:25:38 / Thu Apr 12 01:51:17 2018
GPGPU-Sim PTX: 166900000 instructions simulated : ctaid=(1,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1460000  inst.: 159445004 (ipc=109.2) sim_rate=103602 (inst/sec) elapsed = 0:0:25:39 / Thu Apr 12 01:51:18 2018
GPGPU-Sim PTX: 167000000 instructions simulated : ctaid=(7,7,0) tid=(0,1,0)
GPGPU-Sim PTX: 167100000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1461000  inst.: 159562740 (ipc=109.2) sim_rate=103612 (inst/sec) elapsed = 0:0:25:40 / Thu Apr 12 01:51:19 2018
GPGPU-Sim PTX: 167200000 instructions simulated : ctaid=(5,4,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1461985,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1462000  inst.: 159685284 (ipc=109.2) sim_rate=103624 (inst/sec) elapsed = 0:0:25:41 / Thu Apr 12 01:51:20 2018
GPGPU-Sim PTX: 167300000 instructions simulated : ctaid=(2,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1463000  inst.: 159789415 (ipc=109.2) sim_rate=103624 (inst/sec) elapsed = 0:0:25:42 / Thu Apr 12 01:51:21 2018
GPGPU-Sim PTX: 167400000 instructions simulated : ctaid=(6,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1464000  inst.: 159894541 (ipc=109.2) sim_rate=103625 (inst/sec) elapsed = 0:0:25:43 / Thu Apr 12 01:51:22 2018
GPGPU-Sim PTX: 167500000 instructions simulated : ctaid=(3,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1465000  inst.: 160012059 (ipc=109.2) sim_rate=103634 (inst/sec) elapsed = 0:0:25:44 / Thu Apr 12 01:51:23 2018
GPGPU-Sim PTX: 167600000 instructions simulated : ctaid=(6,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1465500  inst.: 160074622 (ipc=109.2) sim_rate=103608 (inst/sec) elapsed = 0:0:25:45 / Thu Apr 12 01:51:24 2018
GPGPU-Sim PTX: 167700000 instructions simulated : ctaid=(0,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1466500  inst.: 160194037 (ipc=109.2) sim_rate=103618 (inst/sec) elapsed = 0:0:25:46 / Thu Apr 12 01:51:25 2018
GPGPU-Sim PTX: 167800000 instructions simulated : ctaid=(4,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1467500  inst.: 160287508 (ipc=109.2) sim_rate=103611 (inst/sec) elapsed = 0:0:25:47 / Thu Apr 12 01:51:26 2018
GPGPU-Sim PTX: 167900000 instructions simulated : ctaid=(4,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1468500  inst.: 160386117 (ipc=109.2) sim_rate=103608 (inst/sec) elapsed = 0:0:25:48 / Thu Apr 12 01:51:27 2018
GPGPU-Sim PTX: 168000000 instructions simulated : ctaid=(6,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1469500  inst.: 160483797 (ipc=109.2) sim_rate=103604 (inst/sec) elapsed = 0:0:25:49 / Thu Apr 12 01:51:28 2018
GPGPU-Sim PTX: 168100000 instructions simulated : ctaid=(4,0,0) tid=(2,7,0)
GPGPU-Sim PTX: 168200000 instructions simulated : ctaid=(4,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1470500  inst.: 160584098 (ipc=109.2) sim_rate=103602 (inst/sec) elapsed = 0:0:25:50 / Thu Apr 12 01:51:29 2018
GPGPU-Sim PTX: 168300000 instructions simulated : ctaid=(0,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1471500  inst.: 160703730 (ipc=109.2) sim_rate=103612 (inst/sec) elapsed = 0:0:25:51 / Thu Apr 12 01:51:30 2018
GPGPU-Sim PTX: 168400000 instructions simulated : ctaid=(3,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1472500  inst.: 160817035 (ipc=109.2) sim_rate=103619 (inst/sec) elapsed = 0:0:25:52 / Thu Apr 12 01:51:31 2018
GPGPU-Sim PTX: 168500000 instructions simulated : ctaid=(6,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1473500  inst.: 160926660 (ipc=109.2) sim_rate=103623 (inst/sec) elapsed = 0:0:25:53 / Thu Apr 12 01:51:32 2018
GPGPU-Sim PTX: 168600000 instructions simulated : ctaid=(4,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1474500  inst.: 161030708 (ipc=109.2) sim_rate=103623 (inst/sec) elapsed = 0:0:25:54 / Thu Apr 12 01:51:33 2018
GPGPU-Sim PTX: 168700000 instructions simulated : ctaid=(2,3,0) tid=(1,5,0)
GPGPU-Sim PTX: 168800000 instructions simulated : ctaid=(0,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1475500  inst.: 161143628 (ipc=109.2) sim_rate=103629 (inst/sec) elapsed = 0:0:25:55 / Thu Apr 12 01:51:34 2018
GPGPU-Sim PTX: 168900000 instructions simulated : ctaid=(8,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1476500  inst.: 161256439 (ipc=109.2) sim_rate=103635 (inst/sec) elapsed = 0:0:25:56 / Thu Apr 12 01:51:35 2018
GPGPU-Sim PTX: 169000000 instructions simulated : ctaid=(4,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1477500  inst.: 161370553 (ipc=109.2) sim_rate=103641 (inst/sec) elapsed = 0:0:25:57 / Thu Apr 12 01:51:36 2018
GPGPU-Sim PTX: 169100000 instructions simulated : ctaid=(6,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1478500  inst.: 161494560 (ipc=109.2) sim_rate=103655 (inst/sec) elapsed = 0:0:25:58 / Thu Apr 12 01:51:37 2018
GPGPU-Sim PTX: 169200000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1479500  inst.: 161603682 (ipc=109.2) sim_rate=103658 (inst/sec) elapsed = 0:0:25:59 / Thu Apr 12 01:51:38 2018
GPGPU-Sim PTX: 169300000 instructions simulated : ctaid=(7,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 169400000 instructions simulated : ctaid=(3,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1480500  inst.: 161697729 (ipc=109.2) sim_rate=103652 (inst/sec) elapsed = 0:0:26:00 / Thu Apr 12 01:51:39 2018
GPGPU-Sim uArch: cycles simulated: 1481500  inst.: 161778339 (ipc=109.2) sim_rate=103637 (inst/sec) elapsed = 0:0:26:01 / Thu Apr 12 01:51:40 2018
GPGPU-Sim PTX: 169500000 instructions simulated : ctaid=(8,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 169600000 instructions simulated : ctaid=(7,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1482500  inst.: 161893106 (ipc=109.2) sim_rate=103644 (inst/sec) elapsed = 0:0:26:02 / Thu Apr 12 01:51:41 2018
GPGPU-Sim PTX: 169700000 instructions simulated : ctaid=(4,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1483500  inst.: 162012501 (ipc=109.2) sim_rate=103654 (inst/sec) elapsed = 0:0:26:03 / Thu Apr 12 01:51:42 2018
GPGPU-Sim PTX: 169800000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1484500  inst.: 162135535 (ipc=109.2) sim_rate=103667 (inst/sec) elapsed = 0:0:26:04 / Thu Apr 12 01:51:43 2018
GPGPU-Sim PTX: 169900000 instructions simulated : ctaid=(3,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1485500  inst.: 162243785 (ipc=109.2) sim_rate=103670 (inst/sec) elapsed = 0:0:26:05 / Thu Apr 12 01:51:44 2018
GPGPU-Sim PTX: 170000000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1486500  inst.: 162341791 (ipc=109.2) sim_rate=103666 (inst/sec) elapsed = 0:0:26:06 / Thu Apr 12 01:51:45 2018
GPGPU-Sim PTX: 170100000 instructions simulated : ctaid=(8,4,0) tid=(2,0,0)
GPGPU-Sim PTX: 170200000 instructions simulated : ctaid=(4,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1487500  inst.: 162459348 (ipc=109.2) sim_rate=103675 (inst/sec) elapsed = 0:0:26:07 / Thu Apr 12 01:51:46 2018
GPGPU-Sim PTX: 170300000 instructions simulated : ctaid=(4,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1488500  inst.: 162576931 (ipc=109.2) sim_rate=103684 (inst/sec) elapsed = 0:0:26:08 / Thu Apr 12 01:51:47 2018
GPGPU-Sim PTX: 170400000 instructions simulated : ctaid=(0,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1489000  inst.: 162637575 (ipc=109.2) sim_rate=103656 (inst/sec) elapsed = 0:0:26:09 / Thu Apr 12 01:51:48 2018
GPGPU-Sim PTX: 170500000 instructions simulated : ctaid=(4,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1490000  inst.: 162747399 (ipc=109.2) sim_rate=103660 (inst/sec) elapsed = 0:0:26:10 / Thu Apr 12 01:51:49 2018
GPGPU-Sim PTX: 170600000 instructions simulated : ctaid=(3,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1491500  inst.: 162886957 (ipc=109.2) sim_rate=103683 (inst/sec) elapsed = 0:0:26:11 / Thu Apr 12 01:51:50 2018
GPGPU-Sim PTX: 170700000 instructions simulated : ctaid=(2,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1492500  inst.: 162978499 (ipc=109.2) sim_rate=103675 (inst/sec) elapsed = 0:0:26:12 / Thu Apr 12 01:51:51 2018
GPGPU-Sim PTX: 170800000 instructions simulated : ctaid=(8,4,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1493112,0), 4 CTAs running
GPGPU-Sim PTX: 170900000 instructions simulated : ctaid=(2,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1493500  inst.: 163092413 (ipc=109.2) sim_rate=103682 (inst/sec) elapsed = 0:0:26:13 / Thu Apr 12 01:51:52 2018
GPGPU-Sim PTX: 171000000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1494500  inst.: 163207768 (ipc=109.2) sim_rate=103689 (inst/sec) elapsed = 0:0:26:14 / Thu Apr 12 01:51:53 2018
GPGPU-Sim PTX: 171100000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1495500  inst.: 163321922 (ipc=109.2) sim_rate=103696 (inst/sec) elapsed = 0:0:26:15 / Thu Apr 12 01:51:54 2018
GPGPU-Sim PTX: 171200000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1496500  inst.: 163420755 (ipc=109.2) sim_rate=103693 (inst/sec) elapsed = 0:0:26:16 / Thu Apr 12 01:51:55 2018
GPGPU-Sim PTX: 171300000 instructions simulated : ctaid=(5,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1497500  inst.: 163530841 (ipc=109.2) sim_rate=103697 (inst/sec) elapsed = 0:0:26:17 / Thu Apr 12 01:51:56 2018
GPGPU-Sim PTX: 171400000 instructions simulated : ctaid=(1,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1498500  inst.: 163633802 (ipc=109.2) sim_rate=103696 (inst/sec) elapsed = 0:0:26:18 / Thu Apr 12 01:51:57 2018
GPGPU-Sim PTX: 171500000 instructions simulated : ctaid=(3,5,0) tid=(2,3,0)
GPGPU-Sim PTX: 171600000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1499500  inst.: 163744268 (ipc=109.2) sim_rate=103701 (inst/sec) elapsed = 0:0:26:19 / Thu Apr 12 01:51:58 2018
GPGPU-Sim PTX: 171700000 instructions simulated : ctaid=(1,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1500500  inst.: 163851368 (ipc=109.2) sim_rate=103703 (inst/sec) elapsed = 0:0:26:20 / Thu Apr 12 01:51:59 2018
GPGPU-Sim PTX: 171800000 instructions simulated : ctaid=(5,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1501500  inst.: 163944314 (ipc=109.2) sim_rate=103696 (inst/sec) elapsed = 0:0:26:21 / Thu Apr 12 01:52:00 2018
GPGPU-Sim PTX: 171900000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1502500  inst.: 164043609 (ipc=109.2) sim_rate=103693 (inst/sec) elapsed = 0:0:26:22 / Thu Apr 12 01:52:01 2018
GPGPU-Sim PTX: 172000000 instructions simulated : ctaid=(4,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1503500  inst.: 164143624 (ipc=109.2) sim_rate=103691 (inst/sec) elapsed = 0:0:26:23 / Thu Apr 12 01:52:02 2018
GPGPU-Sim PTX: 172100000 instructions simulated : ctaid=(8,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1504500  inst.: 164246934 (ipc=109.2) sim_rate=103691 (inst/sec) elapsed = 0:0:26:24 / Thu Apr 12 01:52:03 2018
GPGPU-Sim PTX: 172200000 instructions simulated : ctaid=(4,3,0) tid=(3,5,0)
GPGPU-Sim PTX: 172300000 instructions simulated : ctaid=(0,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1506000  inst.: 164413515 (ipc=109.2) sim_rate=103730 (inst/sec) elapsed = 0:0:26:25 / Thu Apr 12 01:52:04 2018
GPGPU-Sim PTX: 172400000 instructions simulated : ctaid=(8,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1507000  inst.: 164520736 (ipc=109.2) sim_rate=103733 (inst/sec) elapsed = 0:0:26:26 / Thu Apr 12 01:52:05 2018
GPGPU-Sim PTX: 172500000 instructions simulated : ctaid=(5,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1508000  inst.: 164631375 (ipc=109.2) sim_rate=103737 (inst/sec) elapsed = 0:0:26:27 / Thu Apr 12 01:52:06 2018
GPGPU-Sim PTX: 172600000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1508773,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1509000  inst.: 164730353 (ipc=109.2) sim_rate=103734 (inst/sec) elapsed = 0:0:26:28 / Thu Apr 12 01:52:07 2018
GPGPU-Sim PTX: 172700000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1510000  inst.: 164833681 (ipc=109.2) sim_rate=103734 (inst/sec) elapsed = 0:0:26:29 / Thu Apr 12 01:52:08 2018
GPGPU-Sim PTX: 172800000 instructions simulated : ctaid=(5,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1511000  inst.: 164942793 (ipc=109.2) sim_rate=103737 (inst/sec) elapsed = 0:0:26:30 / Thu Apr 12 01:52:09 2018
GPGPU-Sim PTX: 172900000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1512000  inst.: 165037293 (ipc=109.2) sim_rate=103731 (inst/sec) elapsed = 0:0:26:31 / Thu Apr 12 01:52:10 2018
GPGPU-Sim PTX: 173000000 instructions simulated : ctaid=(6,2,0) tid=(4,0,0)
GPGPU-Sim PTX: 173100000 instructions simulated : ctaid=(1,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1513000  inst.: 165155697 (ipc=109.2) sim_rate=103741 (inst/sec) elapsed = 0:0:26:32 / Thu Apr 12 01:52:11 2018
GPGPU-Sim PTX: 173200000 instructions simulated : ctaid=(2,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1514000  inst.: 165266883 (ipc=109.2) sim_rate=103745 (inst/sec) elapsed = 0:0:26:33 / Thu Apr 12 01:52:12 2018
GPGPU-Sim PTX: 173300000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1515000  inst.: 165381555 (ipc=109.2) sim_rate=103752 (inst/sec) elapsed = 0:0:26:34 / Thu Apr 12 01:52:13 2018
GPGPU-Sim PTX: 173400000 instructions simulated : ctaid=(3,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1516000  inst.: 165492410 (ipc=109.2) sim_rate=103756 (inst/sec) elapsed = 0:0:26:35 / Thu Apr 12 01:52:14 2018
GPGPU-Sim PTX: 173500000 instructions simulated : ctaid=(2,5,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1516371,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1517000  inst.: 165587711 (ipc=109.2) sim_rate=103751 (inst/sec) elapsed = 0:0:26:36 / Thu Apr 12 01:52:15 2018
GPGPU-Sim PTX: 173600000 instructions simulated : ctaid=(6,3,0) tid=(3,4,0)
GPGPU-Sim PTX: 173700000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1518500  inst.: 165726011 (ipc=109.1) sim_rate=103773 (inst/sec) elapsed = 0:0:26:37 / Thu Apr 12 01:52:16 2018
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1518723,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1518751,0), 4 CTAs running
GPGPU-Sim PTX: 173800000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1519500  inst.: 165825228 (ipc=109.1) sim_rate=103770 (inst/sec) elapsed = 0:0:26:38 / Thu Apr 12 01:52:17 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1519879,0), 3 CTAs running
GPGPU-Sim PTX: 173900000 instructions simulated : ctaid=(8,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1520500  inst.: 165923336 (ipc=109.1) sim_rate=103766 (inst/sec) elapsed = 0:0:26:39 / Thu Apr 12 01:52:18 2018
GPGPU-Sim PTX: 174000000 instructions simulated : ctaid=(0,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1521500  inst.: 166022102 (ipc=109.1) sim_rate=103763 (inst/sec) elapsed = 0:0:26:40 / Thu Apr 12 01:52:19 2018
GPGPU-Sim PTX: 174100000 instructions simulated : ctaid=(6,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1522500  inst.: 166126119 (ipc=109.1) sim_rate=103763 (inst/sec) elapsed = 0:0:26:41 / Thu Apr 12 01:52:20 2018
GPGPU-Sim PTX: 174200000 instructions simulated : ctaid=(7,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1523500  inst.: 166230650 (ipc=109.1) sim_rate=103764 (inst/sec) elapsed = 0:0:26:42 / Thu Apr 12 01:52:21 2018
GPGPU-Sim PTX: 174300000 instructions simulated : ctaid=(2,2,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1523882,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1524500  inst.: 166329986 (ipc=109.1) sim_rate=103761 (inst/sec) elapsed = 0:0:26:43 / Thu Apr 12 01:52:22 2018
GPGPU-Sim PTX: 174400000 instructions simulated : ctaid=(1,3,0) tid=(6,0,0)
GPGPU-Sim PTX: 174500000 instructions simulated : ctaid=(2,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1525500  inst.: 166439899 (ipc=109.1) sim_rate=103765 (inst/sec) elapsed = 0:0:26:44 / Thu Apr 12 01:52:23 2018
GPGPU-Sim PTX: 174600000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1526500  inst.: 166545353 (ipc=109.1) sim_rate=103766 (inst/sec) elapsed = 0:0:26:45 / Thu Apr 12 01:52:24 2018
GPGPU-Sim PTX: 174700000 instructions simulated : ctaid=(7,1,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1527467,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1527500  inst.: 166627917 (ipc=109.1) sim_rate=103753 (inst/sec) elapsed = 0:0:26:46 / Thu Apr 12 01:52:25 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1527999,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1528500  inst.: 166707343 (ipc=109.1) sim_rate=103738 (inst/sec) elapsed = 0:0:26:47 / Thu Apr 12 01:52:26 2018
GPGPU-Sim PTX: 174800000 instructions simulated : ctaid=(2,6,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1528627,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1528967,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1529437,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1529500  inst.: 166795139 (ipc=109.1) sim_rate=103728 (inst/sec) elapsed = 0:0:26:48 / Thu Apr 12 01:52:27 2018
GPGPU-Sim PTX: 174900000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim PTX: 175000000 instructions simulated : ctaid=(6,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1531000  inst.: 166932008 (ipc=109.0) sim_rate=103748 (inst/sec) elapsed = 0:0:26:49 / Thu Apr 12 01:52:28 2018
GPGPU-Sim PTX: 175100000 instructions simulated : ctaid=(1,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1532000  inst.: 167028489 (ipc=109.0) sim_rate=103744 (inst/sec) elapsed = 0:0:26:50 / Thu Apr 12 01:52:29 2018
GPGPU-Sim PTX: 175200000 instructions simulated : ctaid=(2,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1533500  inst.: 167182861 (ipc=109.0) sim_rate=103775 (inst/sec) elapsed = 0:0:26:51 / Thu Apr 12 01:52:30 2018
GPGPU-Sim PTX: 175300000 instructions simulated : ctaid=(6,3,0) tid=(2,4,0)
GPGPU-Sim PTX: 175400000 instructions simulated : ctaid=(2,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1534500  inst.: 167282790 (ipc=109.0) sim_rate=103773 (inst/sec) elapsed = 0:0:26:52 / Thu Apr 12 01:52:31 2018
GPGPU-Sim PTX: 175500000 instructions simulated : ctaid=(0,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1535500  inst.: 167370788 (ipc=109.0) sim_rate=103763 (inst/sec) elapsed = 0:0:26:53 / Thu Apr 12 01:52:32 2018
GPGPU-Sim PTX: 175600000 instructions simulated : ctaid=(6,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1536500  inst.: 167464489 (ipc=109.0) sim_rate=103757 (inst/sec) elapsed = 0:0:26:54 / Thu Apr 12 01:52:33 2018
GPGPU-Sim PTX: 175700000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1537641,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1538000  inst.: 167602015 (ipc=109.0) sim_rate=103778 (inst/sec) elapsed = 0:0:26:55 / Thu Apr 12 01:52:34 2018
GPGPU-Sim PTX: 175800000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1539000  inst.: 167685393 (ipc=109.0) sim_rate=103765 (inst/sec) elapsed = 0:0:26:56 / Thu Apr 12 01:52:35 2018
GPGPU-Sim PTX: 175900000 instructions simulated : ctaid=(7,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1540000  inst.: 167771033 (ipc=108.9) sim_rate=103754 (inst/sec) elapsed = 0:0:26:57 / Thu Apr 12 01:52:36 2018
GPGPU-Sim PTX: 176000000 instructions simulated : ctaid=(0,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1541500  inst.: 167901166 (ipc=108.9) sim_rate=103770 (inst/sec) elapsed = 0:0:26:58 / Thu Apr 12 01:52:37 2018
GPGPU-Sim PTX: 176100000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1542500  inst.: 168009291 (ipc=108.9) sim_rate=103773 (inst/sec) elapsed = 0:0:26:59 / Thu Apr 12 01:52:38 2018
GPGPU-Sim PTX: 176200000 instructions simulated : ctaid=(7,5,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1543191,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1543334,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1543384,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1543500  inst.: 168115175 (ipc=108.9) sim_rate=103774 (inst/sec) elapsed = 0:0:27:00 / Thu Apr 12 01:52:39 2018
GPGPU-Sim PTX: 176300000 instructions simulated : ctaid=(2,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1544500  inst.: 168204188 (ipc=108.9) sim_rate=103765 (inst/sec) elapsed = 0:0:27:01 / Thu Apr 12 01:52:40 2018
GPGPU-Sim PTX: 176400000 instructions simulated : ctaid=(1,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1545500  inst.: 168283787 (ipc=108.9) sim_rate=103750 (inst/sec) elapsed = 0:0:27:02 / Thu Apr 12 01:52:41 2018
GPGPU-Sim PTX: 176500000 instructions simulated : ctaid=(7,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 176600000 instructions simulated : ctaid=(8,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1547000  inst.: 168423796 (ipc=108.9) sim_rate=103773 (inst/sec) elapsed = 0:0:27:03 / Thu Apr 12 01:52:42 2018
GPGPU-Sim PTX: 176700000 instructions simulated : ctaid=(3,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1548000  inst.: 168522393 (ipc=108.9) sim_rate=103769 (inst/sec) elapsed = 0:0:27:04 / Thu Apr 12 01:52:43 2018
GPGPU-Sim PTX: 176800000 instructions simulated : ctaid=(6,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1549000  inst.: 168609651 (ipc=108.9) sim_rate=103759 (inst/sec) elapsed = 0:0:27:05 / Thu Apr 12 01:52:44 2018
GPGPU-Sim PTX: 176900000 instructions simulated : ctaid=(6,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1550500  inst.: 168732978 (ipc=108.8) sim_rate=103771 (inst/sec) elapsed = 0:0:27:06 / Thu Apr 12 01:52:45 2018
GPGPU-Sim PTX: 177000000 instructions simulated : ctaid=(1,2,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1550856,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1551500  inst.: 168820986 (ipc=108.8) sim_rate=103762 (inst/sec) elapsed = 0:0:27:07 / Thu Apr 12 01:52:46 2018
GPGPU-Sim PTX: 177100000 instructions simulated : ctaid=(3,4,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1551986,0), 4 CTAs running
GPGPU-Sim PTX: 177200000 instructions simulated : ctaid=(5,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1553000  inst.: 168960015 (ipc=108.8) sim_rate=103783 (inst/sec) elapsed = 0:0:27:08 / Thu Apr 12 01:52:47 2018
GPGPU-Sim PTX: 177300000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1554000  inst.: 169045352 (ipc=108.8) sim_rate=103772 (inst/sec) elapsed = 0:0:27:09 / Thu Apr 12 01:52:48 2018
GPGPU-Sim uArch: cycles simulated: 1555000  inst.: 169129783 (ipc=108.8) sim_rate=103760 (inst/sec) elapsed = 0:0:27:10 / Thu Apr 12 01:52:49 2018
GPGPU-Sim PTX: 177400000 instructions simulated : ctaid=(5,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1556000  inst.: 169212807 (ipc=108.7) sim_rate=103747 (inst/sec) elapsed = 0:0:27:11 / Thu Apr 12 01:52:50 2018
GPGPU-Sim PTX: 177500000 instructions simulated : ctaid=(3,6,0) tid=(4,5,0)
GPGPU-Sim PTX: 177600000 instructions simulated : ctaid=(4,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1557500  inst.: 169350838 (ipc=108.7) sim_rate=103768 (inst/sec) elapsed = 0:0:27:12 / Thu Apr 12 01:52:51 2018
GPGPU-Sim PTX: 177700000 instructions simulated : ctaid=(1,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1558500  inst.: 169436829 (ipc=108.7) sim_rate=103758 (inst/sec) elapsed = 0:0:27:13 / Thu Apr 12 01:52:52 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1559187,0), 3 CTAs running
GPGPU-Sim PTX: 177800000 instructions simulated : ctaid=(4,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1560000  inst.: 169566146 (ipc=108.7) sim_rate=103773 (inst/sec) elapsed = 0:0:27:14 / Thu Apr 12 01:52:53 2018
GPGPU-Sim PTX: 177900000 instructions simulated : ctaid=(3,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1561000  inst.: 169659703 (ipc=108.7) sim_rate=103767 (inst/sec) elapsed = 0:0:27:15 / Thu Apr 12 01:52:54 2018
GPGPU-Sim PTX: 178000000 instructions simulated : ctaid=(6,2,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1561735,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1561887,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1562000  inst.: 169742725 (ipc=108.7) sim_rate=103754 (inst/sec) elapsed = 0:0:27:16 / Thu Apr 12 01:52:55 2018
GPGPU-Sim PTX: 178100000 instructions simulated : ctaid=(3,6,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1562538,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1563500  inst.: 169868361 (ipc=108.6) sim_rate=103768 (inst/sec) elapsed = 0:0:27:17 / Thu Apr 12 01:52:56 2018
GPGPU-Sim PTX: 178200000 instructions simulated : ctaid=(3,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1564500  inst.: 169945279 (ipc=108.6) sim_rate=103751 (inst/sec) elapsed = 0:0:27:18 / Thu Apr 12 01:52:57 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1564748,0), 2 CTAs running
GPGPU-Sim PTX: 178300000 instructions simulated : ctaid=(3,3,0) tid=(4,6,0)
GPGPU-Sim PTX: 178400000 instructions simulated : ctaid=(3,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1566000  inst.: 170075868 (ipc=108.6) sim_rate=103768 (inst/sec) elapsed = 0:0:27:19 / Thu Apr 12 01:52:58 2018
GPGPU-Sim PTX: 178500000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1567000  inst.: 170174810 (ipc=108.6) sim_rate=103765 (inst/sec) elapsed = 0:0:27:20 / Thu Apr 12 01:52:59 2018
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1567359,0), 3 CTAs running
GPGPU-Sim PTX: 178600000 instructions simulated : ctaid=(3,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1568500  inst.: 170304078 (ipc=108.6) sim_rate=103780 (inst/sec) elapsed = 0:0:27:21 / Thu Apr 12 01:53:00 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1568732,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1569074,0), 2 CTAs running
GPGPU-Sim PTX: 178700000 instructions simulated : ctaid=(3,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1569500  inst.: 170366094 (ipc=108.5) sim_rate=103755 (inst/sec) elapsed = 0:0:27:22 / Thu Apr 12 01:53:01 2018
GPGPU-Sim PTX: 178800000 instructions simulated : ctaid=(1,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1571000  inst.: 170501137 (ipc=108.5) sim_rate=103774 (inst/sec) elapsed = 0:0:27:23 / Thu Apr 12 01:53:02 2018
GPGPU-Sim PTX: 178900000 instructions simulated : ctaid=(4,3,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1571762,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1572000  inst.: 170582659 (ipc=108.5) sim_rate=103760 (inst/sec) elapsed = 0:0:27:24 / Thu Apr 12 01:53:03 2018
GPGPU-Sim PTX: 179000000 instructions simulated : ctaid=(1,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1573000  inst.: 170670844 (ipc=108.5) sim_rate=103751 (inst/sec) elapsed = 0:0:27:25 / Thu Apr 12 01:53:04 2018
GPGPU-Sim PTX: 179100000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1574000  inst.: 170747630 (ipc=108.5) sim_rate=103734 (inst/sec) elapsed = 0:0:27:26 / Thu Apr 12 01:53:05 2018
GPGPU-Sim PTX: 179200000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1575500  inst.: 170864454 (ipc=108.5) sim_rate=103742 (inst/sec) elapsed = 0:0:27:27 / Thu Apr 12 01:53:06 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1575632,0), 3 CTAs running
GPGPU-Sim PTX: 179300000 instructions simulated : ctaid=(6,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1577000  inst.: 170982640 (ipc=108.4) sim_rate=103751 (inst/sec) elapsed = 0:0:27:28 / Thu Apr 12 01:53:07 2018
GPGPU-Sim PTX: 179400000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1578000  inst.: 171070818 (ipc=108.4) sim_rate=103742 (inst/sec) elapsed = 0:0:27:29 / Thu Apr 12 01:53:08 2018
GPGPU-Sim PTX: 179500000 instructions simulated : ctaid=(1,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1579000  inst.: 171157765 (ipc=108.4) sim_rate=103731 (inst/sec) elapsed = 0:0:27:30 / Thu Apr 12 01:53:09 2018
GPGPU-Sim PTX: 179600000 instructions simulated : ctaid=(4,5,0) tid=(2,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1580041,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1580500  inst.: 171270272 (ipc=108.4) sim_rate=103737 (inst/sec) elapsed = 0:0:27:31 / Thu Apr 12 01:53:10 2018
GPGPU-Sim PTX: 179700000 instructions simulated : ctaid=(7,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 179800000 instructions simulated : ctaid=(7,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1582000  inst.: 171391904 (ipc=108.3) sim_rate=103748 (inst/sec) elapsed = 0:0:27:32 / Thu Apr 12 01:53:11 2018
GPGPU-Sim PTX: 179900000 instructions simulated : ctaid=(8,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1583000  inst.: 171458379 (ipc=108.3) sim_rate=103725 (inst/sec) elapsed = 0:0:27:33 / Thu Apr 12 01:53:12 2018
GPGPU-Sim PTX: 180000000 instructions simulated : ctaid=(6,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1584500  inst.: 171571088 (ipc=108.3) sim_rate=103731 (inst/sec) elapsed = 0:0:27:34 / Thu Apr 12 01:53:13 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1584922,0), 3 CTAs running
GPGPU-Sim PTX: 180100000 instructions simulated : ctaid=(2,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1585500  inst.: 171647370 (ipc=108.3) sim_rate=103714 (inst/sec) elapsed = 0:0:27:35 / Thu Apr 12 01:53:14 2018
GPGPU-Sim PTX: 180200000 instructions simulated : ctaid=(7,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1587000  inst.: 171756590 (ipc=108.2) sim_rate=103717 (inst/sec) elapsed = 0:0:27:36 / Thu Apr 12 01:53:15 2018
GPGPU-Sim PTX: 180300000 instructions simulated : ctaid=(3,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1588000  inst.: 171830652 (ipc=108.2) sim_rate=103699 (inst/sec) elapsed = 0:0:27:37 / Thu Apr 12 01:53:16 2018
GPGPU-Sim PTX: 180400000 instructions simulated : ctaid=(2,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1589500  inst.: 171942948 (ipc=108.2) sim_rate=103705 (inst/sec) elapsed = 0:0:27:38 / Thu Apr 12 01:53:17 2018
GPGPU-Sim PTX: 180500000 instructions simulated : ctaid=(2,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1591000  inst.: 172040089 (ipc=108.1) sim_rate=103701 (inst/sec) elapsed = 0:0:27:39 / Thu Apr 12 01:53:18 2018
GPGPU-Sim PTX: 180600000 instructions simulated : ctaid=(2,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1592000  inst.: 172119224 (ipc=108.1) sim_rate=103686 (inst/sec) elapsed = 0:0:27:40 / Thu Apr 12 01:53:19 2018
GPGPU-Sim PTX: 180700000 instructions simulated : ctaid=(4,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1593500  inst.: 172243982 (ipc=108.1) sim_rate=103698 (inst/sec) elapsed = 0:0:27:41 / Thu Apr 12 01:53:20 2018
GPGPU-Sim PTX: 180800000 instructions simulated : ctaid=(6,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1595000  inst.: 172349346 (ipc=108.1) sim_rate=103699 (inst/sec) elapsed = 0:0:27:42 / Thu Apr 12 01:53:21 2018
GPGPU-Sim PTX: 180900000 instructions simulated : ctaid=(0,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1596000  inst.: 172408268 (ipc=108.0) sim_rate=103673 (inst/sec) elapsed = 0:0:27:43 / Thu Apr 12 01:53:22 2018
GPGPU-Sim PTX: 181000000 instructions simulated : ctaid=(7,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1597500  inst.: 172514947 (ipc=108.0) sim_rate=103674 (inst/sec) elapsed = 0:0:27:44 / Thu Apr 12 01:53:23 2018
GPGPU-Sim PTX: 181100000 instructions simulated : ctaid=(4,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1599000  inst.: 172637520 (ipc=108.0) sim_rate=103686 (inst/sec) elapsed = 0:0:27:45 / Thu Apr 12 01:53:24 2018
GPGPU-Sim PTX: 181200000 instructions simulated : ctaid=(4,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1600000  inst.: 172699741 (ipc=107.9) sim_rate=103661 (inst/sec) elapsed = 0:0:27:46 / Thu Apr 12 01:53:25 2018
GPGPU-Sim PTX: 181300000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1601068,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1601500  inst.: 172796679 (ipc=107.9) sim_rate=103657 (inst/sec) elapsed = 0:0:27:47 / Thu Apr 12 01:53:26 2018
GPGPU-Sim PTX: 181400000 instructions simulated : ctaid=(7,6,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1602766,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1603000  inst.: 172913262 (ipc=107.9) sim_rate=103665 (inst/sec) elapsed = 0:0:27:48 / Thu Apr 12 01:53:27 2018
GPGPU-Sim PTX: 181500000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim PTX: 181600000 instructions simulated : ctaid=(6,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1604500  inst.: 173030857 (ipc=107.8) sim_rate=103673 (inst/sec) elapsed = 0:0:27:49 / Thu Apr 12 01:53:28 2018
GPGPU-Sim uArch: cycles simulated: 1605500  inst.: 173098927 (ipc=107.8) sim_rate=103652 (inst/sec) elapsed = 0:0:27:50 / Thu Apr 12 01:53:29 2018
GPGPU-Sim PTX: 181700000 instructions simulated : ctaid=(8,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1607000  inst.: 173196803 (ipc=107.8) sim_rate=103648 (inst/sec) elapsed = 0:0:27:51 / Thu Apr 12 01:53:30 2018
GPGPU-Sim PTX: 181800000 instructions simulated : ctaid=(7,4,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1608200,0), 3 CTAs running
GPGPU-Sim PTX: 181900000 instructions simulated : ctaid=(6,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1608500  inst.: 173309919 (ipc=107.7) sim_rate=103654 (inst/sec) elapsed = 0:0:27:52 / Thu Apr 12 01:53:31 2018
GPGPU-Sim PTX: 182000000 instructions simulated : ctaid=(1,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1610000  inst.: 173411098 (ipc=107.7) sim_rate=103652 (inst/sec) elapsed = 0:0:27:53 / Thu Apr 12 01:53:32 2018
GPGPU-Sim uArch: cycles simulated: 1611000  inst.: 173475085 (ipc=107.7) sim_rate=103629 (inst/sec) elapsed = 0:0:27:54 / Thu Apr 12 01:53:33 2018
GPGPU-Sim PTX: 182100000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 182200000 instructions simulated : ctaid=(6,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1612500  inst.: 173591497 (ipc=107.7) sim_rate=103636 (inst/sec) elapsed = 0:0:27:55 / Thu Apr 12 01:53:34 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1613334,0), 2 CTAs running
GPGPU-Sim PTX: 182300000 instructions simulated : ctaid=(7,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1614000  inst.: 173698152 (ipc=107.6) sim_rate=103638 (inst/sec) elapsed = 0:0:27:56 / Thu Apr 12 01:53:35 2018
GPGPU-Sim PTX: 182400000 instructions simulated : ctaid=(2,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1615500  inst.: 173782751 (ipc=107.6) sim_rate=103627 (inst/sec) elapsed = 0:0:27:57 / Thu Apr 12 01:53:36 2018
GPGPU-Sim uArch: cycles simulated: 1616500  inst.: 173851396 (ipc=107.5) sim_rate=103606 (inst/sec) elapsed = 0:0:27:58 / Thu Apr 12 01:53:37 2018
GPGPU-Sim PTX: 182500000 instructions simulated : ctaid=(2,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 182600000 instructions simulated : ctaid=(6,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1618000  inst.: 173958924 (ipc=107.5) sim_rate=103608 (inst/sec) elapsed = 0:0:27:59 / Thu Apr 12 01:53:38 2018
GPGPU-Sim uArch: cycles simulated: 1619500  inst.: 174053487 (ipc=107.5) sim_rate=103603 (inst/sec) elapsed = 0:0:28:00 / Thu Apr 12 01:53:39 2018
GPGPU-Sim PTX: 182700000 instructions simulated : ctaid=(0,2,0) tid=(4,3,0)
GPGPU-Sim PTX: 182800000 instructions simulated : ctaid=(2,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1621000  inst.: 174147528 (ipc=107.4) sim_rate=103597 (inst/sec) elapsed = 0:0:28:01 / Thu Apr 12 01:53:40 2018
GPGPU-Sim uArch: cycles simulated: 1622000  inst.: 174230323 (ipc=107.4) sim_rate=103585 (inst/sec) elapsed = 0:0:28:02 / Thu Apr 12 01:53:41 2018
GPGPU-Sim PTX: 182900000 instructions simulated : ctaid=(5,2,0) tid=(0,4,0)
GPGPU-Sim PTX: 183000000 instructions simulated : ctaid=(8,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1623500  inst.: 174340105 (ipc=107.4) sim_rate=103588 (inst/sec) elapsed = 0:0:28:03 / Thu Apr 12 01:53:42 2018
GPGPU-Sim PTX: 183100000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1625000  inst.: 174428856 (ipc=107.3) sim_rate=103580 (inst/sec) elapsed = 0:0:28:04 / Thu Apr 12 01:53:43 2018
GPGPU-Sim PTX: 183200000 instructions simulated : ctaid=(2,0,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1626378,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1627000  inst.: 174554600 (ipc=107.3) sim_rate=103593 (inst/sec) elapsed = 0:0:28:05 / Thu Apr 12 01:53:44 2018
GPGPU-Sim PTX: 183300000 instructions simulated : ctaid=(8,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1628000  inst.: 174623681 (ipc=107.3) sim_rate=103572 (inst/sec) elapsed = 0:0:28:06 / Thu Apr 12 01:53:45 2018
GPGPU-Sim PTX: 183400000 instructions simulated : ctaid=(1,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1630000  inst.: 174736109 (ipc=107.2) sim_rate=103578 (inst/sec) elapsed = 0:0:28:07 / Thu Apr 12 01:53:46 2018
GPGPU-Sim PTX: 183500000 instructions simulated : ctaid=(3,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1631500  inst.: 174849085 (ipc=107.2) sim_rate=103583 (inst/sec) elapsed = 0:0:28:08 / Thu Apr 12 01:53:47 2018
GPGPU-Sim PTX: 183600000 instructions simulated : ctaid=(6,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1632500  inst.: 174918611 (ipc=107.1) sim_rate=103563 (inst/sec) elapsed = 0:0:28:09 / Thu Apr 12 01:53:48 2018
GPGPU-Sim PTX: 183700000 instructions simulated : ctaid=(6,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1634000  inst.: 175005390 (ipc=107.1) sim_rate=103553 (inst/sec) elapsed = 0:0:28:10 / Thu Apr 12 01:53:49 2018
GPGPU-Sim PTX: 183800000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1635500  inst.: 175097772 (ipc=107.1) sim_rate=103546 (inst/sec) elapsed = 0:0:28:11 / Thu Apr 12 01:53:50 2018
GPGPU-Sim PTX: 183900000 instructions simulated : ctaid=(8,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1637000  inst.: 175197470 (ipc=107.0) sim_rate=103544 (inst/sec) elapsed = 0:0:28:12 / Thu Apr 12 01:53:51 2018
GPGPU-Sim PTX: 184000000 instructions simulated : ctaid=(3,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1638500  inst.: 175288112 (ipc=107.0) sim_rate=103536 (inst/sec) elapsed = 0:0:28:13 / Thu Apr 12 01:53:52 2018
GPGPU-Sim PTX: 184100000 instructions simulated : ctaid=(2,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1639500  inst.: 175356841 (ipc=107.0) sim_rate=103516 (inst/sec) elapsed = 0:0:28:14 / Thu Apr 12 01:53:53 2018
GPGPU-Sim PTX: 184200000 instructions simulated : ctaid=(7,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1641000  inst.: 175461788 (ipc=106.9) sim_rate=103517 (inst/sec) elapsed = 0:0:28:15 / Thu Apr 12 01:53:54 2018
GPGPU-Sim PTX: 184300000 instructions simulated : ctaid=(3,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1642500  inst.: 175549772 (ipc=106.9) sim_rate=103508 (inst/sec) elapsed = 0:0:28:16 / Thu Apr 12 01:53:55 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1643019,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 184400000 instructions simulated : ctaid=(7,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1644000  inst.: 175633147 (ipc=106.8) sim_rate=103496 (inst/sec) elapsed = 0:0:28:17 / Thu Apr 12 01:53:56 2018
GPGPU-Sim uArch: cycles simulated: 1645000  inst.: 175697026 (ipc=106.8) sim_rate=103472 (inst/sec) elapsed = 0:0:28:18 / Thu Apr 12 01:53:57 2018
GPGPU-Sim PTX: 184500000 instructions simulated : ctaid=(2,3,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1645605,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1646438,0), 2 CTAs running
GPGPU-Sim PTX: 184600000 instructions simulated : ctaid=(1,6,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1646966,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1647000  inst.: 175818375 (ipc=106.8) sim_rate=103483 (inst/sec) elapsed = 0:0:28:19 / Thu Apr 12 01:53:58 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1648119,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 1648500  inst.: 175899519 (ipc=106.7) sim_rate=103470 (inst/sec) elapsed = 0:0:28:20 / Thu Apr 12 01:53:59 2018
GPGPU-Sim PTX: 184700000 instructions simulated : ctaid=(2,3,0) tid=(0,6,0)
GPGPU-Sim PTX: 184800000 instructions simulated : ctaid=(2,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1650000  inst.: 176002239 (ipc=106.7) sim_rate=103469 (inst/sec) elapsed = 0:0:28:21 / Thu Apr 12 01:54:00 2018
GPGPU-Sim PTX: 184900000 instructions simulated : ctaid=(1,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1651500  inst.: 176098057 (ipc=106.6) sim_rate=103465 (inst/sec) elapsed = 0:0:28:22 / Thu Apr 12 01:54:01 2018
GPGPU-Sim uArch: cycles simulated: 1653000  inst.: 176165379 (ipc=106.6) sim_rate=103444 (inst/sec) elapsed = 0:0:28:23 / Thu Apr 12 01:54:02 2018
GPGPU-Sim PTX: 185000000 instructions simulated : ctaid=(0,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1654500  inst.: 176245755 (ipc=106.5) sim_rate=103430 (inst/sec) elapsed = 0:0:28:24 / Thu Apr 12 01:54:03 2018
GPGPU-Sim PTX: 185100000 instructions simulated : ctaid=(8,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1656500  inst.: 176368995 (ipc=106.5) sim_rate=103442 (inst/sec) elapsed = 0:0:28:25 / Thu Apr 12 01:54:04 2018
GPGPU-Sim PTX: 185200000 instructions simulated : ctaid=(2,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1658000  inst.: 176446888 (ipc=106.4) sim_rate=103427 (inst/sec) elapsed = 0:0:28:26 / Thu Apr 12 01:54:05 2018
GPGPU-Sim PTX: 185300000 instructions simulated : ctaid=(5,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1659500  inst.: 176539581 (ipc=106.4) sim_rate=103420 (inst/sec) elapsed = 0:0:28:27 / Thu Apr 12 01:54:06 2018
GPGPU-Sim PTX: 185400000 instructions simulated : ctaid=(6,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1661000  inst.: 176621494 (ipc=106.3) sim_rate=103408 (inst/sec) elapsed = 0:0:28:28 / Thu Apr 12 01:54:07 2018
GPGPU-Sim PTX: 185500000 instructions simulated : ctaid=(6,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1663000  inst.: 176703159 (ipc=106.3) sim_rate=103395 (inst/sec) elapsed = 0:0:28:29 / Thu Apr 12 01:54:08 2018
GPGPU-Sim PTX: 185600000 instructions simulated : ctaid=(3,3,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1663760,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1664117,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 1665000  inst.: 176811259 (ipc=106.2) sim_rate=103398 (inst/sec) elapsed = 0:0:28:30 / Thu Apr 12 01:54:09 2018
GPGPU-Sim PTX: 185700000 instructions simulated : ctaid=(3,2,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1666350,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1666500  inst.: 176883578 (ipc=106.1) sim_rate=103380 (inst/sec) elapsed = 0:0:28:31 / Thu Apr 12 01:54:10 2018
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1666743,0), 1 CTAs running
GPGPU-Sim PTX: 185800000 instructions simulated : ctaid=(8,5,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1667431,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1668500  inst.: 176985363 (ipc=106.1) sim_rate=103379 (inst/sec) elapsed = 0:0:28:32 / Thu Apr 12 01:54:11 2018
GPGPU-Sim PTX: 185900000 instructions simulated : ctaid=(0,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1670500  inst.: 177089724 (ipc=106.0) sim_rate=103379 (inst/sec) elapsed = 0:0:28:33 / Thu Apr 12 01:54:12 2018
GPGPU-Sim PTX: 186000000 instructions simulated : ctaid=(8,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1672500  inst.: 177175174 (ipc=105.9) sim_rate=103369 (inst/sec) elapsed = 0:0:28:34 / Thu Apr 12 01:54:13 2018
GPGPU-Sim PTX: 186100000 instructions simulated : ctaid=(3,2,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1674491,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1674500  inst.: 177276496 (ipc=105.9) sim_rate=103368 (inst/sec) elapsed = 0:0:28:35 / Thu Apr 12 01:54:14 2018
GPGPU-Sim PTX: 186200000 instructions simulated : ctaid=(2,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1676500  inst.: 177370355 (ipc=105.8) sim_rate=103362 (inst/sec) elapsed = 0:0:28:36 / Thu Apr 12 01:54:15 2018
GPGPU-Sim PTX: 186300000 instructions simulated : ctaid=(2,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1678500  inst.: 177463895 (ipc=105.7) sim_rate=103356 (inst/sec) elapsed = 0:0:28:37 / Thu Apr 12 01:54:16 2018
GPGPU-Sim PTX: 186400000 instructions simulated : ctaid=(4,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1680000  inst.: 177534357 (ipc=105.7) sim_rate=103337 (inst/sec) elapsed = 0:0:28:38 / Thu Apr 12 01:54:17 2018
GPGPU-Sim PTX: 186500000 instructions simulated : ctaid=(6,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1682000  inst.: 177613012 (ipc=105.6) sim_rate=103323 (inst/sec) elapsed = 0:0:28:39 / Thu Apr 12 01:54:18 2018
GPGPU-Sim PTX: 186600000 instructions simulated : ctaid=(3,4,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1683787,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1684500  inst.: 177728795 (ipc=105.5) sim_rate=103330 (inst/sec) elapsed = 0:0:28:40 / Thu Apr 12 01:54:19 2018
GPGPU-Sim PTX: 186700000 instructions simulated : ctaid=(3,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1686000  inst.: 177799930 (ipc=105.5) sim_rate=103311 (inst/sec) elapsed = 0:0:28:41 / Thu Apr 12 01:54:20 2018
GPGPU-Sim PTX: 186800000 instructions simulated : ctaid=(7,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1688000  inst.: 177888019 (ipc=105.4) sim_rate=103303 (inst/sec) elapsed = 0:0:28:42 / Thu Apr 12 01:54:21 2018
GPGPU-Sim PTX: 186900000 instructions simulated : ctaid=(4,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1690000  inst.: 177980412 (ipc=105.3) sim_rate=103296 (inst/sec) elapsed = 0:0:28:43 / Thu Apr 12 01:54:22 2018
GPGPU-Sim PTX: 187000000 instructions simulated : ctaid=(3,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1691500  inst.: 178039071 (ipc=105.3) sim_rate=103270 (inst/sec) elapsed = 0:0:28:44 / Thu Apr 12 01:54:23 2018
GPGPU-Sim PTX: 187100000 instructions simulated : ctaid=(3,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1693500  inst.: 178125485 (ipc=105.2) sim_rate=103261 (inst/sec) elapsed = 0:0:28:45 / Thu Apr 12 01:54:24 2018
GPGPU-Sim uArch: cycles simulated: 1695500  inst.: 178215749 (ipc=105.1) sim_rate=103253 (inst/sec) elapsed = 0:0:28:46 / Thu Apr 12 01:54:25 2018
GPGPU-Sim PTX: 187200000 instructions simulated : ctaid=(6,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1697000  inst.: 178277687 (ipc=105.1) sim_rate=103229 (inst/sec) elapsed = 0:0:28:47 / Thu Apr 12 01:54:26 2018
GPGPU-Sim PTX: 187300000 instructions simulated : ctaid=(6,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1699000  inst.: 178363559 (ipc=105.0) sim_rate=103219 (inst/sec) elapsed = 0:0:28:48 / Thu Apr 12 01:54:27 2018
GPGPU-Sim PTX: 187400000 instructions simulated : ctaid=(6,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1701000  inst.: 178443009 (ipc=104.9) sim_rate=103205 (inst/sec) elapsed = 0:0:28:49 / Thu Apr 12 01:54:28 2018
GPGPU-Sim PTX: 187500000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1703116,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1703500  inst.: 178541450 (ipc=104.8) sim_rate=103203 (inst/sec) elapsed = 0:0:28:50 / Thu Apr 12 01:54:29 2018
GPGPU-Sim PTX: 187600000 instructions simulated : ctaid=(2,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1705500  inst.: 178624160 (ipc=104.7) sim_rate=103191 (inst/sec) elapsed = 0:0:28:51 / Thu Apr 12 01:54:30 2018
GPGPU-Sim PTX: 187700000 instructions simulated : ctaid=(8,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1707500  inst.: 178706961 (ipc=104.7) sim_rate=103179 (inst/sec) elapsed = 0:0:28:52 / Thu Apr 12 01:54:31 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1708797,0), 1 CTAs running
GPGPU-Sim PTX: 187800000 instructions simulated : ctaid=(5,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1709500  inst.: 178782755 (ipc=104.6) sim_rate=103163 (inst/sec) elapsed = 0:0:28:53 / Thu Apr 12 01:54:32 2018
GPGPU-Sim uArch: cycles simulated: 1711500  inst.: 178849783 (ipc=104.5) sim_rate=103142 (inst/sec) elapsed = 0:0:28:54 / Thu Apr 12 01:54:33 2018
GPGPU-Sim PTX: 187900000 instructions simulated : ctaid=(8,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1713500  inst.: 178932953 (ipc=104.4) sim_rate=103131 (inst/sec) elapsed = 0:0:28:55 / Thu Apr 12 01:54:34 2018
GPGPU-Sim PTX: 188000000 instructions simulated : ctaid=(5,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1716000  inst.: 179017388 (ipc=104.3) sim_rate=103120 (inst/sec) elapsed = 0:0:28:56 / Thu Apr 12 01:54:35 2018
GPGPU-Sim PTX: 188100000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1718500  inst.: 179106509 (ipc=104.2) sim_rate=103112 (inst/sec) elapsed = 0:0:28:57 / Thu Apr 12 01:54:36 2018
GPGPU-Sim PTX: 188200000 instructions simulated : ctaid=(3,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1720500  inst.: 179162749 (ipc=104.1) sim_rate=103085 (inst/sec) elapsed = 0:0:28:58 / Thu Apr 12 01:54:37 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1721269,0), 1 CTAs running
GPGPU-Sim PTX: 188300000 instructions simulated : ctaid=(7,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1722500  inst.: 179236074 (ipc=104.1) sim_rate=103068 (inst/sec) elapsed = 0:0:28:59 / Thu Apr 12 01:54:38 2018
GPGPU-Sim uArch: cycles simulated: 1725000  inst.: 179318710 (ipc=104.0) sim_rate=103056 (inst/sec) elapsed = 0:0:29:00 / Thu Apr 12 01:54:39 2018
GPGPU-Sim PTX: 188400000 instructions simulated : ctaid=(2,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1727000  inst.: 179395141 (ipc=103.9) sim_rate=103041 (inst/sec) elapsed = 0:0:29:01 / Thu Apr 12 01:54:40 2018
GPGPU-Sim PTX: 188500000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1729000  inst.: 179455683 (ipc=103.8) sim_rate=103017 (inst/sec) elapsed = 0:0:29:02 / Thu Apr 12 01:54:41 2018
GPGPU-Sim PTX: 188600000 instructions simulated : ctaid=(6,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1731500  inst.: 179545653 (ipc=103.7) sim_rate=103009 (inst/sec) elapsed = 0:0:29:03 / Thu Apr 12 01:54:42 2018
GPGPU-Sim PTX: 188700000 instructions simulated : ctaid=(6,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1734000  inst.: 179631064 (ipc=103.6) sim_rate=102999 (inst/sec) elapsed = 0:0:29:04 / Thu Apr 12 01:54:43 2018
GPGPU-Sim uArch: cycles simulated: 1735500  inst.: 179682632 (ipc=103.5) sim_rate=102969 (inst/sec) elapsed = 0:0:29:05 / Thu Apr 12 01:54:44 2018
GPGPU-Sim PTX: 188800000 instructions simulated : ctaid=(3,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1738000  inst.: 179757532 (ipc=103.4) sim_rate=102953 (inst/sec) elapsed = 0:0:29:06 / Thu Apr 12 01:54:45 2018
GPGPU-Sim PTX: 188900000 instructions simulated : ctaid=(4,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1740000  inst.: 179821486 (ipc=103.3) sim_rate=102931 (inst/sec) elapsed = 0:0:29:07 / Thu Apr 12 01:54:46 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1741964,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 189000000 instructions simulated : ctaid=(2,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1742000  inst.: 179883287 (ipc=103.3) sim_rate=102908 (inst/sec) elapsed = 0:0:29:08 / Thu Apr 12 01:54:47 2018
GPGPU-Sim uArch: cycles simulated: 1744500  inst.: 179962431 (ipc=103.2) sim_rate=102894 (inst/sec) elapsed = 0:0:29:09 / Thu Apr 12 01:54:48 2018
GPGPU-Sim PTX: 189100000 instructions simulated : ctaid=(6,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1746500  inst.: 180021189 (ipc=103.1) sim_rate=102869 (inst/sec) elapsed = 0:0:29:10 / Thu Apr 12 01:54:49 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1747146,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 189200000 instructions simulated : ctaid=(4,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1749000  inst.: 180091035 (ipc=103.0) sim_rate=102850 (inst/sec) elapsed = 0:0:29:11 / Thu Apr 12 01:54:50 2018
GPGPU-Sim PTX: 189300000 instructions simulated : ctaid=(3,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1751500  inst.: 180164138 (ipc=102.9) sim_rate=102833 (inst/sec) elapsed = 0:0:29:12 / Thu Apr 12 01:54:51 2018
GPGPU-Sim uArch: cycles simulated: 1754000  inst.: 180235166 (ipc=102.8) sim_rate=102815 (inst/sec) elapsed = 0:0:29:13 / Thu Apr 12 01:54:52 2018
GPGPU-Sim PTX: 189400000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1755697,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 1756500  inst.: 180298576 (ipc=102.6) sim_rate=102792 (inst/sec) elapsed = 0:0:29:14 / Thu Apr 12 01:54:53 2018
GPGPU-Sim PTX: 189500000 instructions simulated : ctaid=(5,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1759000  inst.: 180364216 (ipc=102.5) sim_rate=102771 (inst/sec) elapsed = 0:0:29:15 / Thu Apr 12 01:54:54 2018
GPGPU-Sim uArch: cycles simulated: 1762000  inst.: 180439699 (ipc=102.4) sim_rate=102756 (inst/sec) elapsed = 0:0:29:16 / Thu Apr 12 01:54:55 2018
GPGPU-Sim PTX: 189600000 instructions simulated : ctaid=(5,3,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1762388,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1764500  inst.: 180499583 (ipc=102.3) sim_rate=102731 (inst/sec) elapsed = 0:0:29:17 / Thu Apr 12 01:54:56 2018
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1765366,0), 1 CTAs running
GPGPU-Sim PTX: 189700000 instructions simulated : ctaid=(8,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1767500  inst.: 180573761 (ipc=102.2) sim_rate=102715 (inst/sec) elapsed = 0:0:29:18 / Thu Apr 12 01:54:57 2018
GPGPU-Sim PTX: 189800000 instructions simulated : ctaid=(5,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1770500  inst.: 180648017 (ipc=102.0) sim_rate=102699 (inst/sec) elapsed = 0:0:29:19 / Thu Apr 12 01:54:58 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1771281,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1772138,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1773000  inst.: 180697764 (ipc=101.9) sim_rate=102669 (inst/sec) elapsed = 0:0:29:20 / Thu Apr 12 01:54:59 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1773694,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 189900000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1775500  inst.: 180753454 (ipc=101.8) sim_rate=102642 (inst/sec) elapsed = 0:0:29:21 / Thu Apr 12 01:55:00 2018
GPGPU-Sim PTX: 190000000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1778883,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1779000  inst.: 180821572 (ipc=101.6) sim_rate=102622 (inst/sec) elapsed = 0:0:29:22 / Thu Apr 12 01:55:01 2018
GPGPU-Sim uArch: cycles simulated: 1782500  inst.: 180889244 (ipc=101.5) sim_rate=102603 (inst/sec) elapsed = 0:0:29:23 / Thu Apr 12 01:55:02 2018
GPGPU-Sim PTX: 190100000 instructions simulated : ctaid=(8,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1785500  inst.: 180950281 (ipc=101.3) sim_rate=102579 (inst/sec) elapsed = 0:0:29:24 / Thu Apr 12 01:55:03 2018
GPGPU-Sim PTX: 190200000 instructions simulated : ctaid=(2,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1789000  inst.: 181009743 (ipc=101.2) sim_rate=102555 (inst/sec) elapsed = 0:0:29:25 / Thu Apr 12 01:55:04 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1792004,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 1792500  inst.: 181073913 (ipc=101.0) sim_rate=102533 (inst/sec) elapsed = 0:0:29:26 / Thu Apr 12 01:55:05 2018
GPGPU-Sim PTX: 190300000 instructions simulated : ctaid=(6,5,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1795329,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1796000  inst.: 181134542 (ipc=100.9) sim_rate=102509 (inst/sec) elapsed = 0:0:29:27 / Thu Apr 12 01:55:06 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1798056,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1799483,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 190400000 instructions simulated : ctaid=(6,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1800500  inst.: 181200855 (ipc=100.6) sim_rate=102489 (inst/sec) elapsed = 0:0:29:28 / Thu Apr 12 01:55:07 2018
GPGPU-Sim uArch: cycles simulated: 1804500  inst.: 181254646 (ipc=100.4) sim_rate=102461 (inst/sec) elapsed = 0:0:29:29 / Thu Apr 12 01:55:08 2018
GPGPU-Sim PTX: 190500000 instructions simulated : ctaid=(6,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1809000  inst.: 181313358 (ipc=100.2) sim_rate=102436 (inst/sec) elapsed = 0:0:29:30 / Thu Apr 12 01:55:09 2018
GPGPU-Sim PTX: 190600000 instructions simulated : ctaid=(3,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1813500  inst.: 181381259 (ipc=100.0) sim_rate=102417 (inst/sec) elapsed = 0:0:29:31 / Thu Apr 12 01:55:10 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1813955,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1817500  inst.: 181432262 (ipc=99.8) sim_rate=102388 (inst/sec) elapsed = 0:0:29:32 / Thu Apr 12 01:55:11 2018
GPGPU-Sim PTX: 190700000 instructions simulated : ctaid=(5,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1821500  inst.: 181485089 (ipc=99.6) sim_rate=102360 (inst/sec) elapsed = 0:0:29:33 / Thu Apr 12 01:55:12 2018
GPGPU-Sim uArch: cycles simulated: 1825500  inst.: 181540128 (ipc=99.4) sim_rate=102333 (inst/sec) elapsed = 0:0:29:34 / Thu Apr 12 01:55:13 2018
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1826572,0), 1 CTAs running
GPGPU-Sim PTX: 190800000 instructions simulated : ctaid=(3,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1830000  inst.: 181589005 (ipc=99.2) sim_rate=102303 (inst/sec) elapsed = 0:0:29:35 / Thu Apr 12 01:55:14 2018
GPGPU-Sim uArch: cycles simulated: 1835000  inst.: 181643623 (ipc=99.0) sim_rate=102276 (inst/sec) elapsed = 0:0:29:36 / Thu Apr 12 01:55:15 2018
GPGPU-Sim PTX: 190900000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1840500  inst.: 181702987 (ipc=98.7) sim_rate=102252 (inst/sec) elapsed = 0:0:29:37 / Thu Apr 12 01:55:16 2018
GPGPU-Sim PTX: 191000000 instructions simulated : ctaid=(8,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1846000  inst.: 181761432 (ipc=98.5) sim_rate=102228 (inst/sec) elapsed = 0:0:29:38 / Thu Apr 12 01:55:17 2018
GPGPU-Sim uArch: cycles simulated: 1850500  inst.: 181806426 (ipc=98.2) sim_rate=102195 (inst/sec) elapsed = 0:0:29:39 / Thu Apr 12 01:55:18 2018
GPGPU-Sim PTX: 191100000 instructions simulated : ctaid=(3,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1855500  inst.: 181854444 (ipc=98.0) sim_rate=102165 (inst/sec) elapsed = 0:0:29:40 / Thu Apr 12 01:55:19 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1856106,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 1861000  inst.: 181909957 (ipc=97.7) sim_rate=102139 (inst/sec) elapsed = 0:0:29:41 / Thu Apr 12 01:55:20 2018
GPGPU-Sim PTX: 191200000 instructions simulated : ctaid=(5,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1866500  inst.: 181955728 (ipc=97.5) sim_rate=102107 (inst/sec) elapsed = 0:0:29:42 / Thu Apr 12 01:55:21 2018
GPGPU-Sim uArch: cycles simulated: 1871500  inst.: 182001984 (ipc=97.2) sim_rate=102076 (inst/sec) elapsed = 0:0:29:43 / Thu Apr 12 01:55:22 2018
GPGPU-Sim PTX: 191300000 instructions simulated : ctaid=(5,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1877000  inst.: 182048589 (ipc=97.0) sim_rate=102045 (inst/sec) elapsed = 0:0:29:44 / Thu Apr 12 01:55:23 2018
GPGPU-Sim uArch: cycles simulated: 1883000  inst.: 182103773 (ipc=96.7) sim_rate=102018 (inst/sec) elapsed = 0:0:29:45 / Thu Apr 12 01:55:24 2018
GPGPU-Sim PTX: 191400000 instructions simulated : ctaid=(8,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1889500  inst.: 182152784 (ipc=96.4) sim_rate=101989 (inst/sec) elapsed = 0:0:29:46 / Thu Apr 12 01:55:25 2018
GPGPU-Sim uArch: cycles simulated: 1895000  inst.: 182198130 (ipc=96.1) sim_rate=101957 (inst/sec) elapsed = 0:0:29:47 / Thu Apr 12 01:55:26 2018
GPGPU-Sim PTX: 191500000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1896796,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 1900500  inst.: 182241487 (ipc=95.9) sim_rate=101924 (inst/sec) elapsed = 0:0:29:48 / Thu Apr 12 01:55:27 2018
GPGPU-Sim uArch: cycles simulated: 1907000  inst.: 182280751 (ipc=95.6) sim_rate=101889 (inst/sec) elapsed = 0:0:29:49 / Thu Apr 12 01:55:28 2018
GPGPU-Sim PTX: 191600000 instructions simulated : ctaid=(3,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1913000  inst.: 182320424 (ipc=95.3) sim_rate=101854 (inst/sec) elapsed = 0:0:29:50 / Thu Apr 12 01:55:29 2018
GPGPU-Sim uArch: cycles simulated: 1919500  inst.: 182361906 (ipc=95.0) sim_rate=101821 (inst/sec) elapsed = 0:0:29:51 / Thu Apr 12 01:55:30 2018
GPGPU-Sim PTX: 191700000 instructions simulated : ctaid=(5,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1926000  inst.: 182407757 (ipc=94.7) sim_rate=101790 (inst/sec) elapsed = 0:0:29:52 / Thu Apr 12 01:55:31 2018
GPGPU-Sim uArch: cycles simulated: 1933000  inst.: 182440327 (ipc=94.4) sim_rate=101751 (inst/sec) elapsed = 0:0:29:53 / Thu Apr 12 01:55:32 2018
GPGPU-Sim uArch: cycles simulated: 1940000  inst.: 182471146 (ipc=94.1) sim_rate=101711 (inst/sec) elapsed = 0:0:29:54 / Thu Apr 12 01:55:33 2018
GPGPU-Sim PTX: 191800000 instructions simulated : ctaid=(3,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1947000  inst.: 182499605 (ipc=93.7) sim_rate=101671 (inst/sec) elapsed = 0:0:29:55 / Thu Apr 12 01:55:34 2018
GPGPU-Sim uArch: cycles simulated: 1953500  inst.: 182525940 (ipc=93.4) sim_rate=101629 (inst/sec) elapsed = 0:0:29:56 / Thu Apr 12 01:55:35 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1955106,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1961000  inst.: 182545011 (ipc=93.1) sim_rate=101583 (inst/sec) elapsed = 0:0:29:57 / Thu Apr 12 01:55:36 2018
GPGPU-Sim uArch: cycles simulated: 1968000  inst.: 182564181 (ipc=92.8) sim_rate=101537 (inst/sec) elapsed = 0:0:29:58 / Thu Apr 12 01:55:37 2018
GPGPU-Sim PTX: 191900000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1975500  inst.: 182584695 (ipc=92.4) sim_rate=101492 (inst/sec) elapsed = 0:0:29:59 / Thu Apr 12 01:55:38 2018
GPGPU-Sim uArch: cycles simulated: 1983000  inst.: 182604235 (ipc=92.1) sim_rate=101446 (inst/sec) elapsed = 0:0:30:00 / Thu Apr 12 01:55:39 2018
GPGPU-Sim uArch: cycles simulated: 1990000  inst.: 182624019 (ipc=91.8) sim_rate=101401 (inst/sec) elapsed = 0:0:30:01 / Thu Apr 12 01:55:40 2018
GPGPU-Sim uArch: cycles simulated: 1996500  inst.: 182642263 (ipc=91.5) sim_rate=101355 (inst/sec) elapsed = 0:0:30:02 / Thu Apr 12 01:55:41 2018
GPGPU-Sim uArch: cycles simulated: 2003500  inst.: 182661371 (ipc=91.2) sim_rate=101309 (inst/sec) elapsed = 0:0:30:03 / Thu Apr 12 01:55:42 2018
GPGPU-Sim PTX: 192000000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2011000  inst.: 182682339 (ipc=90.8) sim_rate=101265 (inst/sec) elapsed = 0:0:30:04 / Thu Apr 12 01:55:43 2018
GPGPU-Sim uArch: cycles simulated: 2018500  inst.: 182702895 (ipc=90.5) sim_rate=101220 (inst/sec) elapsed = 0:0:30:05 / Thu Apr 12 01:55:44 2018
GPGPU-Sim uArch: cycles simulated: 2026500  inst.: 182725037 (ipc=90.2) sim_rate=101176 (inst/sec) elapsed = 0:0:30:06 / Thu Apr 12 01:55:45 2018
GPGPU-Sim uArch: cycles simulated: 2033500  inst.: 182742057 (ipc=89.9) sim_rate=101130 (inst/sec) elapsed = 0:0:30:07 / Thu Apr 12 01:55:46 2018
GPGPU-Sim PTX: 192100000 instructions simulated : ctaid=(8,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2040500  inst.: 182761565 (ipc=89.6) sim_rate=101084 (inst/sec) elapsed = 0:0:30:08 / Thu Apr 12 01:55:47 2018
GPGPU-Sim uArch: cycles simulated: 2047500  inst.: 182780441 (ipc=89.3) sim_rate=101039 (inst/sec) elapsed = 0:0:30:09 / Thu Apr 12 01:55:48 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2054209,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 2055000  inst.: 182798973 (ipc=89.0) sim_rate=100993 (inst/sec) elapsed = 0:0:30:10 / Thu Apr 12 01:55:49 2018
GPGPU-Sim uArch: cycles simulated: 2063500  inst.: 182808999 (ipc=88.6) sim_rate=100943 (inst/sec) elapsed = 0:0:30:11 / Thu Apr 12 01:55:50 2018
GPGPU-Sim uArch: cycles simulated: 2073000  inst.: 182821039 (ipc=88.2) sim_rate=100894 (inst/sec) elapsed = 0:0:30:12 / Thu Apr 12 01:55:51 2018
GPGPU-Sim uArch: cycles simulated: 2081000  inst.: 182830475 (ipc=87.9) sim_rate=100844 (inst/sec) elapsed = 0:0:30:13 / Thu Apr 12 01:55:52 2018
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2081506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' finished on shader 3.
Destroy streams for kernel 1: size 0
kernel_name = _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2081507
gpu_sim_insn = 182830699
gpu_ipc =      87.8357
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3624 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.419
	minimum = 6
	maximum = 961
Network latency average = 22.7919
	minimum = 6
	maximum = 650
Slowest packet = 1933
Flit latency average = 17.8304
	minimum = 6
	maximum = 650
Slowest flit = 7865930
Fragmentation average = 0.0977955
	minimum = 0
	maximum = 451
Injected packet rate average = 0.074057
	minimum = 0.0593128 (at node 14)
	maximum = 0.086434 (at node 16)
Accepted packet rate average = 0.074057
	minimum = 0.059234 (at node 14)
	maximum = 0.0865421 (at node 16)
Injected flit rate average = 0.205402
	minimum = 0.110786 (at node 14)
	maximum = 0.324971 (at node 16)
Accepted flit rate average= 0.205402
	minimum = 0.150769 (at node 22)
	maximum = 0.30219 (at node 3)
Injected packet length average = 2.77356
Accepted packet length average = 2.77356
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 13 sec (1813 sec)
gpgpu_simulation_rate = 100844 (inst/sec)
gpgpu_simulation_rate = 1148 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 2081507
gpu_tot_sim_insn = 182830699
gpu_tot_ipc =      87.8357
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 2154860
gpu_stall_icnt2sh    = 7453993
gpu_total_sim_rate=100844

========= Core RFC stats =========
	Total RFC Accesses     = 15360668
	Total RFC Misses       = 5718700
	Total RFC Read Misses  = 3423580
	Total RFC Write Misses = 2295120
	Total RFC Evictions    = 6492235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3860100
	L1I_total_cache_misses = 295754
	L1I_total_cache_miss_rate = 0.0766
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5691135
L1D_cache:
	L1D_cache_core[0]: Access = 131633, Miss = 106543, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 627019
	L1D_cache_core[1]: Access = 154387, Miss = 129101, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 725369
	L1D_cache_core[2]: Access = 151057, Miss = 126944, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 778957
	L1D_cache_core[3]: Access = 164199, Miss = 135240, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 751215
	L1D_cache_core[4]: Access = 139505, Miss = 114805, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 653066
	L1D_cache_core[5]: Access = 139299, Miss = 114532, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 678282
	L1D_cache_core[6]: Access = 135985, Miss = 111626, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 664448
	L1D_cache_core[7]: Access = 148373, Miss = 119475, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 668380
	L1D_cache_core[8]: Access = 133017, Miss = 110246, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 659226
	L1D_cache_core[9]: Access = 140255, Miss = 114968, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 604068
	L1D_cache_core[10]: Access = 128783, Miss = 107455, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 684727
	L1D_cache_core[11]: Access = 132028, Miss = 109330, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 692363
	L1D_cache_core[12]: Access = 130773, Miss = 108594, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 633314
	L1D_cache_core[13]: Access = 130118, Miss = 106099, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 654537
	L1D_cache_core[14]: Access = 126618, Miss = 103742, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 635882
	L1D_total_cache_accesses = 2086030
	L1D_total_cache_misses = 1718700
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10110853
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 7632
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1133419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8068087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4803
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 134505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 696469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7602
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 832340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 265398
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 513957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3564346
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 295754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5691135
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
53205, 50225, 62510, 61379, 55464, 61320, 47956, 51509, 
gpgpu_n_tot_thrd_icount = 230841728
gpgpu_n_tot_w_icount = 7213804
gpgpu_n_stall_shd_mem = 11397638
gpgpu_n_mem_read_local = 134505
gpgpu_n_mem_write_local = 265398
gpgpu_n_mem_read_global = 1133419
gpgpu_n_mem_write_global = 404606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 10768925
gpgpu_n_store_insn = 9573254
gpgpu_n_shmem_insn = 102534
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 222372
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11397638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10736191	W0_Idle:7627639	W0_Scoreboard:28468790	W1:139937	W2:124524	W3:83182	W4:75652	W5:60852	W6:63097	W7:47402	W8:65001	W9:44761	W10:51022	W11:47144	W12:51486	W13:42305	W14:91399	W15:39802	W16:377508	W17:38901	W18:39806	W19:42997	W20:38047	W21:34038	W22:38059	W23:35268	W24:31193	W25:31735	W26:29643	W27:32067	W28:616513	W29:29049	W30:33135	W31:33799	W32:4704480
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9067352 {8:1133419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26038304 {40:214949,72:124655,136:62244,}
traffic_breakdown_coretomem[INST_ACC_R] = 1155584 {8:144448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 375088 {136:2758,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1076040 {8:134505,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34374384 {40:4788,72:19689,136:240921,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154144984 {136:1133419,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3214784 {8:401848,}
traffic_breakdown_memtocore[INST_ACC_R] = 19644928 {136:144448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18292680 {136:134505,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2123184 {8:265398,}
maxmrqlatency = 819 
maxdqlatency = 0 
maxmflatency = 1593 
averagemflatency = 377 
max_icnt2mem_latency = 964 
max_icnt2sh_latency = 2081506 
mrq_lat_table:669337 	26030 	30092 	72513 	255245 	271539 	244053 	120980 	16773 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	395967 	1205990 	331830 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	732495 	354310 	337472 	352713 	209673 	93888 	1855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	171173 	631351 	434469 	30861 	100 	0 	0 	0 	142 	481 	1040 	2855 	20629 	22747 	65097 	100512 	210768 	242975 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	3625 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        30        22        30        18        18        20        20        28        20        24        50        50        22        14 
dram[1]:        20        18        28        18        22        14        20        12        26        22        28        28        26        36        32        30 
dram[2]:        24        24        18        28        14        16        22        22        22        16        22        24        18        20        24        52 
dram[3]:        24        34        28        32        20        24        20        24        30        22        36        34        24        16        16        34 
dram[4]:        28        30        28        24        14        18        16        16        22        26        38        42        32        26        20        20 
dram[5]:        20        18        18        30        16        20        14        16        22        34        20        20        40        48        22        16 
maximum service time to same row:
dram[0]:     32725     31945     70377     45201     27994     39270     45108     36072     41985     54475     41686     42562     41667     26347     42105     51906 
dram[1]:     19835     21201     37656     34249     32972     40891     22498     24406     23785     31672     30160     26293     32663     23618     21972     24062 
dram[2]:     36199     33540     29711     39568     26220     47506     32065     26170     29011     26369     34434     25926     18711     26095     34889     31325 
dram[3]:     50883     38254     28375     46588     21120     30604     57937     46078     32509     26217     27481     34428     41470     39016     45640     59564 
dram[4]:     35812     26312     32487     33176     31106     36828     39369     24717     23983     27422     41407     24528     27583     36852     19978     42801 
dram[5]:     45793     25399     28979     44172     22094     33023     33653     29508     28891     32091     26907     34272     22684     31593     22483     27616 
average row accesses per activate:
dram[0]:  1.772187  1.789430  1.772434  1.753743  1.737876  1.732191  1.740877  1.721547  1.731583  1.738042  1.729453  1.736737  1.733810  1.752175  1.741085  1.736689 
dram[1]:  1.765262  1.777584  1.739669  1.736441  1.714245  1.727352  1.720770  1.717488  1.715545  1.719974  1.701227  1.720655  1.724738  1.731629  1.725953  1.714428 
dram[2]:  1.764205  1.763704  1.737659  1.741409  1.734150  1.730304  1.697592  1.705502  1.726177  1.716512  1.713316  1.710331  1.712211  1.719928  1.728670  1.728706 
dram[3]:  1.777016  1.782121  1.775159  1.759410  1.735629  1.749580  1.711561  1.730672  1.721416  1.709509  1.736887  1.733213  1.719694  1.736309  1.753370  1.730168 
dram[4]:  1.752645  1.762424  1.751050  1.741144  1.722883  1.734215  1.718661  1.701945  1.720601  1.715080  1.703665  1.714045  1.705910  1.731894  1.719201  1.722553 
dram[5]:  1.749267  1.763969  1.746725  1.748570  1.716571  1.730560  1.725010  1.715581  1.719652  1.725331  1.698276  1.720820  1.705415  1.722509  1.727264  1.733051 
average row locality = 1706724/985364 = 1.732075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11565     11640     11537     11486     11854     11784     11813     11776     12169     12327     12262     12193     12305     12397     11799     11819 
dram[1]:     11686     11624     11477     11531     11816     11665     11758     11886     12241     12232     12171     12179     12337     12312     11796     11737 
dram[2]:     11720     11520     11522     11479     11785     11635     11697     11753     12138     12302     12128     12119     12268     12265     11670     11733 
dram[3]:     11692     11483     11519     11402     11782     11656     11736     11738     12202     12193     12234     12191     12179     12158     11749     11732 
dram[4]:     11669     11439     11389     11380     11754     11711     11763     11819     12244     12272     12092     12164     12240     12227     11654     11628 
dram[5]:     11655     11513     11474     11434     11641     11727     11655     11782     12199     12114     12074     12103     12194     12193     11682     11723 
total reads: 1139162
bank skew: 12397/11380 = 1.09
chip skew: 190726/189163 = 1.01
number of total write accesses:
dram[0]:      5588      5696      5746      5734      6100      6113      6172      6209      6165      6204      6129      6107      5874      5929      5436      5468 
dram[1]:      5693      5695      5784      5790      6103      6106      6212      6273      6244      6213      6124      6115      5909      5903      5448      5445 
dram[2]:      5668      5662      5726      5700      6049      6111      6143      6194      6194      6202      6040      6108      5890      5937      5430      5478 
dram[3]:      5673      5661      5732      5659      6062      6041      6119      6126      6181      6162      6144      6110      5809      5851      5420      5433 
dram[4]:      5726      5690      5703      5725      6052      6115      6252      6208      6206      6232      6081      6118      5887      5899      5385      5427 
dram[5]:      5647      5661      5726      5681      6062      6122      6223      6187      6203      6140      6050      6105      5851      5852      5449      5455 
total reads: 567562
bank skew: 6273/5385 = 1.16
chip skew: 95057/94183 = 1.01
average mf latency per bank:
dram[0]:        432       433       443       444       439       440       422       428       439       445       448       448       435       437       446       448
dram[1]:        411       415       425       429       422       424       409       410       421       427       427       429       417       423       426       430
dram[2]:        422       416       436       429       430       424       419       412       432       421       435       428       426       422       443       431
dram[3]:        421       417       434       428       431       423       420       414       430       424       436       429       432       425       440       429
dram[4]:        413       419       427       431       422       425       411       412       420       425       431       434       422       426       427       430
dram[5]:        413       420       429       437       420       431       410       417       425       434       430       440       424       430       432       437
maximum mf latency per bank:
dram[0]:       1382      1210      1194      1149      1206      1219      1237      1268      1225      1215      1225      1225      1134      1189      1237      1366
dram[1]:       1122      1340      1143      1329      1066      1257      1203      1126      1139      1430      1106      1448      1246      1256      1322      1205
dram[2]:       1260      1480      1281      1205      1232      1331      1196      1492      1136      1317      1174      1281      1178      1593      1355      1341
dram[3]:       1092      1084      1141      1183      1290      1167      1252      1272      1178      1058      1356      1289      1288      1256      1532      1226
dram[4]:       1093      1357      1155      1414      1137      1473      1282      1202      1450      1427      1255      1399      1109      1190      1177      1307
dram[5]:       1079      1157      1262      1215      1252      1332      1064      1143      1157      1396      1249      1194      1211      1293      1109      1290

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869517 n_act=163611 n_pre=163595 n_req=285396 n_rd=381452 n_write=169413 bw_util=0.401
n_activity=2105210 dram_eff=0.5233
bk0: 23130a 2051801i bk1: 23280a 2028188i bk2: 23074a 2022285i bk3: 22972a 2011019i bk4: 23708a 2007940i bk5: 23568a 1987235i bk6: 23626a 1981033i bk7: 23552a 1956744i bk8: 24338a 1997171i bk9: 24654a 1964635i bk10: 24524a 1962621i bk11: 24386a 1946832i bk12: 24610a 2006673i bk13: 24794a 1985256i bk14: 23598a 2025358i bk15: 23638a 2005446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.51456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1865827 n_act=165251 n_pre=165235 n_req=285505 n_rd=380896 n_write=170379 bw_util=0.4013
n_activity=2141080 dram_eff=0.515
bk0: 23372a 2048498i bk1: 23248a 2042550i bk2: 22954a 2026506i bk3: 23062a 2010015i bk4: 23632a 2012391i bk5: 23330a 1995976i bk6: 23516a 1990600i bk7: 23772a 1960579i bk8: 24482a 1992474i bk9: 24464a 1975299i bk10: 24342a 1977093i bk11: 24358a 1961047i bk12: 24674a 2010798i bk13: 24624a 1993064i bk14: 23592a 2033549i bk15: 23474a 2014283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869297 n_act=164667 n_pre=164651 n_req=284266 n_rd=379468 n_write=169505 bw_util=0.3996
n_activity=2118196 dram_eff=0.5183
bk0: 23440a 2047603i bk1: 23040a 2043196i bk2: 23044a 2026323i bk3: 22958a 2010348i bk4: 23570a 2020617i bk5: 23270a 1999353i bk6: 23394a 1985231i bk7: 23506a 1963915i bk8: 24276a 1999949i bk9: 24604a 1973936i bk10: 24256a 1976650i bk11: 24238a 1960221i bk12: 24536a 2002645i bk13: 24530a 1987927i bk14: 23340a 2027273i bk15: 23466a 2011477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.30759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1873512 n_act=163062 n_pre=163046 n_req=283829 n_rd=379292 n_write=168676 bw_util=0.3989
n_activity=2102946 dram_eff=0.5211
bk0: 23384a 2051792i bk1: 22966a 2041831i bk2: 23038a 2030849i bk3: 22804a 2025739i bk4: 23564a 2012136i bk5: 23312a 2006966i bk6: 23472a 1987567i bk7: 23476a 1976359i bk8: 24404a 1989557i bk9: 24386a 1977738i bk10: 24468a 1976524i bk11: 24382a 1963844i bk12: 24358a 2019889i bk13: 24316a 1999412i bk14: 23498a 2032480i bk15: 23464a 2013823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7ff32475c280 :  mf: uid=22326069, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (2081504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1869581 n_act=164668 n_pre=164652 n_req=284151 n_rd=378890 n_write=169797 bw_util=0.3994
n_activity=2133395 dram_eff=0.5144
bk0: 23338a 2047533i bk1: 22878a 2041865i bk2: 22778a 2042770i bk3: 22760a 2021955i bk4: 23508a 2020639i bk5: 23422a 2000657i bk6: 23526a 1981782i bk7: 23638a 1966836i bk8: 24488a 1993199i bk9: 24544a 1974015i bk10: 24184a 1977878i bk11: 24328a 1957973i bk12: 24480a 2007301i bk13: 24454a 1994764i bk14: 23308a 2038614i bk15: 23256a 2023114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2747588 n_nop=1871739 n_act=164158 n_pre=164142 n_req=283577 n_rd=378326 n_write=169223 bw_util=0.3986
n_activity=2119875 dram_eff=0.5166
bk0: 23310a 2051004i bk1: 23026a 2036599i bk2: 22948a 2029993i bk3: 22868a 2012715i bk4: 23282a 2023055i bk5: 23454a 1995917i bk6: 23310a 1986890i bk7: 23564a 1961721i bk8: 24398a 1995088i bk9: 24228a 1980752i bk10: 24148a 1973468i bk11: 24206a 1956641i bk12: 24388a 2009743i bk13: 24386a 1998614i bk14: 23364a 2028503i bk15: 23446a 2012298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177614, Miss = 95304, Miss_rate = 0.537, Pending_hits = 4411, Reservation_fails = 15452
L2_cache_bank[1]: Access = 180138, Miss = 95422, Miss_rate = 0.530, Pending_hits = 4672, Reservation_fails = 20380
L2_cache_bank[2]: Access = 172891, Miss = 95282, Miss_rate = 0.551, Pending_hits = 4638, Reservation_fails = 11609
L2_cache_bank[3]: Access = 171605, Miss = 95166, Miss_rate = 0.555, Pending_hits = 4682, Reservation_fails = 13870
L2_cache_bank[4]: Access = 175775, Miss = 94928, Miss_rate = 0.540, Pending_hits = 4374, Reservation_fails = 14955
L2_cache_bank[5]: Access = 171589, Miss = 94806, Miss_rate = 0.553, Pending_hits = 4420, Reservation_fails = 17048
L2_cache_bank[6]: Access = 170637, Miss = 95093, Miss_rate = 0.557, Pending_hits = 4602, Reservation_fails = 19180
L2_cache_bank[7]: Access = 169663, Miss = 94553, Miss_rate = 0.557, Pending_hits = 4465, Reservation_fails = 18021
L2_cache_bank[8]: Access = 172840, Miss = 94805, Miss_rate = 0.549, Pending_hits = 4668, Reservation_fails = 12545
L2_cache_bank[9]: Access = 174845, Miss = 94640, Miss_rate = 0.541, Pending_hits = 4574, Reservation_fails = 14731
L2_cache_bank[10]: Access = 172755, Miss = 94574, Miss_rate = 0.547, Pending_hits = 4514, Reservation_fails = 14290
L2_cache_bank[11]: Access = 172054, Miss = 94589, Miss_rate = 0.550, Pending_hits = 4609, Reservation_fails = 20038
L2_total_cache_accesses = 2082406
L2_total_cache_misses = 1139162
L2_total_cache_miss_rate = 0.5470
L2_total_cache_pending_hits = 54629
L2_total_cache_reservation_fails = 192119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103591
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 132696
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 18633
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6853
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 21894
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236651
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52694
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1839
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 919
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 142237
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1661
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.182

icnt_total_pkts_mem_to_simt=7729196
icnt_total_pkts_simt_to_mem=3814523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
 Step number? Path to File? 
 opening ./data/wsm5_in_010
