{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684811742958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684811742958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 00:15:42 2023 " "Processing started: Tue May 23 00:15:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684811742958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684811742958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Semaforo -c Semaforo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Semaforo -c Semaforo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684811742958 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1684811743225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEMPORIZADOR-LOGICA " "Found design unit 1: TEMPORIZADOR-LOGICA" {  } { { "TEMPORIZADOR.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/TEMPORIZADOR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684811743565 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEMPORIZADOR " "Found entity 1: TEMPORIZADOR" {  } { { "TEMPORIZADOR.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/TEMPORIZADOR.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684811743565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684811743565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloco_principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLOCO_PRINCIPAL-LOGICA " "Found design unit 1: BLOCO_PRINCIPAL-LOGICA" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684811743568 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLOCO_PRINCIPAL " "Found entity 1: BLOCO_PRINCIPAL" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684811743568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684811743568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_1khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_1khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONVERSOR_1KHZ-LOGIC " "Found design unit 1: CONVERSOR_1KHZ-LOGIC" {  } { { "CONVERSOR_1KHZ.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/CONVERSOR_1KHZ.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684811743570 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONVERSOR_1KHZ " "Found entity 1: CONVERSOR_1KHZ" {  } { { "CONVERSOR_1KHZ.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/CONVERSOR_1KHZ.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684811743570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684811743570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BLOCO_PRINCIPAL " "Elaborating entity \"BLOCO_PRINCIPAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684811743597 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SAIDA_G BLOCO_PRINCIPAL.vhd(16) " "VHDL Signal Declaration warning at BLOCO_PRINCIPAL.vhd(16): used implicit default value for signal \"SAIDA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1684811743598 "|BLOCO_PRINCIPAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONVERSOR_1KHZ CONVERSOR_1KHZ:CONVERSOR " "Elaborating entity \"CONVERSOR_1KHZ\" for hierarchy \"CONVERSOR_1KHZ:CONVERSOR\"" {  } { { "BLOCO_PRINCIPAL.vhd" "CONVERSOR" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684811743599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEMPORIZADOR TEMPORIZADOR:TEMPORIZADOR_RED " "Elaborating entity \"TEMPORIZADOR\" for hierarchy \"TEMPORIZADOR:TEMPORIZADOR_RED\"" {  } { { "BLOCO_PRINCIPAL.vhd" "TEMPORIZADOR_RED" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684811743601 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "PERIODO_CONTAGEM TEMPORIZADOR.vhd(31) " "VHDL Variable Declaration warning at TEMPORIZADOR.vhd(31): used initial value expression for variable \"PERIODO_CONTAGEM\" because variable was never assigned a value" {  } { { "TEMPORIZADOR.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/TEMPORIZADOR.vhd" 31 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1684811743602 "|BLOCO_PRINCIPAL|TEMPORIZADOR:TEMPORIZADOR_RED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMPO TEMPORIZADOR.vhd(31) " "VHDL Process Statement warning at TEMPORIZADOR.vhd(31): signal \"TEMPO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEMPORIZADOR.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/TEMPORIZADOR.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684811743602 "|BLOCO_PRINCIPAL|TEMPORIZADOR:TEMPORIZADOR_RED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N_BITS TEMPORIZADOR.vhd(31) " "VHDL Process Statement warning at TEMPORIZADOR.vhd(31): signal \"N_BITS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEMPORIZADOR.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/TEMPORIZADOR.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684811743602 "|BLOCO_PRINCIPAL|TEMPORIZADOR:TEMPORIZADOR_RED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHIP_SELECT TEMPORIZADOR.vhd(35) " "VHDL Process Statement warning at TEMPORIZADOR.vhd(35): signal \"CHIP_SELECT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEMPORIZADOR.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/TEMPORIZADOR.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684811743602 "|BLOCO_PRINCIPAL|TEMPORIZADOR:TEMPORIZADOR_RED"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA_G\[0\] GND " "Pin \"SAIDA_G\[0\]\" is stuck at GND" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684811743941 "|BLOCO_PRINCIPAL|SAIDA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA_G\[1\] GND " "Pin \"SAIDA_G\[1\]\" is stuck at GND" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684811743941 "|BLOCO_PRINCIPAL|SAIDA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA_G\[2\] GND " "Pin \"SAIDA_G\[2\]\" is stuck at GND" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684811743941 "|BLOCO_PRINCIPAL|SAIDA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA_G\[3\] GND " "Pin \"SAIDA_G\[3\]\" is stuck at GND" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684811743941 "|BLOCO_PRINCIPAL|SAIDA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA_G\[4\] GND " "Pin \"SAIDA_G\[4\]\" is stuck at GND" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684811743941 "|BLOCO_PRINCIPAL|SAIDA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA_G\[5\] GND " "Pin \"SAIDA_G\[5\]\" is stuck at GND" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684811743941 "|BLOCO_PRINCIPAL|SAIDA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA_G\[6\] GND " "Pin \"SAIDA_G\[6\]\" is stuck at GND" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684811743941 "|BLOCO_PRINCIPAL|SAIDA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA_G\[7\] GND " "Pin \"SAIDA_G\[7\]\" is stuck at GND" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/Semaforo_1/BLOCO_PRINCIPAL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684811743941 "|BLOCO_PRINCIPAL|SAIDA_G[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1684811743941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684811744084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684811744084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "282 " "Implemented 282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684811744118 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684811744118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "252 " "Implemented 252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684811744118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684811744118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684811744131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 00:15:44 2023 " "Processing ended: Tue May 23 00:15:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684811744131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684811744131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684811744131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684811744131 ""}
