
ArgosV2_I.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012650  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013c0  080127d4  080127d4  000227d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013b94  08013b94  000303e0  2**0
                  CONTENTS
  4 .ARM          00000008  08013b94  08013b94  00023b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013b9c  08013b9c  000303e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013b9c  08013b9c  00023b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013ba0  08013ba0  00023ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003e0  20000000  08013ba4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007814  200003e0  08013f84  000303e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  20007bf4  08013f84  00037bf4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000303e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003d268  00000000  00000000  00030409  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007c98  00000000  00000000  0006d671  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002468  00000000  00000000  00075310  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002100  00000000  00000000  00077778  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00033c9d  00000000  00000000  00079878  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002dcc7  00000000  00000000  000ad515  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f2ee8  00000000  00000000  000db1dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001ce0c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009f60  00000000  00000000  001ce140  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	200003e0 	.word	0x200003e0
 80001a0:	00000000 	.word	0x00000000
 80001a4:	080127bc 	.word	0x080127bc

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	200003e4 	.word	0x200003e4
 80001c0:	080127bc 	.word	0x080127bc

080001c4 <strlen>:
 80001c4:	4603      	mov	r3, r0
 80001c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ca:	2a00      	cmp	r2, #0
 80001cc:	d1fb      	bne.n	80001c6 <strlen+0x2>
 80001ce:	1a18      	subs	r0, r3, r0
 80001d0:	3801      	subs	r0, #1
 80001d2:	4770      	bx	lr

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b974 	b.w	80004d4 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	468c      	mov	ip, r1
 800020a:	4604      	mov	r4, r0
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	2b00      	cmp	r3, #0
 8000210:	d14b      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000212:	428a      	cmp	r2, r1
 8000214:	4615      	mov	r5, r2
 8000216:	d967      	bls.n	80002e8 <__udivmoddi4+0xe4>
 8000218:	fab2 f282 	clz	r2, r2
 800021c:	b14a      	cbz	r2, 8000232 <__udivmoddi4+0x2e>
 800021e:	f1c2 0720 	rsb	r7, r2, #32
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	fa20 f707 	lsr.w	r7, r0, r7
 800022a:	4095      	lsls	r5, r2
 800022c:	ea47 0c03 	orr.w	ip, r7, r3
 8000230:	4094      	lsls	r4, r2
 8000232:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000236:	fbbc f7fe 	udiv	r7, ip, lr
 800023a:	fa1f f885 	uxth.w	r8, r5
 800023e:	fb0e c317 	mls	r3, lr, r7, ip
 8000242:	fb07 f908 	mul.w	r9, r7, r8
 8000246:	0c21      	lsrs	r1, r4, #16
 8000248:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024c:	4599      	cmp	r9, r3
 800024e:	d909      	bls.n	8000264 <__udivmoddi4+0x60>
 8000250:	18eb      	adds	r3, r5, r3
 8000252:	f107 31ff 	add.w	r1, r7, #4294967295
 8000256:	f080 811c 	bcs.w	8000492 <__udivmoddi4+0x28e>
 800025a:	4599      	cmp	r9, r3
 800025c:	f240 8119 	bls.w	8000492 <__udivmoddi4+0x28e>
 8000260:	3f02      	subs	r7, #2
 8000262:	442b      	add	r3, r5
 8000264:	eba3 0309 	sub.w	r3, r3, r9
 8000268:	fbb3 f0fe 	udiv	r0, r3, lr
 800026c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000270:	fb00 f108 	mul.w	r1, r0, r8
 8000274:	b2a4      	uxth	r4, r4
 8000276:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027a:	42a1      	cmp	r1, r4
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	192c      	adds	r4, r5, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 8107 	bcs.w	8000496 <__udivmoddi4+0x292>
 8000288:	42a1      	cmp	r1, r4
 800028a:	f240 8104 	bls.w	8000496 <__udivmoddi4+0x292>
 800028e:	3802      	subs	r0, #2
 8000290:	442c      	add	r4, r5
 8000292:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000296:	2700      	movs	r7, #0
 8000298:	1a64      	subs	r4, r4, r1
 800029a:	b11e      	cbz	r6, 80002a4 <__udivmoddi4+0xa0>
 800029c:	2300      	movs	r3, #0
 800029e:	40d4      	lsrs	r4, r2
 80002a0:	e9c6 4300 	strd	r4, r3, [r6]
 80002a4:	4639      	mov	r1, r7
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xbe>
 80002ae:	2e00      	cmp	r6, #0
 80002b0:	f000 80ec 	beq.w	800048c <__udivmoddi4+0x288>
 80002b4:	2700      	movs	r7, #0
 80002b6:	e9c6 0100 	strd	r0, r1, [r6]
 80002ba:	4638      	mov	r0, r7
 80002bc:	4639      	mov	r1, r7
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f783 	clz	r7, r3
 80002c6:	2f00      	cmp	r7, #0
 80002c8:	d148      	bne.n	800035c <__udivmoddi4+0x158>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd0>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fb 	bhi.w	80004ca <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469c      	mov	ip, r3
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa0>
 80002e2:	e9c6 4c00 	strd	r4, ip, [r6]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa0>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xe8>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 808f 	bne.w	8000414 <__udivmoddi4+0x210>
 80002f6:	2701      	movs	r7, #1
 80002f8:	1b49      	subs	r1, r1, r5
 80002fa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80002fe:	fa1f f985 	uxth.w	r9, r5
 8000302:	fbb1 fef8 	udiv	lr, r1, r8
 8000306:	fb08 111e 	mls	r1, r8, lr, r1
 800030a:	fb09 f00e 	mul.w	r0, r9, lr
 800030e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000312:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000316:	4298      	cmp	r0, r3
 8000318:	d907      	bls.n	800032a <__udivmoddi4+0x126>
 800031a:	18eb      	adds	r3, r5, r3
 800031c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x124>
 8000322:	4298      	cmp	r0, r3
 8000324:	f200 80cd 	bhi.w	80004c2 <__udivmoddi4+0x2be>
 8000328:	468e      	mov	lr, r1
 800032a:	1a1b      	subs	r3, r3, r0
 800032c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000330:	fb08 3310 	mls	r3, r8, r0, r3
 8000334:	fb09 f900 	mul.w	r9, r9, r0
 8000338:	b2a4      	uxth	r4, r4
 800033a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800033e:	45a1      	cmp	r9, r4
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x14e>
 8000342:	192c      	adds	r4, r5, r4
 8000344:	f100 33ff 	add.w	r3, r0, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x14c>
 800034a:	45a1      	cmp	r9, r4
 800034c:	f200 80b6 	bhi.w	80004bc <__udivmoddi4+0x2b8>
 8000350:	4618      	mov	r0, r3
 8000352:	eba4 0409 	sub.w	r4, r4, r9
 8000356:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800035a:	e79e      	b.n	800029a <__udivmoddi4+0x96>
 800035c:	f1c7 0520 	rsb	r5, r7, #32
 8000360:	40bb      	lsls	r3, r7
 8000362:	fa22 fc05 	lsr.w	ip, r2, r5
 8000366:	ea4c 0c03 	orr.w	ip, ip, r3
 800036a:	fa21 f405 	lsr.w	r4, r1, r5
 800036e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000372:	fbb4 f9fe 	udiv	r9, r4, lr
 8000376:	fa1f f88c 	uxth.w	r8, ip
 800037a:	fb0e 4419 	mls	r4, lr, r9, r4
 800037e:	fa20 f305 	lsr.w	r3, r0, r5
 8000382:	40b9      	lsls	r1, r7
 8000384:	fb09 fa08 	mul.w	sl, r9, r8
 8000388:	4319      	orrs	r1, r3
 800038a:	0c0b      	lsrs	r3, r1, #16
 800038c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000390:	45a2      	cmp	sl, r4
 8000392:	fa02 f207 	lsl.w	r2, r2, r7
 8000396:	fa00 f307 	lsl.w	r3, r0, r7
 800039a:	d90b      	bls.n	80003b4 <__udivmoddi4+0x1b0>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a4:	f080 8088 	bcs.w	80004b8 <__udivmoddi4+0x2b4>
 80003a8:	45a2      	cmp	sl, r4
 80003aa:	f240 8085 	bls.w	80004b8 <__udivmoddi4+0x2b4>
 80003ae:	f1a9 0902 	sub.w	r9, r9, #2
 80003b2:	4464      	add	r4, ip
 80003b4:	eba4 040a 	sub.w	r4, r4, sl
 80003b8:	fbb4 f0fe 	udiv	r0, r4, lr
 80003bc:	fb0e 4410 	mls	r4, lr, r0, r4
 80003c0:	fb00 fa08 	mul.w	sl, r0, r8
 80003c4:	b289      	uxth	r1, r1
 80003c6:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d908      	bls.n	80003e0 <__udivmoddi4+0x1dc>
 80003ce:	eb1c 0404 	adds.w	r4, ip, r4
 80003d2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003d6:	d26b      	bcs.n	80004b0 <__udivmoddi4+0x2ac>
 80003d8:	45a2      	cmp	sl, r4
 80003da:	d969      	bls.n	80004b0 <__udivmoddi4+0x2ac>
 80003dc:	3802      	subs	r0, #2
 80003de:	4464      	add	r4, ip
 80003e0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e4:	fba0 8902 	umull	r8, r9, r0, r2
 80003e8:	eba4 040a 	sub.w	r4, r4, sl
 80003ec:	454c      	cmp	r4, r9
 80003ee:	4641      	mov	r1, r8
 80003f0:	46ce      	mov	lr, r9
 80003f2:	d354      	bcc.n	800049e <__udivmoddi4+0x29a>
 80003f4:	d051      	beq.n	800049a <__udivmoddi4+0x296>
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	d069      	beq.n	80004ce <__udivmoddi4+0x2ca>
 80003fa:	1a5a      	subs	r2, r3, r1
 80003fc:	eb64 040e 	sbc.w	r4, r4, lr
 8000400:	fa04 f505 	lsl.w	r5, r4, r5
 8000404:	fa22 f307 	lsr.w	r3, r2, r7
 8000408:	40fc      	lsrs	r4, r7
 800040a:	431d      	orrs	r5, r3
 800040c:	e9c6 5400 	strd	r5, r4, [r6]
 8000410:	2700      	movs	r7, #0
 8000412:	e747      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000414:	4095      	lsls	r5, r2
 8000416:	f1c2 0320 	rsb	r3, r2, #32
 800041a:	fa21 f003 	lsr.w	r0, r1, r3
 800041e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000422:	fbb0 f7f8 	udiv	r7, r0, r8
 8000426:	fa1f f985 	uxth.w	r9, r5
 800042a:	fb08 0017 	mls	r0, r8, r7, r0
 800042e:	fa24 f303 	lsr.w	r3, r4, r3
 8000432:	4091      	lsls	r1, r2
 8000434:	fb07 fc09 	mul.w	ip, r7, r9
 8000438:	430b      	orrs	r3, r1
 800043a:	0c19      	lsrs	r1, r3, #16
 800043c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000440:	458c      	cmp	ip, r1
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d907      	bls.n	8000458 <__udivmoddi4+0x254>
 8000448:	1869      	adds	r1, r5, r1
 800044a:	f107 30ff 	add.w	r0, r7, #4294967295
 800044e:	d231      	bcs.n	80004b4 <__udivmoddi4+0x2b0>
 8000450:	458c      	cmp	ip, r1
 8000452:	d92f      	bls.n	80004b4 <__udivmoddi4+0x2b0>
 8000454:	3f02      	subs	r7, #2
 8000456:	4429      	add	r1, r5
 8000458:	eba1 010c 	sub.w	r1, r1, ip
 800045c:	fbb1 f0f8 	udiv	r0, r1, r8
 8000460:	fb08 1c10 	mls	ip, r8, r0, r1
 8000464:	fb00 fe09 	mul.w	lr, r0, r9
 8000468:	b299      	uxth	r1, r3
 800046a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046e:	458e      	cmp	lr, r1
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x27e>
 8000472:	1869      	adds	r1, r5, r1
 8000474:	f100 33ff 	add.w	r3, r0, #4294967295
 8000478:	d218      	bcs.n	80004ac <__udivmoddi4+0x2a8>
 800047a:	458e      	cmp	lr, r1
 800047c:	d916      	bls.n	80004ac <__udivmoddi4+0x2a8>
 800047e:	3802      	subs	r0, #2
 8000480:	4429      	add	r1, r5
 8000482:	eba1 010e 	sub.w	r1, r1, lr
 8000486:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800048a:	e73a      	b.n	8000302 <__udivmoddi4+0xfe>
 800048c:	4637      	mov	r7, r6
 800048e:	4630      	mov	r0, r6
 8000490:	e708      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000492:	460f      	mov	r7, r1
 8000494:	e6e6      	b.n	8000264 <__udivmoddi4+0x60>
 8000496:	4618      	mov	r0, r3
 8000498:	e6fb      	b.n	8000292 <__udivmoddi4+0x8e>
 800049a:	4543      	cmp	r3, r8
 800049c:	d2ab      	bcs.n	80003f6 <__udivmoddi4+0x1f2>
 800049e:	ebb8 0102 	subs.w	r1, r8, r2
 80004a2:	eb69 020c 	sbc.w	r2, r9, ip
 80004a6:	3801      	subs	r0, #1
 80004a8:	4696      	mov	lr, r2
 80004aa:	e7a4      	b.n	80003f6 <__udivmoddi4+0x1f2>
 80004ac:	4618      	mov	r0, r3
 80004ae:	e7e8      	b.n	8000482 <__udivmoddi4+0x27e>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e795      	b.n	80003e0 <__udivmoddi4+0x1dc>
 80004b4:	4607      	mov	r7, r0
 80004b6:	e7cf      	b.n	8000458 <__udivmoddi4+0x254>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e77b      	b.n	80003b4 <__udivmoddi4+0x1b0>
 80004bc:	3802      	subs	r0, #2
 80004be:	442c      	add	r4, r5
 80004c0:	e747      	b.n	8000352 <__udivmoddi4+0x14e>
 80004c2:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c6:	442b      	add	r3, r5
 80004c8:	e72f      	b.n	800032a <__udivmoddi4+0x126>
 80004ca:	4638      	mov	r0, r7
 80004cc:	e707      	b.n	80002de <__udivmoddi4+0xda>
 80004ce:	4637      	mov	r7, r6
 80004d0:	e6e8      	b.n	80002a4 <__udivmoddi4+0xa0>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004dc:	4b04      	ldr	r3, [pc, #16]	; (80004f0 <__NVIC_GetPriorityGrouping+0x18>)
 80004de:	68db      	ldr	r3, [r3, #12]
 80004e0:	0a1b      	lsrs	r3, r3, #8
 80004e2:	f003 0307 	and.w	r3, r3, #7
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bc80      	pop	{r7}
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop
 80004f0:	e000ed00 	.word	0xe000ed00

080004f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000502:	2b00      	cmp	r3, #0
 8000504:	db0b      	blt.n	800051e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	f003 021f 	and.w	r2, r3, #31
 800050c:	4906      	ldr	r1, [pc, #24]	; (8000528 <__NVIC_EnableIRQ+0x34>)
 800050e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000512:	095b      	lsrs	r3, r3, #5
 8000514:	2001      	movs	r0, #1
 8000516:	fa00 f202 	lsl.w	r2, r0, r2
 800051a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800051e:	bf00      	nop
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	bc80      	pop	{r7}
 8000526:	4770      	bx	lr
 8000528:	e000e100 	.word	0xe000e100

0800052c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800052c:	b480      	push	{r7}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	6039      	str	r1, [r7, #0]
 8000536:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053c:	2b00      	cmp	r3, #0
 800053e:	db0a      	blt.n	8000556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	b2da      	uxtb	r2, r3
 8000544:	490c      	ldr	r1, [pc, #48]	; (8000578 <__NVIC_SetPriority+0x4c>)
 8000546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054a:	0112      	lsls	r2, r2, #4
 800054c:	b2d2      	uxtb	r2, r2
 800054e:	440b      	add	r3, r1
 8000550:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000554:	e00a      	b.n	800056c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000556:	683b      	ldr	r3, [r7, #0]
 8000558:	b2da      	uxtb	r2, r3
 800055a:	4908      	ldr	r1, [pc, #32]	; (800057c <__NVIC_SetPriority+0x50>)
 800055c:	79fb      	ldrb	r3, [r7, #7]
 800055e:	f003 030f 	and.w	r3, r3, #15
 8000562:	3b04      	subs	r3, #4
 8000564:	0112      	lsls	r2, r2, #4
 8000566:	b2d2      	uxtb	r2, r2
 8000568:	440b      	add	r3, r1
 800056a:	761a      	strb	r2, [r3, #24]
}
 800056c:	bf00      	nop
 800056e:	370c      	adds	r7, #12
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	e000e100 	.word	0xe000e100
 800057c:	e000ed00 	.word	0xe000ed00

08000580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000580:	b480      	push	{r7}
 8000582:	b089      	sub	sp, #36	; 0x24
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	f003 0307 	and.w	r3, r3, #7
 8000592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000594:	69fb      	ldr	r3, [r7, #28]
 8000596:	f1c3 0307 	rsb	r3, r3, #7
 800059a:	2b04      	cmp	r3, #4
 800059c:	bf28      	it	cs
 800059e:	2304      	movcs	r3, #4
 80005a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005a2:	69fb      	ldr	r3, [r7, #28]
 80005a4:	3304      	adds	r3, #4
 80005a6:	2b06      	cmp	r3, #6
 80005a8:	d902      	bls.n	80005b0 <NVIC_EncodePriority+0x30>
 80005aa:	69fb      	ldr	r3, [r7, #28]
 80005ac:	3b03      	subs	r3, #3
 80005ae:	e000      	b.n	80005b2 <NVIC_EncodePriority+0x32>
 80005b0:	2300      	movs	r3, #0
 80005b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005b4:	f04f 32ff 	mov.w	r2, #4294967295
 80005b8:	69bb      	ldr	r3, [r7, #24]
 80005ba:	fa02 f303 	lsl.w	r3, r2, r3
 80005be:	43da      	mvns	r2, r3
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	401a      	ands	r2, r3
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005c8:	f04f 31ff 	mov.w	r1, #4294967295
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	fa01 f303 	lsl.w	r3, r1, r3
 80005d2:	43d9      	mvns	r1, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005d8:	4313      	orrs	r3, r2
         );
}
 80005da:	4618      	mov	r0, r3
 80005dc:	3724      	adds	r7, #36	; 0x24
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr

080005e4 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f043 0201 	orr.w	r2, r3, #1
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	601a      	str	r2, [r3, #0]
}
 80005f8:	bf00      	nop
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr

08000602 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000602:	b480      	push	{r7}
 8000604:	b083      	sub	sp, #12
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	601a      	str	r2, [r3, #0]
}
 8000616:	bf00      	nop
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	bc80      	pop	{r7}
 800061e:	4770      	bx	lr

08000620 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	689b      	ldr	r3, [r3, #8]
 800062e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000632:	f023 0307 	bic.w	r3, r3, #7
 8000636:	683a      	ldr	r2, [r7, #0]
 8000638:	431a      	orrs	r2, r3
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	609a      	str	r2, [r3, #8]
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr

08000648 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	431a      	orrs	r2, r3
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	605a      	str	r2, [r3, #4]
}
 8000662:	bf00      	nop
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr

0800066c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	609a      	str	r2, [r3, #8]
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	bc80      	pop	{r7}
 8000688:	4770      	bx	lr

0800068a <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800068a:	b480      	push	{r7}
 800068c:	b083      	sub	sp, #12
 800068e:	af00      	add	r7, sp, #0
 8000690:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	f06f 0201 	mvn.w	r2, #1
 8000698:	611a      	str	r2, [r3, #16]
}
 800069a:	bf00      	nop
 800069c:	370c      	adds	r7, #12
 800069e:	46bd      	mov	sp, r7
 80006a0:	bc80      	pop	{r7}
 80006a2:	4770      	bx	lr

080006a4 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	68db      	ldr	r3, [r3, #12]
 80006b0:	f043 0201 	orr.w	r2, r3, #1
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	60da      	str	r2, [r3, #12]
}
 80006b8:	bf00      	nop
 80006ba:	370c      	adds	r7, #12
 80006bc:	46bd      	mov	sp, r7
 80006be:	bc80      	pop	{r7}
 80006c0:	4770      	bx	lr
	...

080006c4 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80006cc:	4b08      	ldr	r3, [pc, #32]	; (80006f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006d0:	4907      	ldr	r1, [pc, #28]	; (80006f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4313      	orrs	r3, r2
 80006d6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80006d8:	4b05      	ldr	r3, [pc, #20]	; (80006f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4013      	ands	r3, r2
 80006e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006e2:	68fb      	ldr	r3, [r7, #12]
}
 80006e4:	bf00      	nop
 80006e6:	3714      	adds	r7, #20
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bc80      	pop	{r7}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	40023800 	.word	0x40023800

080006f4 <HAL_GPIO_EXTI_Callback>:
			adcValue[1], adcValue[2], adcValue[3]);
	CDC_Transmit_FS(buf, strlen(buf));
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin & STROBE0_Pin)
 80006fe:	88fb      	ldrh	r3, [r7, #6]
 8000700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000704:	2b00      	cmp	r3, #0
 8000706:	d006      	beq.n	8000716 <HAL_GPIO_EXTI_Callback+0x22>
	{
		stb0 = 1;
 8000708:	4b1a      	ldr	r3, [pc, #104]	; (8000774 <HAL_GPIO_EXTI_Callback+0x80>)
 800070a:	2201      	movs	r2, #1
 800070c:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800070e:	2101      	movs	r1, #1
 8000710:	4819      	ldr	r0, [pc, #100]	; (8000778 <HAL_GPIO_EXTI_Callback+0x84>)
 8000712:	f003 fcd8 	bl	80040c6 <HAL_GPIO_TogglePin>
	}
	if (GPIO_Pin & STROBE1_Pin)
 8000716:	88fb      	ldrh	r3, [r7, #6]
 8000718:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800071c:	2b00      	cmp	r3, #0
 800071e:	d006      	beq.n	800072e <HAL_GPIO_EXTI_Callback+0x3a>
	{
		stb1 = 1;
 8000720:	4b16      	ldr	r3, [pc, #88]	; (800077c <HAL_GPIO_EXTI_Callback+0x88>)
 8000722:	2201      	movs	r2, #1
 8000724:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000726:	2180      	movs	r1, #128	; 0x80
 8000728:	4813      	ldr	r0, [pc, #76]	; (8000778 <HAL_GPIO_EXTI_Callback+0x84>)
 800072a:	f003 fccc 	bl	80040c6 <HAL_GPIO_TogglePin>
	 stb_all = 1;
	 HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
	 HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
	 }
	 */
	if (stb0 == 1 && stb1 == 1)
 800072e:	4b11      	ldr	r3, [pc, #68]	; (8000774 <HAL_GPIO_EXTI_Callback+0x80>)
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	b2db      	uxtb	r3, r3
 8000734:	2b01      	cmp	r3, #1
 8000736:	d118      	bne.n	800076a <HAL_GPIO_EXTI_Callback+0x76>
 8000738:	4b10      	ldr	r3, [pc, #64]	; (800077c <HAL_GPIO_EXTI_Callback+0x88>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	b2db      	uxtb	r3, r3
 800073e:	2b01      	cmp	r3, #1
 8000740:	d113      	bne.n	800076a <HAL_GPIO_EXTI_Callback+0x76>
	{
		stb0 = 0;
 8000742:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <HAL_GPIO_EXTI_Callback+0x80>)
 8000744:	2200      	movs	r2, #0
 8000746:	701a      	strb	r2, [r3, #0]
		stb1 = 0;
 8000748:	4b0c      	ldr	r3, [pc, #48]	; (800077c <HAL_GPIO_EXTI_Callback+0x88>)
 800074a:	2200      	movs	r2, #0
 800074c:	701a      	strb	r2, [r3, #0]
		stb_all = 1;
 800074e:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000750:	2201      	movs	r2, #1
 8000752:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000754:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000758:	4807      	ldr	r0, [pc, #28]	; (8000778 <HAL_GPIO_EXTI_Callback+0x84>)
 800075a:	f003 fcb4 	bl	80040c6 <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
 800075e:	2201      	movs	r2, #1
 8000760:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000764:	4807      	ldr	r0, [pc, #28]	; (8000784 <HAL_GPIO_EXTI_Callback+0x90>)
 8000766:	f003 fc96 	bl	8004096 <HAL_GPIO_WritePin>
	}
}
 800076a:	bf00      	nop
 800076c:	3708      	adds	r7, #8
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	20000404 	.word	0x20000404
 8000778:	40020400 	.word	0x40020400
 800077c:	20000405 	.word	0x20000405
 8000780:	20000406 	.word	0x20000406
 8000784:	40021000 	.word	0x40021000

08000788 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800078c:	f001 f94e 	bl	8001a2c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000790:	f000 f8ca 	bl	8000928 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000794:	f000 faf0 	bl	8000d78 <MX_GPIO_Init>
	MX_DMA_Init();
 8000798:	f000 faa0 	bl	8000cdc <MX_DMA_Init>
	MX_USART3_UART_Init();
 800079c:	f000 fa74 	bl	8000c88 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 80007a0:	f00f fff8 	bl	8010794 <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 80007a4:	f000 f9d8 	bl	8000b58 <MX_TIM3_Init>
	MX_ADC1_Init();
 80007a8:	f000 f906 	bl	80009b8 <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 80007ac:	f000 f97e 	bl	8000aac <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 80007b0:	f000 fa12 	bl	8000bd8 <MX_TIM8_Init>
	MX_FATFS_Init();
 80007b4:	f009 fcb6 	bl	800a124 <MX_FATFS_Init>
	MX_LWIP_Init();
 80007b8:	f009 fd9e 	bl	800a2f8 <MX_LWIP_Init>
	MX_SPI2_Init();
 80007bc:	f000 f996 	bl	8000aec <MX_SPI2_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 80007c0:	4849      	ldr	r0, [pc, #292]	; (80008e8 <main+0x160>)
 80007c2:	f7ff ff6f 	bl	80006a4 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1);
 80007c6:	2100      	movs	r1, #0
 80007c8:	4848      	ldr	r0, [pc, #288]	; (80008ec <main+0x164>)
 80007ca:	f007 f8aa 	bl	8007922 <HAL_TIM_Encoder_Start>
	udp_echoserver_init();
 80007ce:	f001 f8ad 	bl	800192c <udp_echoserver_init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	UFlag = 0;
 80007d2:	4b47      	ldr	r3, [pc, #284]	; (80008f0 <main+0x168>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 80007d8:	4b46      	ldr	r3, [pc, #280]	; (80008f4 <main+0x16c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	701a      	strb	r2, [r3, #0]
	while (1)
	{
		if (UFlag == 1)
 80007de:	4b44      	ldr	r3, [pc, #272]	; (80008f0 <main+0x168>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	2b01      	cmp	r3, #1
 80007e4:	d118      	bne.n	8000818 <main+0x90>
		{
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 80007e6:	211a      	movs	r1, #26
 80007e8:	4843      	ldr	r0, [pc, #268]	; (80008f8 <main+0x170>)
 80007ea:	f010 f9ef 	bl	8010bcc <CDC_Transmit_FS>
			while (!EnterFlag)
 80007ee:	bf00      	nop
 80007f0:	4b42      	ldr	r3, [pc, #264]	; (80008fc <main+0x174>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d0fb      	beq.n	80007f0 <main+0x68>
			{
			}
			EnterFlag = 0;
 80007f8:	4b40      	ldr	r3, [pc, #256]	; (80008fc <main+0x174>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	701a      	strb	r2, [r3, #0]
			encoderTargetCount = atoi(URxbuf);
 80007fe:	4840      	ldr	r0, [pc, #256]	; (8000900 <main+0x178>)
 8000800:	f010 fe24 	bl	801144c <atoi>
 8000804:	4602      	mov	r2, r0
 8000806:	4b3f      	ldr	r3, [pc, #252]	; (8000904 <main+0x17c>)
 8000808:	601a      	str	r2, [r3, #0]
			UFlag = 0;
 800080a:	4b39      	ldr	r3, [pc, #228]	; (80008f0 <main+0x168>)
 800080c:	2200      	movs	r2, #0
 800080e:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8000810:	4b38      	ldr	r3, [pc, #224]	; (80008f4 <main+0x16c>)
 8000812:	2200      	movs	r2, #0
 8000814:	701a      	strb	r2, [r3, #0]
 8000816:	e01e      	b.n	8000856 <main+0xce>
		}
		else if (UFlag == 2)
 8000818:	4b35      	ldr	r3, [pc, #212]	; (80008f0 <main+0x168>)
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	2b02      	cmp	r3, #2
 800081e:	d11a      	bne.n	8000856 <main+0xce>
		{
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8000820:	4b38      	ldr	r3, [pc, #224]	; (8000904 <main+0x17c>)
 8000822:	681a      	ldr	r2, [r3, #0]
					"Auto triggering= %s\r\n", encoderTargetCount,
					(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 8000824:	4b33      	ldr	r3, [pc, #204]	; (80008f4 <main+0x16c>)
 8000826:	781b      	ldrb	r3, [r3, #0]
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <main+0xa8>
 800082c:	4b36      	ldr	r3, [pc, #216]	; (8000908 <main+0x180>)
 800082e:	e000      	b.n	8000832 <main+0xaa>
 8000830:	4b36      	ldr	r3, [pc, #216]	; (800090c <main+0x184>)
 8000832:	4937      	ldr	r1, [pc, #220]	; (8000910 <main+0x188>)
 8000834:	4837      	ldr	r0, [pc, #220]	; (8000914 <main+0x18c>)
 8000836:	f010 ff31 	bl	801169c <siprintf>
			CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 800083a:	4836      	ldr	r0, [pc, #216]	; (8000914 <main+0x18c>)
 800083c:	f7ff fcc2 	bl	80001c4 <strlen>
 8000840:	4603      	mov	r3, r0
 8000842:	4619      	mov	r1, r3
 8000844:	4833      	ldr	r0, [pc, #204]	; (8000914 <main+0x18c>)
 8000846:	f010 f9c1 	bl	8010bcc <CDC_Transmit_FS>
			UFlag = 0;
 800084a:	4b29      	ldr	r3, [pc, #164]	; (80008f0 <main+0x168>)
 800084c:	2200      	movs	r2, #0
 800084e:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8000850:	4b28      	ldr	r3, [pc, #160]	; (80008f4 <main+0x16c>)
 8000852:	2200      	movs	r2, #0
 8000854:	701a      	strb	r2, [r3, #0]
		}

		// ENCODER Counting
		if ((A_PLS_CNT % 2) == 1)
 8000856:	4b30      	ldr	r3, [pc, #192]	; (8000918 <main+0x190>)
 8000858:	f9b3 3000 	ldrsh.w	r3, [r3]
 800085c:	2b00      	cmp	r3, #0
 800085e:	f003 0301 	and.w	r3, r3, #1
 8000862:	bfb8      	it	lt
 8000864:	425b      	neglt	r3, r3
 8000866:	b21b      	sxth	r3, r3
 8000868:	2b01      	cmp	r3, #1
 800086a:	d105      	bne.n	8000878 <main+0xf0>
		{
			HAL_GPIO_WritePin(ENCODER_Z_GPIO_Port, ENCODER_A_Pin, SET);
 800086c:	2201      	movs	r2, #1
 800086e:	2140      	movs	r1, #64	; 0x40
 8000870:	482a      	ldr	r0, [pc, #168]	; (800091c <main+0x194>)
 8000872:	f003 fc10 	bl	8004096 <HAL_GPIO_WritePin>
 8000876:	e004      	b.n	8000882 <main+0xfa>
		}
		else
		{
			HAL_GPIO_WritePin(ENCODER_Z_GPIO_Port, ENCODER_A_Pin, RESET);
 8000878:	2200      	movs	r2, #0
 800087a:	2140      	movs	r1, #64	; 0x40
 800087c:	4827      	ldr	r0, [pc, #156]	; (800091c <main+0x194>)
 800087e:	f003 fc0a 	bl	8004096 <HAL_GPIO_WritePin>
		}

		// AUTO MODE
		if (bFlag == 1)
 8000882:	4b1c      	ldr	r3, [pc, #112]	; (80008f4 <main+0x16c>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d0a9      	beq.n	80007de <main+0x56>
		{
			A_PLS_CNT = TIM8->CNT;
 800088a:	4b25      	ldr	r3, [pc, #148]	; (8000920 <main+0x198>)
 800088c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800088e:	b21a      	sxth	r2, r3
 8000890:	4b21      	ldr	r3, [pc, #132]	; (8000918 <main+0x190>)
 8000892:	801a      	strh	r2, [r3, #0]
			if (A_PLS_CNT >= encoderTargetCount)
 8000894:	4b20      	ldr	r3, [pc, #128]	; (8000918 <main+0x190>)
 8000896:	f9b3 3000 	ldrsh.w	r3, [r3]
 800089a:	461a      	mov	r2, r3
 800089c:	4b19      	ldr	r3, [pc, #100]	; (8000904 <main+0x17c>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	429a      	cmp	r2, r3
 80008a2:	db14      	blt.n	80008ce <main+0x146>
			{
				TIM8->CNT = 0;
 80008a4:	4b1e      	ldr	r3, [pc, #120]	; (8000920 <main+0x198>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	625a      	str	r2, [r3, #36]	; 0x24
				HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 80008aa:	2201      	movs	r2, #1
 80008ac:	2110      	movs	r1, #16
 80008ae:	481b      	ldr	r0, [pc, #108]	; (800091c <main+0x194>)
 80008b0:	f003 fbf1 	bl	8004096 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 80008b4:	2200      	movs	r2, #0
 80008b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008ba:	481a      	ldr	r0, [pc, #104]	; (8000924 <main+0x19c>)
 80008bc:	f003 fbeb 	bl	8004096 <HAL_GPIO_WritePin>
				LL_TIM_ClearFlag_UPDATE(TIM3);
 80008c0:	4809      	ldr	r0, [pc, #36]	; (80008e8 <main+0x160>)
 80008c2:	f7ff fee2 	bl	800068a <LL_TIM_ClearFlag_UPDATE>
				LL_TIM_EnableCounter(TIM3);
 80008c6:	4808      	ldr	r0, [pc, #32]	; (80008e8 <main+0x160>)
 80008c8:	f7ff fe8c 	bl	80005e4 <LL_TIM_EnableCounter>
 80008cc:	e787      	b.n	80007de <main+0x56>
			}
			else if (A_PLS_CNT <= 0)	//else if (flag == 1)
 80008ce:	4b12      	ldr	r3, [pc, #72]	; (8000918 <main+0x190>)
 80008d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	dc82      	bgt.n	80007de <main+0x56>
			{
				A_PLS_CNT = 0;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	; (8000918 <main+0x190>)
 80008da:	2200      	movs	r2, #0
 80008dc:	801a      	strh	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 80008de:	4b10      	ldr	r3, [pc, #64]	; (8000920 <main+0x198>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	625a      	str	r2, [r3, #36]	; 0x24
		if (UFlag == 1)
 80008e4:	e77b      	b.n	80007de <main+0x56>
 80008e6:	bf00      	nop
 80008e8:	40000400 	.word	0x40000400
 80008ec:	200006d0 	.word	0x200006d0
 80008f0:	20000402 	.word	0x20000402
 80008f4:	200003fc 	.word	0x200003fc
 80008f8:	080127f8 	.word	0x080127f8
 80008fc:	20000403 	.word	0x20000403
 8000900:	200072d0 	.word	0x200072d0
 8000904:	20000000 	.word	0x20000000
 8000908:	08012814 	.word	0x08012814
 800090c:	08012820 	.word	0x08012820
 8000910:	0801282c 	.word	0x0801282c
 8000914:	20000550 	.word	0x20000550
 8000918:	200003fe 	.word	0x200003fe
 800091c:	40021800 	.word	0x40021800
 8000920:	40010400 	.word	0x40010400
 8000924:	40021000 	.word	0x40021000

08000928 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b092      	sub	sp, #72	; 0x48
 800092c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800092e:	f107 0318 	add.w	r3, r7, #24
 8000932:	2230      	movs	r2, #48	; 0x30
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f010 fdda 	bl	80114f0 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800093c:	1d3b      	adds	r3, r7, #4
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
 8000948:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800094a:	2302      	movs	r3, #2
 800094c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800094e:	2301      	movs	r3, #1
 8000950:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000952:	2310      	movs	r3, #16
 8000954:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000956:	2302      	movs	r3, #2
 8000958:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800095a:	2300      	movs	r3, #0
 800095c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLM = 13;
 800095e:	230d      	movs	r3, #13
 8000960:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 8000962:	23c3      	movs	r3, #195	; 0xc3
 8000964:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000966:	2302      	movs	r3, #2
 8000968:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 800096a:	2305      	movs	r3, #5
 800096c:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800096e:	f107 0318 	add.w	r3, r7, #24
 8000972:	4618      	mov	r0, r3
 8000974:	f004 fd34 	bl	80053e0 <HAL_RCC_OscConfig>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <SystemClock_Config+0x5a>
	{
		Error_Handler();
 800097e:	f000 fb15 	bl	8000fac <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000982:	230f      	movs	r3, #15
 8000984:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000986:	2302      	movs	r3, #2
 8000988:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800098a:	2300      	movs	r3, #0
 800098c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800098e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000992:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000994:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000998:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	2103      	movs	r1, #3
 800099e:	4618      	mov	r0, r3
 80009a0:	f004 ff88 	bl	80058b4 <HAL_RCC_ClockConfig>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <SystemClock_Config+0x86>
	{
		Error_Handler();
 80009aa:	f000 faff 	bl	8000fac <Error_Handler>
	}
}
 80009ae:	bf00      	nop
 80009b0:	3748      	adds	r7, #72	; 0x48
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
	...

080009b8 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 80009be:	463b      	mov	r3, r7
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
 80009c4:	605a      	str	r2, [r3, #4]
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80009ca:	4b35      	ldr	r3, [pc, #212]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 80009cc:	4a35      	ldr	r2, [pc, #212]	; (8000aa4 <MX_ADC1_Init+0xec>)
 80009ce:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80009d0:	4b33      	ldr	r3, [pc, #204]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80009d6:	4b32      	ldr	r3, [pc, #200]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 80009d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80009dc:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 80009de:	4b30      	ldr	r3, [pc, #192]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80009e4:	4b2e      	ldr	r3, [pc, #184]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009ea:	4b2d      	ldr	r3, [pc, #180]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	621a      	str	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009f0:	4b2b      	ldr	r3, [pc, #172]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009f6:	4b2a      	ldr	r3, [pc, #168]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 80009f8:	4a2b      	ldr	r2, [pc, #172]	; (8000aa8 <MX_ADC1_Init+0xf0>)
 80009fa:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009fc:	4b28      	ldr	r3, [pc, #160]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 8000a02:	4b27      	ldr	r3, [pc, #156]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 8000a04:	2204      	movs	r2, #4
 8000a06:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a08:	4b25      	ldr	r3, [pc, #148]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a0e:	4b24      	ldr	r3, [pc, #144]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a14:	4822      	ldr	r0, [pc, #136]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 8000a16:	f001 f899 	bl	8001b4c <HAL_ADC_Init>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_ADC1_Init+0x6c>
	{
		Error_Handler();
 8000a20:	f000 fac4 	bl	8000fac <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8000a24:	2303      	movs	r3, #3
 8000a26:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a30:	463b      	mov	r3, r7
 8000a32:	4619      	mov	r1, r3
 8000a34:	481a      	ldr	r0, [pc, #104]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 8000a36:	f001 fa29 	bl	8001e8c <HAL_ADC_ConfigChannel>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_ADC1_Init+0x8c>
	{
		Error_Handler();
 8000a40:	f000 fab4 	bl	8000fac <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8000a44:	2304      	movs	r3, #4
 8000a46:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a4c:	463b      	mov	r3, r7
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4813      	ldr	r0, [pc, #76]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 8000a52:	f001 fa1b 	bl	8001e8c <HAL_ADC_ConfigChannel>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_ADC1_Init+0xa8>
	{
		Error_Handler();
 8000a5c:	f000 faa6 	bl	8000fac <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8000a60:	2305      	movs	r3, #5
 8000a62:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8000a64:	2303      	movs	r3, #3
 8000a66:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a68:	463b      	mov	r3, r7
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	480c      	ldr	r0, [pc, #48]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 8000a6e:	f001 fa0d 	bl	8001e8c <HAL_ADC_ConfigChannel>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_ADC1_Init+0xc4>
	{
		Error_Handler();
 8000a78:	f000 fa98 	bl	8000fac <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8000a7c:	2306      	movs	r3, #6
 8000a7e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 8000a80:	2304      	movs	r3, #4
 8000a82:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a84:	463b      	mov	r3, r7
 8000a86:	4619      	mov	r1, r3
 8000a88:	4805      	ldr	r0, [pc, #20]	; (8000aa0 <MX_ADC1_Init+0xe8>)
 8000a8a:	f001 f9ff 	bl	8001e8c <HAL_ADC_ConfigChannel>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_ADC1_Init+0xe0>
	{
		Error_Handler();
 8000a94:	f000 fa8a 	bl	8000fac <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000a98:	bf00      	nop
 8000a9a:	3710      	adds	r7, #16
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	200007b0 	.word	0x200007b0
 8000aa4:	40012000 	.word	0x40012000
 8000aa8:	0f000001 	.word	0x0f000001

08000aac <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8000ab0:	4b0c      	ldr	r3, [pc, #48]	; (8000ae4 <MX_SDIO_SD_Init+0x38>)
 8000ab2:	4a0d      	ldr	r2, [pc, #52]	; (8000ae8 <MX_SDIO_SD_Init+0x3c>)
 8000ab4:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000ab6:	4b0b      	ldr	r3, [pc, #44]	; (8000ae4 <MX_SDIO_SD_Init+0x38>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000abc:	4b09      	ldr	r3, [pc, #36]	; (8000ae4 <MX_SDIO_SD_Init+0x38>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000ac2:	4b08      	ldr	r3, [pc, #32]	; (8000ae4 <MX_SDIO_SD_Init+0x38>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000ac8:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <MX_SDIO_SD_Init+0x38>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000ace:	4b05      	ldr	r3, [pc, #20]	; (8000ae4 <MX_SDIO_SD_Init+0x38>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 8000ad4:	4b03      	ldr	r3, [pc, #12]	; (8000ae4 <MX_SDIO_SD_Init+0x38>)
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8000ada:	bf00      	nop
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bc80      	pop	{r7}
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	200008b8 	.word	0x200008b8
 8000ae8:	40012c00 	.word	0x40012c00

08000aec <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8000af0:	4b17      	ldr	r3, [pc, #92]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000af2:	4a18      	ldr	r2, [pc, #96]	; (8000b54 <MX_SPI2_Init+0x68>)
 8000af4:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000af6:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000af8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000afc:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000afe:	4b14      	ldr	r3, [pc, #80]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b04:	4b12      	ldr	r3, [pc, #72]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b0a:	4b11      	ldr	r3, [pc, #68]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b10:	4b0f      	ldr	r3, [pc, #60]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b16:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000b18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b1c:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b1e:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b24:	4b0a      	ldr	r3, [pc, #40]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b2a:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b30:	4b07      	ldr	r3, [pc, #28]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8000b36:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000b38:	220a      	movs	r2, #10
 8000b3a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b3c:	4804      	ldr	r0, [pc, #16]	; (8000b50 <MX_SPI2_Init+0x64>)
 8000b3e:	f006 fcdd 	bl	80074fc <HAL_SPI_Init>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8000b48:	f000 fa30 	bl	8000fac <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8000b4c:	bf00      	nop
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	20000678 	.word	0x20000678
 8000b54:	40003800 	.word	0x40003800

08000b58 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct =
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	605a      	str	r2, [r3, #4]
 8000b66:	609a      	str	r2, [r3, #8]
 8000b68:	60da      	str	r2, [r3, #12]
 8000b6a:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8000b6c:	2002      	movs	r0, #2
 8000b6e:	f7ff fda9 	bl	80006c4 <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 8000b72:	f7ff fcb1 	bl	80004d8 <__NVIC_GetPriorityGrouping>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff fcff 	bl	8000580 <NVIC_EncodePriority>
 8000b82:	4603      	mov	r3, r0
 8000b84:	4619      	mov	r1, r3
 8000b86:	201d      	movs	r0, #29
 8000b88:	f7ff fcd0 	bl	800052c <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 8000b8c:	201d      	movs	r0, #29
 8000b8e:	f7ff fcb1 	bl	80004f4 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 5999;
 8000b92:	f241 736f 	movw	r3, #5999	; 0x176f
 8000b96:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 44;
 8000b9c:	232c      	movs	r3, #44	; 0x2c
 8000b9e:	60fb      	str	r3, [r7, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	613b      	str	r3, [r7, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	480a      	ldr	r0, [pc, #40]	; (8000bd4 <MX_TIM3_Init+0x7c>)
 8000baa:	f007 ff6b 	bl	8008a84 <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 8000bae:	4809      	ldr	r0, [pc, #36]	; (8000bd4 <MX_TIM3_Init+0x7c>)
 8000bb0:	f7ff fd27 	bl	8000602 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	4807      	ldr	r0, [pc, #28]	; (8000bd4 <MX_TIM3_Init+0x7c>)
 8000bb8:	f7ff fd32 	bl	8000620 <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	4805      	ldr	r0, [pc, #20]	; (8000bd4 <MX_TIM3_Init+0x7c>)
 8000bc0:	f7ff fd42 	bl	8000648 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 8000bc4:	4803      	ldr	r0, [pc, #12]	; (8000bd4 <MX_TIM3_Init+0x7c>)
 8000bc6:	f7ff fd51 	bl	800066c <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8000bca:	bf00      	nop
 8000bcc:	3718      	adds	r7, #24
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40000400 	.word	0x40000400

08000bd8 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08c      	sub	sp, #48	; 0x30
 8000bdc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig =
 8000bde:	f107 030c 	add.w	r3, r7, #12
 8000be2:	2224      	movs	r2, #36	; 0x24
 8000be4:	2100      	movs	r1, #0
 8000be6:	4618      	mov	r0, r3
 8000be8:	f010 fc82 	bl	80114f0 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8000bec:	1d3b      	adds	r3, r7, #4
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 8000bf4:	4b22      	ldr	r3, [pc, #136]	; (8000c80 <MX_TIM8_Init+0xa8>)
 8000bf6:	4a23      	ldr	r2, [pc, #140]	; (8000c84 <MX_TIM8_Init+0xac>)
 8000bf8:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 8000bfa:	4b21      	ldr	r3, [pc, #132]	; (8000c80 <MX_TIM8_Init+0xa8>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c00:	4b1f      	ldr	r3, [pc, #124]	; (8000c80 <MX_TIM8_Init+0xa8>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 8000c06:	4b1e      	ldr	r3, [pc, #120]	; (8000c80 <MX_TIM8_Init+0xa8>)
 8000c08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c0c:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c0e:	4b1c      	ldr	r3, [pc, #112]	; (8000c80 <MX_TIM8_Init+0xa8>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 8000c14:	4b1a      	ldr	r3, [pc, #104]	; (8000c80 <MX_TIM8_Init+0xa8>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c1a:	4b19      	ldr	r3, [pc, #100]	; (8000c80 <MX_TIM8_Init+0xa8>)
 8000c1c:	2280      	movs	r2, #128	; 0x80
 8000c1e:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000c20:	2301      	movs	r3, #1
 8000c22:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c24:	2300      	movs	r3, #0
 8000c26:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8000c30:	2300      	movs	r3, #0
 8000c32:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c34:	2300      	movs	r3, #0
 8000c36:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8000c40:	2300      	movs	r3, #0
 8000c42:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8000c44:	f107 030c 	add.w	r3, r7, #12
 8000c48:	4619      	mov	r1, r3
 8000c4a:	480d      	ldr	r0, [pc, #52]	; (8000c80 <MX_TIM8_Init+0xa8>)
 8000c4c:	f006 fdd7 	bl	80077fe <HAL_TIM_Encoder_Init>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <MX_TIM8_Init+0x82>
	{
		Error_Handler();
 8000c56:	f000 f9a9 	bl	8000fac <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000c62:	1d3b      	adds	r3, r7, #4
 8000c64:	4619      	mov	r1, r3
 8000c66:	4806      	ldr	r0, [pc, #24]	; (8000c80 <MX_TIM8_Init+0xa8>)
 8000c68:	f006 ff54 	bl	8007b14 <HAL_TIMEx_MasterConfigSynchronization>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_TIM8_Init+0x9e>
	{
		Error_Handler();
 8000c72:	f000 f99b 	bl	8000fac <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 8000c76:	bf00      	nop
 8000c78:	3730      	adds	r7, #48	; 0x30
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	200006d0 	.word	0x200006d0
 8000c84:	40010400 	.word	0x40010400

08000c88 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000c8c:	4b11      	ldr	r3, [pc, #68]	; (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000c8e:	4a12      	ldr	r2, [pc, #72]	; (8000cd8 <MX_USART3_UART_Init+0x50>)
 8000c90:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8000c92:	4b10      	ldr	r3, [pc, #64]	; (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000c94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c98:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	; (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000cac:	4b09      	ldr	r3, [pc, #36]	; (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000cae:	220c      	movs	r2, #12
 8000cb0:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cb2:	4b08      	ldr	r3, [pc, #32]	; (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cbe:	4805      	ldr	r0, [pc, #20]	; (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000cc0:	f006 ff6c 	bl	8007b9c <HAL_UART_Init>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 8000cca:	f000 f96f 	bl	8000fac <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	20000710 	.word	0x20000710
 8000cd8:	40004800 	.word	0x40004800

08000cdc <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	607b      	str	r3, [r7, #4]
 8000ce6:	4b23      	ldr	r3, [pc, #140]	; (8000d74 <MX_DMA_Init+0x98>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	4a22      	ldr	r2, [pc, #136]	; (8000d74 <MX_DMA_Init+0x98>)
 8000cec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf2:	4b20      	ldr	r3, [pc, #128]	; (8000d74 <MX_DMA_Init+0x98>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cfa:	607b      	str	r3, [r7, #4]
 8000cfc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000cfe:	2300      	movs	r3, #0
 8000d00:	603b      	str	r3, [r7, #0]
 8000d02:	4b1c      	ldr	r3, [pc, #112]	; (8000d74 <MX_DMA_Init+0x98>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	4a1b      	ldr	r2, [pc, #108]	; (8000d74 <MX_DMA_Init+0x98>)
 8000d08:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0e:	4b19      	ldr	r3, [pc, #100]	; (8000d74 <MX_DMA_Init+0x98>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d16:	603b      	str	r3, [r7, #0]
 8000d18:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	200e      	movs	r0, #14
 8000d20:	f001 fbb9 	bl	8002496 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000d24:	200e      	movs	r0, #14
 8000d26:	f001 fbd2 	bl	80024ce <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	200f      	movs	r0, #15
 8000d30:	f001 fbb1 	bl	8002496 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000d34:	200f      	movs	r0, #15
 8000d36:	f001 fbca 	bl	80024ce <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	2038      	movs	r0, #56	; 0x38
 8000d40:	f001 fba9 	bl	8002496 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d44:	2038      	movs	r0, #56	; 0x38
 8000d46:	f001 fbc2 	bl	80024ce <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	203b      	movs	r0, #59	; 0x3b
 8000d50:	f001 fba1 	bl	8002496 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000d54:	203b      	movs	r0, #59	; 0x3b
 8000d56:	f001 fbba 	bl	80024ce <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	2045      	movs	r0, #69	; 0x45
 8000d60:	f001 fb99 	bl	8002496 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000d64:	2045      	movs	r0, #69	; 0x45
 8000d66:	f001 fbb2 	bl	80024ce <HAL_NVIC_EnableIRQ>

}
 8000d6a:	bf00      	nop
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	40023800 	.word	0x40023800

08000d78 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08e      	sub	sp, #56	; 0x38
 8000d7c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8000d7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	60da      	str	r2, [r3, #12]
 8000d8c:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	623b      	str	r3, [r7, #32]
 8000d92:	4b80      	ldr	r3, [pc, #512]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	4a7f      	ldr	r2, [pc, #508]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000d98:	f043 0304 	orr.w	r3, r3, #4
 8000d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d9e:	4b7d      	ldr	r3, [pc, #500]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da2:	f003 0304 	and.w	r3, r3, #4
 8000da6:	623b      	str	r3, [r7, #32]
 8000da8:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000daa:	2300      	movs	r3, #0
 8000dac:	61fb      	str	r3, [r7, #28]
 8000dae:	4b79      	ldr	r3, [pc, #484]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db2:	4a78      	ldr	r2, [pc, #480]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000db4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000db8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dba:	4b76      	ldr	r3, [pc, #472]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dc2:	61fb      	str	r3, [r7, #28]
 8000dc4:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61bb      	str	r3, [r7, #24]
 8000dca:	4b72      	ldr	r3, [pc, #456]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	4a71      	ldr	r2, [pc, #452]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000dd0:	f043 0301 	orr.w	r3, r3, #1
 8000dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd6:	4b6f      	ldr	r3, [pc, #444]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dda:	f003 0301 	and.w	r3, r3, #1
 8000dde:	61bb      	str	r3, [r7, #24]
 8000de0:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	617b      	str	r3, [r7, #20]
 8000de6:	4b6b      	ldr	r3, [pc, #428]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	4a6a      	ldr	r2, [pc, #424]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000dec:	f043 0302 	orr.w	r3, r3, #2
 8000df0:	6313      	str	r3, [r2, #48]	; 0x30
 8000df2:	4b68      	ldr	r3, [pc, #416]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df6:	f003 0302 	and.w	r3, r3, #2
 8000dfa:	617b      	str	r3, [r7, #20]
 8000dfc:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	613b      	str	r3, [r7, #16]
 8000e02:	4b64      	ldr	r3, [pc, #400]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	4a63      	ldr	r2, [pc, #396]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000e08:	f043 0320 	orr.w	r3, r3, #32
 8000e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0e:	4b61      	ldr	r3, [pc, #388]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e12:	f003 0320 	and.w	r3, r3, #32
 8000e16:	613b      	str	r3, [r7, #16]
 8000e18:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	4b5d      	ldr	r3, [pc, #372]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e22:	4a5c      	ldr	r2, [pc, #368]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000e24:	f043 0310 	orr.w	r3, r3, #16
 8000e28:	6313      	str	r3, [r2, #48]	; 0x30
 8000e2a:	4b5a      	ldr	r3, [pc, #360]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2e:	f003 0310 	and.w	r3, r3, #16
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000e36:	2300      	movs	r3, #0
 8000e38:	60bb      	str	r3, [r7, #8]
 8000e3a:	4b56      	ldr	r3, [pc, #344]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3e:	4a55      	ldr	r2, [pc, #340]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000e40:	f043 0308 	orr.w	r3, r3, #8
 8000e44:	6313      	str	r3, [r2, #48]	; 0x30
 8000e46:	4b53      	ldr	r3, [pc, #332]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4a:	f003 0308 	and.w	r3, r3, #8
 8000e4e:	60bb      	str	r3, [r7, #8]
 8000e50:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000e52:	2300      	movs	r3, #0
 8000e54:	607b      	str	r3, [r7, #4]
 8000e56:	4b4f      	ldr	r3, [pc, #316]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5a:	4a4e      	ldr	r2, [pc, #312]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000e5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e60:	6313      	str	r3, [r2, #48]	; 0x30
 8000e62:	4b4c      	ldr	r3, [pc, #304]	; (8000f94 <MX_GPIO_Init+0x21c>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e6a:	607b      	str	r3, [r7, #4]
 8000e6c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f244 0181 	movw	r1, #16513	; 0x4081
 8000e74:	4848      	ldr	r0, [pc, #288]	; (8000f98 <MX_GPIO_Init+0x220>)
 8000e76:	f003 f90e 	bl	8004096 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(PWRCHECK_GPIO_Port, PWRCHECK_Pin, GPIO_PIN_RESET);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e80:	4846      	ldr	r0, [pc, #280]	; (8000f9c <MX_GPIO_Init+0x224>)
 8000e82:	f003 f908 	bl	8004096 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 8000e86:	2200      	movs	r2, #0
 8000e88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e8c:	4844      	ldr	r0, [pc, #272]	; (8000fa0 <MX_GPIO_Init+0x228>)
 8000e8e:	f003 f902 	bl	8004096 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 8000e92:	2200      	movs	r2, #0
 8000e94:	f245 7170 	movw	r1, #22384	; 0x5770
 8000e98:	4842      	ldr	r0, [pc, #264]	; (8000fa4 <MX_GPIO_Init+0x22c>)
 8000e9a:	f003 f8fc 	bl	8004096 <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8000e9e:	f244 0381 	movw	r3, #16513	; 0x4081
 8000ea2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eac:	2303      	movs	r3, #3
 8000eae:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4838      	ldr	r0, [pc, #224]	; (8000f98 <MX_GPIO_Init+0x220>)
 8000eb8:	f002 ff38 	bl	8003d2c <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 8000ebc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ec0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8000ece:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4831      	ldr	r0, [pc, #196]	; (8000f9c <MX_GPIO_Init+0x224>)
 8000ed6:	f002 ff29 	bl	8003d2c <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8000eda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ede:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8000eec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	482b      	ldr	r0, [pc, #172]	; (8000fa0 <MX_GPIO_Init+0x228>)
 8000ef4:	f002 ff1a 	bl	8003d2c <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 8000ef8:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8000efc:	627b      	str	r3, [r7, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000efe:	4b2a      	ldr	r3, [pc, #168]	; (8000fa8 <MX_GPIO_Init+0x230>)
 8000f00:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4824      	ldr	r0, [pc, #144]	; (8000fa0 <MX_GPIO_Init+0x228>)
 8000f0e:	f002 ff0d 	bl	8003d2c <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 8000f12:	2304      	movs	r3, #4
 8000f14:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f16:	2300      	movs	r3, #0
 8000f18:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8000f1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f22:	4619      	mov	r1, r3
 8000f24:	481f      	ldr	r0, [pc, #124]	; (8000fa4 <MX_GPIO_Init+0x22c>)
 8000f26:	f002 ff01 	bl	8003d2c <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8000f2a:	2310      	movs	r3, #16
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f36:	2303      	movs	r3, #3
 8000f38:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 8000f3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4818      	ldr	r0, [pc, #96]	; (8000fa4 <MX_GPIO_Init+0x22c>)
 8000f42:	f002 fef3 	bl	8003d2c <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 8000f46:	f245 7360 	movw	r3, #22368	; 0x5760
 8000f4a:	627b      	str	r3, [r7, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	2300      	movs	r3, #0
 8000f56:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4811      	ldr	r0, [pc, #68]	; (8000fa4 <MX_GPIO_Init+0x22c>)
 8000f60:	f002 fee4 	bl	8003d2c <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000f64:	2380      	movs	r3, #128	; 0x80
 8000f66:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f74:	4619      	mov	r1, r3
 8000f76:	480b      	ldr	r0, [pc, #44]	; (8000fa4 <MX_GPIO_Init+0x22c>)
 8000f78:	f002 fed8 	bl	8003d2c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2100      	movs	r1, #0
 8000f80:	2028      	movs	r0, #40	; 0x28
 8000f82:	f001 fa88 	bl	8002496 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f86:	2028      	movs	r0, #40	; 0x28
 8000f88:	f001 faa1 	bl	80024ce <HAL_NVIC_EnableIRQ>

}
 8000f8c:	bf00      	nop
 8000f8e:	3738      	adds	r7, #56	; 0x38
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40023800 	.word	0x40023800
 8000f98:	40020400 	.word	0x40020400
 8000f9c:	40021400 	.word	0x40021400
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	40021800 	.word	0x40021800
 8000fa8:	10110000 	.word	0x10110000

08000fac <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr

08000fb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	4b0f      	ldr	r3, [pc, #60]	; (8001000 <HAL_MspInit+0x48>)
 8000fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc6:	4a0e      	ldr	r2, [pc, #56]	; (8001000 <HAL_MspInit+0x48>)
 8000fc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fcc:	6453      	str	r3, [r2, #68]	; 0x44
 8000fce:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <HAL_MspInit+0x48>)
 8000fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	603b      	str	r3, [r7, #0]
 8000fde:	4b08      	ldr	r3, [pc, #32]	; (8001000 <HAL_MspInit+0x48>)
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe2:	4a07      	ldr	r2, [pc, #28]	; (8001000 <HAL_MspInit+0x48>)
 8000fe4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fe8:	6413      	str	r3, [r2, #64]	; 0x40
 8000fea:	4b05      	ldr	r3, [pc, #20]	; (8001000 <HAL_MspInit+0x48>)
 8000fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff2:	603b      	str	r3, [r7, #0]
 8000ff4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr
 8001000:	40023800 	.word	0x40023800

08001004 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08a      	sub	sp, #40	; 0x28
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 0314 	add.w	r3, r7, #20
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a33      	ldr	r2, [pc, #204]	; (80010f0 <HAL_ADC_MspInit+0xec>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d15f      	bne.n	80010e6 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	613b      	str	r3, [r7, #16]
 800102a:	4b32      	ldr	r3, [pc, #200]	; (80010f4 <HAL_ADC_MspInit+0xf0>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102e:	4a31      	ldr	r2, [pc, #196]	; (80010f4 <HAL_ADC_MspInit+0xf0>)
 8001030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001034:	6453      	str	r3, [r2, #68]	; 0x44
 8001036:	4b2f      	ldr	r3, [pc, #188]	; (80010f4 <HAL_ADC_MspInit+0xf0>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800103e:	613b      	str	r3, [r7, #16]
 8001040:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	4b2b      	ldr	r3, [pc, #172]	; (80010f4 <HAL_ADC_MspInit+0xf0>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	4a2a      	ldr	r2, [pc, #168]	; (80010f4 <HAL_ADC_MspInit+0xf0>)
 800104c:	f043 0301 	orr.w	r3, r3, #1
 8001050:	6313      	str	r3, [r2, #48]	; 0x30
 8001052:	4b28      	ldr	r3, [pc, #160]	; (80010f4 <HAL_ADC_MspInit+0xf0>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	f003 0301 	and.w	r3, r3, #1
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 800105e:	2378      	movs	r3, #120	; 0x78
 8001060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001062:	2303      	movs	r3, #3
 8001064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106a:	f107 0314 	add.w	r3, r7, #20
 800106e:	4619      	mov	r1, r3
 8001070:	4821      	ldr	r0, [pc, #132]	; (80010f8 <HAL_ADC_MspInit+0xf4>)
 8001072:	f002 fe5b 	bl	8003d2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001076:	4b21      	ldr	r3, [pc, #132]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 8001078:	4a21      	ldr	r2, [pc, #132]	; (8001100 <HAL_ADC_MspInit+0xfc>)
 800107a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800107c:	4b1f      	ldr	r3, [pc, #124]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 800107e:	2200      	movs	r2, #0
 8001080:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001082:	4b1e      	ldr	r3, [pc, #120]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001088:	4b1c      	ldr	r3, [pc, #112]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800108e:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 8001090:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001094:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001096:	4b19      	ldr	r3, [pc, #100]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 8001098:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800109c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800109e:	4b17      	ldr	r3, [pc, #92]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 80010a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010a4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010a6:	4b15      	ldr	r3, [pc, #84]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 80010a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010ac:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010ae:	4b13      	ldr	r3, [pc, #76]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010b4:	4b11      	ldr	r3, [pc, #68]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010ba:	4810      	ldr	r0, [pc, #64]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 80010bc:	f001 fa22 	bl	8002504 <HAL_DMA_Init>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80010c6:	f7ff ff71 	bl	8000fac <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a0b      	ldr	r2, [pc, #44]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 80010ce:	639a      	str	r2, [r3, #56]	; 0x38
 80010d0:	4a0a      	ldr	r2, [pc, #40]	; (80010fc <HAL_ADC_MspInit+0xf8>)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2100      	movs	r1, #0
 80010da:	2012      	movs	r0, #18
 80010dc:	f001 f9db 	bl	8002496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80010e0:	2012      	movs	r0, #18
 80010e2:	f001 f9f4 	bl	80024ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80010e6:	bf00      	nop
 80010e8:	3728      	adds	r7, #40	; 0x28
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40012000 	.word	0x40012000
 80010f4:	40023800 	.word	0x40023800
 80010f8:	40020000 	.word	0x40020000
 80010fc:	200007f8 	.word	0x200007f8
 8001100:	40026410 	.word	0x40026410

08001104 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08a      	sub	sp, #40	; 0x28
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a70      	ldr	r2, [pc, #448]	; (80012e4 <HAL_SD_MspInit+0x1e0>)
 8001122:	4293      	cmp	r3, r2
 8001124:	f040 80da 	bne.w	80012dc <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001128:	2300      	movs	r3, #0
 800112a:	613b      	str	r3, [r7, #16]
 800112c:	4b6e      	ldr	r3, [pc, #440]	; (80012e8 <HAL_SD_MspInit+0x1e4>)
 800112e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001130:	4a6d      	ldr	r2, [pc, #436]	; (80012e8 <HAL_SD_MspInit+0x1e4>)
 8001132:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001136:	6453      	str	r3, [r2, #68]	; 0x44
 8001138:	4b6b      	ldr	r3, [pc, #428]	; (80012e8 <HAL_SD_MspInit+0x1e4>)
 800113a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001140:	613b      	str	r3, [r7, #16]
 8001142:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001144:	2300      	movs	r3, #0
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	4b67      	ldr	r3, [pc, #412]	; (80012e8 <HAL_SD_MspInit+0x1e4>)
 800114a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114c:	4a66      	ldr	r2, [pc, #408]	; (80012e8 <HAL_SD_MspInit+0x1e4>)
 800114e:	f043 0304 	orr.w	r3, r3, #4
 8001152:	6313      	str	r3, [r2, #48]	; 0x30
 8001154:	4b64      	ldr	r3, [pc, #400]	; (80012e8 <HAL_SD_MspInit+0x1e4>)
 8001156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001158:	f003 0304 	and.w	r3, r3, #4
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001160:	2300      	movs	r3, #0
 8001162:	60bb      	str	r3, [r7, #8]
 8001164:	4b60      	ldr	r3, [pc, #384]	; (80012e8 <HAL_SD_MspInit+0x1e4>)
 8001166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001168:	4a5f      	ldr	r2, [pc, #380]	; (80012e8 <HAL_SD_MspInit+0x1e4>)
 800116a:	f043 0308 	orr.w	r3, r3, #8
 800116e:	6313      	str	r3, [r2, #48]	; 0x30
 8001170:	4b5d      	ldr	r3, [pc, #372]	; (80012e8 <HAL_SD_MspInit+0x1e4>)
 8001172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001174:	f003 0308 	and.w	r3, r3, #8
 8001178:	60bb      	str	r3, [r7, #8]
 800117a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800117c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001182:	2302      	movs	r3, #2
 8001184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001186:	2301      	movs	r3, #1
 8001188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800118a:	2303      	movs	r3, #3
 800118c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800118e:	230c      	movs	r3, #12
 8001190:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	4619      	mov	r1, r3
 8001198:	4854      	ldr	r0, [pc, #336]	; (80012ec <HAL_SD_MspInit+0x1e8>)
 800119a:	f002 fdc7 	bl	8003d2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800119e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a4:	2302      	movs	r3, #2
 80011a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ac:	2303      	movs	r3, #3
 80011ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80011b0:	230c      	movs	r3, #12
 80011b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	4619      	mov	r1, r3
 80011ba:	484c      	ldr	r0, [pc, #304]	; (80012ec <HAL_SD_MspInit+0x1e8>)
 80011bc:	f002 fdb6 	bl	8003d2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80011c0:	2304      	movs	r3, #4
 80011c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c4:	2302      	movs	r3, #2
 80011c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011c8:	2301      	movs	r3, #1
 80011ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011cc:	2303      	movs	r3, #3
 80011ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80011d0:	230c      	movs	r3, #12
 80011d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	4619      	mov	r1, r3
 80011da:	4845      	ldr	r0, [pc, #276]	; (80012f0 <HAL_SD_MspInit+0x1ec>)
 80011dc:	f002 fda6 	bl	8003d2c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 80011e0:	4b44      	ldr	r3, [pc, #272]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 80011e2:	4a45      	ldr	r2, [pc, #276]	; (80012f8 <HAL_SD_MspInit+0x1f4>)
 80011e4:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80011e6:	4b43      	ldr	r3, [pc, #268]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 80011e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80011ec:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ee:	4b41      	ldr	r3, [pc, #260]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011f4:	4b3f      	ldr	r3, [pc, #252]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011fa:	4b3e      	ldr	r3, [pc, #248]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 80011fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001200:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001202:	4b3c      	ldr	r3, [pc, #240]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 8001204:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001208:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800120a:	4b3a      	ldr	r3, [pc, #232]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 800120c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001210:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001212:	4b38      	ldr	r3, [pc, #224]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 8001214:	2220      	movs	r2, #32
 8001216:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001218:	4b36      	ldr	r3, [pc, #216]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 800121a:	2200      	movs	r2, #0
 800121c:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800121e:	4b35      	ldr	r3, [pc, #212]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 8001220:	2204      	movs	r2, #4
 8001222:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001224:	4b33      	ldr	r3, [pc, #204]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 8001226:	2203      	movs	r2, #3
 8001228:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800122a:	4b32      	ldr	r3, [pc, #200]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 800122c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001230:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001232:	4b30      	ldr	r3, [pc, #192]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 8001234:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001238:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800123a:	482e      	ldr	r0, [pc, #184]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 800123c:	f001 f962 	bl	8002504 <HAL_DMA_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8001246:	f7ff feb1 	bl	8000fac <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4a29      	ldr	r2, [pc, #164]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 800124e:	641a      	str	r2, [r3, #64]	; 0x40
 8001250:	4a28      	ldr	r2, [pc, #160]	; (80012f4 <HAL_SD_MspInit+0x1f0>)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001256:	4b29      	ldr	r3, [pc, #164]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 8001258:	4a29      	ldr	r2, [pc, #164]	; (8001300 <HAL_SD_MspInit+0x1fc>)
 800125a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800125c:	4b27      	ldr	r3, [pc, #156]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 800125e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001262:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001264:	4b25      	ldr	r3, [pc, #148]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 8001266:	2240      	movs	r2, #64	; 0x40
 8001268:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800126a:	4b24      	ldr	r3, [pc, #144]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 800126c:	2200      	movs	r2, #0
 800126e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001270:	4b22      	ldr	r3, [pc, #136]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 8001272:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001276:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001278:	4b20      	ldr	r3, [pc, #128]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 800127a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800127e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001280:	4b1e      	ldr	r3, [pc, #120]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 8001282:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001286:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001288:	4b1c      	ldr	r3, [pc, #112]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 800128a:	2220      	movs	r2, #32
 800128c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800128e:	4b1b      	ldr	r3, [pc, #108]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 8001290:	2200      	movs	r2, #0
 8001292:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001294:	4b19      	ldr	r3, [pc, #100]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 8001296:	2204      	movs	r2, #4
 8001298:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800129a:	4b18      	ldr	r3, [pc, #96]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 800129c:	2203      	movs	r2, #3
 800129e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80012a0:	4b16      	ldr	r3, [pc, #88]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 80012a2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80012a6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80012a8:	4b14      	ldr	r3, [pc, #80]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 80012aa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80012ae:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80012b0:	4812      	ldr	r0, [pc, #72]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 80012b2:	f001 f927 	bl	8002504 <HAL_DMA_Init>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 80012bc:	f7ff fe76 	bl	8000fac <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4a0e      	ldr	r2, [pc, #56]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 80012c4:	63da      	str	r2, [r3, #60]	; 0x3c
 80012c6:	4a0d      	ldr	r2, [pc, #52]	; (80012fc <HAL_SD_MspInit+0x1f8>)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80012cc:	2200      	movs	r2, #0
 80012ce:	2100      	movs	r1, #0
 80012d0:	2031      	movs	r0, #49	; 0x31
 80012d2:	f001 f8e0 	bl	8002496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80012d6:	2031      	movs	r0, #49	; 0x31
 80012d8:	f001 f8f9 	bl	80024ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80012dc:	bf00      	nop
 80012de:	3728      	adds	r7, #40	; 0x28
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40012c00 	.word	0x40012c00
 80012e8:	40023800 	.word	0x40023800
 80012ec:	40020800 	.word	0x40020800
 80012f0:	40020c00 	.word	0x40020c00
 80012f4:	20000618 	.word	0x20000618
 80012f8:	40026458 	.word	0x40026458
 80012fc:	20000858 	.word	0x20000858
 8001300:	400264a0 	.word	0x400264a0

08001304 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b08a      	sub	sp, #40	; 0x28
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130c:	f107 0314 	add.w	r3, r7, #20
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
 800131a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a5a      	ldr	r2, [pc, #360]	; (800148c <HAL_SPI_MspInit+0x188>)
 8001322:	4293      	cmp	r3, r2
 8001324:	f040 80ad 	bne.w	8001482 <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001328:	2300      	movs	r3, #0
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	4b58      	ldr	r3, [pc, #352]	; (8001490 <HAL_SPI_MspInit+0x18c>)
 800132e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001330:	4a57      	ldr	r2, [pc, #348]	; (8001490 <HAL_SPI_MspInit+0x18c>)
 8001332:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001336:	6413      	str	r3, [r2, #64]	; 0x40
 8001338:	4b55      	ldr	r3, [pc, #340]	; (8001490 <HAL_SPI_MspInit+0x18c>)
 800133a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001340:	613b      	str	r3, [r7, #16]
 8001342:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001344:	2300      	movs	r3, #0
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	4b51      	ldr	r3, [pc, #324]	; (8001490 <HAL_SPI_MspInit+0x18c>)
 800134a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134c:	4a50      	ldr	r2, [pc, #320]	; (8001490 <HAL_SPI_MspInit+0x18c>)
 800134e:	f043 0304 	orr.w	r3, r3, #4
 8001352:	6313      	str	r3, [r2, #48]	; 0x30
 8001354:	4b4e      	ldr	r3, [pc, #312]	; (8001490 <HAL_SPI_MspInit+0x18c>)
 8001356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001358:	f003 0304 	and.w	r3, r3, #4
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001360:	2300      	movs	r3, #0
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	4b4a      	ldr	r3, [pc, #296]	; (8001490 <HAL_SPI_MspInit+0x18c>)
 8001366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001368:	4a49      	ldr	r2, [pc, #292]	; (8001490 <HAL_SPI_MspInit+0x18c>)
 800136a:	f043 0302 	orr.w	r3, r3, #2
 800136e:	6313      	str	r3, [r2, #48]	; 0x30
 8001370:	4b47      	ldr	r3, [pc, #284]	; (8001490 <HAL_SPI_MspInit+0x18c>)
 8001372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001374:	f003 0302 	and.w	r3, r3, #2
 8001378:	60bb      	str	r3, [r7, #8]
 800137a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800137c:	230c      	movs	r3, #12
 800137e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001380:	2302      	movs	r3, #2
 8001382:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001388:	2303      	movs	r3, #3
 800138a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800138c:	2305      	movs	r3, #5
 800138e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	4619      	mov	r1, r3
 8001396:	483f      	ldr	r0, [pc, #252]	; (8001494 <HAL_SPI_MspInit+0x190>)
 8001398:	f002 fcc8 	bl	8003d2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800139c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a2:	2302      	movs	r3, #2
 80013a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013aa:	2303      	movs	r3, #3
 80013ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013ae:	2305      	movs	r3, #5
 80013b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b2:	f107 0314 	add.w	r3, r7, #20
 80013b6:	4619      	mov	r1, r3
 80013b8:	4837      	ldr	r0, [pc, #220]	; (8001498 <HAL_SPI_MspInit+0x194>)
 80013ba:	f002 fcb7 	bl	8003d2c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80013be:	4b37      	ldr	r3, [pc, #220]	; (800149c <HAL_SPI_MspInit+0x198>)
 80013c0:	4a37      	ldr	r2, [pc, #220]	; (80014a0 <HAL_SPI_MspInit+0x19c>)
 80013c2:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80013c4:	4b35      	ldr	r3, [pc, #212]	; (800149c <HAL_SPI_MspInit+0x198>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013ca:	4b34      	ldr	r3, [pc, #208]	; (800149c <HAL_SPI_MspInit+0x198>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013d0:	4b32      	ldr	r3, [pc, #200]	; (800149c <HAL_SPI_MspInit+0x198>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80013d6:	4b31      	ldr	r3, [pc, #196]	; (800149c <HAL_SPI_MspInit+0x198>)
 80013d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013dc:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013de:	4b2f      	ldr	r3, [pc, #188]	; (800149c <HAL_SPI_MspInit+0x198>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013e4:	4b2d      	ldr	r3, [pc, #180]	; (800149c <HAL_SPI_MspInit+0x198>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80013ea:	4b2c      	ldr	r3, [pc, #176]	; (800149c <HAL_SPI_MspInit+0x198>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80013f0:	4b2a      	ldr	r3, [pc, #168]	; (800149c <HAL_SPI_MspInit+0x198>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013f6:	4b29      	ldr	r3, [pc, #164]	; (800149c <HAL_SPI_MspInit+0x198>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80013fc:	4827      	ldr	r0, [pc, #156]	; (800149c <HAL_SPI_MspInit+0x198>)
 80013fe:	f001 f881 	bl	8002504 <HAL_DMA_Init>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 8001408:	f7ff fdd0 	bl	8000fac <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	4a23      	ldr	r2, [pc, #140]	; (800149c <HAL_SPI_MspInit+0x198>)
 8001410:	64da      	str	r2, [r3, #76]	; 0x4c
 8001412:	4a22      	ldr	r2, [pc, #136]	; (800149c <HAL_SPI_MspInit+0x198>)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001418:	4b22      	ldr	r3, [pc, #136]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 800141a:	4a23      	ldr	r2, [pc, #140]	; (80014a8 <HAL_SPI_MspInit+0x1a4>)
 800141c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800141e:	4b21      	ldr	r3, [pc, #132]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 8001420:	2200      	movs	r2, #0
 8001422:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001424:	4b1f      	ldr	r3, [pc, #124]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 8001426:	2240      	movs	r2, #64	; 0x40
 8001428:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800142a:	4b1e      	ldr	r3, [pc, #120]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 800142c:	2200      	movs	r2, #0
 800142e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001430:	4b1c      	ldr	r3, [pc, #112]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 8001432:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001436:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001438:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 800143a:	2200      	movs	r2, #0
 800143c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800143e:	4b19      	ldr	r3, [pc, #100]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001444:	4b17      	ldr	r3, [pc, #92]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 8001446:	2200      	movs	r2, #0
 8001448:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800144a:	4b16      	ldr	r3, [pc, #88]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 800144c:	2200      	movs	r2, #0
 800144e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001450:	4b14      	ldr	r3, [pc, #80]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 8001452:	2200      	movs	r2, #0
 8001454:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001456:	4813      	ldr	r0, [pc, #76]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 8001458:	f001 f854 	bl	8002504 <HAL_DMA_Init>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 8001462:	f7ff fda3 	bl	8000fac <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a0e      	ldr	r2, [pc, #56]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 800146a:	649a      	str	r2, [r3, #72]	; 0x48
 800146c:	4a0d      	ldr	r2, [pc, #52]	; (80014a4 <HAL_SPI_MspInit+0x1a0>)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001472:	2200      	movs	r2, #0
 8001474:	2100      	movs	r1, #0
 8001476:	2024      	movs	r0, #36	; 0x24
 8001478:	f001 f80d 	bl	8002496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800147c:	2024      	movs	r0, #36	; 0x24
 800147e:	f001 f826 	bl	80024ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001482:	bf00      	nop
 8001484:	3728      	adds	r7, #40	; 0x28
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40003800 	.word	0x40003800
 8001490:	40023800 	.word	0x40023800
 8001494:	40020800 	.word	0x40020800
 8001498:	40020400 	.word	0x40020400
 800149c:	20000750 	.word	0x20000750
 80014a0:	40026058 	.word	0x40026058
 80014a4:	200009c0 	.word	0x200009c0
 80014a8:	40026070 	.word	0x40026070

080014ac <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b08a      	sub	sp, #40	; 0x28
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a19      	ldr	r2, [pc, #100]	; (8001530 <HAL_TIM_Encoder_MspInit+0x84>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d12b      	bne.n	8001526 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	613b      	str	r3, [r7, #16]
 80014d2:	4b18      	ldr	r3, [pc, #96]	; (8001534 <HAL_TIM_Encoder_MspInit+0x88>)
 80014d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d6:	4a17      	ldr	r2, [pc, #92]	; (8001534 <HAL_TIM_Encoder_MspInit+0x88>)
 80014d8:	f043 0302 	orr.w	r3, r3, #2
 80014dc:	6453      	str	r3, [r2, #68]	; 0x44
 80014de:	4b15      	ldr	r3, [pc, #84]	; (8001534 <HAL_TIM_Encoder_MspInit+0x88>)
 80014e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	4b11      	ldr	r3, [pc, #68]	; (8001534 <HAL_TIM_Encoder_MspInit+0x88>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4a10      	ldr	r2, [pc, #64]	; (8001534 <HAL_TIM_Encoder_MspInit+0x88>)
 80014f4:	f043 0304 	orr.w	r3, r3, #4
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4b0e      	ldr	r3, [pc, #56]	; (8001534 <HAL_TIM_Encoder_MspInit+0x88>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f003 0304 	and.w	r3, r3, #4
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8001506:	23c0      	movs	r3, #192	; 0xc0
 8001508:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150a:	2302      	movs	r3, #2
 800150c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001512:	2300      	movs	r3, #0
 8001514:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001516:	2303      	movs	r3, #3
 8001518:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800151a:	f107 0314 	add.w	r3, r7, #20
 800151e:	4619      	mov	r1, r3
 8001520:	4805      	ldr	r0, [pc, #20]	; (8001538 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001522:	f002 fc03 	bl	8003d2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001526:	bf00      	nop
 8001528:	3728      	adds	r7, #40	; 0x28
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40010400 	.word	0x40010400
 8001534:	40023800 	.word	0x40023800
 8001538:	40020800 	.word	0x40020800

0800153c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08a      	sub	sp, #40	; 0x28
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a19      	ldr	r2, [pc, #100]	; (80015c0 <HAL_UART_MspInit+0x84>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d12c      	bne.n	80015b8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	613b      	str	r3, [r7, #16]
 8001562:	4b18      	ldr	r3, [pc, #96]	; (80015c4 <HAL_UART_MspInit+0x88>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001566:	4a17      	ldr	r2, [pc, #92]	; (80015c4 <HAL_UART_MspInit+0x88>)
 8001568:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800156c:	6413      	str	r3, [r2, #64]	; 0x40
 800156e:	4b15      	ldr	r3, [pc, #84]	; (80015c4 <HAL_UART_MspInit+0x88>)
 8001570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001572:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001576:	613b      	str	r3, [r7, #16]
 8001578:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <HAL_UART_MspInit+0x88>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	4a10      	ldr	r2, [pc, #64]	; (80015c4 <HAL_UART_MspInit+0x88>)
 8001584:	f043 0308 	orr.w	r3, r3, #8
 8001588:	6313      	str	r3, [r2, #48]	; 0x30
 800158a:	4b0e      	ldr	r3, [pc, #56]	; (80015c4 <HAL_UART_MspInit+0x88>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158e:	f003 0308 	and.w	r3, r3, #8
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001596:	f44f 7340 	mov.w	r3, #768	; 0x300
 800159a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159c:	2302      	movs	r3, #2
 800159e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a4:	2303      	movs	r3, #3
 80015a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015a8:	2307      	movs	r3, #7
 80015aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	4619      	mov	r1, r3
 80015b2:	4805      	ldr	r0, [pc, #20]	; (80015c8 <HAL_UART_MspInit+0x8c>)
 80015b4:	f002 fbba 	bl	8003d2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80015b8:	bf00      	nop
 80015ba:	3728      	adds	r7, #40	; 0x28
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	40004800 	.word	0x40004800
 80015c4:	40023800 	.word	0x40023800
 80015c8:	40020c00 	.word	0x40020c00

080015cc <LL_TIM_DisableCounter>:
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f023 0201 	bic.w	r2, r3, #1
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	601a      	str	r2, [r3, #0]
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr

080015ea <LL_TIM_ClearFlag_UPDATE>:
{
 80015ea:	b480      	push	{r7}
 80015ec:	b083      	sub	sp, #12
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	f06f 0201 	mvn.w	r2, #1
 80015f8:	611a      	str	r2, [r3, #16]
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr

08001604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001614:	e7fe      	b.n	8001614 <HardFault_Handler+0x4>

08001616 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800161a:	e7fe      	b.n	800161a <MemManage_Handler+0x4>

0800161c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001620:	e7fe      	b.n	8001620 <BusFault_Handler+0x4>

08001622 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001622:	b480      	push	{r7}
 8001624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001626:	e7fe      	b.n	8001626 <UsageFault_Handler+0x4>

08001628 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr

08001634 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001638:	bf00      	nop
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr

08001640 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr

0800164c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001650:	f000 fa3e 	bl	8001ad0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}

08001658 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800165c:	4802      	ldr	r0, [pc, #8]	; (8001668 <DMA1_Stream3_IRQHandler+0x10>)
 800165e:	f001 f821 	bl	80026a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000750 	.word	0x20000750

0800166c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001670:	4802      	ldr	r0, [pc, #8]	; (800167c <DMA1_Stream4_IRQHandler+0x10>)
 8001672:	f001 f817 	bl	80026a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	200009c0 	.word	0x200009c0

08001680 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001684:	4802      	ldr	r0, [pc, #8]	; (8001690 <ADC_IRQHandler+0x10>)
 8001686:	f000 faa4 	bl	8001bd2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	200007b0 	.word	0x200007b0

08001694 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 8001698:	4806      	ldr	r0, [pc, #24]	; (80016b4 <TIM3_IRQHandler+0x20>)
 800169a:	f7ff ff97 	bl	80015cc <LL_TIM_DisableCounter>
	//HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, RESET);
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
	//HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, RESET);
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 800169e:	2200      	movs	r2, #0
 80016a0:	2110      	movs	r1, #16
 80016a2:	4805      	ldr	r0, [pc, #20]	; (80016b8 <TIM3_IRQHandler+0x24>)
 80016a4:	f002 fcf7 	bl	8004096 <HAL_GPIO_WritePin>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 80016a8:	4802      	ldr	r0, [pc, #8]	; (80016b4 <TIM3_IRQHandler+0x20>)
 80016aa:	f7ff ff9e 	bl	80015ea <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40000400 	.word	0x40000400
 80016b8:	40021800 	.word	0x40021800

080016bc <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80016c0:	4802      	ldr	r0, [pc, #8]	; (80016cc <SPI2_IRQHandler+0x10>)
 80016c2:	f005 ff7f 	bl	80075c4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000678 	.word	0x20000678

080016d0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80016d4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80016d8:	f002 fd0e 	bl	80040f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80016dc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80016e0:	f002 fd0a 	bl	80040f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80016e4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80016e8:	f002 fd06 	bl	80040f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80016ec:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80016f0:	f002 fd02 	bl	80040f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80016f4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80016f8:	f002 fcfe 	bl	80040f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}

08001700 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001704:	4802      	ldr	r0, [pc, #8]	; (8001710 <SDIO_IRQHandler+0x10>)
 8001706:	f004 ff13 	bl	8006530 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	200008b8 	.word	0x200008b8

08001714 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001718:	4802      	ldr	r0, [pc, #8]	; (8001724 <DMA2_Stream0_IRQHandler+0x10>)
 800171a:	f000 ffc3 	bl	80026a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800171e:	bf00      	nop
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	200007f8 	.word	0x200007f8

08001728 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800172c:	4802      	ldr	r0, [pc, #8]	; (8001738 <DMA2_Stream3_IRQHandler+0x10>)
 800172e:	f000 ffb9 	bl	80026a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000618 	.word	0x20000618

0800173c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001740:	4802      	ldr	r0, [pc, #8]	; (800174c <ETH_IRQHandler+0x10>)
 8001742:	f001 fd33 	bl	80031ac <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	200027b8 	.word	0x200027b8

08001750 <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001754:	4802      	ldr	r0, [pc, #8]	; (8001760 <ETH_WKUP_IRQHandler+0x10>)
 8001756:	f001 fd29 	bl	80031ac <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200027b8 	.word	0x200027b8

08001764 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001768:	4802      	ldr	r0, [pc, #8]	; (8001774 <OTG_FS_IRQHandler+0x10>)
 800176a:	f002 fe1c 	bl	80043a6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	200077f0 	.word	0x200077f0

08001778 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800177c:	4802      	ldr	r0, [pc, #8]	; (8001788 <DMA2_Stream6_IRQHandler+0x10>)
 800177e:	f000 ff91 	bl	80026a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000858 	.word	0x20000858

0800178c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001798:	2300      	movs	r3, #0
 800179a:	617b      	str	r3, [r7, #20]
 800179c:	e00a      	b.n	80017b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800179e:	f3af 8000 	nop.w
 80017a2:	4601      	mov	r1, r0
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	1c5a      	adds	r2, r3, #1
 80017a8:	60ba      	str	r2, [r7, #8]
 80017aa:	b2ca      	uxtb	r2, r1
 80017ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	3301      	adds	r3, #1
 80017b2:	617b      	str	r3, [r7, #20]
 80017b4:	697a      	ldr	r2, [r7, #20]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	dbf0      	blt.n	800179e <_read+0x12>
	}

return len;
 80017bc:	687b      	ldr	r3, [r7, #4]
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3718      	adds	r7, #24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b086      	sub	sp, #24
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	60f8      	str	r0, [r7, #12]
 80017ce:	60b9      	str	r1, [r7, #8]
 80017d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d2:	2300      	movs	r3, #0
 80017d4:	617b      	str	r3, [r7, #20]
 80017d6:	e009      	b.n	80017ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	1c5a      	adds	r2, r3, #1
 80017dc:	60ba      	str	r2, [r7, #8]
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	3301      	adds	r3, #1
 80017ea:	617b      	str	r3, [r7, #20]
 80017ec:	697a      	ldr	r2, [r7, #20]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	dbf1      	blt.n	80017d8 <_write+0x12>
	}
	return len;
 80017f4:	687b      	ldr	r3, [r7, #4]
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3718      	adds	r7, #24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <_close>:

int _close(int file)
{
 80017fe:	b480      	push	{r7}
 8001800:	b083      	sub	sp, #12
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
	return -1;
 8001806:	f04f 33ff 	mov.w	r3, #4294967295
}
 800180a:	4618      	mov	r0, r3
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr

08001814 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001824:	605a      	str	r2, [r3, #4]
	return 0;
 8001826:	2300      	movs	r3, #0
}
 8001828:	4618      	mov	r0, r3
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr

08001832 <_isatty>:

int _isatty(int file)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
	return 1;
 800183a:	2301      	movs	r3, #1
}
 800183c:	4618      	mov	r0, r3
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	bc80      	pop	{r7}
 8001844:	4770      	bx	lr

08001846 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001846:	b480      	push	{r7}
 8001848:	b085      	sub	sp, #20
 800184a:	af00      	add	r7, sp, #0
 800184c:	60f8      	str	r0, [r7, #12]
 800184e:	60b9      	str	r1, [r7, #8]
 8001850:	607a      	str	r2, [r7, #4]
	return 0;
 8001852:	2300      	movs	r3, #0
}
 8001854:	4618      	mov	r0, r3
 8001856:	3714      	adds	r7, #20
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
	...

08001860 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001860:	b480      	push	{r7}
 8001862:	b087      	sub	sp, #28
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001868:	4a14      	ldr	r2, [pc, #80]	; (80018bc <_sbrk+0x5c>)
 800186a:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <_sbrk+0x60>)
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001874:	4b13      	ldr	r3, [pc, #76]	; (80018c4 <_sbrk+0x64>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d102      	bne.n	8001882 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800187c:	4b11      	ldr	r3, [pc, #68]	; (80018c4 <_sbrk+0x64>)
 800187e:	4a12      	ldr	r2, [pc, #72]	; (80018c8 <_sbrk+0x68>)
 8001880:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001882:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	429a      	cmp	r2, r3
 800188e:	d205      	bcs.n	800189c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001890:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <_sbrk+0x6c>)
 8001892:	220c      	movs	r2, #12
 8001894:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001896:	f04f 33ff 	mov.w	r3, #4294967295
 800189a:	e009      	b.n	80018b0 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 800189c:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <_sbrk+0x64>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018a2:	4b08      	ldr	r3, [pc, #32]	; (80018c4 <_sbrk+0x64>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4413      	add	r3, r2
 80018aa:	4a06      	ldr	r2, [pc, #24]	; (80018c4 <_sbrk+0x64>)
 80018ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ae:	68fb      	ldr	r3, [r7, #12]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	371c      	adds	r7, #28
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	20020000 	.word	0x20020000
 80018c0:	00000400 	.word	0x00000400
 80018c4:	20000408 	.word	0x20000408
 80018c8:	20007bf8 	.word	0x20007bf8
 80018cc:	20007bf0 	.word	0x20007bf0

080018d0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80018d4:	4b12      	ldr	r3, [pc, #72]	; (8001920 <SystemInit+0x50>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a11      	ldr	r2, [pc, #68]	; (8001920 <SystemInit+0x50>)
 80018da:	f043 0301 	orr.w	r3, r3, #1
 80018de:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80018e0:	4b0f      	ldr	r3, [pc, #60]	; (8001920 <SystemInit+0x50>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80018e6:	4b0e      	ldr	r3, [pc, #56]	; (8001920 <SystemInit+0x50>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a0d      	ldr	r2, [pc, #52]	; (8001920 <SystemInit+0x50>)
 80018ec:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80018f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018f4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80018f6:	4b0a      	ldr	r3, [pc, #40]	; (8001920 <SystemInit+0x50>)
 80018f8:	4a0a      	ldr	r2, [pc, #40]	; (8001924 <SystemInit+0x54>)
 80018fa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80018fc:	4b08      	ldr	r3, [pc, #32]	; (8001920 <SystemInit+0x50>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a07      	ldr	r2, [pc, #28]	; (8001920 <SystemInit+0x50>)
 8001902:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001906:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001908:	4b05      	ldr	r3, [pc, #20]	; (8001920 <SystemInit+0x50>)
 800190a:	2200      	movs	r2, #0
 800190c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800190e:	4b06      	ldr	r3, [pc, #24]	; (8001928 <SystemInit+0x58>)
 8001910:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001914:	609a      	str	r2, [r3, #8]
#endif
}
 8001916:	bf00      	nop
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	40023800 	.word	0x40023800
 8001924:	24003010 	.word	0x24003010
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <udp_echoserver_init>:
 * @brief  Initialize the server application.
 * @param  None
 * @retval None
 */
void udp_echoserver_init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
	struct udp_pcb *upcb;
	err_t err;

	/* Create a new UDP control block  */
	upcb = udp_new();
 8001932:	f00c fcec 	bl	800e30e <udp_new>
 8001936:	6078      	str	r0, [r7, #4]

	if (upcb)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d014      	beq.n	8001968 <udp_echoserver_init+0x3c>
	{
		/* Bind the upcb to the UDP_PORT port */
		/* Using IP_ADDR_ANY allow the upcb to be used by any local interface */
		err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 800193e:	f242 322a 	movw	r2, #9002	; 0x232a
 8001942:	490b      	ldr	r1, [pc, #44]	; (8001970 <udp_echoserver_init+0x44>)
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f00c fbf5 	bl	800e134 <udp_bind>
 800194a:	4603      	mov	r3, r0
 800194c:	70fb      	strb	r3, [r7, #3]

		upcb->remote_port = UDP_SERVER_PORT;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f242 322a 	movw	r2, #9002	; 0x232a
 8001954:	829a      	strh	r2, [r3, #20]

		if (err == ERR_OK)
 8001956:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d104      	bne.n	8001968 <udp_echoserver_init+0x3c>
		{
			/* Set a receive callback for the upcb */
			udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 800195e:	2200      	movs	r2, #0
 8001960:	4904      	ldr	r1, [pc, #16]	; (8001974 <udp_echoserver_init+0x48>)
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f00c fcc2 	bl	800e2ec <udp_recv>
		}
	}
}
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	080139dc 	.word	0x080139dc
 8001974:	08001979 	.word	0x08001979

08001978 <udp_echoserver_receive_callback>:
 */
uint8_t udp_flag;
uint8_t udp_data;
void udp_echoserver_receive_callback(void *arg, struct udp_pcb *upcb,
		struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
 8001984:	603b      	str	r3, [r7, #0]
	MEMCPY(&udp_data, p->payload, p->len);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6859      	ldr	r1, [r3, #4]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	895b      	ldrh	r3, [r3, #10]
 800198e:	461a      	mov	r2, r3
 8001990:	480f      	ldr	r0, [pc, #60]	; (80019d0 <udp_echoserver_receive_callback+0x58>)
 8001992:	f00f fda2 	bl	80114da <memcpy>
	udp_flag = 1;
 8001996:	4b0f      	ldr	r3, [pc, #60]	; (80019d4 <udp_echoserver_receive_callback+0x5c>)
 8001998:	2201      	movs	r2, #1
 800199a:	701a      	strb	r2, [r3, #0]

	//strcpy(udp_flag,CDC_Transmit_FS(&udp_data, p->len));
	CDC_Transmit_FS(&udp_data, p->len);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	895b      	ldrh	r3, [r3, #10]
 80019a0:	4619      	mov	r1, r3
 80019a2:	480b      	ldr	r0, [pc, #44]	; (80019d0 <udp_echoserver_receive_callback+0x58>)
 80019a4:	f00f f912 	bl	8010bcc <CDC_Transmit_FS>

	/* Connect to the remote client */
	udp_connect(upcb, addr, UDP_CLIENT_PORT);
 80019a8:	f242 322a 	movw	r2, #9002	; 0x232a
 80019ac:	6839      	ldr	r1, [r7, #0]
 80019ae:	68b8      	ldr	r0, [r7, #8]
 80019b0:	f00c fc30 	bl	800e214 <udp_connect>

	/* Tell the client that we have accepted it */
	udp_send(upcb, p);
 80019b4:	6879      	ldr	r1, [r7, #4]
 80019b6:	68b8      	ldr	r0, [r7, #8]
 80019b8:	f00c faa2 	bl	800df00 <udp_send>

	/* free the UDP connection, so we can accept new clients */
	udp_disconnect(upcb);
 80019bc:	68b8      	ldr	r0, [r7, #8]
 80019be:	f00c fc7f 	bl	800e2c0 <udp_disconnect>

	/* Free the p buffer */
	pbuf_free(p);
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f00b fe5e 	bl	800d684 <pbuf_free>

}
 80019c8:	bf00      	nop
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20000a31 	.word	0x20000a31
 80019d4:	20000a30 	.word	0x20000a30

080019d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80019d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a10 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80019dc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80019de:	e003      	b.n	80019e8 <LoopCopyDataInit>

080019e0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80019e0:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80019e2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80019e4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80019e6:	3104      	adds	r1, #4

080019e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 80019e8:	480b      	ldr	r0, [pc, #44]	; (8001a18 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80019ea:	4b0c      	ldr	r3, [pc, #48]	; (8001a1c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80019ec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80019ee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80019f0:	d3f6      	bcc.n	80019e0 <CopyDataInit>
  ldr  r2, =_sbss
 80019f2:	4a0b      	ldr	r2, [pc, #44]	; (8001a20 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80019f4:	e002      	b.n	80019fc <LoopFillZerobss>

080019f6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80019f6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80019f8:	f842 3b04 	str.w	r3, [r2], #4

080019fc <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 80019fc:	4b09      	ldr	r3, [pc, #36]	; (8001a24 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80019fe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001a00:	d3f9      	bcc.n	80019f6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a02:	f7ff ff65 	bl	80018d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a06:	f00f fd25 	bl	8011454 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a0a:	f7fe febd 	bl	8000788 <main>
  bx  lr
 8001a0e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001a10:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001a14:	08013ba4 	.word	0x08013ba4
  ldr  r0, =_sdata
 8001a18:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001a1c:	200003e0 	.word	0x200003e0
  ldr  r2, =_sbss
 8001a20:	200003e0 	.word	0x200003e0
  ldr  r3, = _ebss
 8001a24:	20007bf4 	.word	0x20007bf4

08001a28 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a28:	e7fe      	b.n	8001a28 <CAN1_RX0_IRQHandler>
	...

08001a2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a30:	4b0e      	ldr	r3, [pc, #56]	; (8001a6c <HAL_Init+0x40>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a0d      	ldr	r2, [pc, #52]	; (8001a6c <HAL_Init+0x40>)
 8001a36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a3c:	4b0b      	ldr	r3, [pc, #44]	; (8001a6c <HAL_Init+0x40>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a0a      	ldr	r2, [pc, #40]	; (8001a6c <HAL_Init+0x40>)
 8001a42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a48:	4b08      	ldr	r3, [pc, #32]	; (8001a6c <HAL_Init+0x40>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a07      	ldr	r2, [pc, #28]	; (8001a6c <HAL_Init+0x40>)
 8001a4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a54:	2003      	movs	r0, #3
 8001a56:	f000 fd13 	bl	8002480 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a5a:	2000      	movs	r0, #0
 8001a5c:	f000 f808 	bl	8001a70 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001a60:	f7ff faaa 	bl	8000fb8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40023c00 	.word	0x40023c00

08001a70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a78:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <HAL_InitTick+0x54>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	4b12      	ldr	r3, [pc, #72]	; (8001ac8 <HAL_InitTick+0x58>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	4619      	mov	r1, r3
 8001a82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a86:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f000 fd2b 	bl	80024ea <HAL_SYSTICK_Config>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e00e      	b.n	8001abc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2b0f      	cmp	r3, #15
 8001aa2:	d80a      	bhi.n	8001aba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8001aac:	f000 fcf3 	bl	8002496 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ab0:	4a06      	ldr	r2, [pc, #24]	; (8001acc <HAL_InitTick+0x5c>)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	e000      	b.n	8001abc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	20000004 	.word	0x20000004
 8001ac8:	2000000c 	.word	0x2000000c
 8001acc:	20000008 	.word	0x20000008

08001ad0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ad4:	4b05      	ldr	r3, [pc, #20]	; (8001aec <HAL_IncTick+0x1c>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4b05      	ldr	r3, [pc, #20]	; (8001af0 <HAL_IncTick+0x20>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4413      	add	r3, r2
 8001ae0:	4a03      	ldr	r2, [pc, #12]	; (8001af0 <HAL_IncTick+0x20>)
 8001ae2:	6013      	str	r3, [r2, #0]
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bc80      	pop	{r7}
 8001aea:	4770      	bx	lr
 8001aec:	2000000c 	.word	0x2000000c
 8001af0:	20000a34 	.word	0x20000a34

08001af4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  return uwTick;
 8001af8:	4b02      	ldr	r3, [pc, #8]	; (8001b04 <HAL_GetTick+0x10>)
 8001afa:	681b      	ldr	r3, [r3, #0]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr
 8001b04:	20000a34 	.word	0x20000a34

08001b08 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b10:	f7ff fff0 	bl	8001af4 <HAL_GetTick>
 8001b14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b20:	d005      	beq.n	8001b2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b22:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <HAL_Delay+0x40>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	461a      	mov	r2, r3
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b2e:	bf00      	nop
 8001b30:	f7ff ffe0 	bl	8001af4 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d8f7      	bhi.n	8001b30 <HAL_Delay+0x28>
  {
  }
}
 8001b40:	bf00      	nop
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	2000000c 	.word	0x2000000c

08001b4c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b54:	2300      	movs	r3, #0
 8001b56:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e033      	b.n	8001bca <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d109      	bne.n	8001b7e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f7ff fa4a 	bl	8001004 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2200      	movs	r2, #0
 8001b74:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b82:	f003 0310 	and.w	r3, r3, #16
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d118      	bne.n	8001bbc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001b92:	f023 0302 	bic.w	r3, r3, #2
 8001b96:	f043 0202 	orr.w	r2, r3, #2
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f000 fa94 	bl	80020cc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	f023 0303 	bic.w	r3, r3, #3
 8001bb2:	f043 0201 	orr.w	r2, r3, #1
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	641a      	str	r2, [r3, #64]	; 0x40
 8001bba:	e001      	b.n	8001bc0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b084      	sub	sp, #16
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	2300      	movs	r3, #0
 8001be0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	bf0c      	ite	eq
 8001bf0:	2301      	moveq	r3, #1
 8001bf2:	2300      	movne	r3, #0
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f003 0320 	and.w	r3, r3, #32
 8001c02:	2b20      	cmp	r3, #32
 8001c04:	bf0c      	ite	eq
 8001c06:	2301      	moveq	r3, #1
 8001c08:	2300      	movne	r3, #0
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d049      	beq.n	8001ca8 <HAL_ADC_IRQHandler+0xd6>
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d046      	beq.n	8001ca8 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1e:	f003 0310 	and.w	r3, r3, #16
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d105      	bne.n	8001c32 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d12b      	bne.n	8001c98 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d127      	bne.n	8001c98 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c4e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d006      	beq.n	8001c64 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d119      	bne.n	8001c98 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	685a      	ldr	r2, [r3, #4]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f022 0220 	bic.w	r2, r2, #32
 8001c72:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c78:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d105      	bne.n	8001c98 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c90:	f043 0201 	orr.w	r2, r3, #1
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f000 f8db 	bl	8001e54 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f06f 0212 	mvn.w	r2, #18
 8001ca6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0304 	and.w	r3, r3, #4
 8001cb2:	2b04      	cmp	r3, #4
 8001cb4:	bf0c      	ite	eq
 8001cb6:	2301      	moveq	r3, #1
 8001cb8:	2300      	movne	r3, #0
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cc8:	2b80      	cmp	r3, #128	; 0x80
 8001cca:	bf0c      	ite	eq
 8001ccc:	2301      	moveq	r3, #1
 8001cce:	2300      	movne	r3, #0
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d057      	beq.n	8001d8a <HAL_ADC_IRQHandler+0x1b8>
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d054      	beq.n	8001d8a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce4:	f003 0310 	and.w	r3, r3, #16
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d105      	bne.n	8001cf8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d139      	bne.n	8001d7a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d0c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d006      	beq.n	8001d22 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d12b      	bne.n	8001d7a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d124      	bne.n	8001d7a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d11d      	bne.n	8001d7a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	699b      	ldr	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d119      	bne.n	8001d7a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	685a      	ldr	r2, [r3, #4]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d54:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d105      	bne.n	8001d7a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d72:	f043 0201 	orr.w	r2, r3, #1
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f000 faaa 	bl	80022d4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f06f 020c 	mvn.w	r2, #12
 8001d88:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0301 	and.w	r3, r3, #1
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	bf0c      	ite	eq
 8001d98:	2301      	moveq	r3, #1
 8001d9a:	2300      	movne	r3, #0
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001daa:	2b40      	cmp	r3, #64	; 0x40
 8001dac:	bf0c      	ite	eq
 8001dae:	2301      	moveq	r3, #1
 8001db0:	2300      	movne	r3, #0
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d017      	beq.n	8001dec <HAL_ADC_IRQHandler+0x21a>
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d014      	beq.n	8001dec <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d10d      	bne.n	8001dec <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f000 f842 	bl	8001e66 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f06f 0201 	mvn.w	r2, #1
 8001dea:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0320 	and.w	r3, r3, #32
 8001df6:	2b20      	cmp	r3, #32
 8001df8:	bf0c      	ite	eq
 8001dfa:	2301      	moveq	r3, #1
 8001dfc:	2300      	movne	r3, #0
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e0c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001e10:	bf0c      	ite	eq
 8001e12:	2301      	moveq	r3, #1
 8001e14:	2300      	movne	r3, #0
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d015      	beq.n	8001e4c <HAL_ADC_IRQHandler+0x27a>
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d012      	beq.n	8001e4c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2a:	f043 0202 	orr.w	r2, r3, #2
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f06f 0220 	mvn.w	r2, #32
 8001e3a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f000 f81b 	bl	8001e78 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f06f 0220 	mvn.w	r2, #32
 8001e4a:	601a      	str	r2, [r3, #0]
  }
}
 8001e4c:	bf00      	nop
 8001e4e:	3710      	adds	r7, #16
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001e5c:	bf00      	nop
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bc80      	pop	{r7}
 8001e64:	4770      	bx	lr

08001e66 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001e66:	b480      	push	{r7}
 8001e68:	b083      	sub	sp, #12
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bc80      	pop	{r7}
 8001e76:	4770      	bx	lr

08001e78 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr
	...

08001e8c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d101      	bne.n	8001ea8 <HAL_ADC_ConfigChannel+0x1c>
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	e103      	b.n	80020b0 <HAL_ADC_ConfigChannel+0x224>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2b09      	cmp	r3, #9
 8001eb6:	d925      	bls.n	8001f04 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	68d9      	ldr	r1, [r3, #12]
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	4413      	add	r3, r2
 8001ecc:	3b1e      	subs	r3, #30
 8001ece:	2207      	movs	r2, #7
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	43da      	mvns	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	400a      	ands	r2, r1
 8001edc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68d9      	ldr	r1, [r3, #12]
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	689a      	ldr	r2, [r3, #8]
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	4618      	mov	r0, r3
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	4403      	add	r3, r0
 8001ef6:	3b1e      	subs	r3, #30
 8001ef8:	409a      	lsls	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	430a      	orrs	r2, r1
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	e022      	b.n	8001f4a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	6919      	ldr	r1, [r3, #16]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	461a      	mov	r2, r3
 8001f12:	4613      	mov	r3, r2
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	4413      	add	r3, r2
 8001f18:	2207      	movs	r2, #7
 8001f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1e:	43da      	mvns	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	400a      	ands	r2, r1
 8001f26:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6919      	ldr	r1, [r3, #16]
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	689a      	ldr	r2, [r3, #8]
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	4618      	mov	r0, r3
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	4403      	add	r3, r0
 8001f40:	409a      	lsls	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	430a      	orrs	r2, r1
 8001f48:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2b06      	cmp	r3, #6
 8001f50:	d824      	bhi.n	8001f9c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	4413      	add	r3, r2
 8001f62:	3b05      	subs	r3, #5
 8001f64:	221f      	movs	r2, #31
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	43da      	mvns	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	400a      	ands	r2, r1
 8001f72:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	4618      	mov	r0, r3
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685a      	ldr	r2, [r3, #4]
 8001f86:	4613      	mov	r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	3b05      	subs	r3, #5
 8001f8e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	430a      	orrs	r2, r1
 8001f98:	635a      	str	r2, [r3, #52]	; 0x34
 8001f9a:	e04c      	b.n	8002036 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	2b0c      	cmp	r3, #12
 8001fa2:	d824      	bhi.n	8001fee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	685a      	ldr	r2, [r3, #4]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	3b23      	subs	r3, #35	; 0x23
 8001fb6:	221f      	movs	r2, #31
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	43da      	mvns	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	400a      	ands	r2, r1
 8001fc4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685a      	ldr	r2, [r3, #4]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4413      	add	r3, r2
 8001fde:	3b23      	subs	r3, #35	; 0x23
 8001fe0:	fa00 f203 	lsl.w	r2, r0, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	631a      	str	r2, [r3, #48]	; 0x30
 8001fec:	e023      	b.n	8002036 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	3b41      	subs	r3, #65	; 0x41
 8002000:	221f      	movs	r2, #31
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43da      	mvns	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	400a      	ands	r2, r1
 800200e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	b29b      	uxth	r3, r3
 800201c:	4618      	mov	r0, r3
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685a      	ldr	r2, [r3, #4]
 8002022:	4613      	mov	r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	4413      	add	r3, r2
 8002028:	3b41      	subs	r3, #65	; 0x41
 800202a:	fa00 f203 	lsl.w	r2, r0, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	430a      	orrs	r2, r1
 8002034:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a20      	ldr	r2, [pc, #128]	; (80020bc <HAL_ADC_ConfigChannel+0x230>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d109      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x1c8>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2b12      	cmp	r3, #18
 8002046:	d105      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002048:	4b1d      	ldr	r3, [pc, #116]	; (80020c0 <HAL_ADC_ConfigChannel+0x234>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	4a1c      	ldr	r2, [pc, #112]	; (80020c0 <HAL_ADC_ConfigChannel+0x234>)
 800204e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002052:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a18      	ldr	r2, [pc, #96]	; (80020bc <HAL_ADC_ConfigChannel+0x230>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d123      	bne.n	80020a6 <HAL_ADC_ConfigChannel+0x21a>
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2b10      	cmp	r3, #16
 8002064:	d003      	beq.n	800206e <HAL_ADC_ConfigChannel+0x1e2>
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2b11      	cmp	r3, #17
 800206c:	d11b      	bne.n	80020a6 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800206e:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <HAL_ADC_ConfigChannel+0x234>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	4a13      	ldr	r2, [pc, #76]	; (80020c0 <HAL_ADC_ConfigChannel+0x234>)
 8002074:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002078:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2b10      	cmp	r3, #16
 8002080:	d111      	bne.n	80020a6 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002082:	4b10      	ldr	r3, [pc, #64]	; (80020c4 <HAL_ADC_ConfigChannel+0x238>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a10      	ldr	r2, [pc, #64]	; (80020c8 <HAL_ADC_ConfigChannel+0x23c>)
 8002088:	fba2 2303 	umull	r2, r3, r2, r3
 800208c:	0c9a      	lsrs	r2, r3, #18
 800208e:	4613      	mov	r3, r2
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	4413      	add	r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002098:	e002      	b.n	80020a0 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	3b01      	subs	r3, #1
 800209e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1f9      	bne.n	800209a <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3714      	adds	r7, #20
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	40012000 	.word	0x40012000
 80020c0:	40012300 	.word	0x40012300
 80020c4:	20000004 	.word	0x20000004
 80020c8:	431bde83 	.word	0x431bde83

080020cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b085      	sub	sp, #20
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80020d4:	4b7d      	ldr	r3, [pc, #500]	; (80022cc <ADC_Init+0x200>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	4a7c      	ldr	r2, [pc, #496]	; (80022cc <ADC_Init+0x200>)
 80020da:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80020de:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80020e0:	4b7a      	ldr	r3, [pc, #488]	; (80022cc <ADC_Init+0x200>)
 80020e2:	685a      	ldr	r2, [r3, #4]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	4978      	ldr	r1, [pc, #480]	; (80022cc <ADC_Init+0x200>)
 80020ea:	4313      	orrs	r3, r2
 80020ec:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	685a      	ldr	r2, [r3, #4]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	6859      	ldr	r1, [r3, #4]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	691b      	ldr	r3, [r3, #16]
 8002108:	021a      	lsls	r2, r3, #8
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	430a      	orrs	r2, r1
 8002110:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	685a      	ldr	r2, [r3, #4]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002120:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	6859      	ldr	r1, [r3, #4]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689a      	ldr	r2, [r3, #8]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	430a      	orrs	r2, r1
 8002132:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	689a      	ldr	r2, [r3, #8]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002142:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6899      	ldr	r1, [r3, #8]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	68da      	ldr	r2, [r3, #12]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	430a      	orrs	r2, r1
 8002154:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215a:	4a5d      	ldr	r2, [pc, #372]	; (80022d0 <ADC_Init+0x204>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d022      	beq.n	80021a6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	689a      	ldr	r2, [r3, #8]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800216e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6899      	ldr	r1, [r3, #8]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	430a      	orrs	r2, r1
 8002180:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	689a      	ldr	r2, [r3, #8]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002190:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6899      	ldr	r1, [r3, #8]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	430a      	orrs	r2, r1
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	e00f      	b.n	80021c6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689a      	ldr	r2, [r3, #8]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80021b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80021c4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	689a      	ldr	r2, [r3, #8]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f022 0202 	bic.w	r2, r2, #2
 80021d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	6899      	ldr	r1, [r3, #8]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	005a      	lsls	r2, r3, #1
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d027      	beq.n	8002242 <ADC_Init+0x176>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	685a      	ldr	r2, [r3, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002200:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685a      	ldr	r2, [r3, #4]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002210:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002216:	3b01      	subs	r3, #1
 8002218:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800221c:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	fa92 f2a2 	rbit	r2, r2
 8002224:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002226:	68ba      	ldr	r2, [r7, #8]
 8002228:	fab2 f282 	clz	r2, r2
 800222c:	b2d2      	uxtb	r2, r2
 800222e:	fa03 f102 	lsl.w	r1, r3, r2
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	430a      	orrs	r2, r1
 800223e:	605a      	str	r2, [r3, #4]
 8002240:	e007      	b.n	8002252 <ADC_Init+0x186>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002250:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002260:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	69db      	ldr	r3, [r3, #28]
 800226c:	3b01      	subs	r3, #1
 800226e:	051a      	lsls	r2, r3, #20
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	430a      	orrs	r2, r1
 8002276:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689a      	ldr	r2, [r3, #8]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002286:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	6899      	ldr	r1, [r3, #8]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	025a      	lsls	r2, r3, #9
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	430a      	orrs	r2, r1
 800229a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	6899      	ldr	r1, [r3, #8]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	029a      	lsls	r2, r3, #10
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	430a      	orrs	r2, r1
 80022be:	609a      	str	r2, [r3, #8]
}
 80022c0:	bf00      	nop
 80022c2:	3714      	adds	r7, #20
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bc80      	pop	{r7}
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	40012300 	.word	0x40012300
 80022d0:	0f000001 	.word	0x0f000001

080022d4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bc80      	pop	{r7}
 80022e4:	4770      	bx	lr
	...

080022e8 <__NVIC_SetPriorityGrouping>:
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f003 0307 	and.w	r3, r3, #7
 80022f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022f8:	4b0c      	ldr	r3, [pc, #48]	; (800232c <__NVIC_SetPriorityGrouping+0x44>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022fe:	68ba      	ldr	r2, [r7, #8]
 8002300:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002304:	4013      	ands	r3, r2
 8002306:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002310:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800231a:	4a04      	ldr	r2, [pc, #16]	; (800232c <__NVIC_SetPriorityGrouping+0x44>)
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	60d3      	str	r3, [r2, #12]
}
 8002320:	bf00      	nop
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	bc80      	pop	{r7}
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <__NVIC_GetPriorityGrouping>:
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002334:	4b04      	ldr	r3, [pc, #16]	; (8002348 <__NVIC_GetPriorityGrouping+0x18>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	0a1b      	lsrs	r3, r3, #8
 800233a:	f003 0307 	and.w	r3, r3, #7
}
 800233e:	4618      	mov	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	bc80      	pop	{r7}
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	e000ed00 	.word	0xe000ed00

0800234c <__NVIC_EnableIRQ>:
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235a:	2b00      	cmp	r3, #0
 800235c:	db0b      	blt.n	8002376 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	f003 021f 	and.w	r2, r3, #31
 8002364:	4906      	ldr	r1, [pc, #24]	; (8002380 <__NVIC_EnableIRQ+0x34>)
 8002366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236a:	095b      	lsrs	r3, r3, #5
 800236c:	2001      	movs	r0, #1
 800236e:	fa00 f202 	lsl.w	r2, r0, r2
 8002372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002376:	bf00      	nop
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	bc80      	pop	{r7}
 800237e:	4770      	bx	lr
 8002380:	e000e100 	.word	0xe000e100

08002384 <__NVIC_SetPriority>:
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	6039      	str	r1, [r7, #0]
 800238e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002394:	2b00      	cmp	r3, #0
 8002396:	db0a      	blt.n	80023ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	b2da      	uxtb	r2, r3
 800239c:	490c      	ldr	r1, [pc, #48]	; (80023d0 <__NVIC_SetPriority+0x4c>)
 800239e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a2:	0112      	lsls	r2, r2, #4
 80023a4:	b2d2      	uxtb	r2, r2
 80023a6:	440b      	add	r3, r1
 80023a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80023ac:	e00a      	b.n	80023c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	4908      	ldr	r1, [pc, #32]	; (80023d4 <__NVIC_SetPriority+0x50>)
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	3b04      	subs	r3, #4
 80023bc:	0112      	lsls	r2, r2, #4
 80023be:	b2d2      	uxtb	r2, r2
 80023c0:	440b      	add	r3, r1
 80023c2:	761a      	strb	r2, [r3, #24]
}
 80023c4:	bf00      	nop
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	e000e100 	.word	0xe000e100
 80023d4:	e000ed00 	.word	0xe000ed00

080023d8 <NVIC_EncodePriority>:
{
 80023d8:	b480      	push	{r7}
 80023da:	b089      	sub	sp, #36	; 0x24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	f1c3 0307 	rsb	r3, r3, #7
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	bf28      	it	cs
 80023f6:	2304      	movcs	r3, #4
 80023f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	3304      	adds	r3, #4
 80023fe:	2b06      	cmp	r3, #6
 8002400:	d902      	bls.n	8002408 <NVIC_EncodePriority+0x30>
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	3b03      	subs	r3, #3
 8002406:	e000      	b.n	800240a <NVIC_EncodePriority+0x32>
 8002408:	2300      	movs	r3, #0
 800240a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800240c:	f04f 32ff 	mov.w	r2, #4294967295
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	43da      	mvns	r2, r3
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	401a      	ands	r2, r3
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002420:	f04f 31ff 	mov.w	r1, #4294967295
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	fa01 f303 	lsl.w	r3, r1, r3
 800242a:	43d9      	mvns	r1, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002430:	4313      	orrs	r3, r2
}
 8002432:	4618      	mov	r0, r3
 8002434:	3724      	adds	r7, #36	; 0x24
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr

0800243c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3b01      	subs	r3, #1
 8002448:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800244c:	d301      	bcc.n	8002452 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800244e:	2301      	movs	r3, #1
 8002450:	e00f      	b.n	8002472 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002452:	4a0a      	ldr	r2, [pc, #40]	; (800247c <SysTick_Config+0x40>)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3b01      	subs	r3, #1
 8002458:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800245a:	210f      	movs	r1, #15
 800245c:	f04f 30ff 	mov.w	r0, #4294967295
 8002460:	f7ff ff90 	bl	8002384 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002464:	4b05      	ldr	r3, [pc, #20]	; (800247c <SysTick_Config+0x40>)
 8002466:	2200      	movs	r2, #0
 8002468:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800246a:	4b04      	ldr	r3, [pc, #16]	; (800247c <SysTick_Config+0x40>)
 800246c:	2207      	movs	r2, #7
 800246e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	e000e010 	.word	0xe000e010

08002480 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f7ff ff2d 	bl	80022e8 <__NVIC_SetPriorityGrouping>
}
 800248e:	bf00      	nop
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002496:	b580      	push	{r7, lr}
 8002498:	b086      	sub	sp, #24
 800249a:	af00      	add	r7, sp, #0
 800249c:	4603      	mov	r3, r0
 800249e:	60b9      	str	r1, [r7, #8]
 80024a0:	607a      	str	r2, [r7, #4]
 80024a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024a8:	f7ff ff42 	bl	8002330 <__NVIC_GetPriorityGrouping>
 80024ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	68b9      	ldr	r1, [r7, #8]
 80024b2:	6978      	ldr	r0, [r7, #20]
 80024b4:	f7ff ff90 	bl	80023d8 <NVIC_EncodePriority>
 80024b8:	4602      	mov	r2, r0
 80024ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024be:	4611      	mov	r1, r2
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff ff5f 	bl	8002384 <__NVIC_SetPriority>
}
 80024c6:	bf00      	nop
 80024c8:	3718      	adds	r7, #24
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b082      	sub	sp, #8
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	4603      	mov	r3, r0
 80024d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff ff35 	bl	800234c <__NVIC_EnableIRQ>
}
 80024e2:	bf00      	nop
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ea:	b580      	push	{r7, lr}
 80024ec:	b082      	sub	sp, #8
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f7ff ffa2 	bl	800243c <SysTick_Config>
 80024f8:	4603      	mov	r3, r0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
	...

08002504 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b086      	sub	sp, #24
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800250c:	2300      	movs	r3, #0
 800250e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002510:	f7ff faf0 	bl	8001af4 <HAL_GetTick>
 8002514:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d101      	bne.n	8002520 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e099      	b.n	8002654 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2202      	movs	r2, #2
 800252c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f022 0201 	bic.w	r2, r2, #1
 800253e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002540:	e00f      	b.n	8002562 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002542:	f7ff fad7 	bl	8001af4 <HAL_GetTick>
 8002546:	4602      	mov	r2, r0
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	2b05      	cmp	r3, #5
 800254e:	d908      	bls.n	8002562 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2220      	movs	r2, #32
 8002554:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2203      	movs	r2, #3
 800255a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e078      	b.n	8002654 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0301 	and.w	r3, r3, #1
 800256c:	2b00      	cmp	r3, #0
 800256e:	d1e8      	bne.n	8002542 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	4b38      	ldr	r3, [pc, #224]	; (800265c <HAL_DMA_Init+0x158>)
 800257c:	4013      	ands	r3, r2
 800257e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685a      	ldr	r2, [r3, #4]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800258e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800259a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	699b      	ldr	r3, [r3, #24]
 80025a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	4313      	orrs	r3, r2
 80025b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b8:	2b04      	cmp	r3, #4
 80025ba:	d107      	bne.n	80025cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c4:	4313      	orrs	r3, r2
 80025c6:	697a      	ldr	r2, [r7, #20]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	697a      	ldr	r2, [r7, #20]
 80025d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	695b      	ldr	r3, [r3, #20]
 80025da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	f023 0307 	bic.w	r3, r3, #7
 80025e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e8:	697a      	ldr	r2, [r7, #20]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	d117      	bne.n	8002626 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025fa:	697a      	ldr	r2, [r7, #20]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00e      	beq.n	8002626 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f000 fa09 	bl	8002a20 <DMA_CheckFifoParam>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d008      	beq.n	8002626 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2240      	movs	r2, #64	; 0x40
 8002618:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2201      	movs	r2, #1
 800261e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002622:	2301      	movs	r3, #1
 8002624:	e016      	b.n	8002654 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	697a      	ldr	r2, [r7, #20]
 800262c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 f9c2 	bl	80029b8 <DMA_CalcBaseAndBitshift>
 8002634:	4603      	mov	r3, r0
 8002636:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800263c:	223f      	movs	r2, #63	; 0x3f
 800263e:	409a      	lsls	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2201      	movs	r2, #1
 800264e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	f010803f 	.word	0xf010803f

08002660 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d004      	beq.n	800267e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2280      	movs	r2, #128	; 0x80
 8002678:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e00c      	b.n	8002698 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2205      	movs	r2, #5
 8002682:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f022 0201 	bic.w	r2, r2, #1
 8002694:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	bc80      	pop	{r7}
 80026a0:	4770      	bx	lr
	...

080026a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80026ac:	2300      	movs	r3, #0
 80026ae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80026b0:	4b92      	ldr	r3, [pc, #584]	; (80028fc <HAL_DMA_IRQHandler+0x258>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a92      	ldr	r2, [pc, #584]	; (8002900 <HAL_DMA_IRQHandler+0x25c>)
 80026b6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ba:	0a9b      	lsrs	r3, r3, #10
 80026bc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026c2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ce:	2208      	movs	r2, #8
 80026d0:	409a      	lsls	r2, r3
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	4013      	ands	r3, r2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d01a      	beq.n	8002710 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0304 	and.w	r3, r3, #4
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d013      	beq.n	8002710 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f022 0204 	bic.w	r2, r2, #4
 80026f6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026fc:	2208      	movs	r2, #8
 80026fe:	409a      	lsls	r2, r3
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002708:	f043 0201 	orr.w	r2, r3, #1
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002714:	2201      	movs	r2, #1
 8002716:	409a      	lsls	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	4013      	ands	r3, r2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d012      	beq.n	8002746 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00b      	beq.n	8002746 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002732:	2201      	movs	r2, #1
 8002734:	409a      	lsls	r2, r3
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800273e:	f043 0202 	orr.w	r2, r3, #2
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800274a:	2204      	movs	r2, #4
 800274c:	409a      	lsls	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	4013      	ands	r3, r2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d012      	beq.n	800277c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d00b      	beq.n	800277c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002768:	2204      	movs	r2, #4
 800276a:	409a      	lsls	r2, r3
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002774:	f043 0204 	orr.w	r2, r3, #4
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002780:	2210      	movs	r2, #16
 8002782:	409a      	lsls	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	4013      	ands	r3, r2
 8002788:	2b00      	cmp	r3, #0
 800278a:	d043      	beq.n	8002814 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0308 	and.w	r3, r3, #8
 8002796:	2b00      	cmp	r3, #0
 8002798:	d03c      	beq.n	8002814 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800279e:	2210      	movs	r2, #16
 80027a0:	409a      	lsls	r2, r3
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d018      	beq.n	80027e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d108      	bne.n	80027d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d024      	beq.n	8002814 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	4798      	blx	r3
 80027d2:	e01f      	b.n	8002814 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d01b      	beq.n	8002814 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	4798      	blx	r3
 80027e4:	e016      	b.n	8002814 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d107      	bne.n	8002804 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f022 0208 	bic.w	r2, r2, #8
 8002802:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002808:	2b00      	cmp	r3, #0
 800280a:	d003      	beq.n	8002814 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002818:	2220      	movs	r2, #32
 800281a:	409a      	lsls	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	4013      	ands	r3, r2
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 808e 	beq.w	8002942 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0310 	and.w	r3, r3, #16
 8002830:	2b00      	cmp	r3, #0
 8002832:	f000 8086 	beq.w	8002942 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800283a:	2220      	movs	r2, #32
 800283c:	409a      	lsls	r2, r3
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b05      	cmp	r3, #5
 800284c:	d136      	bne.n	80028bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f022 0216 	bic.w	r2, r2, #22
 800285c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	695a      	ldr	r2, [r3, #20]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800286c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	2b00      	cmp	r3, #0
 8002874:	d103      	bne.n	800287e <HAL_DMA_IRQHandler+0x1da>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800287a:	2b00      	cmp	r3, #0
 800287c:	d007      	beq.n	800288e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f022 0208 	bic.w	r2, r2, #8
 800288c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002892:	223f      	movs	r2, #63	; 0x3f
 8002894:	409a      	lsls	r2, r3
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2201      	movs	r2, #1
 80028a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d07d      	beq.n	80029ae <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	4798      	blx	r3
        }
        return;
 80028ba:	e078      	b.n	80029ae <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d01c      	beq.n	8002904 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d108      	bne.n	80028ea <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d030      	beq.n	8002942 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	4798      	blx	r3
 80028e8:	e02b      	b.n	8002942 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d027      	beq.n	8002942 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	4798      	blx	r3
 80028fa:	e022      	b.n	8002942 <HAL_DMA_IRQHandler+0x29e>
 80028fc:	20000004 	.word	0x20000004
 8002900:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800290e:	2b00      	cmp	r3, #0
 8002910:	d10f      	bne.n	8002932 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f022 0210 	bic.w	r2, r2, #16
 8002920:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2201      	movs	r2, #1
 800292e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002946:	2b00      	cmp	r3, #0
 8002948:	d032      	beq.n	80029b0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b00      	cmp	r3, #0
 8002954:	d022      	beq.n	800299c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2205      	movs	r2, #5
 800295a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 0201 	bic.w	r2, r2, #1
 800296c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	3301      	adds	r3, #1
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	697a      	ldr	r2, [r7, #20]
 8002976:	429a      	cmp	r2, r3
 8002978:	d307      	bcc.n	800298a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0301 	and.w	r3, r3, #1
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1f2      	bne.n	800296e <HAL_DMA_IRQHandler+0x2ca>
 8002988:	e000      	b.n	800298c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800298a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d005      	beq.n	80029b0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	4798      	blx	r3
 80029ac:	e000      	b.n	80029b0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80029ae:	bf00      	nop
    }
  }
}
 80029b0:	3718      	adds	r7, #24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop

080029b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	3b10      	subs	r3, #16
 80029c8:	4a13      	ldr	r2, [pc, #76]	; (8002a18 <DMA_CalcBaseAndBitshift+0x60>)
 80029ca:	fba2 2303 	umull	r2, r3, r2, r3
 80029ce:	091b      	lsrs	r3, r3, #4
 80029d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029d2:	4a12      	ldr	r2, [pc, #72]	; (8002a1c <DMA_CalcBaseAndBitshift+0x64>)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	4413      	add	r3, r2
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	461a      	mov	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2b03      	cmp	r3, #3
 80029e4:	d909      	bls.n	80029fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029ee:	f023 0303 	bic.w	r3, r3, #3
 80029f2:	1d1a      	adds	r2, r3, #4
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	659a      	str	r2, [r3, #88]	; 0x58
 80029f8:	e007      	b.n	8002a0a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a02:	f023 0303 	bic.w	r3, r3, #3
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3714      	adds	r7, #20
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr
 8002a18:	aaaaaaab 	.word	0xaaaaaaab
 8002a1c:	08013950 	.word	0x08013950

08002a20 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b085      	sub	sp, #20
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a30:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	699b      	ldr	r3, [r3, #24]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d11f      	bne.n	8002a7a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	2b03      	cmp	r3, #3
 8002a3e:	d855      	bhi.n	8002aec <DMA_CheckFifoParam+0xcc>
 8002a40:	a201      	add	r2, pc, #4	; (adr r2, 8002a48 <DMA_CheckFifoParam+0x28>)
 8002a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a46:	bf00      	nop
 8002a48:	08002a59 	.word	0x08002a59
 8002a4c:	08002a6b 	.word	0x08002a6b
 8002a50:	08002a59 	.word	0x08002a59
 8002a54:	08002aed 	.word	0x08002aed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d045      	beq.n	8002af0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a68:	e042      	b.n	8002af0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a6e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a72:	d13f      	bne.n	8002af4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a78:	e03c      	b.n	8002af4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a82:	d121      	bne.n	8002ac8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	2b03      	cmp	r3, #3
 8002a88:	d836      	bhi.n	8002af8 <DMA_CheckFifoParam+0xd8>
 8002a8a:	a201      	add	r2, pc, #4	; (adr r2, 8002a90 <DMA_CheckFifoParam+0x70>)
 8002a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a90:	08002aa1 	.word	0x08002aa1
 8002a94:	08002aa7 	.word	0x08002aa7
 8002a98:	08002aa1 	.word	0x08002aa1
 8002a9c:	08002ab9 	.word	0x08002ab9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	73fb      	strb	r3, [r7, #15]
      break;
 8002aa4:	e02f      	b.n	8002b06 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aaa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d024      	beq.n	8002afc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ab6:	e021      	b.n	8002afc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002abc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ac0:	d11e      	bne.n	8002b00 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ac6:	e01b      	b.n	8002b00 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d902      	bls.n	8002ad4 <DMA_CheckFifoParam+0xb4>
 8002ace:	2b03      	cmp	r3, #3
 8002ad0:	d003      	beq.n	8002ada <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ad2:	e018      	b.n	8002b06 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ad8:	e015      	b.n	8002b06 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ade:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d00e      	beq.n	8002b04 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	73fb      	strb	r3, [r7, #15]
      break;
 8002aea:	e00b      	b.n	8002b04 <DMA_CheckFifoParam+0xe4>
      break;
 8002aec:	bf00      	nop
 8002aee:	e00a      	b.n	8002b06 <DMA_CheckFifoParam+0xe6>
      break;
 8002af0:	bf00      	nop
 8002af2:	e008      	b.n	8002b06 <DMA_CheckFifoParam+0xe6>
      break;
 8002af4:	bf00      	nop
 8002af6:	e006      	b.n	8002b06 <DMA_CheckFifoParam+0xe6>
      break;
 8002af8:	bf00      	nop
 8002afa:	e004      	b.n	8002b06 <DMA_CheckFifoParam+0xe6>
      break;
 8002afc:	bf00      	nop
 8002afe:	e002      	b.n	8002b06 <DMA_CheckFifoParam+0xe6>
      break;   
 8002b00:	bf00      	nop
 8002b02:	e000      	b.n	8002b06 <DMA_CheckFifoParam+0xe6>
      break;
 8002b04:	bf00      	nop
    }
  } 
  
  return status; 
 8002b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3714      	adds	r7, #20
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bc80      	pop	{r7}
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop

08002b14 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b088      	sub	sp, #32
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	61fb      	str	r3, [r7, #28]
 8002b20:	2300      	movs	r3, #0
 8002b22:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8002b24:	4ba3      	ldr	r3, [pc, #652]	; (8002db4 <HAL_ETH_Init+0x2a0>)
 8002b26:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e175      	b.n	8002e26 <HAL_ETH_Init+0x312>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d106      	bne.n	8002b54 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f007 fd04 	bl	800a55c <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b54:	2300      	movs	r3, #0
 8002b56:	60bb      	str	r3, [r7, #8]
 8002b58:	4b97      	ldr	r3, [pc, #604]	; (8002db8 <HAL_ETH_Init+0x2a4>)
 8002b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5c:	4a96      	ldr	r2, [pc, #600]	; (8002db8 <HAL_ETH_Init+0x2a4>)
 8002b5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b62:	6453      	str	r3, [r2, #68]	; 0x44
 8002b64:	4b94      	ldr	r3, [pc, #592]	; (8002db8 <HAL_ETH_Init+0x2a4>)
 8002b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b6c:	60bb      	str	r3, [r7, #8]
 8002b6e:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002b70:	4b92      	ldr	r3, [pc, #584]	; (8002dbc <HAL_ETH_Init+0x2a8>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	4a91      	ldr	r2, [pc, #580]	; (8002dbc <HAL_ETH_Init+0x2a8>)
 8002b76:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002b7a:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002b7c:	4b8f      	ldr	r3, [pc, #572]	; (8002dbc <HAL_ETH_Init+0x2a8>)
 8002b7e:	685a      	ldr	r2, [r3, #4]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a1b      	ldr	r3, [r3, #32]
 8002b84:	498d      	ldr	r1, [pc, #564]	; (8002dbc <HAL_ETH_Init+0x2a8>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f042 0201 	orr.w	r2, r2, #1
 8002b9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ba0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ba2:	f7fe ffa7 	bl	8001af4 <HAL_GetTick>
 8002ba6:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002ba8:	e011      	b.n	8002bce <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 8002baa:	f7fe ffa3 	bl	8001af4 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002bb8:	d909      	bls.n	8002bce <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2203      	movs	r2, #3
 8002bbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e12b      	b.n	8002e26 <HAL_ETH_Init+0x312>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0301 	and.w	r3, r3, #1
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1e4      	bne.n	8002baa <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f023 031c 	bic.w	r3, r3, #28
 8002bee:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002bf0:	f003 f824 	bl	8005c3c <HAL_RCC_GetHCLKFreq>
 8002bf4:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	4a71      	ldr	r2, [pc, #452]	; (8002dc0 <HAL_ETH_Init+0x2ac>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d908      	bls.n	8002c10 <HAL_ETH_Init+0xfc>
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	4a70      	ldr	r2, [pc, #448]	; (8002dc4 <HAL_ETH_Init+0x2b0>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d804      	bhi.n	8002c10 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	f043 0308 	orr.w	r3, r3, #8
 8002c0c:	61fb      	str	r3, [r7, #28]
 8002c0e:	e01a      	b.n	8002c46 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	4a6c      	ldr	r2, [pc, #432]	; (8002dc4 <HAL_ETH_Init+0x2b0>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d908      	bls.n	8002c2a <HAL_ETH_Init+0x116>
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	4a6b      	ldr	r2, [pc, #428]	; (8002dc8 <HAL_ETH_Init+0x2b4>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d804      	bhi.n	8002c2a <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	f043 030c 	orr.w	r3, r3, #12
 8002c26:	61fb      	str	r3, [r7, #28]
 8002c28:	e00d      	b.n	8002c46 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	4a66      	ldr	r2, [pc, #408]	; (8002dc8 <HAL_ETH_Init+0x2b4>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d903      	bls.n	8002c3a <HAL_ETH_Init+0x126>
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	4a65      	ldr	r2, [pc, #404]	; (8002dcc <HAL_ETH_Init+0x2b8>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d904      	bls.n	8002c44 <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	f043 0304 	orr.w	r3, r3, #4
 8002c40:	61fb      	str	r3, [r7, #28]
 8002c42:	e000      	b.n	8002c46 <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8002c44:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	69fa      	ldr	r2, [r7, #28]
 8002c4c:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8002c4e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002c52:	2100      	movs	r1, #0
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f000 fb93 	bl	8003380 <HAL_ETH_WritePHYRegister>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00b      	beq.n	8002c78 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8002c64:	6939      	ldr	r1, [r7, #16]
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 fd48 	bl	80036fc <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e0d6      	b.n	8002e26 <HAL_ETH_Init+0x312>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8002c78:	20ff      	movs	r0, #255	; 0xff
 8002c7a:	f7fe ff45 	bl	8001b08 <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	f000 80a4 	beq.w	8002dd0 <HAL_ETH_Init+0x2bc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002c88:	f7fe ff34 	bl	8001af4 <HAL_GetTick>
 8002c8c:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002c8e:	f107 030c 	add.w	r3, r7, #12
 8002c92:	461a      	mov	r2, r3
 8002c94:	2101      	movs	r1, #1
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f000 fb0a 	bl	80032b0 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8002c9c:	f7fe ff2a 	bl	8001af4 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d90f      	bls.n	8002cce <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002cb2:	6939      	ldr	r1, [r7, #16]
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f000 fd21 	bl	80036fc <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e0ab      	b.n	8002e26 <HAL_ETH_Init+0x312>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f003 0304 	and.w	r3, r3, #4
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d0da      	beq.n	8002c8e <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8002cd8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002cdc:	2100      	movs	r1, #0
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 fb4e 	bl	8003380 <HAL_ETH_WritePHYRegister>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00b      	beq.n	8002d02 <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002cee:	6939      	ldr	r1, [r7, #16]
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f000 fd03 	bl	80036fc <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e091      	b.n	8002e26 <HAL_ETH_Init+0x312>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d02:	f7fe fef7 	bl	8001af4 <HAL_GetTick>
 8002d06:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002d08:	f107 030c 	add.w	r3, r7, #12
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	2101      	movs	r1, #1
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 facd 	bl	80032b0 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8002d16:	f7fe feed 	bl	8001af4 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d90f      	bls.n	8002d48 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002d2c:	6939      	ldr	r1, [r7, #16]
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 fce4 	bl	80036fc <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e06e      	b.n	8002e26 <HAL_ETH_Init+0x312>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f003 0320 	and.w	r3, r3, #32
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d0da      	beq.n	8002d08 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8002d52:	f107 030c 	add.w	r3, r7, #12
 8002d56:	461a      	mov	r2, r3
 8002d58:	211f      	movs	r1, #31
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 faa8 	bl	80032b0 <HAL_ETH_ReadPHYRegister>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00b      	beq.n	8002d7e <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002d6a:	6939      	ldr	r1, [r7, #16]
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 fcc5 	bl	80036fc <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2201      	movs	r2, #1
 8002d76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e053      	b.n	8002e26 <HAL_ETH_Init+0x312>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f003 0310 	and.w	r3, r3, #16
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d004      	beq.n	8002d92 <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d8e:	60da      	str	r2, [r3, #12]
 8002d90:	e002      	b.n	8002d98 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f003 0304 	and.w	r3, r3, #4
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	609a      	str	r2, [r3, #8]
 8002da8:	e034      	b.n	8002e14 <HAL_ETH_Init+0x300>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002db0:	609a      	str	r2, [r3, #8]
 8002db2:	e02f      	b.n	8002e14 <HAL_ETH_Init+0x300>
 8002db4:	03938700 	.word	0x03938700
 8002db8:	40023800 	.word	0x40023800
 8002dbc:	40013800 	.word	0x40013800
 8002dc0:	01312cff 	.word	0x01312cff
 8002dc4:	02160ebf 	.word	0x02160ebf
 8002dc8:	039386ff 	.word	0x039386ff
 8002dcc:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	08db      	lsrs	r3, r3, #3
 8002dd6:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	085b      	lsrs	r3, r3, #1
 8002dde:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8002de0:	4313      	orrs	r3, r2
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	461a      	mov	r2, r3
 8002de6:	2100      	movs	r1, #0
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 fac9 	bl	8003380 <HAL_ETH_WritePHYRegister>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00b      	beq.n	8002e0c <HAL_ETH_Init+0x2f8>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002df8:	6939      	ldr	r1, [r7, #16]
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f000 fc7e 	bl	80036fc <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e00c      	b.n	8002e26 <HAL_ETH_Init+0x312>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8002e0c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002e10:	f7fe fe7a 	bl	8001b08 <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8002e14:	6939      	ldr	r1, [r7, #16]
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 fc70 	bl	80036fc <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8002e24:	2300      	movs	r3, #0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3720      	adds	r7, #32
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop

08002e30 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b087      	sub	sp, #28
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
 8002e3c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d101      	bne.n	8002e50 <HAL_ETH_DMATxDescListInit+0x20>
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	e052      	b.n	8002ef6 <HAL_ETH_DMATxDescListInit+0xc6>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	68ba      	ldr	r2, [r7, #8]
 8002e64:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 8002e66:	2300      	movs	r3, #0
 8002e68:	617b      	str	r3, [r7, #20]
 8002e6a:	e030      	b.n	8002ece <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	015b      	lsls	r3, r3, #5
 8002e70:	68ba      	ldr	r2, [r7, #8]
 8002e72:	4413      	add	r3, r2
 8002e74:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002e7c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002e84:	fb02 f303 	mul.w	r3, r2, r3
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d105      	bne.n	8002ea6 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1))
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	697a      	ldr	r2, [r7, #20]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d208      	bcs.n	8002ec2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	015b      	lsls	r3, r3, #5
 8002eb6:	68ba      	ldr	r2, [r7, #8]
 8002eb8:	4413      	add	r3, r2
 8002eba:	461a      	mov	r2, r3
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	60da      	str	r2, [r3, #12]
 8002ec0:	e002      	b.n	8002ec8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 8002ec2:	68ba      	ldr	r2, [r7, #8]
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	617b      	str	r3, [r7, #20]
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d3ca      	bcc.n	8002e6c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68ba      	ldr	r2, [r7, #8]
 8002edc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ee0:	3310      	adds	r3, #16
 8002ee2:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	371c      	adds	r7, #28
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bc80      	pop	{r7}
 8002efe:	4770      	bx	lr

08002f00 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b087      	sub	sp, #28
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
 8002f0c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d101      	bne.n	8002f20 <HAL_ETH_DMARxDescListInit+0x20>
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	e056      	b.n	8002fce <HAL_ETH_DMARxDescListInit+0xce>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	68ba      	ldr	r2, [r7, #8]
 8002f34:	629a      	str	r2, [r3, #40]	; 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 8002f36:	2300      	movs	r3, #0
 8002f38:	617b      	str	r3, [r7, #20]
 8002f3a:	e034      	b.n	8002fa6 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	015b      	lsls	r3, r3, #5
 8002f40:	68ba      	ldr	r2, [r7, #8]
 8002f42:	4413      	add	r3, r2
 8002f44:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002f4c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002f54:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002f5c:	fb02 f303 	mul.w	r3, r2, r3
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	4413      	add	r3, r2
 8002f64:	461a      	mov	r2, r3
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d105      	bne.n	8002f7e <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	3b01      	subs	r3, #1
 8002f82:	697a      	ldr	r2, [r7, #20]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d208      	bcs.n	8002f9a <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	015b      	lsls	r3, r3, #5
 8002f8e:	68ba      	ldr	r2, [r7, #8]
 8002f90:	4413      	add	r3, r2
 8002f92:	461a      	mov	r2, r3
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	60da      	str	r2, [r3, #12]
 8002f98:	e002      	b.n	8002fa0 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 8002f9a:	68ba      	ldr	r2, [r7, #8]
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	617b      	str	r3, [r7, #20]
 8002fa6:	697a      	ldr	r2, [r7, #20]
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d3c6      	bcc.n	8002f3c <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68ba      	ldr	r2, [r7, #8]
 8002fb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002fb8:	330c      	adds	r3, #12
 8002fba:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	371c      	adds	r7, #28
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bc80      	pop	{r7}
 8002fd6:	4770      	bx	lr

08002fd8 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b087      	sub	sp, #28
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	2300      	movs	r3, #0
 8002fec:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d101      	bne.n	8002ffc <HAL_ETH_TransmitFrame+0x24>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e0cd      	b.n	8003198 <HAL_ETH_TransmitFrame+0x1c0>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2202      	movs	r2, #2
 8003008:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (FrameLength == 0U)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d109      	bne.n	8003026 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2201      	movs	r2, #1
 8003016:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return  HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e0b8      	b.n	8003198 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2b00      	cmp	r3, #0
 800302e:	da09      	bge.n	8003044 <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2212      	movs	r2, #18
 8003034:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e0a9      	b.n	8003198 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800304a:	4293      	cmp	r3, r2
 800304c:	d915      	bls.n	800307a <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	4a54      	ldr	r2, [pc, #336]	; (80031a4 <HAL_ETH_TransmitFrame+0x1cc>)
 8003052:	fba2 2303 	umull	r2, r3, r2, r3
 8003056:	0a9b      	lsrs	r3, r3, #10
 8003058:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 800305a:	683a      	ldr	r2, [r7, #0]
 800305c:	4b51      	ldr	r3, [pc, #324]	; (80031a4 <HAL_ETH_TransmitFrame+0x1cc>)
 800305e:	fba3 1302 	umull	r1, r3, r3, r2
 8003062:	0a9b      	lsrs	r3, r3, #10
 8003064:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8003068:	fb01 f303 	mul.w	r3, r1, r3
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d005      	beq.n	800307e <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	3301      	adds	r3, #1
 8003076:	617b      	str	r3, [r7, #20]
 8003078:	e001      	b.n	800307e <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 800307a:	2301      	movs	r3, #1
 800307c:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d11c      	bne.n	80030be <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308e:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8003092:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003098:	683a      	ldr	r2, [r7, #0]
 800309a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800309e:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030aa:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80030ae:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	461a      	mov	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80030bc:	e04b      	b.n	8003156 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 80030be:	2300      	movs	r3, #0
 80030c0:	613b      	str	r3, [r7, #16]
 80030c2:	e044      	b.n	800314e <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ce:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030d2:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d107      	bne.n	80030ea <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80030e8:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ee:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80030f2:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	3b01      	subs	r3, #1
 80030f8:	693a      	ldr	r2, [r7, #16]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d116      	bne.n	800312c <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003108:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800310c:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	4a25      	ldr	r2, [pc, #148]	; (80031a8 <HAL_ETH_TransmitFrame+0x1d0>)
 8003112:	fb02 f203 	mul.w	r2, r2, r3
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	4413      	add	r3, r2
 800311a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800311e:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800312a:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003136:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800313a:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	461a      	mov	r2, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	3301      	adds	r3, #1
 800314c:	613b      	str	r3, [r7, #16]
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	429a      	cmp	r2, r3
 8003154:	d3b6      	bcc.n	80030c4 <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800315e:	3314      	adds	r3, #20
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0304 	and.w	r3, r3, #4
 8003166:	2b00      	cmp	r3, #0
 8003168:	d00d      	beq.n	8003186 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003172:	3314      	adds	r3, #20
 8003174:	2204      	movs	r2, #4
 8003176:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003180:	3304      	adds	r3, #4
 8003182:	2200      	movs	r2, #0
 8003184:	601a      	str	r2, [r3, #0]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2201      	movs	r2, #1
 800318a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	371c      	adds	r7, #28
 800319c:	46bd      	mov	sp, r7
 800319e:	bc80      	pop	{r7}
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	ac02b00b 	.word	0xac02b00b
 80031a8:	fffffa0c 	.word	0xfffffa0c

080031ac <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031bc:	3314      	adds	r3, #20
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c4:	2b40      	cmp	r3, #64	; 0x40
 80031c6:	d112      	bne.n	80031ee <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 f85f 	bl	800328c <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031d6:	3314      	adds	r3, #20
 80031d8:	2240      	movs	r2, #64	; 0x40
 80031da:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031ec:	e01b      	b.n	8003226 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031f6:	3314      	adds	r3, #20
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d111      	bne.n	8003226 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 f839 	bl	800327a <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003210:	3314      	adds	r3, #20
 8003212:	2201      	movs	r2, #1
 8003214:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2201      	movs	r2, #1
 800321a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800322e:	3314      	adds	r3, #20
 8003230:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003234:	601a      	str	r2, [r3, #0]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800323e:	3314      	adds	r3, #20
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003246:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800324a:	d112      	bne.n	8003272 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f000 f826 	bl	800329e <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800325a:	3314      	adds	r3, #20
 800325c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003260:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8003272:	bf00      	nop
 8003274:	3708      	adds	r7, #8
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 800327a:	b480      	push	{r7}
 800327c:	b083      	sub	sp, #12
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr

0800328c <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	bc80      	pop	{r7}
 800329c:	4770      	bx	lr

0800329e <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 800329e:	b480      	push	{r7}
 80032a0:	b083      	sub	sp, #12
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80032a6:	bf00      	nop
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bc80      	pop	{r7}
 80032ae:	4770      	bx	lr

080032b0 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	460b      	mov	r3, r1
 80032ba:	607a      	str	r2, [r7, #4]
 80032bc:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80032be:	2300      	movs	r3, #0
 80032c0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80032c2:	2300      	movs	r3, #0
 80032c4:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b82      	cmp	r3, #130	; 0x82
 80032d0:	d101      	bne.n	80032d6 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80032d2:	2302      	movs	r3, #2
 80032d4:	e050      	b.n	8003378 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2282      	movs	r2, #130	; 0x82
 80032da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f003 031c 	and.w	r3, r3, #28
 80032ec:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	8a1b      	ldrh	r3, [r3, #16]
 80032f2:	02db      	lsls	r3, r3, #11
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	697a      	ldr	r2, [r7, #20]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80032fc:	897b      	ldrh	r3, [r7, #10]
 80032fe:	019b      	lsls	r3, r3, #6
 8003300:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8003304:	697a      	ldr	r2, [r7, #20]
 8003306:	4313      	orrs	r3, r2
 8003308:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	f023 0302 	bic.w	r3, r3, #2
 8003310:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f043 0301 	orr.w	r3, r3, #1
 8003318:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003322:	f7fe fbe7 	bl	8001af4 <HAL_GetTick>
 8003326:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003328:	e015      	b.n	8003356 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 800332a:	f7fe fbe3 	bl	8001af4 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003338:	d309      	bcc.n	800334e <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2201      	movs	r2, #1
 800333e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e014      	b.n	8003378 <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	691b      	ldr	r3, [r3, #16]
 8003354:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	2b00      	cmp	r3, #0
 800335e:	d1e4      	bne.n	800332a <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	695b      	ldr	r3, [r3, #20]
 8003366:	b29b      	uxth	r3, r3
 8003368:	461a      	mov	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8003376:	2300      	movs	r3, #0
}
 8003378:	4618      	mov	r0, r3
 800337a:	3718      	adds	r7, #24
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}

08003380 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	460b      	mov	r3, r1
 800338a:	607a      	str	r2, [r7, #4]
 800338c:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 800338e:	2300      	movs	r3, #0
 8003390:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003392:	2300      	movs	r3, #0
 8003394:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b42      	cmp	r3, #66	; 0x42
 80033a0:	d101      	bne.n	80033a6 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80033a2:	2302      	movs	r3, #2
 80033a4:	e04e      	b.n	8003444 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2242      	movs	r2, #66	; 0x42
 80033aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	691b      	ldr	r3, [r3, #16]
 80033b4:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	f003 031c 	and.w	r3, r3, #28
 80033bc:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8a1b      	ldrh	r3, [r3, #16]
 80033c2:	02db      	lsls	r3, r3, #11
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	697a      	ldr	r2, [r7, #20]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80033cc:	897b      	ldrh	r3, [r7, #10]
 80033ce:	019b      	lsls	r3, r3, #6
 80033d0:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80033d4:	697a      	ldr	r2, [r7, #20]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	f043 0302 	orr.w	r3, r3, #2
 80033e0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	f043 0301 	orr.w	r3, r3, #1
 80033e8:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80033fc:	f7fe fb7a 	bl	8001af4 <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003402:	e015      	b.n	8003430 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8003404:	f7fe fb76 	bl	8001af4 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003412:	d309      	bcc.n	8003428 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	e00d      	b.n	8003444 <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1e4      	bne.n	8003404 <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2201      	movs	r2, #1
 800343e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8003442:	2300      	movs	r3, #0
}
 8003444:	4618      	mov	r0, r3
 8003446:	3718      	adds	r7, #24
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <HAL_ETH_Start>:
 * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800345a:	2b01      	cmp	r3, #1
 800345c:	d101      	bne.n	8003462 <HAL_ETH_Start+0x16>
 800345e:	2302      	movs	r3, #2
 8003460:	e01f      	b.n	80034a2 <HAL_ETH_Start+0x56>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2201      	movs	r2, #1
 8003466:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2202      	movs	r2, #2
 800346e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 fb42 	bl	8003afc <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 fb79 	bl	8003b70 <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 fc0c 	bl	8003c9c <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 fbad 	bl	8003be4 <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 fbd8 	bl	8003c40 <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3708      	adds	r7, #8
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b082      	sub	sp, #8
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d101      	bne.n	80034c0 <HAL_ETH_Stop+0x16>
 80034bc:	2302      	movs	r3, #2
 80034be:	e01f      	b.n	8003500 <HAL_ETH_Stop+0x56>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2202      	movs	r2, #2
 80034cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 fb9e 	bl	8003c12 <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 fbc9 	bl	8003c6e <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 fb64 	bl	8003baa <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 fbda 	bl	8003c9c <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f000 fb24 	bl	8003b36 <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2201      	movs	r2, #1
 80034f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8003512:	2300      	movs	r3, #0
 8003514:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800351c:	2b01      	cmp	r3, #1
 800351e:	d101      	bne.n	8003524 <HAL_ETH_ConfigMAC+0x1c>
 8003520:	2302      	movs	r3, #2
 8003522:	e0e4      	b.n	80036ee <HAL_ETH_ConfigMAC+0x1e6>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2202      	movs	r2, #2
 8003530:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

  if (macconf != NULL)
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	f000 80b1 	beq.w	800369e <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	4b6c      	ldr	r3, [pc, #432]	; (80036f8 <HAL_ETH_ConfigMAC+0x1f0>)
 8003548:	4013      	ands	r3, r2
 800354a:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8003554:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 800355a:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 8003560:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 8003566:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 800356c:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 8003572:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 8003578:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 800357e:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 8003584:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 800358a:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 8003590:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          macconf->BackOffLimit |
 8003596:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	4313      	orrs	r3, r2
 800359c:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80035ae:	2001      	movs	r0, #1
 80035b0:	f7fe faaa 	bl	8001b08 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68fa      	ldr	r2, [r7, #12]
 80035ba:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80035c4:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 80035ca:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 80035d0:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 80035d6:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 80035dc:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 80035e2:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 80035ee:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80035f0:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80035fa:	2001      	movs	r0, #1
 80035fc:	f7fe fa84 	bl	8001b08 <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003610:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800361a:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	f64f 7341 	movw	r3, #65345	; 0xff41
 800362a:	4013      	ands	r3, r2
 800362c:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003632:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003638:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 800363e:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8003644:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 800364a:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8003650:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	4313      	orrs	r3, r2
 8003656:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68fa      	ldr	r2, [r7, #12]
 800365e:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	699b      	ldr	r3, [r3, #24]
 8003666:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003668:	2001      	movs	r0, #1
 800366a:	f7fe fa4d 	bl	8001b08 <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	69db      	ldr	r3, [r3, #28]
 800368c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800368e:	2001      	movs	r0, #1
 8003690:	f7fe fa3a 	bl	8001b08 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	61da      	str	r2, [r3, #28]
 800369c:	e01e      	b.n	80036dc <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80036ac:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689a      	ldr	r2, [r3, #8]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80036ce:	2001      	movs	r0, #1
 80036d0:	f7fe fa1a 	bl	8001b08 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	ff20810f 	.word	0xff20810f

080036fc <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b0b0      	sub	sp, #192	; 0xc0
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8003706:	2300      	movs	r3, #0
 8003708:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d007      	beq.n	8003722 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003718:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003720:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8003722:	2300      	movs	r3, #0
 8003724:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8003726:	2300      	movs	r3, #0
 8003728:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800372a:	2300      	movs	r3, #0
 800372c:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800372e:	2300      	movs	r3, #0
 8003730:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8003732:	2300      	movs	r3, #0
 8003734:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8003736:	2300      	movs	r3, #0
 8003738:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69db      	ldr	r3, [r3, #28]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d103      	bne.n	800374a <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8003742:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003746:	663b      	str	r3, [r7, #96]	; 0x60
 8003748:	e001      	b.n	800374e <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800374a:	2300      	movs	r3, #0
 800374c:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 800374e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003752:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8003754:	2300      	movs	r3, #0
 8003756:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003758:	2300      	movs	r3, #0
 800375a:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 800375c:	2300      	movs	r3, #0
 800375e:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8003760:	2300      	movs	r3, #0
 8003762:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8003764:	2300      	movs	r3, #0
 8003766:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8003768:	2340      	movs	r3, #64	; 0x40
 800376a:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 800376c:	2300      	movs	r3, #0
 800376e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8003772:	2300      	movs	r3, #0
 8003774:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8003778:	2300      	movs	r3, #0
 800377a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800377e:	2300      	movs	r3, #0
 8003780:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8003784:	2300      	movs	r3, #0
 8003786:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 800378a:	2300      	movs	r3, #0
 800378c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8003790:	2300      	movs	r3, #0
 8003792:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8003796:	2300      	movs	r3, #0
 8003798:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 800379c:	2380      	movs	r3, #128	; 0x80
 800379e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80037a2:	2300      	movs	r3, #0
 80037a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80037a8:	2300      	movs	r3, #0
 80037aa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80037ae:	2300      	movs	r3, #0
 80037b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80037b4:	2300      	movs	r3, #0
 80037b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 80037ba:	2300      	movs	r3, #0
 80037bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 80037c0:	2300      	movs	r3, #0
 80037c2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80037d0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80037d4:	4bac      	ldr	r3, [pc, #688]	; (8003a88 <ETH_MACDMAConfig+0x38c>)
 80037d6:	4013      	ands	r3, r2
 80037d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 80037dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
                        macinit.Jabber |
 80037de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 80037e0:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 80037e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                        macinit.Jabber |
 80037e4:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 80037e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                        macinit.InterFrameGap |
 80037e8:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 80037ee:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 80037f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                        (heth->Init).Speed |
 80037f2:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 80037f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                        macinit.ReceiveOwn |
 80037f6:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 80037fc:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 80037fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                        (heth->Init).DuplexMode |
 8003800:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 8003802:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                        macinit.ChecksumOffload |
 8003804:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 8003806:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                        macinit.RetryTransmission |
 8003808:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 800380a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                        macinit.AutomaticPadCRCStrip |
 800380c:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 800380e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                        macinit.BackOffLimit |
 8003810:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8003812:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003816:	4313      	orrs	r3, r2
 8003818:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003824:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003830:	2001      	movs	r0, #1
 8003832:	f7fe f969 	bl	8001b08 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800383e:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003840:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8003842:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003844:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8003846:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8003848:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 800384a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 800384e:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8003850:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception |
 8003854:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8003856:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 800385a:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 800385c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8003860:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8003864:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 800386c:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 800386e:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800387a:	2001      	movs	r0, #1
 800387c:	f7fe f944 	bl	8001b08 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003888:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003892:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800389c:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80038a8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80038ac:	f64f 7341 	movw	r3, #65345	; 0xff41
 80038b0:	4013      	ands	r3, r2
 80038b2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 80038b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80038ba:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 80038bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 80038c0:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 80038c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 80038c6:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 80038c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 80038cc:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 80038ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect |
 80038d2:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 80038d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 80038d8:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 80038da:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80038ec:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80038f8:	2001      	movs	r0, #1
 80038fa:	f7fe f905 	bl	8001b08 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003906:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8003908:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                           macinit.VLANTagIdentifier);
 800390c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	430a      	orrs	r2, r1
 8003916:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	69db      	ldr	r3, [r3, #28]
 800391e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003922:	2001      	movs	r0, #1
 8003924:	f7fe f8f0 	bl	8001b08 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003930:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8003932:	2300      	movs	r3, #0
 8003934:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8003936:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800393a:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 800393c:	2300      	movs	r3, #0
 800393e:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8003940:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003944:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003946:	2300      	movs	r3, #0
 8003948:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800394a:	2300      	movs	r3, #0
 800394c:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 800394e:	2300      	movs	r3, #0
 8003950:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003952:	2300      	movs	r3, #0
 8003954:	627b      	str	r3, [r7, #36]	; 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8003956:	2304      	movs	r3, #4
 8003958:	62bb      	str	r3, [r7, #40]	; 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800395a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800395e:	62fb      	str	r3, [r7, #44]	; 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8003960:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003964:	633b      	str	r3, [r7, #48]	; 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003966:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800396a:	637b      	str	r3, [r7, #52]	; 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800396c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003970:	63bb      	str	r3, [r7, #56]	; 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8003972:	2380      	movs	r3, #128	; 0x80
 8003974:	63fb      	str	r3, [r7, #60]	; 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 8003976:	2300      	movs	r3, #0
 8003978:	643b      	str	r3, [r7, #64]	; 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800397a:	2300      	movs	r3, #0
 800397c:	647b      	str	r3, [r7, #68]	; 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003986:	3318      	adds	r3, #24
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800398e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003992:	4b3e      	ldr	r3, [pc, #248]	; (8003a8c <ETH_MACDMAConfig+0x390>)
 8003994:	4013      	ands	r3, r2
 8003996:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 800399a:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 800399c:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 800399e:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 80039a0:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 80039a2:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 80039a4:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 80039a6:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 80039a8:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 80039aa:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 80039ac:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 80039ae:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 80039b0:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 80039b2:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 80039b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 80039b6:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 80039b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
                        dmainit.ReceiveThresholdControl |
 80039ba:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80039bc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80039c0:	4313      	orrs	r3, r2
 80039c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039ce:	3318      	adds	r3, #24
 80039d0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80039d4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039de:	3318      	adds	r3, #24
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80039e6:	2001      	movs	r0, #1
 80039e8:	f7fe f88e 	bl	8001b08 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039f4:	3318      	adds	r3, #24
 80039f6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80039fa:	601a      	str	r2, [r3, #0]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 80039fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                        dmainit.FixedBurst |
 80039fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8003a00:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003a02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                        dmainit.FixedBurst |
 8003a04:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8003a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003a08:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 8003a0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                        dmainit.TxDMABurstLength |
 8003a0c:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8003a0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a10:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 8003a12:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8003a14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 8003a16:	431a      	orrs	r2, r3
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003a20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a24:	601a      	str	r2, [r3, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003a34:	2001      	movs	r0, #1
 8003a36:	f7fe f867 	bl	8001b08 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a42:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a46:	601a      	str	r2, [r3, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d10f      	bne.n	8003a70 <ETH_MACDMAConfig+0x374>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a58:	331c      	adds	r3, #28
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003a64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a6c:	331c      	adds	r3, #28
 8003a6e:	601a      	str	r2, [r3, #0]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	461a      	mov	r2, r3
 8003a76:	2100      	movs	r1, #0
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f000 f809 	bl	8003a90 <ETH_MACAddressConfig>
}
 8003a7e:	bf00      	nop
 8003a80:	37c0      	adds	r7, #192	; 0xc0
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	ff20810f 	.word	0xff20810f
 8003a8c:	f8de3f23 	.word	0xf8de3f23

08003a90 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b087      	sub	sp, #28
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	3305      	adds	r3, #5
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	021b      	lsls	r3, r3, #8
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	3204      	adds	r2, #4
 8003aa8:	7812      	ldrb	r2, [r2, #0]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	4b10      	ldr	r3, [pc, #64]	; (8003af4 <ETH_MACAddressConfig+0x64>)
 8003ab2:	4413      	add	r3, r2
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	3303      	adds	r3, #3
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	061a      	lsls	r2, r3, #24
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	3302      	adds	r3, #2
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	041b      	lsls	r3, r3, #16
 8003aca:	431a      	orrs	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	3301      	adds	r3, #1
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	021b      	lsls	r3, r3, #8
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	7812      	ldrb	r2, [r2, #0]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003ade:	68ba      	ldr	r2, [r7, #8]
 8003ae0:	4b05      	ldr	r3, [pc, #20]	; (8003af8 <ETH_MACAddressConfig+0x68>)
 8003ae2:	4413      	add	r3, r2
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	6013      	str	r3, [r2, #0]
}
 8003aea:	bf00      	nop
 8003aec:	371c      	adds	r7, #28
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bc80      	pop	{r7}
 8003af2:	4770      	bx	lr
 8003af4:	40028040 	.word	0x40028040
 8003af8:	40028044 	.word	0x40028044

08003afc <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003b04:	2300      	movs	r3, #0
 8003b06:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f042 0208 	orr.w	r2, r2, #8
 8003b16:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003b20:	2001      	movs	r0, #1
 8003b22:	f000 f8e5 	bl	8003cf0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	601a      	str	r2, [r3, #0]
}
 8003b2e:	bf00      	nop
 8003b30:	3710      	adds	r7, #16
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b084      	sub	sp, #16
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f022 0208 	bic.w	r2, r2, #8
 8003b50:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003b5a:	2001      	movs	r0, #1
 8003b5c:	f000 f8c8 	bl	8003cf0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	601a      	str	r2, [r3, #0]
}
 8003b68:	bf00      	nop
 8003b6a:	3710      	adds	r7, #16
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f042 0204 	orr.w	r2, r2, #4
 8003b8a:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003b94:	2001      	movs	r0, #1
 8003b96:	f000 f8ab 	bl	8003cf0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	601a      	str	r2, [r3, #0]
}
 8003ba2:	bf00      	nop
 8003ba4:	3710      	adds	r7, #16
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b084      	sub	sp, #16
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f022 0204 	bic.w	r2, r2, #4
 8003bc4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003bce:	2001      	movs	r0, #1
 8003bd0:	f000 f88e 	bl	8003cf0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	601a      	str	r2, [r3, #0]
}
 8003bdc:	bf00      	nop
 8003bde:	3710      	adds	r7, #16
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bf4:	3318      	adds	r3, #24
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c04:	3318      	adds	r3, #24
 8003c06:	601a      	str	r2, [r3, #0]
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bc80      	pop	{r7}
 8003c10:	4770      	bx	lr

08003c12 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 8003c12:	b480      	push	{r7}
 8003c14:	b083      	sub	sp, #12
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c22:	3318      	adds	r3, #24
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c32:	3318      	adds	r3, #24
 8003c34:	601a      	str	r2, [r3, #0]
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bc80      	pop	{r7}
 8003c3e:	4770      	bx	lr

08003c40 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c50:	3318      	adds	r3, #24
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f042 0202 	orr.w	r2, r2, #2
 8003c5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c60:	3318      	adds	r3, #24
 8003c62:	601a      	str	r2, [r3, #0]
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bc80      	pop	{r7}
 8003c6c:	4770      	bx	lr

08003c6e <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 8003c6e:	b480      	push	{r7}
 8003c70:	b083      	sub	sp, #12
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c7e:	3318      	adds	r3, #24
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f022 0202 	bic.w	r2, r2, #2
 8003c8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c8e:	3318      	adds	r3, #24
 8003c90:	601a      	str	r2, [r3, #0]
}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bc80      	pop	{r7}
 8003c9a:	4770      	bx	lr

08003c9c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cb0:	3318      	adds	r3, #24
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003cbc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cc0:	3318      	adds	r3, #24
 8003cc2:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ccc:	3318      	adds	r3, #24
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003cd2:	2001      	movs	r0, #1
 8003cd4:	f000 f80c 	bl	8003cf0 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ce2:	3318      	adds	r3, #24
 8003ce4:	601a      	str	r2, [r3, #0]
}
 8003ce6:	bf00      	nop
 8003ce8:	3710      	adds	r7, #16
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
	...

08003cf0 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003cf8:	4b0a      	ldr	r3, [pc, #40]	; (8003d24 <ETH_Delay+0x34>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a0a      	ldr	r2, [pc, #40]	; (8003d28 <ETH_Delay+0x38>)
 8003cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003d02:	0a5b      	lsrs	r3, r3, #9
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	fb02 f303 	mul.w	r3, r2, r3
 8003d0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003d0c:	bf00      	nop
  }
  while (Delay --);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	1e5a      	subs	r2, r3, #1
 8003d12:	60fa      	str	r2, [r7, #12]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d1f9      	bne.n	8003d0c <ETH_Delay+0x1c>
}
 8003d18:	bf00      	nop
 8003d1a:	3714      	adds	r7, #20
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bc80      	pop	{r7}
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	20000004 	.word	0x20000004
 8003d28:	10624dd3 	.word	0x10624dd3

08003d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b087      	sub	sp, #28
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d36:	2300      	movs	r3, #0
 8003d38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d3a:	e16f      	b.n	800401c <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	2101      	movs	r1, #1
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	fa01 f303 	lsl.w	r3, r1, r3
 8003d48:	4013      	ands	r3, r2
 8003d4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f000 8161 	beq.w	8004016 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d00b      	beq.n	8003d74 <HAL_GPIO_Init+0x48>
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d007      	beq.n	8003d74 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003d68:	2b11      	cmp	r3, #17
 8003d6a:	d003      	beq.n	8003d74 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	2b12      	cmp	r3, #18
 8003d72:	d130      	bne.n	8003dd6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	2203      	movs	r2, #3
 8003d80:	fa02 f303 	lsl.w	r3, r2, r3
 8003d84:	43db      	mvns	r3, r3
 8003d86:	693a      	ldr	r2, [r7, #16]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	68da      	ldr	r2, [r3, #12]
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	693a      	ldr	r2, [r7, #16]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003daa:	2201      	movs	r2, #1
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	fa02 f303 	lsl.w	r3, r2, r3
 8003db2:	43db      	mvns	r3, r3
 8003db4:	693a      	ldr	r2, [r7, #16]
 8003db6:	4013      	ands	r3, r2
 8003db8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	091b      	lsrs	r3, r3, #4
 8003dc0:	f003 0201 	and.w	r2, r3, #1
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	693a      	ldr	r2, [r7, #16]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	005b      	lsls	r3, r3, #1
 8003de0:	2203      	movs	r2, #3
 8003de2:	fa02 f303 	lsl.w	r3, r2, r3
 8003de6:	43db      	mvns	r3, r3
 8003de8:	693a      	ldr	r2, [r7, #16]
 8003dea:	4013      	ands	r3, r2
 8003dec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	689a      	ldr	r2, [r3, #8]
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfa:	693a      	ldr	r2, [r7, #16]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d003      	beq.n	8003e16 <HAL_GPIO_Init+0xea>
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2b12      	cmp	r3, #18
 8003e14:	d123      	bne.n	8003e5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	08da      	lsrs	r2, r3, #3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	3208      	adds	r2, #8
 8003e1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	f003 0307 	and.w	r3, r3, #7
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	220f      	movs	r2, #15
 8003e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e32:	43db      	mvns	r3, r3
 8003e34:	693a      	ldr	r2, [r7, #16]
 8003e36:	4013      	ands	r3, r2
 8003e38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	691a      	ldr	r2, [r3, #16]
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	f003 0307 	and.w	r3, r3, #7
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	08da      	lsrs	r2, r3, #3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	3208      	adds	r2, #8
 8003e58:	6939      	ldr	r1, [r7, #16]
 8003e5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	2203      	movs	r2, #3
 8003e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6e:	43db      	mvns	r3, r3
 8003e70:	693a      	ldr	r2, [r7, #16]
 8003e72:	4013      	ands	r3, r2
 8003e74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f003 0203 	and.w	r2, r3, #3
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	fa02 f303 	lsl.w	r3, r2, r3
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	f000 80bb 	beq.w	8004016 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	60bb      	str	r3, [r7, #8]
 8003ea4:	4b64      	ldr	r3, [pc, #400]	; (8004038 <HAL_GPIO_Init+0x30c>)
 8003ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea8:	4a63      	ldr	r2, [pc, #396]	; (8004038 <HAL_GPIO_Init+0x30c>)
 8003eaa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003eae:	6453      	str	r3, [r2, #68]	; 0x44
 8003eb0:	4b61      	ldr	r3, [pc, #388]	; (8004038 <HAL_GPIO_Init+0x30c>)
 8003eb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003eb8:	60bb      	str	r3, [r7, #8]
 8003eba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003ebc:	4a5f      	ldr	r2, [pc, #380]	; (800403c <HAL_GPIO_Init+0x310>)
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	089b      	lsrs	r3, r3, #2
 8003ec2:	3302      	adds	r3, #2
 8003ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	f003 0303 	and.w	r3, r3, #3
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	220f      	movs	r2, #15
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	4013      	ands	r3, r2
 8003ede:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4a57      	ldr	r2, [pc, #348]	; (8004040 <HAL_GPIO_Init+0x314>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d031      	beq.n	8003f4c <HAL_GPIO_Init+0x220>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a56      	ldr	r2, [pc, #344]	; (8004044 <HAL_GPIO_Init+0x318>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d02b      	beq.n	8003f48 <HAL_GPIO_Init+0x21c>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a55      	ldr	r2, [pc, #340]	; (8004048 <HAL_GPIO_Init+0x31c>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d025      	beq.n	8003f44 <HAL_GPIO_Init+0x218>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a54      	ldr	r2, [pc, #336]	; (800404c <HAL_GPIO_Init+0x320>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d01f      	beq.n	8003f40 <HAL_GPIO_Init+0x214>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a53      	ldr	r2, [pc, #332]	; (8004050 <HAL_GPIO_Init+0x324>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d019      	beq.n	8003f3c <HAL_GPIO_Init+0x210>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a52      	ldr	r2, [pc, #328]	; (8004054 <HAL_GPIO_Init+0x328>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d013      	beq.n	8003f38 <HAL_GPIO_Init+0x20c>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4a51      	ldr	r2, [pc, #324]	; (8004058 <HAL_GPIO_Init+0x32c>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d00d      	beq.n	8003f34 <HAL_GPIO_Init+0x208>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a50      	ldr	r2, [pc, #320]	; (800405c <HAL_GPIO_Init+0x330>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d007      	beq.n	8003f30 <HAL_GPIO_Init+0x204>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4a4f      	ldr	r2, [pc, #316]	; (8004060 <HAL_GPIO_Init+0x334>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d101      	bne.n	8003f2c <HAL_GPIO_Init+0x200>
 8003f28:	2308      	movs	r3, #8
 8003f2a:	e010      	b.n	8003f4e <HAL_GPIO_Init+0x222>
 8003f2c:	2309      	movs	r3, #9
 8003f2e:	e00e      	b.n	8003f4e <HAL_GPIO_Init+0x222>
 8003f30:	2307      	movs	r3, #7
 8003f32:	e00c      	b.n	8003f4e <HAL_GPIO_Init+0x222>
 8003f34:	2306      	movs	r3, #6
 8003f36:	e00a      	b.n	8003f4e <HAL_GPIO_Init+0x222>
 8003f38:	2305      	movs	r3, #5
 8003f3a:	e008      	b.n	8003f4e <HAL_GPIO_Init+0x222>
 8003f3c:	2304      	movs	r3, #4
 8003f3e:	e006      	b.n	8003f4e <HAL_GPIO_Init+0x222>
 8003f40:	2303      	movs	r3, #3
 8003f42:	e004      	b.n	8003f4e <HAL_GPIO_Init+0x222>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e002      	b.n	8003f4e <HAL_GPIO_Init+0x222>
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e000      	b.n	8003f4e <HAL_GPIO_Init+0x222>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	f002 0203 	and.w	r2, r2, #3
 8003f54:	0092      	lsls	r2, r2, #2
 8003f56:	4093      	lsls	r3, r2
 8003f58:	461a      	mov	r2, r3
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f60:	4936      	ldr	r1, [pc, #216]	; (800403c <HAL_GPIO_Init+0x310>)
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	089b      	lsrs	r3, r3, #2
 8003f66:	3302      	adds	r3, #2
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f6e:	4b3d      	ldr	r3, [pc, #244]	; (8004064 <HAL_GPIO_Init+0x338>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	43db      	mvns	r3, r3
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d003      	beq.n	8003f92 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003f8a:	693a      	ldr	r2, [r7, #16]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003f92:	4a34      	ldr	r2, [pc, #208]	; (8004064 <HAL_GPIO_Init+0x338>)
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003f98:	4b32      	ldr	r3, [pc, #200]	; (8004064 <HAL_GPIO_Init+0x338>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	43db      	mvns	r3, r3
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d003      	beq.n	8003fbc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003fbc:	4a29      	ldr	r2, [pc, #164]	; (8004064 <HAL_GPIO_Init+0x338>)
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fc2:	4b28      	ldr	r3, [pc, #160]	; (8004064 <HAL_GPIO_Init+0x338>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	43db      	mvns	r3, r3
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d003      	beq.n	8003fe6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003fde:	693a      	ldr	r2, [r7, #16]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003fe6:	4a1f      	ldr	r2, [pc, #124]	; (8004064 <HAL_GPIO_Init+0x338>)
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003fec:	4b1d      	ldr	r3, [pc, #116]	; (8004064 <HAL_GPIO_Init+0x338>)
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	43db      	mvns	r3, r3
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d003      	beq.n	8004010 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8004008:	693a      	ldr	r2, [r7, #16]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	4313      	orrs	r3, r2
 800400e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004010:	4a14      	ldr	r2, [pc, #80]	; (8004064 <HAL_GPIO_Init+0x338>)
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	3301      	adds	r3, #1
 800401a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	fa22 f303 	lsr.w	r3, r2, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	f47f ae88 	bne.w	8003d3c <HAL_GPIO_Init+0x10>
  }
}
 800402c:	bf00      	nop
 800402e:	371c      	adds	r7, #28
 8004030:	46bd      	mov	sp, r7
 8004032:	bc80      	pop	{r7}
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	40023800 	.word	0x40023800
 800403c:	40013800 	.word	0x40013800
 8004040:	40020000 	.word	0x40020000
 8004044:	40020400 	.word	0x40020400
 8004048:	40020800 	.word	0x40020800
 800404c:	40020c00 	.word	0x40020c00
 8004050:	40021000 	.word	0x40021000
 8004054:	40021400 	.word	0x40021400
 8004058:	40021800 	.word	0x40021800
 800405c:	40021c00 	.word	0x40021c00
 8004060:	40022000 	.word	0x40022000
 8004064:	40013c00 	.word	0x40013c00

08004068 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004068:	b480      	push	{r7}
 800406a:	b085      	sub	sp, #20
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	460b      	mov	r3, r1
 8004072:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	691a      	ldr	r2, [r3, #16]
 8004078:	887b      	ldrh	r3, [r7, #2]
 800407a:	4013      	ands	r3, r2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d002      	beq.n	8004086 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004080:	2301      	movs	r3, #1
 8004082:	73fb      	strb	r3, [r7, #15]
 8004084:	e001      	b.n	800408a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004086:	2300      	movs	r3, #0
 8004088:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800408a:	7bfb      	ldrb	r3, [r7, #15]
}
 800408c:	4618      	mov	r0, r3
 800408e:	3714      	adds	r7, #20
 8004090:	46bd      	mov	sp, r7
 8004092:	bc80      	pop	{r7}
 8004094:	4770      	bx	lr

08004096 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004096:	b480      	push	{r7}
 8004098:	b083      	sub	sp, #12
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]
 800409e:	460b      	mov	r3, r1
 80040a0:	807b      	strh	r3, [r7, #2]
 80040a2:	4613      	mov	r3, r2
 80040a4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040a6:	787b      	ldrb	r3, [r7, #1]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d003      	beq.n	80040b4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040ac:	887a      	ldrh	r2, [r7, #2]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80040b2:	e003      	b.n	80040bc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80040b4:	887b      	ldrh	r3, [r7, #2]
 80040b6:	041a      	lsls	r2, r3, #16
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	619a      	str	r2, [r3, #24]
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bc80      	pop	{r7}
 80040c4:	4770      	bx	lr

080040c6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040c6:	b480      	push	{r7}
 80040c8:	b083      	sub	sp, #12
 80040ca:	af00      	add	r7, sp, #0
 80040cc:	6078      	str	r0, [r7, #4]
 80040ce:	460b      	mov	r3, r1
 80040d0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	695a      	ldr	r2, [r3, #20]
 80040d6:	887b      	ldrh	r3, [r7, #2]
 80040d8:	4013      	ands	r3, r2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d004      	beq.n	80040e8 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80040de:	887b      	ldrh	r3, [r7, #2]
 80040e0:	041a      	lsls	r2, r3, #16
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80040e6:	e002      	b.n	80040ee <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040e8:	887a      	ldrh	r2, [r7, #2]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	619a      	str	r2, [r3, #24]
}
 80040ee:	bf00      	nop
 80040f0:	370c      	adds	r7, #12
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bc80      	pop	{r7}
 80040f6:	4770      	bx	lr

080040f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	4603      	mov	r3, r0
 8004100:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004102:	4b08      	ldr	r3, [pc, #32]	; (8004124 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004104:	695a      	ldr	r2, [r3, #20]
 8004106:	88fb      	ldrh	r3, [r7, #6]
 8004108:	4013      	ands	r3, r2
 800410a:	2b00      	cmp	r3, #0
 800410c:	d006      	beq.n	800411c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800410e:	4a05      	ldr	r2, [pc, #20]	; (8004124 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004110:	88fb      	ldrh	r3, [r7, #6]
 8004112:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004114:	88fb      	ldrh	r3, [r7, #6]
 8004116:	4618      	mov	r0, r3
 8004118:	f7fc faec 	bl	80006f4 <HAL_GPIO_EXTI_Callback>
  }
}
 800411c:	bf00      	nop
 800411e:	3708      	adds	r7, #8
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	40013c00 	.word	0x40013c00

08004128 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004128:	b5f0      	push	{r4, r5, r6, r7, lr}
 800412a:	b08f      	sub	sp, #60	; 0x3c
 800412c:	af0a      	add	r7, sp, #40	; 0x28
 800412e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d101      	bne.n	800413a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e10f      	b.n	800435a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b00      	cmp	r3, #0
 800414a:	d106      	bne.n	800415a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f00c fe6d 	bl	8010e34 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2203      	movs	r2, #3
 800415e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004166:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800416a:	2b00      	cmp	r3, #0
 800416c:	d102      	bne.n	8004174 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4618      	mov	r0, r3
 800417a:	f004 fe27 	bl	8008dcc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	603b      	str	r3, [r7, #0]
 8004184:	687e      	ldr	r6, [r7, #4]
 8004186:	466d      	mov	r5, sp
 8004188:	f106 0410 	add.w	r4, r6, #16
 800418c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800418e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004190:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004192:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004194:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004198:	e885 0003 	stmia.w	r5, {r0, r1}
 800419c:	1d33      	adds	r3, r6, #4
 800419e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041a0:	6838      	ldr	r0, [r7, #0]
 80041a2:	f004 fd09 	bl	8008bb8 <USB_CoreInit>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d005      	beq.n	80041b8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2202      	movs	r2, #2
 80041b0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e0d0      	b.n	800435a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2100      	movs	r1, #0
 80041be:	4618      	mov	r0, r3
 80041c0:	f004 fe14 	bl	8008dec <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041c4:	2300      	movs	r3, #0
 80041c6:	73fb      	strb	r3, [r7, #15]
 80041c8:	e04a      	b.n	8004260 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80041ca:	7bfa      	ldrb	r2, [r7, #15]
 80041cc:	6879      	ldr	r1, [r7, #4]
 80041ce:	4613      	mov	r3, r2
 80041d0:	00db      	lsls	r3, r3, #3
 80041d2:	1a9b      	subs	r3, r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	440b      	add	r3, r1
 80041d8:	333d      	adds	r3, #61	; 0x3d
 80041da:	2201      	movs	r2, #1
 80041dc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80041de:	7bfa      	ldrb	r2, [r7, #15]
 80041e0:	6879      	ldr	r1, [r7, #4]
 80041e2:	4613      	mov	r3, r2
 80041e4:	00db      	lsls	r3, r3, #3
 80041e6:	1a9b      	subs	r3, r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	440b      	add	r3, r1
 80041ec:	333c      	adds	r3, #60	; 0x3c
 80041ee:	7bfa      	ldrb	r2, [r7, #15]
 80041f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80041f2:	7bfa      	ldrb	r2, [r7, #15]
 80041f4:	7bfb      	ldrb	r3, [r7, #15]
 80041f6:	b298      	uxth	r0, r3
 80041f8:	6879      	ldr	r1, [r7, #4]
 80041fa:	4613      	mov	r3, r2
 80041fc:	00db      	lsls	r3, r3, #3
 80041fe:	1a9b      	subs	r3, r3, r2
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	440b      	add	r3, r1
 8004204:	3342      	adds	r3, #66	; 0x42
 8004206:	4602      	mov	r2, r0
 8004208:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800420a:	7bfa      	ldrb	r2, [r7, #15]
 800420c:	6879      	ldr	r1, [r7, #4]
 800420e:	4613      	mov	r3, r2
 8004210:	00db      	lsls	r3, r3, #3
 8004212:	1a9b      	subs	r3, r3, r2
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	440b      	add	r3, r1
 8004218:	333f      	adds	r3, #63	; 0x3f
 800421a:	2200      	movs	r2, #0
 800421c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800421e:	7bfa      	ldrb	r2, [r7, #15]
 8004220:	6879      	ldr	r1, [r7, #4]
 8004222:	4613      	mov	r3, r2
 8004224:	00db      	lsls	r3, r3, #3
 8004226:	1a9b      	subs	r3, r3, r2
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	440b      	add	r3, r1
 800422c:	3344      	adds	r3, #68	; 0x44
 800422e:	2200      	movs	r2, #0
 8004230:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004232:	7bfa      	ldrb	r2, [r7, #15]
 8004234:	6879      	ldr	r1, [r7, #4]
 8004236:	4613      	mov	r3, r2
 8004238:	00db      	lsls	r3, r3, #3
 800423a:	1a9b      	subs	r3, r3, r2
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	440b      	add	r3, r1
 8004240:	3348      	adds	r3, #72	; 0x48
 8004242:	2200      	movs	r2, #0
 8004244:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004246:	7bfa      	ldrb	r2, [r7, #15]
 8004248:	6879      	ldr	r1, [r7, #4]
 800424a:	4613      	mov	r3, r2
 800424c:	00db      	lsls	r3, r3, #3
 800424e:	1a9b      	subs	r3, r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	440b      	add	r3, r1
 8004254:	3350      	adds	r3, #80	; 0x50
 8004256:	2200      	movs	r2, #0
 8004258:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800425a:	7bfb      	ldrb	r3, [r7, #15]
 800425c:	3301      	adds	r3, #1
 800425e:	73fb      	strb	r3, [r7, #15]
 8004260:	7bfa      	ldrb	r2, [r7, #15]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	429a      	cmp	r2, r3
 8004268:	d3af      	bcc.n	80041ca <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800426a:	2300      	movs	r3, #0
 800426c:	73fb      	strb	r3, [r7, #15]
 800426e:	e044      	b.n	80042fa <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004270:	7bfa      	ldrb	r2, [r7, #15]
 8004272:	6879      	ldr	r1, [r7, #4]
 8004274:	4613      	mov	r3, r2
 8004276:	00db      	lsls	r3, r3, #3
 8004278:	1a9b      	subs	r3, r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	440b      	add	r3, r1
 800427e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004282:	2200      	movs	r2, #0
 8004284:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004286:	7bfa      	ldrb	r2, [r7, #15]
 8004288:	6879      	ldr	r1, [r7, #4]
 800428a:	4613      	mov	r3, r2
 800428c:	00db      	lsls	r3, r3, #3
 800428e:	1a9b      	subs	r3, r3, r2
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	440b      	add	r3, r1
 8004294:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004298:	7bfa      	ldrb	r2, [r7, #15]
 800429a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800429c:	7bfa      	ldrb	r2, [r7, #15]
 800429e:	6879      	ldr	r1, [r7, #4]
 80042a0:	4613      	mov	r3, r2
 80042a2:	00db      	lsls	r3, r3, #3
 80042a4:	1a9b      	subs	r3, r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	440b      	add	r3, r1
 80042aa:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80042ae:	2200      	movs	r2, #0
 80042b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80042b2:	7bfa      	ldrb	r2, [r7, #15]
 80042b4:	6879      	ldr	r1, [r7, #4]
 80042b6:	4613      	mov	r3, r2
 80042b8:	00db      	lsls	r3, r3, #3
 80042ba:	1a9b      	subs	r3, r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	440b      	add	r3, r1
 80042c0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80042c4:	2200      	movs	r2, #0
 80042c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80042c8:	7bfa      	ldrb	r2, [r7, #15]
 80042ca:	6879      	ldr	r1, [r7, #4]
 80042cc:	4613      	mov	r3, r2
 80042ce:	00db      	lsls	r3, r3, #3
 80042d0:	1a9b      	subs	r3, r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	440b      	add	r3, r1
 80042d6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80042da:	2200      	movs	r2, #0
 80042dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80042de:	7bfa      	ldrb	r2, [r7, #15]
 80042e0:	6879      	ldr	r1, [r7, #4]
 80042e2:	4613      	mov	r3, r2
 80042e4:	00db      	lsls	r3, r3, #3
 80042e6:	1a9b      	subs	r3, r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	440b      	add	r3, r1
 80042ec:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80042f0:	2200      	movs	r2, #0
 80042f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042f4:	7bfb      	ldrb	r3, [r7, #15]
 80042f6:	3301      	adds	r3, #1
 80042f8:	73fb      	strb	r3, [r7, #15]
 80042fa:	7bfa      	ldrb	r2, [r7, #15]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	429a      	cmp	r2, r3
 8004302:	d3b5      	bcc.n	8004270 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	603b      	str	r3, [r7, #0]
 800430a:	687e      	ldr	r6, [r7, #4]
 800430c:	466d      	mov	r5, sp
 800430e:	f106 0410 	add.w	r4, r6, #16
 8004312:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004314:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004316:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004318:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800431a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800431e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004322:	1d33      	adds	r3, r6, #4
 8004324:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004326:	6838      	ldr	r0, [r7, #0]
 8004328:	f004 fd8a 	bl	8008e40 <USB_DevInit>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d005      	beq.n	800433e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2202      	movs	r2, #2
 8004336:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e00d      	b.n	800435a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2201      	movs	r2, #1
 800434a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4618      	mov	r0, r3
 8004354:	f005 fd71 	bl	8009e3a <USB_DevDisconnect>

  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3714      	adds	r7, #20
 800435e:	46bd      	mov	sp, r7
 8004360:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004362 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004362:	b580      	push	{r7, lr}
 8004364:	b082      	sub	sp, #8
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004370:	2b01      	cmp	r3, #1
 8004372:	d101      	bne.n	8004378 <HAL_PCD_Start+0x16>
 8004374:	2302      	movs	r3, #2
 8004376:	e012      	b.n	800439e <HAL_PCD_Start+0x3c>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4618      	mov	r0, r3
 8004386:	f005 fd40 	bl	8009e0a <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4618      	mov	r0, r3
 8004390:	f004 fd0c 	bl	8008dac <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80043a6:	b590      	push	{r4, r7, lr}
 80043a8:	b08d      	sub	sp, #52	; 0x34
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043b4:	6a3b      	ldr	r3, [r7, #32]
 80043b6:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4618      	mov	r0, r3
 80043be:	f005 fde2 	bl	8009f86 <USB_GetMode>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f040 8380 	bne.w	8004aca <HAL_PCD_IRQHandler+0x724>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4618      	mov	r0, r3
 80043d0:	f005 fd4b 	bl	8009e6a <USB_ReadInterrupts>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	f000 8376 	beq.w	8004ac8 <HAL_PCD_IRQHandler+0x722>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f005 fd42 	bl	8009e6a <USB_ReadInterrupts>
 80043e6:	4603      	mov	r3, r0
 80043e8:	f003 0302 	and.w	r3, r3, #2
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d107      	bne.n	8004400 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	695a      	ldr	r2, [r3, #20]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f002 0202 	and.w	r2, r2, #2
 80043fe:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4618      	mov	r0, r3
 8004406:	f005 fd30 	bl	8009e6a <USB_ReadInterrupts>
 800440a:	4603      	mov	r3, r0
 800440c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004410:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004414:	d17b      	bne.n	800450e <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 8004416:	2300      	movs	r3, #0
 8004418:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4618      	mov	r0, r3
 8004420:	f005 fd35 	bl	8009e8e <USB_ReadDevAllOutEpInterrupt>
 8004424:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004426:	e06f      	b.n	8004508 <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	2b00      	cmp	r3, #0
 8004430:	d064      	beq.n	80044fc <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004438:	b2d2      	uxtb	r2, r2
 800443a:	4611      	mov	r1, r2
 800443c:	4618      	mov	r0, r3
 800443e:	f005 fd58 	bl	8009ef2 <USB_ReadDevOutEPInterrupt>
 8004442:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	f003 0301 	and.w	r3, r3, #1
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00c      	beq.n	8004468 <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800444e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004450:	015a      	lsls	r2, r3, #5
 8004452:	69fb      	ldr	r3, [r7, #28]
 8004454:	4413      	add	r3, r2
 8004456:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800445a:	461a      	mov	r2, r3
 800445c:	2301      	movs	r3, #1
 800445e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004460:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 fdfe 	bl	8005064 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	f003 0308 	and.w	r3, r3, #8
 800446e:	2b00      	cmp	r3, #0
 8004470:	d00c      	beq.n	800448c <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004472:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 fefd 	bl	8005274 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800447a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447c:	015a      	lsls	r2, r3, #5
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	4413      	add	r3, r2
 8004482:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004486:	461a      	mov	r2, r3
 8004488:	2308      	movs	r3, #8
 800448a:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	f003 0310 	and.w	r3, r3, #16
 8004492:	2b00      	cmp	r3, #0
 8004494:	d008      	beq.n	80044a8 <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004498:	015a      	lsls	r2, r3, #5
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	4413      	add	r3, r2
 800449e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044a2:	461a      	mov	r2, r3
 80044a4:	2310      	movs	r3, #16
 80044a6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	f003 0320 	and.w	r3, r3, #32
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d015      	beq.n	80044de <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d108      	bne.n	80044cc <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6818      	ldr	r0, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80044c4:	461a      	mov	r2, r3
 80044c6:	2101      	movs	r1, #1
 80044c8:	f005 fd9e 	bl	800a008 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80044cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ce:	015a      	lsls	r2, r3, #5
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	4413      	add	r3, r2
 80044d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044d8:	461a      	mov	r2, r3
 80044da:	2320      	movs	r3, #32
 80044dc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d009      	beq.n	80044fc <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80044e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ea:	015a      	lsls	r2, r3, #5
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	4413      	add	r3, r2
 80044f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044f4:	461a      	mov	r2, r3
 80044f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80044fa:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80044fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fe:	3301      	adds	r3, #1
 8004500:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004504:	085b      	lsrs	r3, r3, #1
 8004506:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800450a:	2b00      	cmp	r3, #0
 800450c:	d18c      	bne.n	8004428 <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4618      	mov	r0, r3
 8004514:	f005 fca9 	bl	8009e6a <USB_ReadInterrupts>
 8004518:	4603      	mov	r3, r0
 800451a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800451e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004522:	f040 80c4 	bne.w	80046ae <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4618      	mov	r0, r3
 800452c:	f005 fcc8 	bl	8009ec0 <USB_ReadDevAllInEpInterrupt>
 8004530:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004532:	2300      	movs	r3, #0
 8004534:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004536:	e0b6      	b.n	80046a6 <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	2b00      	cmp	r3, #0
 8004540:	f000 80ab 	beq.w	800469a <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800454a:	b2d2      	uxtb	r2, r2
 800454c:	4611      	mov	r1, r2
 800454e:	4618      	mov	r0, r3
 8004550:	f005 fcec 	bl	8009f2c <USB_ReadDevInEPInterrupt>
 8004554:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	f003 0301 	and.w	r3, r3, #1
 800455c:	2b00      	cmp	r3, #0
 800455e:	d05b      	beq.n	8004618 <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004562:	f003 030f 	and.w	r3, r3, #15
 8004566:	2201      	movs	r2, #1
 8004568:	fa02 f303 	lsl.w	r3, r2, r3
 800456c:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	43db      	mvns	r3, r3
 800457a:	69f9      	ldr	r1, [r7, #28]
 800457c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004580:	4013      	ands	r3, r2
 8004582:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004586:	015a      	lsls	r2, r3, #5
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	4413      	add	r3, r2
 800458c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004590:	461a      	mov	r2, r3
 8004592:	2301      	movs	r3, #1
 8004594:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d11b      	bne.n	80045d6 <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800459e:	6879      	ldr	r1, [r7, #4]
 80045a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045a2:	4613      	mov	r3, r2
 80045a4:	00db      	lsls	r3, r3, #3
 80045a6:	1a9b      	subs	r3, r3, r2
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	440b      	add	r3, r1
 80045ac:	3348      	adds	r3, #72	; 0x48
 80045ae:	6819      	ldr	r1, [r3, #0]
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045b4:	4613      	mov	r3, r2
 80045b6:	00db      	lsls	r3, r3, #3
 80045b8:	1a9b      	subs	r3, r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	4403      	add	r3, r0
 80045be:	3344      	adds	r3, #68	; 0x44
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4419      	add	r1, r3
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045c8:	4613      	mov	r3, r2
 80045ca:	00db      	lsls	r3, r3, #3
 80045cc:	1a9b      	subs	r3, r3, r2
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	4403      	add	r3, r0
 80045d2:	3348      	adds	r3, #72	; 0x48
 80045d4:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80045d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	4619      	mov	r1, r3
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f00c fcb8 	bl	8010f52 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d116      	bne.n	8004618 <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80045ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d113      	bne.n	8004618 <HAL_PCD_IRQHandler+0x272>
 80045f0:	6879      	ldr	r1, [r7, #4]
 80045f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045f4:	4613      	mov	r3, r2
 80045f6:	00db      	lsls	r3, r3, #3
 80045f8:	1a9b      	subs	r3, r3, r2
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	440b      	add	r3, r1
 80045fe:	3350      	adds	r3, #80	; 0x50
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d108      	bne.n	8004618 <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6818      	ldr	r0, [r3, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004610:	461a      	mov	r2, r3
 8004612:	2101      	movs	r1, #1
 8004614:	f005 fcf8 	bl	800a008 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	f003 0308 	and.w	r3, r3, #8
 800461e:	2b00      	cmp	r3, #0
 8004620:	d008      	beq.n	8004634 <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004624:	015a      	lsls	r2, r3, #5
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	4413      	add	r3, r2
 800462a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800462e:	461a      	mov	r2, r3
 8004630:	2308      	movs	r3, #8
 8004632:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	f003 0310 	and.w	r3, r3, #16
 800463a:	2b00      	cmp	r3, #0
 800463c:	d008      	beq.n	8004650 <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800463e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004640:	015a      	lsls	r2, r3, #5
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	4413      	add	r3, r2
 8004646:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800464a:	461a      	mov	r2, r3
 800464c:	2310      	movs	r3, #16
 800464e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004656:	2b00      	cmp	r3, #0
 8004658:	d008      	beq.n	800466c <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800465a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800465c:	015a      	lsls	r2, r3, #5
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	4413      	add	r3, r2
 8004662:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004666:	461a      	mov	r2, r3
 8004668:	2340      	movs	r3, #64	; 0x40
 800466a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	2b00      	cmp	r3, #0
 8004674:	d008      	beq.n	8004688 <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004678:	015a      	lsls	r2, r3, #5
 800467a:	69fb      	ldr	r3, [r7, #28]
 800467c:	4413      	add	r3, r2
 800467e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004682:	461a      	mov	r2, r3
 8004684:	2302      	movs	r3, #2
 8004686:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004692:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f000 fc58 	bl	8004f4a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800469a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469c:	3301      	adds	r3, #1
 800469e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80046a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a2:	085b      	lsrs	r3, r3, #1
 80046a4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80046a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f47f af45 	bne.w	8004538 <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f005 fbd9 	bl	8009e6a <USB_ReadInterrupts>
 80046b8:	4603      	mov	r3, r0
 80046ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80046be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80046c2:	d114      	bne.n	80046ee <HAL_PCD_IRQHandler+0x348>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	69fa      	ldr	r2, [r7, #28]
 80046ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046d2:	f023 0301 	bic.w	r3, r3, #1
 80046d6:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f00c fcb1 	bl	8011040 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	695a      	ldr	r2, [r3, #20]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80046ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f005 fbb9 	bl	8009e6a <USB_ReadInterrupts>
 80046f8:	4603      	mov	r3, r0
 80046fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004702:	d112      	bne.n	800472a <HAL_PCD_IRQHandler+0x384>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f003 0301 	and.w	r3, r3, #1
 8004710:	2b01      	cmp	r3, #1
 8004712:	d102      	bne.n	800471a <HAL_PCD_IRQHandler+0x374>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f00c fc6d 	bl	8010ff4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	695a      	ldr	r2, [r3, #20]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004728:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4618      	mov	r0, r3
 8004730:	f005 fb9b 	bl	8009e6a <USB_ReadInterrupts>
 8004734:	4603      	mov	r3, r0
 8004736:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800473a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800473e:	f040 80a7 	bne.w	8004890 <HAL_PCD_IRQHandler+0x4ea>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	69fa      	ldr	r2, [r7, #28]
 800474c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004750:	f023 0301 	bic.w	r3, r3, #1
 8004754:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2110      	movs	r1, #16
 800475c:	4618      	mov	r0, r3
 800475e:	f004 fce1 	bl	8009124 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004762:	2300      	movs	r3, #0
 8004764:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004766:	e036      	b.n	80047d6 <HAL_PCD_IRQHandler+0x430>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800476a:	015a      	lsls	r2, r3, #5
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	4413      	add	r3, r2
 8004770:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004774:	461a      	mov	r2, r3
 8004776:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800477a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800477c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800477e:	015a      	lsls	r2, r3, #5
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	4413      	add	r3, r2
 8004784:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800478c:	0151      	lsls	r1, r2, #5
 800478e:	69fa      	ldr	r2, [r7, #28]
 8004790:	440a      	add	r2, r1
 8004792:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004796:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800479a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800479c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800479e:	015a      	lsls	r2, r3, #5
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	4413      	add	r3, r2
 80047a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047a8:	461a      	mov	r2, r3
 80047aa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80047ae:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80047b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047b2:	015a      	lsls	r2, r3, #5
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	4413      	add	r3, r2
 80047b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047c0:	0151      	lsls	r1, r2, #5
 80047c2:	69fa      	ldr	r2, [r7, #28]
 80047c4:	440a      	add	r2, r1
 80047c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80047ca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80047ce:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047d2:	3301      	adds	r3, #1
 80047d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047dc:	429a      	cmp	r2, r3
 80047de:	d3c3      	bcc.n	8004768 <HAL_PCD_IRQHandler+0x3c2>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047e6:	69db      	ldr	r3, [r3, #28]
 80047e8:	69fa      	ldr	r2, [r7, #28]
 80047ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047ee:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80047f2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d016      	beq.n	800482a <HAL_PCD_IRQHandler+0x484>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004802:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004806:	69fa      	ldr	r2, [r7, #28]
 8004808:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800480c:	f043 030b 	orr.w	r3, r3, #11
 8004810:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800481a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800481c:	69fa      	ldr	r2, [r7, #28]
 800481e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004822:	f043 030b 	orr.w	r3, r3, #11
 8004826:	6453      	str	r3, [r2, #68]	; 0x44
 8004828:	e015      	b.n	8004856 <HAL_PCD_IRQHandler+0x4b0>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800482a:	69fb      	ldr	r3, [r7, #28]
 800482c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	69fa      	ldr	r2, [r7, #28]
 8004834:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004838:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800483c:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004840:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	69fa      	ldr	r2, [r7, #28]
 800484c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004850:	f043 030b 	orr.w	r3, r3, #11
 8004854:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	69fa      	ldr	r2, [r7, #28]
 8004860:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004864:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004868:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6818      	ldr	r0, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800487a:	461a      	mov	r2, r3
 800487c:	f005 fbc4 	bl	800a008 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	695a      	ldr	r2, [r3, #20]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800488e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4618      	mov	r0, r3
 8004896:	f005 fae8 	bl	8009e6a <USB_ReadInterrupts>
 800489a:	4603      	mov	r3, r0
 800489c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80048a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048a4:	d124      	bne.n	80048f0 <HAL_PCD_IRQHandler+0x54a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f005 fb78 	bl	8009fa0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4618      	mov	r0, r3
 80048b6:	f004 fc91 	bl	80091dc <USB_GetDevSpeed>
 80048ba:	4603      	mov	r3, r0
 80048bc:	461a      	mov	r2, r3
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681c      	ldr	r4, [r3, #0]
 80048c6:	f001 f9b9 	bl	8005c3c <HAL_RCC_GetHCLKFreq>
 80048ca:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	461a      	mov	r2, r3
 80048d4:	4620      	mov	r0, r4
 80048d6:	f004 f9c7 	bl	8008c68 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f00c fb61 	bl	8010fa2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	695a      	ldr	r2, [r3, #20]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80048ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4618      	mov	r0, r3
 80048f6:	f005 fab8 	bl	8009e6a <USB_ReadInterrupts>
 80048fa:	4603      	mov	r3, r0
 80048fc:	f003 0310 	and.w	r3, r3, #16
 8004900:	2b10      	cmp	r3, #16
 8004902:	d161      	bne.n	80049c8 <HAL_PCD_IRQHandler+0x622>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	699a      	ldr	r2, [r3, #24]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f022 0210 	bic.w	r2, r2, #16
 8004912:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004914:	6a3b      	ldr	r3, [r7, #32]
 8004916:	6a1b      	ldr	r3, [r3, #32]
 8004918:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	f003 020f 	and.w	r2, r3, #15
 8004920:	4613      	mov	r3, r2
 8004922:	00db      	lsls	r3, r3, #3
 8004924:	1a9b      	subs	r3, r3, r2
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	4413      	add	r3, r2
 8004930:	3304      	adds	r3, #4
 8004932:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	0c5b      	lsrs	r3, r3, #17
 8004938:	f003 030f 	and.w	r3, r3, #15
 800493c:	2b02      	cmp	r3, #2
 800493e:	d124      	bne.n	800498a <HAL_PCD_IRQHandler+0x5e4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004940:	693a      	ldr	r2, [r7, #16]
 8004942:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004946:	4013      	ands	r3, r2
 8004948:	2b00      	cmp	r3, #0
 800494a:	d035      	beq.n	80049b8 <HAL_PCD_IRQHandler+0x612>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	091b      	lsrs	r3, r3, #4
 8004954:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004956:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800495a:	b29b      	uxth	r3, r3
 800495c:	461a      	mov	r2, r3
 800495e:	6a38      	ldr	r0, [r7, #32]
 8004960:	f005 f934 	bl	8009bcc <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	68da      	ldr	r2, [r3, #12]
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	091b      	lsrs	r3, r3, #4
 800496c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004970:	441a      	add	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	699a      	ldr	r2, [r3, #24]
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	091b      	lsrs	r3, r3, #4
 800497e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004982:	441a      	add	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	619a      	str	r2, [r3, #24]
 8004988:	e016      	b.n	80049b8 <HAL_PCD_IRQHandler+0x612>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	0c5b      	lsrs	r3, r3, #17
 800498e:	f003 030f 	and.w	r3, r3, #15
 8004992:	2b06      	cmp	r3, #6
 8004994:	d110      	bne.n	80049b8 <HAL_PCD_IRQHandler+0x612>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800499c:	2208      	movs	r2, #8
 800499e:	4619      	mov	r1, r3
 80049a0:	6a38      	ldr	r0, [r7, #32]
 80049a2:	f005 f913 	bl	8009bcc <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	699a      	ldr	r2, [r3, #24]
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	091b      	lsrs	r3, r3, #4
 80049ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80049b2:	441a      	add	r2, r3
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	699a      	ldr	r2, [r3, #24]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f042 0210 	orr.w	r2, r2, #16
 80049c6:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f005 fa4c 	bl	8009e6a <USB_ReadInterrupts>
 80049d2:	4603      	mov	r3, r0
 80049d4:	f003 0308 	and.w	r3, r3, #8
 80049d8:	2b08      	cmp	r3, #8
 80049da:	d10a      	bne.n	80049f2 <HAL_PCD_IRQHandler+0x64c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f00c fad2 	bl	8010f86 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	695a      	ldr	r2, [r3, #20]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f002 0208 	and.w	r2, r2, #8
 80049f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4618      	mov	r0, r3
 80049f8:	f005 fa37 	bl	8009e6a <USB_ReadInterrupts>
 80049fc:	4603      	mov	r3, r0
 80049fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a06:	d10f      	bne.n	8004a28 <HAL_PCD_IRQHandler+0x682>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	4619      	mov	r1, r3
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f00c fb34 	bl	8011080 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	695a      	ldr	r2, [r3, #20]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004a26:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f005 fa1c 	bl	8009e6a <USB_ReadInterrupts>
 8004a32:	4603      	mov	r3, r0
 8004a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a3c:	d10f      	bne.n	8004a5e <HAL_PCD_IRQHandler+0x6b8>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	4619      	mov	r1, r3
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f00c fb07 	bl	801105c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	695a      	ldr	r2, [r3, #20]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004a5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4618      	mov	r0, r3
 8004a64:	f005 fa01 	bl	8009e6a <USB_ReadInterrupts>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a72:	d10a      	bne.n	8004a8a <HAL_PCD_IRQHandler+0x6e4>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f00c fb15 	bl	80110a4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	695a      	ldr	r2, [r3, #20]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004a88:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f005 f9eb 	bl	8009e6a <USB_ReadInterrupts>
 8004a94:	4603      	mov	r3, r0
 8004a96:	f003 0304 	and.w	r3, r3, #4
 8004a9a:	2b04      	cmp	r3, #4
 8004a9c:	d115      	bne.n	8004aca <HAL_PCD_IRQHandler+0x724>
    {
      temp = hpcd->Instance->GOTGINT;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	f003 0304 	and.w	r3, r3, #4
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d002      	beq.n	8004ab6 <HAL_PCD_IRQHandler+0x710>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f00c fb05 	bl	80110c0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6859      	ldr	r1, [r3, #4]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	693a      	ldr	r2, [r7, #16]
 8004ac2:	430a      	orrs	r2, r1
 8004ac4:	605a      	str	r2, [r3, #4]
 8004ac6:	e000      	b.n	8004aca <HAL_PCD_IRQHandler+0x724>
      return;
 8004ac8:	bf00      	nop
    }
  }
}
 8004aca:	3734      	adds	r7, #52	; 0x34
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd90      	pop	{r4, r7, pc}

08004ad0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	460b      	mov	r3, r1
 8004ada:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d101      	bne.n	8004aea <HAL_PCD_SetAddress+0x1a>
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	e013      	b.n	8004b12 <HAL_PCD_SetAddress+0x42>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	78fa      	ldrb	r2, [r7, #3]
 8004af6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	78fa      	ldrb	r2, [r7, #3]
 8004b00:	4611      	mov	r1, r2
 8004b02:	4618      	mov	r0, r3
 8004b04:	f005 f95c 	bl	8009dc0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004b10:	2300      	movs	r3, #0
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3708      	adds	r7, #8
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}

08004b1a <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004b1a:	b580      	push	{r7, lr}
 8004b1c:	b084      	sub	sp, #16
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	6078      	str	r0, [r7, #4]
 8004b22:	4608      	mov	r0, r1
 8004b24:	4611      	mov	r1, r2
 8004b26:	461a      	mov	r2, r3
 8004b28:	4603      	mov	r3, r0
 8004b2a:	70fb      	strb	r3, [r7, #3]
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	803b      	strh	r3, [r7, #0]
 8004b30:	4613      	mov	r3, r2
 8004b32:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004b34:	2300      	movs	r3, #0
 8004b36:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004b38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	da0f      	bge.n	8004b60 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b40:	78fb      	ldrb	r3, [r7, #3]
 8004b42:	f003 020f 	and.w	r2, r3, #15
 8004b46:	4613      	mov	r3, r2
 8004b48:	00db      	lsls	r3, r3, #3
 8004b4a:	1a9b      	subs	r3, r3, r2
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	3338      	adds	r3, #56	; 0x38
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	4413      	add	r3, r2
 8004b54:	3304      	adds	r3, #4
 8004b56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	705a      	strb	r2, [r3, #1]
 8004b5e:	e00f      	b.n	8004b80 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b60:	78fb      	ldrb	r3, [r7, #3]
 8004b62:	f003 020f 	and.w	r2, r3, #15
 8004b66:	4613      	mov	r3, r2
 8004b68:	00db      	lsls	r3, r3, #3
 8004b6a:	1a9b      	subs	r3, r3, r2
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	4413      	add	r3, r2
 8004b76:	3304      	adds	r3, #4
 8004b78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004b80:	78fb      	ldrb	r3, [r7, #3]
 8004b82:	f003 030f 	and.w	r3, r3, #15
 8004b86:	b2da      	uxtb	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004b8c:	883a      	ldrh	r2, [r7, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	78ba      	ldrb	r2, [r7, #2]
 8004b96:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	785b      	ldrb	r3, [r3, #1]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d004      	beq.n	8004baa <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004baa:	78bb      	ldrb	r3, [r7, #2]
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d102      	bne.n	8004bb6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d101      	bne.n	8004bc4 <HAL_PCD_EP_Open+0xaa>
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	e00e      	b.n	8004be2 <HAL_PCD_EP_Open+0xc8>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68f9      	ldr	r1, [r7, #12]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f004 fb26 	bl	8009224 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004be0:	7afb      	ldrb	r3, [r7, #11]
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3710      	adds	r7, #16
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}

08004bea <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b084      	sub	sp, #16
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004bf6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	da0f      	bge.n	8004c1e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bfe:	78fb      	ldrb	r3, [r7, #3]
 8004c00:	f003 020f 	and.w	r2, r3, #15
 8004c04:	4613      	mov	r3, r2
 8004c06:	00db      	lsls	r3, r3, #3
 8004c08:	1a9b      	subs	r3, r3, r2
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	3338      	adds	r3, #56	; 0x38
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	4413      	add	r3, r2
 8004c12:	3304      	adds	r3, #4
 8004c14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	705a      	strb	r2, [r3, #1]
 8004c1c:	e00f      	b.n	8004c3e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c1e:	78fb      	ldrb	r3, [r7, #3]
 8004c20:	f003 020f 	and.w	r2, r3, #15
 8004c24:	4613      	mov	r3, r2
 8004c26:	00db      	lsls	r3, r3, #3
 8004c28:	1a9b      	subs	r3, r3, r2
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	4413      	add	r3, r2
 8004c34:	3304      	adds	r3, #4
 8004c36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004c3e:	78fb      	ldrb	r3, [r7, #3]
 8004c40:	f003 030f 	and.w	r3, r3, #15
 8004c44:	b2da      	uxtb	r2, r3
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d101      	bne.n	8004c58 <HAL_PCD_EP_Close+0x6e>
 8004c54:	2302      	movs	r3, #2
 8004c56:	e00e      	b.n	8004c76 <HAL_PCD_EP_Close+0x8c>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	68f9      	ldr	r1, [r7, #12]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f004 fb62 	bl	8009330 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3710      	adds	r7, #16
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b086      	sub	sp, #24
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	60f8      	str	r0, [r7, #12]
 8004c86:	607a      	str	r2, [r7, #4]
 8004c88:	603b      	str	r3, [r7, #0]
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c8e:	7afb      	ldrb	r3, [r7, #11]
 8004c90:	f003 020f 	and.w	r2, r3, #15
 8004c94:	4613      	mov	r3, r2
 8004c96:	00db      	lsls	r3, r3, #3
 8004c98:	1a9b      	subs	r3, r3, r2
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	4413      	add	r3, r2
 8004ca4:	3304      	adds	r3, #4
 8004ca6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	683a      	ldr	r2, [r7, #0]
 8004cb2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004cc0:	7afb      	ldrb	r3, [r7, #11]
 8004cc2:	f003 030f 	and.w	r3, r3, #15
 8004cc6:	b2da      	uxtb	r2, r3
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d102      	bne.n	8004cda <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004cda:	7afb      	ldrb	r3, [r7, #11]
 8004cdc:	f003 030f 	and.w	r3, r3, #15
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d109      	bne.n	8004cf8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6818      	ldr	r0, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	691b      	ldr	r3, [r3, #16]
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	461a      	mov	r2, r3
 8004cf0:	6979      	ldr	r1, [r7, #20]
 8004cf2:	f004 fde5 	bl	80098c0 <USB_EP0StartXfer>
 8004cf6:	e008      	b.n	8004d0a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6818      	ldr	r0, [r3, #0]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	691b      	ldr	r3, [r3, #16]
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	461a      	mov	r2, r3
 8004d04:	6979      	ldr	r1, [r7, #20]
 8004d06:	f004 fb97 	bl	8009438 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3718      	adds	r7, #24
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004d20:	78fb      	ldrb	r3, [r7, #3]
 8004d22:	f003 020f 	and.w	r2, r3, #15
 8004d26:	6879      	ldr	r1, [r7, #4]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	00db      	lsls	r3, r3, #3
 8004d2c:	1a9b      	subs	r3, r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	440b      	add	r3, r1
 8004d32:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004d36:	681b      	ldr	r3, [r3, #0]
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	370c      	adds	r7, #12
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bc80      	pop	{r7}
 8004d40:	4770      	bx	lr

08004d42 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b086      	sub	sp, #24
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	60f8      	str	r0, [r7, #12]
 8004d4a:	607a      	str	r2, [r7, #4]
 8004d4c:	603b      	str	r3, [r7, #0]
 8004d4e:	460b      	mov	r3, r1
 8004d50:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d52:	7afb      	ldrb	r3, [r7, #11]
 8004d54:	f003 020f 	and.w	r2, r3, #15
 8004d58:	4613      	mov	r3, r2
 8004d5a:	00db      	lsls	r3, r3, #3
 8004d5c:	1a9b      	subs	r3, r3, r2
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	3338      	adds	r3, #56	; 0x38
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	4413      	add	r3, r2
 8004d66:	3304      	adds	r3, #4
 8004d68:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	683a      	ldr	r2, [r7, #0]
 8004d74:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d82:	7afb      	ldrb	r3, [r7, #11]
 8004d84:	f003 030f 	and.w	r3, r3, #15
 8004d88:	b2da      	uxtb	r2, r3
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	691b      	ldr	r3, [r3, #16]
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d102      	bne.n	8004d9c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004d9c:	7afb      	ldrb	r3, [r7, #11]
 8004d9e:	f003 030f 	and.w	r3, r3, #15
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d109      	bne.n	8004dba <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6818      	ldr	r0, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	461a      	mov	r2, r3
 8004db2:	6979      	ldr	r1, [r7, #20]
 8004db4:	f004 fd84 	bl	80098c0 <USB_EP0StartXfer>
 8004db8:	e008      	b.n	8004dcc <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6818      	ldr	r0, [r3, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	6979      	ldr	r1, [r7, #20]
 8004dc8:	f004 fb36 	bl	8009438 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3718      	adds	r7, #24
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b084      	sub	sp, #16
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
 8004dde:	460b      	mov	r3, r1
 8004de0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004de2:	78fb      	ldrb	r3, [r7, #3]
 8004de4:	f003 020f 	and.w	r2, r3, #15
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d901      	bls.n	8004df4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e050      	b.n	8004e96 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004df4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	da0f      	bge.n	8004e1c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dfc:	78fb      	ldrb	r3, [r7, #3]
 8004dfe:	f003 020f 	and.w	r2, r3, #15
 8004e02:	4613      	mov	r3, r2
 8004e04:	00db      	lsls	r3, r3, #3
 8004e06:	1a9b      	subs	r3, r3, r2
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	3338      	adds	r3, #56	; 0x38
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	4413      	add	r3, r2
 8004e10:	3304      	adds	r3, #4
 8004e12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2201      	movs	r2, #1
 8004e18:	705a      	strb	r2, [r3, #1]
 8004e1a:	e00d      	b.n	8004e38 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004e1c:	78fa      	ldrb	r2, [r7, #3]
 8004e1e:	4613      	mov	r3, r2
 8004e20:	00db      	lsls	r3, r3, #3
 8004e22:	1a9b      	subs	r3, r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	3304      	adds	r3, #4
 8004e30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e3e:	78fb      	ldrb	r3, [r7, #3]
 8004e40:	f003 030f 	and.w	r3, r3, #15
 8004e44:	b2da      	uxtb	r2, r3
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d101      	bne.n	8004e58 <HAL_PCD_EP_SetStall+0x82>
 8004e54:	2302      	movs	r3, #2
 8004e56:	e01e      	b.n	8004e96 <HAL_PCD_EP_SetStall+0xc0>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68f9      	ldr	r1, [r7, #12]
 8004e66:	4618      	mov	r0, r3
 8004e68:	f004 fed8 	bl	8009c1c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004e6c:	78fb      	ldrb	r3, [r7, #3]
 8004e6e:	f003 030f 	and.w	r3, r3, #15
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d10a      	bne.n	8004e8c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6818      	ldr	r0, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	b2d9      	uxtb	r1, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004e86:	461a      	mov	r2, r3
 8004e88:	f005 f8be 	bl	800a008 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b084      	sub	sp, #16
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
 8004ea6:	460b      	mov	r3, r1
 8004ea8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004eaa:	78fb      	ldrb	r3, [r7, #3]
 8004eac:	f003 020f 	and.w	r2, r3, #15
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d901      	bls.n	8004ebc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e042      	b.n	8004f42 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004ebc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	da0f      	bge.n	8004ee4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ec4:	78fb      	ldrb	r3, [r7, #3]
 8004ec6:	f003 020f 	and.w	r2, r3, #15
 8004eca:	4613      	mov	r3, r2
 8004ecc:	00db      	lsls	r3, r3, #3
 8004ece:	1a9b      	subs	r3, r3, r2
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	3338      	adds	r3, #56	; 0x38
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	4413      	add	r3, r2
 8004ed8:	3304      	adds	r3, #4
 8004eda:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	705a      	strb	r2, [r3, #1]
 8004ee2:	e00f      	b.n	8004f04 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ee4:	78fb      	ldrb	r3, [r7, #3]
 8004ee6:	f003 020f 	and.w	r2, r3, #15
 8004eea:	4613      	mov	r3, r2
 8004eec:	00db      	lsls	r3, r3, #3
 8004eee:	1a9b      	subs	r3, r3, r2
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	4413      	add	r3, r2
 8004efa:	3304      	adds	r3, #4
 8004efc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2200      	movs	r2, #0
 8004f02:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f0a:	78fb      	ldrb	r3, [r7, #3]
 8004f0c:	f003 030f 	and.w	r3, r3, #15
 8004f10:	b2da      	uxtb	r2, r3
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d101      	bne.n	8004f24 <HAL_PCD_EP_ClrStall+0x86>
 8004f20:	2302      	movs	r3, #2
 8004f22:	e00e      	b.n	8004f42 <HAL_PCD_EP_ClrStall+0xa4>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	68f9      	ldr	r1, [r7, #12]
 8004f32:	4618      	mov	r0, r3
 8004f34:	f004 fedf 	bl	8009cf6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004f40:	2300      	movs	r3, #0
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b08a      	sub	sp, #40	; 0x28
 8004f4e:	af02      	add	r7, sp, #8
 8004f50:	6078      	str	r0, [r7, #4]
 8004f52:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004f5e:	683a      	ldr	r2, [r7, #0]
 8004f60:	4613      	mov	r3, r2
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	1a9b      	subs	r3, r3, r2
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	3338      	adds	r3, #56	; 0x38
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	4413      	add	r3, r2
 8004f6e:	3304      	adds	r3, #4
 8004f70:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	699a      	ldr	r2, [r3, #24]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d901      	bls.n	8004f82 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e06c      	b.n	800505c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	695a      	ldr	r2, [r3, #20]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	69fa      	ldr	r2, [r7, #28]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d902      	bls.n	8004f9e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	3303      	adds	r3, #3
 8004fa2:	089b      	lsrs	r3, r3, #2
 8004fa4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004fa6:	e02b      	b.n	8005000 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	695a      	ldr	r2, [r3, #20]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	699b      	ldr	r3, [r3, #24]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	69fa      	ldr	r2, [r7, #28]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d902      	bls.n	8004fc4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	3303      	adds	r3, #3
 8004fc8:	089b      	lsrs	r3, r3, #2
 8004fca:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	68d9      	ldr	r1, [r3, #12]
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	b2da      	uxtb	r2, r3
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	9300      	str	r3, [sp, #0]
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	6978      	ldr	r0, [r7, #20]
 8004fe4:	f004 fdbe 	bl	8009b64 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	68da      	ldr	r2, [r3, #12]
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	441a      	add	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	699a      	ldr	r2, [r3, #24]
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	441a      	add	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	015a      	lsls	r2, r3, #5
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	4413      	add	r3, r2
 8005008:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800500c:	699b      	ldr	r3, [r3, #24]
 800500e:	b29b      	uxth	r3, r3
 8005010:	69ba      	ldr	r2, [r7, #24]
 8005012:	429a      	cmp	r2, r3
 8005014:	d809      	bhi.n	800502a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	699a      	ldr	r2, [r3, #24]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800501e:	429a      	cmp	r2, r3
 8005020:	d203      	bcs.n	800502a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1be      	bne.n	8004fa8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	695a      	ldr	r2, [r3, #20]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	429a      	cmp	r2, r3
 8005034:	d811      	bhi.n	800505a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	f003 030f 	and.w	r3, r3, #15
 800503c:	2201      	movs	r2, #1
 800503e:	fa02 f303 	lsl.w	r3, r2, r3
 8005042:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800504a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	43db      	mvns	r3, r3
 8005050:	6939      	ldr	r1, [r7, #16]
 8005052:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005056:	4013      	ands	r3, r2
 8005058:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	3720      	adds	r7, #32
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	333c      	adds	r3, #60	; 0x3c
 800507c:	3304      	adds	r3, #4
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	015a      	lsls	r2, r3, #5
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	4413      	add	r3, r2
 800508a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	2b01      	cmp	r3, #1
 8005098:	f040 80b3 	bne.w	8005202 <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	f003 0308 	and.w	r3, r3, #8
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d028      	beq.n	80050f8 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	4a70      	ldr	r2, [pc, #448]	; (800526c <PCD_EP_OutXfrComplete_int+0x208>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d90e      	bls.n	80050cc <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d009      	beq.n	80050cc <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	015a      	lsls	r2, r3, #5
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	4413      	add	r3, r2
 80050c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050c4:	461a      	mov	r2, r3
 80050c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050ca:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f00b ff13 	bl	8010ef8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6818      	ldr	r0, [r3, #0]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80050dc:	461a      	mov	r2, r3
 80050de:	2101      	movs	r1, #1
 80050e0:	f004 ff92 	bl	800a008 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	015a      	lsls	r2, r3, #5
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	4413      	add	r3, r2
 80050ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050f0:	461a      	mov	r2, r3
 80050f2:	2308      	movs	r3, #8
 80050f4:	6093      	str	r3, [r2, #8]
 80050f6:	e0b3      	b.n	8005260 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	f003 0320 	and.w	r3, r3, #32
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d009      	beq.n	8005116 <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	015a      	lsls	r2, r3, #5
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	4413      	add	r3, r2
 800510a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800510e:	461a      	mov	r2, r3
 8005110:	2320      	movs	r3, #32
 8005112:	6093      	str	r3, [r2, #8]
 8005114:	e0a4      	b.n	8005260 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800511c:	2b00      	cmp	r3, #0
 800511e:	f040 809f 	bne.w	8005260 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	4a51      	ldr	r2, [pc, #324]	; (800526c <PCD_EP_OutXfrComplete_int+0x208>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d90f      	bls.n	800514a <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00a      	beq.n	800514a <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	015a      	lsls	r2, r3, #5
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	4413      	add	r3, r2
 800513c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005140:	461a      	mov	r2, r3
 8005142:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005146:	6093      	str	r3, [r2, #8]
 8005148:	e08a      	b.n	8005260 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800514a:	6879      	ldr	r1, [r7, #4]
 800514c:	683a      	ldr	r2, [r7, #0]
 800514e:	4613      	mov	r3, r2
 8005150:	00db      	lsls	r3, r3, #3
 8005152:	1a9b      	subs	r3, r3, r2
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	440b      	add	r3, r1
 8005158:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800515c:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	0159      	lsls	r1, r3, #5
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	440b      	add	r3, r1
 8005166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8005170:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	683a      	ldr	r2, [r7, #0]
 8005176:	4613      	mov	r3, r2
 8005178:	00db      	lsls	r3, r3, #3
 800517a:	1a9b      	subs	r3, r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	4403      	add	r3, r0
 8005180:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005184:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8005186:	6879      	ldr	r1, [r7, #4]
 8005188:	683a      	ldr	r2, [r7, #0]
 800518a:	4613      	mov	r3, r2
 800518c:	00db      	lsls	r3, r3, #3
 800518e:	1a9b      	subs	r3, r3, r2
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	440b      	add	r3, r1
 8005194:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005198:	6819      	ldr	r1, [r3, #0]
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	683a      	ldr	r2, [r7, #0]
 800519e:	4613      	mov	r3, r2
 80051a0:	00db      	lsls	r3, r3, #3
 80051a2:	1a9b      	subs	r3, r3, r2
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	4403      	add	r3, r0
 80051a8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4419      	add	r1, r3
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	683a      	ldr	r2, [r7, #0]
 80051b4:	4613      	mov	r3, r2
 80051b6:	00db      	lsls	r3, r3, #3
 80051b8:	1a9b      	subs	r3, r3, r2
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4403      	add	r3, r0
 80051be:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80051c2:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	4619      	mov	r1, r3
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f00b fea6 	bl	8010f1c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d144      	bne.n	8005260 <PCD_EP_OutXfrComplete_int+0x1fc>
 80051d6:	6879      	ldr	r1, [r7, #4]
 80051d8:	683a      	ldr	r2, [r7, #0]
 80051da:	4613      	mov	r3, r2
 80051dc:	00db      	lsls	r3, r3, #3
 80051de:	1a9b      	subs	r3, r3, r2
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	440b      	add	r3, r1
 80051e4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d138      	bne.n	8005260 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6818      	ldr	r0, [r3, #0]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80051f8:	461a      	mov	r2, r3
 80051fa:	2101      	movs	r1, #1
 80051fc:	f004 ff04 	bl	800a008 <USB_EP0_OutStart>
 8005200:	e02e      	b.n	8005260 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	4a1a      	ldr	r2, [pc, #104]	; (8005270 <PCD_EP_OutXfrComplete_int+0x20c>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d124      	bne.n	8005254 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00a      	beq.n	800522a <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	015a      	lsls	r2, r3, #5
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	4413      	add	r3, r2
 800521c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005220:	461a      	mov	r2, r3
 8005222:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005226:	6093      	str	r3, [r2, #8]
 8005228:	e01a      	b.n	8005260 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	f003 0320 	and.w	r3, r3, #32
 8005230:	2b00      	cmp	r3, #0
 8005232:	d008      	beq.n	8005246 <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	015a      	lsls	r2, r3, #5
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	4413      	add	r3, r2
 800523c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005240:	461a      	mov	r2, r3
 8005242:	2320      	movs	r3, #32
 8005244:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	b2db      	uxtb	r3, r3
 800524a:	4619      	mov	r1, r3
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f00b fe65 	bl	8010f1c <HAL_PCD_DataOutStageCallback>
 8005252:	e005      	b.n	8005260 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	b2db      	uxtb	r3, r3
 8005258:	4619      	mov	r1, r3
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f00b fe5e 	bl	8010f1c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3718      	adds	r7, #24
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	4f54300a 	.word	0x4f54300a
 8005270:	4f54310a 	.word	0x4f54310a

08005274 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b086      	sub	sp, #24
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	333c      	adds	r3, #60	; 0x3c
 800528c:	3304      	adds	r3, #4
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	015a      	lsls	r2, r3, #5
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	4413      	add	r3, r2
 800529a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d113      	bne.n	80052d2 <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	4a1f      	ldr	r2, [pc, #124]	; (800532c <PCD_EP_OutSetupPacket_int+0xb8>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d922      	bls.n	80052f8 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d01d      	beq.n	80052f8 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	015a      	lsls	r2, r3, #5
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	4413      	add	r3, r2
 80052c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052c8:	461a      	mov	r2, r3
 80052ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052ce:	6093      	str	r3, [r2, #8]
 80052d0:	e012      	b.n	80052f8 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	4a16      	ldr	r2, [pc, #88]	; (8005330 <PCD_EP_OutSetupPacket_int+0xbc>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d10e      	bne.n	80052f8 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d009      	beq.n	80052f8 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	015a      	lsls	r2, r3, #5
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	4413      	add	r3, r2
 80052ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052f0:	461a      	mov	r2, r3
 80052f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052f6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f00b fdfd 	bl	8010ef8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	4a0a      	ldr	r2, [pc, #40]	; (800532c <PCD_EP_OutSetupPacket_int+0xb8>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d90c      	bls.n	8005320 <PCD_EP_OutSetupPacket_int+0xac>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	691b      	ldr	r3, [r3, #16]
 800530a:	2b01      	cmp	r3, #1
 800530c:	d108      	bne.n	8005320 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6818      	ldr	r0, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005318:	461a      	mov	r2, r3
 800531a:	2101      	movs	r1, #1
 800531c:	f004 fe74 	bl	800a008 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3718      	adds	r7, #24
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	4f54300a 	.word	0x4f54300a
 8005330:	4f54310a 	.word	0x4f54310a

08005334 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005334:	b480      	push	{r7}
 8005336:	b085      	sub	sp, #20
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	460b      	mov	r3, r1
 800533e:	70fb      	strb	r3, [r7, #3]
 8005340:	4613      	mov	r3, r2
 8005342:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800534c:	78fb      	ldrb	r3, [r7, #3]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d107      	bne.n	8005362 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005352:	883b      	ldrh	r3, [r7, #0]
 8005354:	0419      	lsls	r1, r3, #16
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68ba      	ldr	r2, [r7, #8]
 800535c:	430a      	orrs	r2, r1
 800535e:	629a      	str	r2, [r3, #40]	; 0x28
 8005360:	e028      	b.n	80053b4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005368:	0c1b      	lsrs	r3, r3, #16
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	4413      	add	r3, r2
 800536e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005370:	2300      	movs	r3, #0
 8005372:	73fb      	strb	r3, [r7, #15]
 8005374:	e00d      	b.n	8005392 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	7bfb      	ldrb	r3, [r7, #15]
 800537c:	3340      	adds	r3, #64	; 0x40
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	4413      	add	r3, r2
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	0c1b      	lsrs	r3, r3, #16
 8005386:	68ba      	ldr	r2, [r7, #8]
 8005388:	4413      	add	r3, r2
 800538a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800538c:	7bfb      	ldrb	r3, [r7, #15]
 800538e:	3301      	adds	r3, #1
 8005390:	73fb      	strb	r3, [r7, #15]
 8005392:	7bfa      	ldrb	r2, [r7, #15]
 8005394:	78fb      	ldrb	r3, [r7, #3]
 8005396:	3b01      	subs	r3, #1
 8005398:	429a      	cmp	r2, r3
 800539a:	d3ec      	bcc.n	8005376 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800539c:	883b      	ldrh	r3, [r7, #0]
 800539e:	0418      	lsls	r0, r3, #16
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6819      	ldr	r1, [r3, #0]
 80053a4:	78fb      	ldrb	r3, [r7, #3]
 80053a6:	3b01      	subs	r3, #1
 80053a8:	68ba      	ldr	r2, [r7, #8]
 80053aa:	4302      	orrs	r2, r0
 80053ac:	3340      	adds	r3, #64	; 0x40
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	440b      	add	r3, r1
 80053b2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3714      	adds	r7, #20
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bc80      	pop	{r7}
 80053be:	4770      	bx	lr

080053c0 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	460b      	mov	r3, r1
 80053ca:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	887a      	ldrh	r2, [r7, #2]
 80053d2:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	370c      	adds	r7, #12
 80053da:	46bd      	mov	sp, r7
 80053dc:	bc80      	pop	{r7}
 80053de:	4770      	bx	lr

080053e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b090      	sub	sp, #64	; 0x40
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e253      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d050      	beq.n	80054a0 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053fe:	4ba3      	ldr	r3, [pc, #652]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	f003 030c 	and.w	r3, r3, #12
 8005406:	2b04      	cmp	r3, #4
 8005408:	d00c      	beq.n	8005424 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800540a:	4ba0      	ldr	r3, [pc, #640]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005412:	2b08      	cmp	r3, #8
 8005414:	d112      	bne.n	800543c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005416:	4b9d      	ldr	r3, [pc, #628]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800541e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005422:	d10b      	bne.n	800543c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005424:	4b99      	ldr	r3, [pc, #612]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d036      	beq.n	800549e <HAL_RCC_OscConfig+0xbe>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d132      	bne.n	800549e <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	e22e      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	685a      	ldr	r2, [r3, #4]
 8005440:	4b93      	ldr	r3, [pc, #588]	; (8005690 <HAL_RCC_OscConfig+0x2b0>)
 8005442:	b2d2      	uxtb	r2, r2
 8005444:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d013      	beq.n	8005476 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800544e:	f7fc fb51 	bl	8001af4 <HAL_GetTick>
 8005452:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005454:	e008      	b.n	8005468 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005456:	f7fc fb4d 	bl	8001af4 <HAL_GetTick>
 800545a:	4602      	mov	r2, r0
 800545c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	2b64      	cmp	r3, #100	; 0x64
 8005462:	d901      	bls.n	8005468 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8005464:	2303      	movs	r3, #3
 8005466:	e218      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005468:	4b88      	ldr	r3, [pc, #544]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d0f0      	beq.n	8005456 <HAL_RCC_OscConfig+0x76>
 8005474:	e014      	b.n	80054a0 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005476:	f7fc fb3d 	bl	8001af4 <HAL_GetTick>
 800547a:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800547c:	e008      	b.n	8005490 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800547e:	f7fc fb39 	bl	8001af4 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	2b64      	cmp	r3, #100	; 0x64
 800548a:	d901      	bls.n	8005490 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e204      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005490:	4b7e      	ldr	r3, [pc, #504]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1f0      	bne.n	800547e <HAL_RCC_OscConfig+0x9e>
 800549c:	e000      	b.n	80054a0 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800549e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0302 	and.w	r3, r3, #2
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d077      	beq.n	800559c <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054ac:	4b77      	ldr	r3, [pc, #476]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	f003 030c 	and.w	r3, r3, #12
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00b      	beq.n	80054d0 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054b8:	4b74      	ldr	r3, [pc, #464]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054c0:	2b08      	cmp	r3, #8
 80054c2:	d126      	bne.n	8005512 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054c4:	4b71      	ldr	r3, [pc, #452]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d120      	bne.n	8005512 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054d0:	4b6e      	ldr	r3, [pc, #440]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0302 	and.w	r3, r3, #2
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d005      	beq.n	80054e8 <HAL_RCC_OscConfig+0x108>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d001      	beq.n	80054e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	e1d8      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054e8:	4b68      	ldr	r3, [pc, #416]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	21f8      	movs	r1, #248	; 0xf8
 80054f6:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054fa:	fa91 f1a1 	rbit	r1, r1
 80054fe:	62f9      	str	r1, [r7, #44]	; 0x2c
  return result;
 8005500:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005502:	fab1 f181 	clz	r1, r1
 8005506:	b2c9      	uxtb	r1, r1
 8005508:	408b      	lsls	r3, r1
 800550a:	4960      	ldr	r1, [pc, #384]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 800550c:	4313      	orrs	r3, r2
 800550e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005510:	e044      	b.n	800559c <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d02a      	beq.n	8005570 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800551a:	4b5e      	ldr	r3, [pc, #376]	; (8005694 <HAL_RCC_OscConfig+0x2b4>)
 800551c:	2201      	movs	r2, #1
 800551e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005520:	f7fc fae8 	bl	8001af4 <HAL_GetTick>
 8005524:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005526:	e008      	b.n	800553a <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005528:	f7fc fae4 	bl	8001af4 <HAL_GetTick>
 800552c:	4602      	mov	r2, r0
 800552e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	2b02      	cmp	r3, #2
 8005534:	d901      	bls.n	800553a <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e1af      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800553a:	4b54      	ldr	r3, [pc, #336]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0302 	and.w	r3, r3, #2
 8005542:	2b00      	cmp	r3, #0
 8005544:	d0f0      	beq.n	8005528 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005546:	4b51      	ldr	r3, [pc, #324]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	21f8      	movs	r1, #248	; 0xf8
 8005554:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005556:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005558:	fa91 f1a1 	rbit	r1, r1
 800555c:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 800555e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005560:	fab1 f181 	clz	r1, r1
 8005564:	b2c9      	uxtb	r1, r1
 8005566:	408b      	lsls	r3, r1
 8005568:	4948      	ldr	r1, [pc, #288]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 800556a:	4313      	orrs	r3, r2
 800556c:	600b      	str	r3, [r1, #0]
 800556e:	e015      	b.n	800559c <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005570:	4b48      	ldr	r3, [pc, #288]	; (8005694 <HAL_RCC_OscConfig+0x2b4>)
 8005572:	2200      	movs	r2, #0
 8005574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005576:	f7fc fabd 	bl	8001af4 <HAL_GetTick>
 800557a:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800557c:	e008      	b.n	8005590 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800557e:	f7fc fab9 	bl	8001af4 <HAL_GetTick>
 8005582:	4602      	mov	r2, r0
 8005584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005586:	1ad3      	subs	r3, r2, r3
 8005588:	2b02      	cmp	r3, #2
 800558a:	d901      	bls.n	8005590 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800558c:	2303      	movs	r3, #3
 800558e:	e184      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005590:	4b3e      	ldr	r3, [pc, #248]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0302 	and.w	r3, r3, #2
 8005598:	2b00      	cmp	r3, #0
 800559a:	d1f0      	bne.n	800557e <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0308 	and.w	r3, r3, #8
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d030      	beq.n	800560a <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d016      	beq.n	80055de <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055b0:	4b39      	ldr	r3, [pc, #228]	; (8005698 <HAL_RCC_OscConfig+0x2b8>)
 80055b2:	2201      	movs	r2, #1
 80055b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055b6:	f7fc fa9d 	bl	8001af4 <HAL_GetTick>
 80055ba:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055bc:	e008      	b.n	80055d0 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055be:	f7fc fa99 	bl	8001af4 <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	d901      	bls.n	80055d0 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e164      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055d0:	4b2e      	ldr	r3, [pc, #184]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 80055d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055d4:	f003 0302 	and.w	r3, r3, #2
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d0f0      	beq.n	80055be <HAL_RCC_OscConfig+0x1de>
 80055dc:	e015      	b.n	800560a <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055de:	4b2e      	ldr	r3, [pc, #184]	; (8005698 <HAL_RCC_OscConfig+0x2b8>)
 80055e0:	2200      	movs	r2, #0
 80055e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055e4:	f7fc fa86 	bl	8001af4 <HAL_GetTick>
 80055e8:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055ea:	e008      	b.n	80055fe <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055ec:	f7fc fa82 	bl	8001af4 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d901      	bls.n	80055fe <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e14d      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055fe:	4b23      	ldr	r3, [pc, #140]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 8005600:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005602:	f003 0302 	and.w	r3, r3, #2
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1f0      	bne.n	80055ec <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0304 	and.w	r3, r3, #4
 8005612:	2b00      	cmp	r3, #0
 8005614:	f000 8088 	beq.w	8005728 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005618:	2300      	movs	r3, #0
 800561a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800561e:	4b1b      	ldr	r3, [pc, #108]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 8005620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d110      	bne.n	800564c <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800562a:	2300      	movs	r3, #0
 800562c:	60bb      	str	r3, [r7, #8]
 800562e:	4b17      	ldr	r3, [pc, #92]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 8005630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005632:	4a16      	ldr	r2, [pc, #88]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 8005634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005638:	6413      	str	r3, [r2, #64]	; 0x40
 800563a:	4b14      	ldr	r3, [pc, #80]	; (800568c <HAL_RCC_OscConfig+0x2ac>)
 800563c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005642:	60bb      	str	r3, [r7, #8]
 8005644:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005646:	2301      	movs	r3, #1
 8005648:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800564c:	4b13      	ldr	r3, [pc, #76]	; (800569c <HAL_RCC_OscConfig+0x2bc>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a12      	ldr	r2, [pc, #72]	; (800569c <HAL_RCC_OscConfig+0x2bc>)
 8005652:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005656:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005658:	4b10      	ldr	r3, [pc, #64]	; (800569c <HAL_RCC_OscConfig+0x2bc>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005660:	2b00      	cmp	r3, #0
 8005662:	d123      	bne.n	80056ac <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005664:	4b0d      	ldr	r3, [pc, #52]	; (800569c <HAL_RCC_OscConfig+0x2bc>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a0c      	ldr	r2, [pc, #48]	; (800569c <HAL_RCC_OscConfig+0x2bc>)
 800566a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800566e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005670:	f7fc fa40 	bl	8001af4 <HAL_GetTick>
 8005674:	63b8      	str	r0, [r7, #56]	; 0x38

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005676:	e013      	b.n	80056a0 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005678:	f7fc fa3c 	bl	8001af4 <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	2b02      	cmp	r3, #2
 8005684:	d90c      	bls.n	80056a0 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 8005686:	2303      	movs	r3, #3
 8005688:	e107      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
 800568a:	bf00      	nop
 800568c:	40023800 	.word	0x40023800
 8005690:	40023802 	.word	0x40023802
 8005694:	42470000 	.word	0x42470000
 8005698:	42470e80 	.word	0x42470e80
 800569c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056a0:	4b80      	ldr	r3, [pc, #512]	; (80058a4 <HAL_RCC_OscConfig+0x4c4>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d0e5      	beq.n	8005678 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	689a      	ldr	r2, [r3, #8]
 80056b0:	4b7d      	ldr	r3, [pc, #500]	; (80058a8 <HAL_RCC_OscConfig+0x4c8>)
 80056b2:	b2d2      	uxtb	r2, r2
 80056b4:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d015      	beq.n	80056ea <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056be:	f7fc fa19 	bl	8001af4 <HAL_GetTick>
 80056c2:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056c4:	e00a      	b.n	80056dc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056c6:	f7fc fa15 	bl	8001af4 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d901      	bls.n	80056dc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e0de      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056dc:	4b73      	ldr	r3, [pc, #460]	; (80058ac <HAL_RCC_OscConfig+0x4cc>)
 80056de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056e0:	f003 0302 	and.w	r3, r3, #2
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d0ee      	beq.n	80056c6 <HAL_RCC_OscConfig+0x2e6>
 80056e8:	e014      	b.n	8005714 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056ea:	f7fc fa03 	bl	8001af4 <HAL_GetTick>
 80056ee:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056f0:	e00a      	b.n	8005708 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056f2:	f7fc f9ff 	bl	8001af4 <HAL_GetTick>
 80056f6:	4602      	mov	r2, r0
 80056f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005700:	4293      	cmp	r3, r2
 8005702:	d901      	bls.n	8005708 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e0c8      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005708:	4b68      	ldr	r3, [pc, #416]	; (80058ac <HAL_RCC_OscConfig+0x4cc>)
 800570a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800570c:	f003 0302 	and.w	r3, r3, #2
 8005710:	2b00      	cmp	r3, #0
 8005712:	d1ee      	bne.n	80056f2 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005714:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005718:	2b01      	cmp	r3, #1
 800571a:	d105      	bne.n	8005728 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800571c:	4b63      	ldr	r3, [pc, #396]	; (80058ac <HAL_RCC_OscConfig+0x4cc>)
 800571e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005720:	4a62      	ldr	r2, [pc, #392]	; (80058ac <HAL_RCC_OscConfig+0x4cc>)
 8005722:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005726:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	699b      	ldr	r3, [r3, #24]
 800572c:	2b00      	cmp	r3, #0
 800572e:	f000 80b3 	beq.w	8005898 <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005732:	4b5e      	ldr	r3, [pc, #376]	; (80058ac <HAL_RCC_OscConfig+0x4cc>)
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f003 030c 	and.w	r3, r3, #12
 800573a:	2b08      	cmp	r3, #8
 800573c:	d07d      	beq.n	800583a <HAL_RCC_OscConfig+0x45a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	2b02      	cmp	r3, #2
 8005744:	d162      	bne.n	800580c <HAL_RCC_OscConfig+0x42c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005746:	4b5a      	ldr	r3, [pc, #360]	; (80058b0 <HAL_RCC_OscConfig+0x4d0>)
 8005748:	2200      	movs	r2, #0
 800574a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800574c:	f7fc f9d2 	bl	8001af4 <HAL_GetTick>
 8005750:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005752:	e008      	b.n	8005766 <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005754:	f7fc f9ce 	bl	8001af4 <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	2b64      	cmp	r3, #100	; 0x64
 8005760:	d901      	bls.n	8005766 <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8005762:	2303      	movs	r3, #3
 8005764:	e099      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005766:	4b51      	ldr	r3, [pc, #324]	; (80058ac <HAL_RCC_OscConfig+0x4cc>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d1f0      	bne.n	8005754 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	69da      	ldr	r2, [r3, #28]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	431a      	orrs	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005780:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8005784:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005786:	6939      	ldr	r1, [r7, #16]
 8005788:	fa91 f1a1 	rbit	r1, r1
 800578c:	60f9      	str	r1, [r7, #12]
  return result;
 800578e:	68f9      	ldr	r1, [r7, #12]
 8005790:	fab1 f181 	clz	r1, r1
 8005794:	b2c9      	uxtb	r1, r1
 8005796:	408b      	lsls	r3, r1
 8005798:	431a      	orrs	r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800579e:	085b      	lsrs	r3, r3, #1
 80057a0:	3b01      	subs	r3, #1
 80057a2:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 80057a6:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057a8:	69b9      	ldr	r1, [r7, #24]
 80057aa:	fa91 f1a1 	rbit	r1, r1
 80057ae:	6179      	str	r1, [r7, #20]
  return result;
 80057b0:	6979      	ldr	r1, [r7, #20]
 80057b2:	fab1 f181 	clz	r1, r1
 80057b6:	b2c9      	uxtb	r1, r1
 80057b8:	408b      	lsls	r3, r1
 80057ba:	431a      	orrs	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c0:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80057c4:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057c6:	6a39      	ldr	r1, [r7, #32]
 80057c8:	fa91 f1a1 	rbit	r1, r1
 80057cc:	61f9      	str	r1, [r7, #28]
  return result;
 80057ce:	69f9      	ldr	r1, [r7, #28]
 80057d0:	fab1 f181 	clz	r1, r1
 80057d4:	b2c9      	uxtb	r1, r1
 80057d6:	408b      	lsls	r3, r1
 80057d8:	4934      	ldr	r1, [pc, #208]	; (80058ac <HAL_RCC_OscConfig+0x4cc>)
 80057da:	4313      	orrs	r3, r2
 80057dc:	604b      	str	r3, [r1, #4]
                                RCC_OscInitStruct->PLL.PLLM                                                    | \
                                (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))                | \
                                (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057de:	4b34      	ldr	r3, [pc, #208]	; (80058b0 <HAL_RCC_OscConfig+0x4d0>)
 80057e0:	2201      	movs	r2, #1
 80057e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057e4:	f7fc f986 	bl	8001af4 <HAL_GetTick>
 80057e8:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057ea:	e008      	b.n	80057fe <HAL_RCC_OscConfig+0x41e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057ec:	f7fc f982 	bl	8001af4 <HAL_GetTick>
 80057f0:	4602      	mov	r2, r0
 80057f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	2b64      	cmp	r3, #100	; 0x64
 80057f8:	d901      	bls.n	80057fe <HAL_RCC_OscConfig+0x41e>
          {
            return HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	e04d      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057fe:	4b2b      	ldr	r3, [pc, #172]	; (80058ac <HAL_RCC_OscConfig+0x4cc>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d0f0      	beq.n	80057ec <HAL_RCC_OscConfig+0x40c>
 800580a:	e045      	b.n	8005898 <HAL_RCC_OscConfig+0x4b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800580c:	4b28      	ldr	r3, [pc, #160]	; (80058b0 <HAL_RCC_OscConfig+0x4d0>)
 800580e:	2200      	movs	r2, #0
 8005810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005812:	f7fc f96f 	bl	8001af4 <HAL_GetTick>
 8005816:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005818:	e008      	b.n	800582c <HAL_RCC_OscConfig+0x44c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800581a:	f7fc f96b 	bl	8001af4 <HAL_GetTick>
 800581e:	4602      	mov	r2, r0
 8005820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	2b64      	cmp	r3, #100	; 0x64
 8005826:	d901      	bls.n	800582c <HAL_RCC_OscConfig+0x44c>
          {
            return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e036      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800582c:	4b1f      	ldr	r3, [pc, #124]	; (80058ac <HAL_RCC_OscConfig+0x4cc>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d1f0      	bne.n	800581a <HAL_RCC_OscConfig+0x43a>
 8005838:	e02e      	b.n	8005898 <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	2b01      	cmp	r3, #1
 8005840:	d101      	bne.n	8005846 <HAL_RCC_OscConfig+0x466>
      {
        return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e029      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8005846:	4b19      	ldr	r3, [pc, #100]	; (80058ac <HAL_RCC_OscConfig+0x4cc>)
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	637b      	str	r3, [r7, #52]	; 0x34
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800584c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800584e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	69db      	ldr	r3, [r3, #28]
 8005856:	429a      	cmp	r2, r3
 8005858:	d11c      	bne.n	8005894 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800585a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800585c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005864:	429a      	cmp	r2, r3
 8005866:	d115      	bne.n	8005894 <HAL_RCC_OscConfig+0x4b4>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800586a:	099b      	lsrs	r3, r3, #6
 800586c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005874:	429a      	cmp	r2, r3
 8005876:	d10d      	bne.n	8005894 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800587a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005882:	429a      	cmp	r2, r3
 8005884:	d106      	bne.n	8005894 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005888:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005890:	429a      	cmp	r2, r3
 8005892:	d001      	beq.n	8005898 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	e000      	b.n	800589a <HAL_RCC_OscConfig+0x4ba>
        }
      }
    }
  }
  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3740      	adds	r7, #64	; 0x40
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	40007000 	.word	0x40007000
 80058a8:	40023870 	.word	0x40023870
 80058ac:	40023800 	.word	0x40023800
 80058b0:	42470060 	.word	0x42470060

080058b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e0d2      	b.n	8005a6e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80058c8:	4b6b      	ldr	r3, [pc, #428]	; (8005a78 <HAL_RCC_ClockConfig+0x1c4>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 030f 	and.w	r3, r3, #15
 80058d0:	683a      	ldr	r2, [r7, #0]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d90c      	bls.n	80058f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058d6:	4b68      	ldr	r3, [pc, #416]	; (8005a78 <HAL_RCC_ClockConfig+0x1c4>)
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	b2d2      	uxtb	r2, r2
 80058dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058de:	4b66      	ldr	r3, [pc, #408]	; (8005a78 <HAL_RCC_ClockConfig+0x1c4>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 030f 	and.w	r3, r3, #15
 80058e6:	683a      	ldr	r2, [r7, #0]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d001      	beq.n	80058f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e0be      	b.n	8005a6e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f003 0302 	and.w	r3, r3, #2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d020      	beq.n	800593e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0304 	and.w	r3, r3, #4
 8005904:	2b00      	cmp	r3, #0
 8005906:	d005      	beq.n	8005914 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005908:	4b5c      	ldr	r3, [pc, #368]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	4a5b      	ldr	r2, [pc, #364]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 800590e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005912:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f003 0308 	and.w	r3, r3, #8
 800591c:	2b00      	cmp	r3, #0
 800591e:	d005      	beq.n	800592c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8005920:	4b56      	ldr	r3, [pc, #344]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	4a55      	ldr	r2, [pc, #340]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 8005926:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800592a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800592c:	4b53      	ldr	r3, [pc, #332]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	4950      	ldr	r1, [pc, #320]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 800593a:	4313      	orrs	r3, r2
 800593c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0301 	and.w	r3, r3, #1
 8005946:	2b00      	cmp	r3, #0
 8005948:	d040      	beq.n	80059cc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	2b01      	cmp	r3, #1
 8005950:	d107      	bne.n	8005962 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005952:	4b4a      	ldr	r3, [pc, #296]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800595a:	2b00      	cmp	r3, #0
 800595c:	d115      	bne.n	800598a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e085      	b.n	8005a6e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	2b02      	cmp	r3, #2
 8005968:	d107      	bne.n	800597a <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800596a:	4b44      	ldr	r3, [pc, #272]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d109      	bne.n	800598a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e079      	b.n	8005a6e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800597a:	4b40      	ldr	r3, [pc, #256]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d101      	bne.n	800598a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e071      	b.n	8005a6e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800598a:	4b3c      	ldr	r3, [pc, #240]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	f023 0203 	bic.w	r2, r3, #3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	4939      	ldr	r1, [pc, #228]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 8005998:	4313      	orrs	r3, r2
 800599a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800599c:	f7fc f8aa 	bl	8001af4 <HAL_GetTick>
 80059a0:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059a2:	e00a      	b.n	80059ba <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059a4:	f7fc f8a6 	bl	8001af4 <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d901      	bls.n	80059ba <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80059b6:	2303      	movs	r3, #3
 80059b8:	e059      	b.n	8005a6e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059ba:	4b30      	ldr	r3, [pc, #192]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	f003 020c 	and.w	r2, r3, #12
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d1eb      	bne.n	80059a4 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059cc:	4b2a      	ldr	r3, [pc, #168]	; (8005a78 <HAL_RCC_ClockConfig+0x1c4>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 030f 	and.w	r3, r3, #15
 80059d4:	683a      	ldr	r2, [r7, #0]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d20c      	bcs.n	80059f4 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059da:	4b27      	ldr	r3, [pc, #156]	; (8005a78 <HAL_RCC_ClockConfig+0x1c4>)
 80059dc:	683a      	ldr	r2, [r7, #0]
 80059de:	b2d2      	uxtb	r2, r2
 80059e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059e2:	4b25      	ldr	r3, [pc, #148]	; (8005a78 <HAL_RCC_ClockConfig+0x1c4>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 030f 	and.w	r3, r3, #15
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d001      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e03c      	b.n	8005a6e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0304 	and.w	r3, r3, #4
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d008      	beq.n	8005a12 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a00:	4b1e      	ldr	r3, [pc, #120]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	491b      	ldr	r1, [pc, #108]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0308 	and.w	r3, r3, #8
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d009      	beq.n	8005a32 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a1e:	4b17      	ldr	r3, [pc, #92]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	00db      	lsls	r3, r3, #3
 8005a2c:	4913      	ldr	r1, [pc, #76]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8005a32:	f000 f82b 	bl	8005a8c <HAL_RCC_GetSysClockFreq>
 8005a36:	4601      	mov	r1, r0
 8005a38:	4b10      	ldr	r3, [pc, #64]	; (8005a7c <HAL_RCC_ClockConfig+0x1c8>)
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a40:	22f0      	movs	r2, #240	; 0xf0
 8005a42:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	fa92 f2a2 	rbit	r2, r2
 8005a4a:	60fa      	str	r2, [r7, #12]
  return result;
 8005a4c:	68fa      	ldr	r2, [r7, #12]
 8005a4e:	fab2 f282 	clz	r2, r2
 8005a52:	b2d2      	uxtb	r2, r2
 8005a54:	40d3      	lsrs	r3, r2
 8005a56:	4a0a      	ldr	r2, [pc, #40]	; (8005a80 <HAL_RCC_ClockConfig+0x1cc>)
 8005a58:	5cd3      	ldrb	r3, [r2, r3]
 8005a5a:	fa21 f303 	lsr.w	r3, r1, r3
 8005a5e:	4a09      	ldr	r2, [pc, #36]	; (8005a84 <HAL_RCC_ClockConfig+0x1d0>)
 8005a60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005a62:	4b09      	ldr	r3, [pc, #36]	; (8005a88 <HAL_RCC_ClockConfig+0x1d4>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4618      	mov	r0, r3
 8005a68:	f7fc f802 	bl	8001a70 <HAL_InitTick>

  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3718      	adds	r7, #24
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	40023c00 	.word	0x40023c00
 8005a7c:	40023800 	.word	0x40023800
 8005a80:	08013938 	.word	0x08013938
 8005a84:	20000004 	.word	0x20000004
 8005a88:	20000008 	.word	0x20000008

08005a8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a8e:	b085      	sub	sp, #20
 8005a90:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005a92:	2300      	movs	r3, #0
 8005a94:	607b      	str	r3, [r7, #4]
 8005a96:	2300      	movs	r3, #0
 8005a98:	60fb      	str	r3, [r7, #12]
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005aa2:	4b63      	ldr	r3, [pc, #396]	; (8005c30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f003 030c 	and.w	r3, r3, #12
 8005aaa:	2b04      	cmp	r3, #4
 8005aac:	d007      	beq.n	8005abe <HAL_RCC_GetSysClockFreq+0x32>
 8005aae:	2b08      	cmp	r3, #8
 8005ab0:	d008      	beq.n	8005ac4 <HAL_RCC_GetSysClockFreq+0x38>
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	f040 80b4 	bne.w	8005c20 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ab8:	4b5e      	ldr	r3, [pc, #376]	; (8005c34 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005aba:	60bb      	str	r3, [r7, #8]
       break;
 8005abc:	e0b3      	b.n	8005c26 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005abe:	4b5e      	ldr	r3, [pc, #376]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005ac0:	60bb      	str	r3, [r7, #8]
      break;
 8005ac2:	e0b0      	b.n	8005c26 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ac4:	4b5a      	ldr	r3, [pc, #360]	; (8005c30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005acc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ace:	4b58      	ldr	r3, [pc, #352]	; (8005c30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d04a      	beq.n	8005b70 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ada:	4b55      	ldr	r3, [pc, #340]	; (8005c30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	099b      	lsrs	r3, r3, #6
 8005ae0:	f04f 0400 	mov.w	r4, #0
 8005ae4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005ae8:	f04f 0200 	mov.w	r2, #0
 8005aec:	ea03 0501 	and.w	r5, r3, r1
 8005af0:	ea04 0602 	and.w	r6, r4, r2
 8005af4:	4629      	mov	r1, r5
 8005af6:	4632      	mov	r2, r6
 8005af8:	f04f 0300 	mov.w	r3, #0
 8005afc:	f04f 0400 	mov.w	r4, #0
 8005b00:	0154      	lsls	r4, r2, #5
 8005b02:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005b06:	014b      	lsls	r3, r1, #5
 8005b08:	4619      	mov	r1, r3
 8005b0a:	4622      	mov	r2, r4
 8005b0c:	1b49      	subs	r1, r1, r5
 8005b0e:	eb62 0206 	sbc.w	r2, r2, r6
 8005b12:	f04f 0300 	mov.w	r3, #0
 8005b16:	f04f 0400 	mov.w	r4, #0
 8005b1a:	0194      	lsls	r4, r2, #6
 8005b1c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005b20:	018b      	lsls	r3, r1, #6
 8005b22:	1a5b      	subs	r3, r3, r1
 8005b24:	eb64 0402 	sbc.w	r4, r4, r2
 8005b28:	f04f 0100 	mov.w	r1, #0
 8005b2c:	f04f 0200 	mov.w	r2, #0
 8005b30:	00e2      	lsls	r2, r4, #3
 8005b32:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005b36:	00d9      	lsls	r1, r3, #3
 8005b38:	460b      	mov	r3, r1
 8005b3a:	4614      	mov	r4, r2
 8005b3c:	195b      	adds	r3, r3, r5
 8005b3e:	eb44 0406 	adc.w	r4, r4, r6
 8005b42:	f04f 0100 	mov.w	r1, #0
 8005b46:	f04f 0200 	mov.w	r2, #0
 8005b4a:	0262      	lsls	r2, r4, #9
 8005b4c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005b50:	0259      	lsls	r1, r3, #9
 8005b52:	460b      	mov	r3, r1
 8005b54:	4614      	mov	r4, r2
 8005b56:	4618      	mov	r0, r3
 8005b58:	4621      	mov	r1, r4
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f04f 0400 	mov.w	r4, #0
 8005b60:	461a      	mov	r2, r3
 8005b62:	4623      	mov	r3, r4
 8005b64:	f7fa fb36 	bl	80001d4 <__aeabi_uldivmod>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	460c      	mov	r4, r1
 8005b6c:	60fb      	str	r3, [r7, #12]
 8005b6e:	e049      	b.n	8005c04 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b70:	4b2f      	ldr	r3, [pc, #188]	; (8005c30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	099b      	lsrs	r3, r3, #6
 8005b76:	f04f 0400 	mov.w	r4, #0
 8005b7a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005b7e:	f04f 0200 	mov.w	r2, #0
 8005b82:	ea03 0501 	and.w	r5, r3, r1
 8005b86:	ea04 0602 	and.w	r6, r4, r2
 8005b8a:	4629      	mov	r1, r5
 8005b8c:	4632      	mov	r2, r6
 8005b8e:	f04f 0300 	mov.w	r3, #0
 8005b92:	f04f 0400 	mov.w	r4, #0
 8005b96:	0154      	lsls	r4, r2, #5
 8005b98:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005b9c:	014b      	lsls	r3, r1, #5
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	4622      	mov	r2, r4
 8005ba2:	1b49      	subs	r1, r1, r5
 8005ba4:	eb62 0206 	sbc.w	r2, r2, r6
 8005ba8:	f04f 0300 	mov.w	r3, #0
 8005bac:	f04f 0400 	mov.w	r4, #0
 8005bb0:	0194      	lsls	r4, r2, #6
 8005bb2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005bb6:	018b      	lsls	r3, r1, #6
 8005bb8:	1a5b      	subs	r3, r3, r1
 8005bba:	eb64 0402 	sbc.w	r4, r4, r2
 8005bbe:	f04f 0100 	mov.w	r1, #0
 8005bc2:	f04f 0200 	mov.w	r2, #0
 8005bc6:	00e2      	lsls	r2, r4, #3
 8005bc8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005bcc:	00d9      	lsls	r1, r3, #3
 8005bce:	460b      	mov	r3, r1
 8005bd0:	4614      	mov	r4, r2
 8005bd2:	195b      	adds	r3, r3, r5
 8005bd4:	eb44 0406 	adc.w	r4, r4, r6
 8005bd8:	f04f 0100 	mov.w	r1, #0
 8005bdc:	f04f 0200 	mov.w	r2, #0
 8005be0:	02a2      	lsls	r2, r4, #10
 8005be2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005be6:	0299      	lsls	r1, r3, #10
 8005be8:	460b      	mov	r3, r1
 8005bea:	4614      	mov	r4, r2
 8005bec:	4618      	mov	r0, r3
 8005bee:	4621      	mov	r1, r4
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f04f 0400 	mov.w	r4, #0
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	4623      	mov	r3, r4
 8005bfa:	f7fa faeb 	bl	80001d4 <__aeabi_uldivmod>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	460c      	mov	r4, r1
 8005c02:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c04:	4b0a      	ldr	r3, [pc, #40]	; (8005c30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	0c1b      	lsrs	r3, r3, #16
 8005c0a:	f003 0303 	and.w	r3, r3, #3
 8005c0e:	3301      	adds	r3, #1
 8005c10:	005b      	lsls	r3, r3, #1
 8005c12:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005c14:	68fa      	ldr	r2, [r7, #12]
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c1c:	60bb      	str	r3, [r7, #8]
      break;
 8005c1e:	e002      	b.n	8005c26 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c20:	4b04      	ldr	r3, [pc, #16]	; (8005c34 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005c22:	60bb      	str	r3, [r7, #8]
      break;
 8005c24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c26:	68bb      	ldr	r3, [r7, #8]
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3714      	adds	r7, #20
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c30:	40023800 	.word	0x40023800
 8005c34:	00f42400 	.word	0x00f42400
 8005c38:	007a1200 	.word	0x007a1200

08005c3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c40:	4b02      	ldr	r3, [pc, #8]	; (8005c4c <HAL_RCC_GetHCLKFreq+0x10>)
 8005c42:	681b      	ldr	r3, [r3, #0]
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bc80      	pop	{r7}
 8005c4a:	4770      	bx	lr
 8005c4c:	20000004 	.word	0x20000004

08005c50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8005c56:	f7ff fff1 	bl	8005c3c <HAL_RCC_GetHCLKFreq>
 8005c5a:	4601      	mov	r1, r0
 8005c5c:	4b0b      	ldr	r3, [pc, #44]	; (8005c8c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005c64:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8005c68:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	fa92 f2a2 	rbit	r2, r2
 8005c70:	603a      	str	r2, [r7, #0]
  return result;
 8005c72:	683a      	ldr	r2, [r7, #0]
 8005c74:	fab2 f282 	clz	r2, r2
 8005c78:	b2d2      	uxtb	r2, r2
 8005c7a:	40d3      	lsrs	r3, r2
 8005c7c:	4a04      	ldr	r2, [pc, #16]	; (8005c90 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005c7e:	5cd3      	ldrb	r3, [r2, r3]
 8005c80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3708      	adds	r7, #8
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}
 8005c8c:	40023800 	.word	0x40023800
 8005c90:	08013948 	.word	0x08013948

08005c94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b082      	sub	sp, #8
 8005c98:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8005c9a:	f7ff ffcf 	bl	8005c3c <HAL_RCC_GetHCLKFreq>
 8005c9e:	4601      	mov	r1, r0
 8005ca0:	4b0b      	ldr	r3, [pc, #44]	; (8005cd0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005ca8:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8005cac:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cae:	687a      	ldr	r2, [r7, #4]
 8005cb0:	fa92 f2a2 	rbit	r2, r2
 8005cb4:	603a      	str	r2, [r7, #0]
  return result;
 8005cb6:	683a      	ldr	r2, [r7, #0]
 8005cb8:	fab2 f282 	clz	r2, r2
 8005cbc:	b2d2      	uxtb	r2, r2
 8005cbe:	40d3      	lsrs	r3, r2
 8005cc0:	4a04      	ldr	r2, [pc, #16]	; (8005cd4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005cc2:	5cd3      	ldrb	r3, [r2, r3]
 8005cc4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3708      	adds	r7, #8
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}
 8005cd0:	40023800 	.word	0x40023800
 8005cd4:	08013948 	.word	0x08013948

08005cd8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d101      	bne.n	8005cea <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e022      	b.n	8005d30 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d105      	bne.n	8005d02 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f7fb fa01 	bl	8001104 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2203      	movs	r2, #3
 8005d06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f000 f814 	bl	8005d38 <HAL_SD_InitCard>
 8005d10:	4603      	mov	r3, r0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d001      	beq.n	8005d1a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e00a      	b.n	8005d30 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3708      	adds	r7, #8
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005d38:	b5b0      	push	{r4, r5, r7, lr}
 8005d3a:	b08e      	sub	sp, #56	; 0x38
 8005d3c:	af04      	add	r7, sp, #16
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005d40:	2300      	movs	r3, #0
 8005d42:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005d44:	2300      	movs	r3, #0
 8005d46:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005d50:	2300      	movs	r3, #0
 8005d52:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005d54:	2376      	movs	r3, #118	; 0x76
 8005d56:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681d      	ldr	r5, [r3, #0]
 8005d5c:	466c      	mov	r4, sp
 8005d5e:	f107 0314 	add.w	r3, r7, #20
 8005d62:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005d66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005d6a:	f107 0308 	add.w	r3, r7, #8
 8005d6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d70:	4628      	mov	r0, r5
 8005d72:	f002 f8f5 	bl	8007f60 <SDIO_Init>
 8005d76:	4603      	mov	r3, r0
 8005d78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8005d7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d001      	beq.n	8005d88 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e031      	b.n	8005dec <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8005d88:	4b1a      	ldr	r3, [pc, #104]	; (8005df4 <HAL_SD_InitCard+0xbc>)
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4618      	mov	r0, r3
 8005d94:	f002 f92a 	bl	8007fec <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005d98:	4b16      	ldr	r3, [pc, #88]	; (8005df4 <HAL_SD_InitCard+0xbc>)
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f001 f8f0 	bl	8006f84 <SD_PowerON>
 8005da4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005da6:	6a3b      	ldr	r3, [r7, #32]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d00b      	beq.n	8005dc4 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005db8:	6a3b      	ldr	r3, [r7, #32]
 8005dba:	431a      	orrs	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e013      	b.n	8005dec <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f001 f80f 	bl	8006de8 <SD_InitCard>
 8005dca:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005dcc:	6a3b      	ldr	r3, [r7, #32]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00b      	beq.n	8005dea <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005dde:	6a3b      	ldr	r3, [r7, #32]
 8005de0:	431a      	orrs	r2, r3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e000      	b.n	8005dec <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8005dea:	2300      	movs	r3, #0
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3728      	adds	r7, #40	; 0x28
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bdb0      	pop	{r4, r5, r7, pc}
 8005df4:	422580a0 	.word	0x422580a0

08005df8 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b092      	sub	sp, #72	; 0x48
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	607a      	str	r2, [r7, #4]
 8005e04:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005e06:	f7fb fe75 	bl	8001af4 <HAL_GetTick>
 8005e0a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d107      	bne.n	8005e2a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e1e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e1d9      	b.n	80061de <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	f040 81cc 	bne.w	80061d0 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005e3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	441a      	add	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d907      	bls.n	8005e5c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e50:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e1c0      	b.n	80061de <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2203      	movs	r2, #3
 8005e60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d002      	beq.n	8005e7a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8005e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e76:	025b      	lsls	r3, r3, #9
 8005e78:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005e82:	4618      	mov	r0, r3
 8005e84:	f002 f940 	bl	8008108 <SDMMC_CmdBlockLength>
 8005e88:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00f      	beq.n	8005eb0 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a9b      	ldr	r2, [pc, #620]	; (8006104 <HAL_SD_ReadBlocks+0x30c>)
 8005e96:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e9e:	431a      	orrs	r2, r3
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e196      	b.n	80061de <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8005eb4:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	025b      	lsls	r3, r3, #9
 8005eba:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005ebc:	2390      	movs	r3, #144	; 0x90
 8005ebe:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005ec0:	2302      	movs	r3, #2
 8005ec2:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f107 0214 	add.w	r2, r7, #20
 8005ed4:	4611      	mov	r1, r2
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f002 f8eb 	bl	80080b2 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d90a      	bls.n	8005ef8 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2202      	movs	r2, #2
 8005ee6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f002 f94e 	bl	8008190 <SDMMC_CmdReadMultiBlock>
 8005ef4:	6478      	str	r0, [r7, #68]	; 0x44
 8005ef6:	e009      	b.n	8005f0c <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2201      	movs	r2, #1
 8005efc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005f04:	4618      	mov	r0, r3
 8005f06:	f002 f921 	bl	800814c <SDMMC_CmdReadSingleBlock>
 8005f0a:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d012      	beq.n	8005f38 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a7b      	ldr	r2, [pc, #492]	; (8006104 <HAL_SD_ReadBlocks+0x30c>)
 8005f18:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f20:	431a      	orrs	r2, r3
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2200      	movs	r2, #0
 8005f32:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e152      	b.n	80061de <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005f3c:	e061      	b.n	8006002 <HAL_SD_ReadBlocks+0x20a>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d03c      	beq.n	8005fc6 <HAL_SD_ReadBlocks+0x1ce>
 8005f4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d039      	beq.n	8005fc6 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8005f52:	2300      	movs	r3, #0
 8005f54:	643b      	str	r3, [r7, #64]	; 0x40
 8005f56:	e033      	b.n	8005fc0 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f002 f829 	bl	8007fb4 <SDIO_ReadFIFO>
 8005f62:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8005f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f66:	b2da      	uxtb	r2, r3
 8005f68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f6a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005f6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f6e:	3301      	adds	r3, #1
 8005f70:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005f72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f74:	3b01      	subs	r3, #1
 8005f76:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f7a:	0a1b      	lsrs	r3, r3, #8
 8005f7c:	b2da      	uxtb	r2, r3
 8005f7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f80:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f84:	3301      	adds	r3, #1
 8005f86:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005f88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8005f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f90:	0c1b      	lsrs	r3, r3, #16
 8005f92:	b2da      	uxtb	r2, r3
 8005f94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f96:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005f98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005f9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8005fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fa6:	0e1b      	lsrs	r3, r3, #24
 8005fa8:	b2da      	uxtb	r2, r3
 8005faa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fac:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005fae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005fb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fb6:	3b01      	subs	r3, #1
 8005fb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8005fba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005fbc:	3301      	adds	r3, #1
 8005fbe:	643b      	str	r3, [r7, #64]	; 0x40
 8005fc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005fc2:	2b07      	cmp	r3, #7
 8005fc4:	d9c8      	bls.n	8005f58 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005fc6:	f7fb fd95 	bl	8001af4 <HAL_GetTick>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fce:	1ad3      	subs	r3, r2, r3
 8005fd0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d902      	bls.n	8005fdc <HAL_SD_ReadBlocks+0x1e4>
 8005fd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d112      	bne.n	8006002 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a48      	ldr	r2, [pc, #288]	; (8006104 <HAL_SD_ReadBlocks+0x30c>)
 8005fe2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e0ed      	b.n	80061de <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006008:	f240 332a 	movw	r3, #810	; 0x32a
 800600c:	4013      	ands	r3, r2
 800600e:	2b00      	cmp	r3, #0
 8006010:	d095      	beq.n	8005f3e <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006018:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800601c:	2b00      	cmp	r3, #0
 800601e:	d022      	beq.n	8006066 <HAL_SD_ReadBlocks+0x26e>
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	2b01      	cmp	r3, #1
 8006024:	d91f      	bls.n	8006066 <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800602a:	2b03      	cmp	r3, #3
 800602c:	d01b      	beq.n	8006066 <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4618      	mov	r0, r3
 8006034:	f002 f912 	bl	800825c <SDMMC_CmdStopTransfer>
 8006038:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800603a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800603c:	2b00      	cmp	r3, #0
 800603e:	d012      	beq.n	8006066 <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a2f      	ldr	r2, [pc, #188]	; (8006104 <HAL_SD_ReadBlocks+0x30c>)
 8006046:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800604c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800604e:	431a      	orrs	r2, r3
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2200      	movs	r2, #0
 8006060:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e0bb      	b.n	80061de <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800606c:	f003 0308 	and.w	r3, r3, #8
 8006070:	2b00      	cmp	r3, #0
 8006072:	d012      	beq.n	800609a <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a22      	ldr	r2, [pc, #136]	; (8006104 <HAL_SD_ReadBlocks+0x30c>)
 800607a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006080:	f043 0208 	orr.w	r2, r3, #8
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2200      	movs	r2, #0
 8006094:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e0a1      	b.n	80061de <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060a0:	f003 0302 	and.w	r3, r3, #2
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d012      	beq.n	80060ce <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a15      	ldr	r2, [pc, #84]	; (8006104 <HAL_SD_ReadBlocks+0x30c>)
 80060ae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b4:	f043 0202 	orr.w	r2, r3, #2
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e087      	b.n	80061de <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060d4:	f003 0320 	and.w	r3, r3, #32
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d064      	beq.n	80061a6 <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a08      	ldr	r2, [pc, #32]	; (8006104 <HAL_SD_ReadBlocks+0x30c>)
 80060e2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e8:	f043 0220 	orr.w	r2, r3, #32
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e06d      	b.n	80061de <HAL_SD_ReadBlocks+0x3e6>
 8006102:	bf00      	nop
 8006104:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4618      	mov	r0, r3
 800610e:	f001 ff51 	bl	8007fb4 <SDIO_ReadFIFO>
 8006112:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8006114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006116:	b2da      	uxtb	r2, r3
 8006118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800611a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800611c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800611e:	3301      	adds	r3, #1
 8006120:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006122:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006124:	3b01      	subs	r3, #1
 8006126:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800612a:	0a1b      	lsrs	r3, r3, #8
 800612c:	b2da      	uxtb	r2, r3
 800612e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006130:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006134:	3301      	adds	r3, #1
 8006136:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006138:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800613a:	3b01      	subs	r3, #1
 800613c:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800613e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006140:	0c1b      	lsrs	r3, r3, #16
 8006142:	b2da      	uxtb	r2, r3
 8006144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006146:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800614a:	3301      	adds	r3, #1
 800614c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800614e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006150:	3b01      	subs	r3, #1
 8006152:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8006154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006156:	0e1b      	lsrs	r3, r3, #24
 8006158:	b2da      	uxtb	r2, r3
 800615a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800615c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800615e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006160:	3301      	adds	r3, #1
 8006162:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006164:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006166:	3b01      	subs	r3, #1
 8006168:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800616a:	f7fb fcc3 	bl	8001af4 <HAL_GetTick>
 800616e:	4602      	mov	r2, r0
 8006170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006172:	1ad3      	subs	r3, r2, r3
 8006174:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006176:	429a      	cmp	r2, r3
 8006178:	d902      	bls.n	8006180 <HAL_SD_ReadBlocks+0x388>
 800617a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800617c:	2b00      	cmp	r3, #0
 800617e:	d112      	bne.n	80061a6 <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a18      	ldr	r2, [pc, #96]	; (80061e8 <HAL_SD_ReadBlocks+0x3f0>)
 8006186:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800618c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2200      	movs	r2, #0
 80061a0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e01b      	b.n	80061de <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d002      	beq.n	80061ba <HAL_SD_ReadBlocks+0x3c2>
 80061b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d1a6      	bne.n	8006108 <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f240 523a 	movw	r2, #1338	; 0x53a
 80061c2:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80061cc:	2300      	movs	r3, #0
 80061ce:	e006      	b.n	80061de <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
  }
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3748      	adds	r7, #72	; 0x48
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	bf00      	nop
 80061e8:	004005ff 	.word	0x004005ff

080061ec <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b092      	sub	sp, #72	; 0x48
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	607a      	str	r2, [r7, #4]
 80061f8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80061fa:	f7fb fc7b 	bl	8001af4 <HAL_GetTick>
 80061fe:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d107      	bne.n	800621e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006212:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e184      	b.n	8006528 <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006224:	b2db      	uxtb	r3, r3
 8006226:	2b01      	cmp	r3, #1
 8006228:	f040 8177 	bne.w	800651a <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006232:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	441a      	add	r2, r3
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800623c:	429a      	cmp	r2, r3
 800623e:	d907      	bls.n	8006250 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006244:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	e16b      	b.n	8006528 <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2203      	movs	r2, #3
 8006254:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2200      	movs	r2, #0
 800625e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006264:	2b01      	cmp	r3, #1
 8006266:	d002      	beq.n	800626e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8006268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800626a:	025b      	lsls	r3, r3, #9
 800626c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006276:	4618      	mov	r0, r3
 8006278:	f001 ff46 	bl	8008108 <SDMMC_CmdBlockLength>
 800627c:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 800627e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00f      	beq.n	80062a4 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a9d      	ldr	r2, [pc, #628]	; (8006500 <HAL_SD_WriteBlocks+0x314>)
 800628a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006290:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006292:	431a      	orrs	r2, r3
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e141      	b.n	8006528 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80062a4:	f04f 33ff 	mov.w	r3, #4294967295
 80062a8:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	025b      	lsls	r3, r3, #9
 80062ae:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80062b0:	2390      	movs	r3, #144	; 0x90
 80062b2:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80062b4:	2300      	movs	r3, #0
 80062b6:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80062b8:	2300      	movs	r3, #0
 80062ba:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80062bc:	2301      	movs	r3, #1
 80062be:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f107 0218 	add.w	r2, r7, #24
 80062c8:	4611      	mov	r1, r2
 80062ca:	4618      	mov	r0, r3
 80062cc:	f001 fef1 	bl	80080b2 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d90a      	bls.n	80062ec <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2220      	movs	r2, #32
 80062da:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80062e2:	4618      	mov	r0, r3
 80062e4:	f001 ff98 	bl	8008218 <SDMMC_CmdWriteMultiBlock>
 80062e8:	6478      	str	r0, [r7, #68]	; 0x44
 80062ea:	e009      	b.n	8006300 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2210      	movs	r2, #16
 80062f0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80062f8:	4618      	mov	r0, r3
 80062fa:	f001 ff6b 	bl	80081d4 <SDMMC_CmdWriteSingleBlock>
 80062fe:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006300:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006302:	2b00      	cmp	r3, #0
 8006304:	d012      	beq.n	800632c <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a7d      	ldr	r2, [pc, #500]	; (8006500 <HAL_SD_WriteBlocks+0x314>)
 800630c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006312:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006314:	431a      	orrs	r2, r3
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2201      	movs	r2, #1
 800631e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2200      	movs	r2, #0
 8006326:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e0fd      	b.n	8006528 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006330:	e065      	b.n	80063fe <HAL_SD_WriteBlocks+0x212>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006338:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800633c:	2b00      	cmp	r3, #0
 800633e:	d040      	beq.n	80063c2 <HAL_SD_WriteBlocks+0x1d6>
 8006340:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006342:	2b00      	cmp	r3, #0
 8006344:	d03d      	beq.n	80063c2 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8006346:	2300      	movs	r3, #0
 8006348:	643b      	str	r3, [r7, #64]	; 0x40
 800634a:	e037      	b.n	80063bc <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 800634c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006354:	3301      	adds	r3, #1
 8006356:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800635a:	3b01      	subs	r3, #1
 800635c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800635e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006360:	781b      	ldrb	r3, [r3, #0]
 8006362:	021a      	lsls	r2, r3, #8
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	4313      	orrs	r3, r2
 8006368:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800636a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800636c:	3301      	adds	r3, #1
 800636e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006370:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006372:	3b01      	subs	r3, #1
 8006374:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8006376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006378:	781b      	ldrb	r3, [r3, #0]
 800637a:	041a      	lsls	r2, r3, #16
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	4313      	orrs	r3, r2
 8006380:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006382:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006384:	3301      	adds	r3, #1
 8006386:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006388:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800638a:	3b01      	subs	r3, #1
 800638c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800638e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	061a      	lsls	r2, r3, #24
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	4313      	orrs	r3, r2
 8006398:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800639a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800639c:	3301      	adds	r3, #1
 800639e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80063a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063a2:	3b01      	subs	r3, #1
 80063a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f107 0214 	add.w	r2, r7, #20
 80063ae:	4611      	mov	r1, r2
 80063b0:	4618      	mov	r0, r3
 80063b2:	f001 fe0b 	bl	8007fcc <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80063b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063b8:	3301      	adds	r3, #1
 80063ba:	643b      	str	r3, [r7, #64]	; 0x40
 80063bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063be:	2b07      	cmp	r3, #7
 80063c0:	d9c4      	bls.n	800634c <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80063c2:	f7fb fb97 	bl	8001af4 <HAL_GetTick>
 80063c6:	4602      	mov	r2, r0
 80063c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ca:	1ad3      	subs	r3, r2, r3
 80063cc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d902      	bls.n	80063d8 <HAL_SD_WriteBlocks+0x1ec>
 80063d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d112      	bne.n	80063fe <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a48      	ldr	r2, [pc, #288]	; (8006500 <HAL_SD_WriteBlocks+0x314>)
 80063de:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063e6:	431a      	orrs	r2, r3
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2200      	movs	r2, #0
 80063f8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80063fa:	2303      	movs	r3, #3
 80063fc:	e094      	b.n	8006528 <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006404:	f240 331a 	movw	r3, #794	; 0x31a
 8006408:	4013      	ands	r3, r2
 800640a:	2b00      	cmp	r3, #0
 800640c:	d091      	beq.n	8006332 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006418:	2b00      	cmp	r3, #0
 800641a:	d022      	beq.n	8006462 <HAL_SD_WriteBlocks+0x276>
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	2b01      	cmp	r3, #1
 8006420:	d91f      	bls.n	8006462 <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006426:	2b03      	cmp	r3, #3
 8006428:	d01b      	beq.n	8006462 <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4618      	mov	r0, r3
 8006430:	f001 ff14 	bl	800825c <SDMMC_CmdStopTransfer>
 8006434:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006436:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006438:	2b00      	cmp	r3, #0
 800643a:	d012      	beq.n	8006462 <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a2f      	ldr	r2, [pc, #188]	; (8006500 <HAL_SD_WriteBlocks+0x314>)
 8006442:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006448:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800644a:	431a      	orrs	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2200      	movs	r2, #0
 800645c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e062      	b.n	8006528 <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006468:	f003 0308 	and.w	r3, r3, #8
 800646c:	2b00      	cmp	r3, #0
 800646e:	d012      	beq.n	8006496 <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a22      	ldr	r2, [pc, #136]	; (8006500 <HAL_SD_WriteBlocks+0x314>)
 8006476:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647c:	f043 0208 	orr.w	r2, r3, #8
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2201      	movs	r2, #1
 8006488:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2200      	movs	r2, #0
 8006490:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e048      	b.n	8006528 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800649c:	f003 0302 	and.w	r3, r3, #2
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d012      	beq.n	80064ca <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a15      	ldr	r2, [pc, #84]	; (8006500 <HAL_SD_WriteBlocks+0x314>)
 80064aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b0:	f043 0202 	orr.w	r2, r3, #2
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e02e      	b.n	8006528 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064d0:	f003 0310 	and.w	r3, r3, #16
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d015      	beq.n	8006504 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a08      	ldr	r2, [pc, #32]	; (8006500 <HAL_SD_WriteBlocks+0x314>)
 80064de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e4:	f043 0210 	orr.w	r2, r3, #16
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2200      	movs	r2, #0
 80064f8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e014      	b.n	8006528 <HAL_SD_WriteBlocks+0x33c>
 80064fe:	bf00      	nop
 8006500:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f240 523a 	movw	r2, #1338	; 0x53a
 800650c:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2201      	movs	r2, #1
 8006512:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006516:	2300      	movs	r3, #0
 8006518:	e006      	b.n	8006528 <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800651e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
  }
}
 8006528:	4618      	mov	r0, r3
 800652a:	3748      	adds	r7, #72	; 0x48
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b084      	sub	sp, #16
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800653c:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006544:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006548:	2b00      	cmp	r3, #0
 800654a:	d008      	beq.n	800655e <HAL_SD_IRQHandler+0x2e>
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f003 0308 	and.w	r3, r3, #8
 8006552:	2b00      	cmp	r3, #0
 8006554:	d003      	beq.n	800655e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 ff2a 	bl	80073b0 <SD_Read_IT>
 800655c:	e157      	b.n	800680e <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006568:	2b00      	cmp	r3, #0
 800656a:	f000 808f 	beq.w	800668c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006576:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	6812      	ldr	r2, [r2, #0]
 8006582:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8006586:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800658a:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f022 0201 	bic.w	r2, r2, #1
 800659a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f003 0308 	and.w	r3, r3, #8
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d039      	beq.n	800661a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f003 0302 	and.w	r3, r3, #2
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d104      	bne.n	80065ba <HAL_SD_IRQHandler+0x8a>
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f003 0320 	and.w	r3, r3, #32
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d011      	beq.n	80065de <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4618      	mov	r0, r3
 80065c0:	f001 fe4c 	bl	800825c <SDMMC_CmdStopTransfer>
 80065c4:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d008      	beq.n	80065de <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	431a      	orrs	r2, r3
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f921 	bl	8006820 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f240 523a 	movw	r2, #1338	; 0x53a
 80065e6:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f003 0301 	and.w	r3, r3, #1
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d104      	bne.n	800660a <HAL_SD_IRQHandler+0xda>
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f003 0302 	and.w	r3, r3, #2
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f003 fe30 	bl	800a270 <HAL_SD_RxCpltCallback>
 8006610:	e0fd      	b.n	800680e <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f003 fe22 	bl	800a25c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006618:	e0f9      	b.n	800680e <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006620:	2b00      	cmp	r3, #0
 8006622:	f000 80f4 	beq.w	800680e <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f003 0320 	and.w	r3, r3, #32
 800662c:	2b00      	cmp	r3, #0
 800662e:	d011      	beq.n	8006654 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4618      	mov	r0, r3
 8006636:	f001 fe11 	bl	800825c <SDMMC_CmdStopTransfer>
 800663a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d008      	beq.n	8006654 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	431a      	orrs	r2, r3
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 f8e6 	bl	8006820 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f003 0301 	and.w	r3, r3, #1
 800665a:	2b00      	cmp	r3, #0
 800665c:	f040 80d7 	bne.w	800680e <HAL_SD_IRQHandler+0x2de>
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f003 0302 	and.w	r3, r3, #2
 8006666:	2b00      	cmp	r3, #0
 8006668:	f040 80d1 	bne.w	800680e <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f022 0208 	bic.w	r2, r2, #8
 800667a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f003 fde9 	bl	800a25c <HAL_SD_TxCpltCallback>
}
 800668a:	e0c0      	b.n	800680e <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006692:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d008      	beq.n	80066ac <HAL_SD_IRQHandler+0x17c>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f003 0308 	and.w	r3, r3, #8
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d003      	beq.n	80066ac <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f000 fed4 	bl	8007452 <SD_Write_IT>
 80066aa:	e0b0      	b.n	800680e <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066b2:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f000 80a9 	beq.w	800680e <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066c2:	f003 0302 	and.w	r3, r3, #2
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d005      	beq.n	80066d6 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ce:	f043 0202 	orr.w	r2, r3, #2
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066dc:	f003 0308 	and.w	r3, r3, #8
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d005      	beq.n	80066f0 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066e8:	f043 0208 	orr.w	r2, r3, #8
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066f6:	f003 0320 	and.w	r3, r3, #32
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d005      	beq.n	800670a <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006702:	f043 0220 	orr.w	r2, r3, #32
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006710:	f003 0310 	and.w	r3, r3, #16
 8006714:	2b00      	cmp	r3, #0
 8006716:	d005      	beq.n	8006724 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800671c:	f043 0210 	orr.w	r2, r3, #16
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f240 723a 	movw	r2, #1850	; 0x73a
 800672c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	6812      	ldr	r2, [r2, #0]
 8006738:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 800673c:	f023 0302 	bic.w	r3, r3, #2
 8006740:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4618      	mov	r0, r3
 8006748:	f001 fd88 	bl	800825c <SDMMC_CmdStopTransfer>
 800674c:	4602      	mov	r2, r0
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006752:	431a      	orrs	r2, r3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f003 0308 	and.w	r3, r3, #8
 800675e:	2b00      	cmp	r3, #0
 8006760:	d00a      	beq.n	8006778 <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2201      	movs	r2, #1
 8006766:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 f855 	bl	8006820 <HAL_SD_ErrorCallback>
}
 8006776:	e04a      	b.n	800680e <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800677e:	2b00      	cmp	r3, #0
 8006780:	d045      	beq.n	800680e <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f003 0310 	and.w	r3, r3, #16
 8006788:	2b00      	cmp	r3, #0
 800678a:	d104      	bne.n	8006796 <HAL_SD_IRQHandler+0x266>
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f003 0320 	and.w	r3, r3, #32
 8006792:	2b00      	cmp	r3, #0
 8006794:	d011      	beq.n	80067ba <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800679a:	4a1f      	ldr	r2, [pc, #124]	; (8006818 <HAL_SD_IRQHandler+0x2e8>)
 800679c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067a2:	4618      	mov	r0, r3
 80067a4:	f7fb ff5c 	bl	8002660 <HAL_DMA_Abort_IT>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d02f      	beq.n	800680e <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067b2:	4618      	mov	r0, r3
 80067b4:	f000 faaa 	bl	8006d0c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80067b8:	e029      	b.n	800680e <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f003 0301 	and.w	r3, r3, #1
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d104      	bne.n	80067ce <HAL_SD_IRQHandler+0x29e>
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f003 0302 	and.w	r3, r3, #2
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d011      	beq.n	80067f2 <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067d2:	4a12      	ldr	r2, [pc, #72]	; (800681c <HAL_SD_IRQHandler+0x2ec>)
 80067d4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067da:	4618      	mov	r0, r3
 80067dc:	f7fb ff40 	bl	8002660 <HAL_DMA_Abort_IT>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d013      	beq.n	800680e <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ea:	4618      	mov	r0, r3
 80067ec:	f000 fac5 	bl	8006d7a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80067f0:	e00d      	b.n	800680e <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f003 fd1e 	bl	800a248 <HAL_SD_AbortCallback>
}
 800680c:	e7ff      	b.n	800680e <HAL_SD_IRQHandler+0x2de>
 800680e:	bf00      	nop
 8006810:	3710      	adds	r7, #16
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	08006d0d 	.word	0x08006d0d
 800681c:	08006d7b 	.word	0x08006d7b

08006820 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	bc80      	pop	{r7}
 8006830:	4770      	bx	lr
	...

08006834 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006842:	0f9b      	lsrs	r3, r3, #30
 8006844:	b2da      	uxtb	r2, r3
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800684e:	0e9b      	lsrs	r3, r3, #26
 8006850:	b2db      	uxtb	r3, r3
 8006852:	f003 030f 	and.w	r3, r3, #15
 8006856:	b2da      	uxtb	r2, r3
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006860:	0e1b      	lsrs	r3, r3, #24
 8006862:	b2db      	uxtb	r3, r3
 8006864:	f003 0303 	and.w	r3, r3, #3
 8006868:	b2da      	uxtb	r2, r3
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006872:	0c1b      	lsrs	r3, r3, #16
 8006874:	b2da      	uxtb	r2, r3
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800687e:	0a1b      	lsrs	r3, r3, #8
 8006880:	b2da      	uxtb	r2, r3
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800688a:	b2da      	uxtb	r2, r3
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006894:	0d1b      	lsrs	r3, r3, #20
 8006896:	b29a      	uxth	r2, r3
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068a0:	0c1b      	lsrs	r3, r3, #16
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	f003 030f 	and.w	r3, r3, #15
 80068a8:	b2da      	uxtb	r2, r3
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068b2:	0bdb      	lsrs	r3, r3, #15
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	f003 0301 	and.w	r3, r3, #1
 80068ba:	b2da      	uxtb	r2, r3
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068c4:	0b9b      	lsrs	r3, r3, #14
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	f003 0301 	and.w	r3, r3, #1
 80068cc:	b2da      	uxtb	r2, r3
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068d6:	0b5b      	lsrs	r3, r3, #13
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	f003 0301 	and.w	r3, r3, #1
 80068de:	b2da      	uxtb	r2, r3
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068e8:	0b1b      	lsrs	r3, r3, #12
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	f003 0301 	and.w	r3, r3, #1
 80068f0:	b2da      	uxtb	r2, r3
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	2200      	movs	r2, #0
 80068fa:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006900:	2b00      	cmp	r3, #0
 8006902:	d163      	bne.n	80069cc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006908:	009a      	lsls	r2, r3, #2
 800690a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800690e:	4013      	ands	r3, r2
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006914:	0f92      	lsrs	r2, r2, #30
 8006916:	431a      	orrs	r2, r3
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006920:	0edb      	lsrs	r3, r3, #27
 8006922:	b2db      	uxtb	r3, r3
 8006924:	f003 0307 	and.w	r3, r3, #7
 8006928:	b2da      	uxtb	r2, r3
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006932:	0e1b      	lsrs	r3, r3, #24
 8006934:	b2db      	uxtb	r3, r3
 8006936:	f003 0307 	and.w	r3, r3, #7
 800693a:	b2da      	uxtb	r2, r3
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006944:	0d5b      	lsrs	r3, r3, #21
 8006946:	b2db      	uxtb	r3, r3
 8006948:	f003 0307 	and.w	r3, r3, #7
 800694c:	b2da      	uxtb	r2, r3
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006956:	0c9b      	lsrs	r3, r3, #18
 8006958:	b2db      	uxtb	r3, r3
 800695a:	f003 0307 	and.w	r3, r3, #7
 800695e:	b2da      	uxtb	r2, r3
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006968:	0bdb      	lsrs	r3, r3, #15
 800696a:	b2db      	uxtb	r3, r3
 800696c:	f003 0307 	and.w	r3, r3, #7
 8006970:	b2da      	uxtb	r2, r3
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	1c5a      	adds	r2, r3, #1
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	7e1b      	ldrb	r3, [r3, #24]
 8006984:	b2db      	uxtb	r3, r3
 8006986:	f003 0307 	and.w	r3, r3, #7
 800698a:	3302      	adds	r3, #2
 800698c:	2201      	movs	r2, #1
 800698e:	fa02 f303 	lsl.w	r3, r2, r3
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006996:	fb02 f203 	mul.w	r2, r2, r3
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	7a1b      	ldrb	r3, [r3, #8]
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	f003 030f 	and.w	r3, r3, #15
 80069a8:	2201      	movs	r2, #1
 80069aa:	409a      	lsls	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80069b8:	0a52      	lsrs	r2, r2, #9
 80069ba:	fb02 f203 	mul.w	r2, r2, r3
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069c8:	661a      	str	r2, [r3, #96]	; 0x60
 80069ca:	e031      	b.n	8006a30 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d11d      	bne.n	8006a10 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80069d8:	041b      	lsls	r3, r3, #16
 80069da:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069e2:	0c1b      	lsrs	r3, r3, #16
 80069e4:	431a      	orrs	r2, r3
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	3301      	adds	r3, #1
 80069f0:	029a      	lsls	r2, r3, #10
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a04:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	661a      	str	r2, [r3, #96]	; 0x60
 8006a0e:	e00f      	b.n	8006a30 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a58      	ldr	r2, [pc, #352]	; (8006b78 <HAL_SD_GetCardCSD+0x344>)
 8006a16:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a1c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e09d      	b.n	8006b6c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a34:	0b9b      	lsrs	r3, r3, #14
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	f003 0301 	and.w	r3, r3, #1
 8006a3c:	b2da      	uxtb	r2, r3
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a46:	09db      	lsrs	r3, r3, #7
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a4e:	b2da      	uxtb	r2, r3
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a5e:	b2da      	uxtb	r2, r3
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a68:	0fdb      	lsrs	r3, r3, #31
 8006a6a:	b2da      	uxtb	r2, r3
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a74:	0f5b      	lsrs	r3, r3, #29
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	f003 0303 	and.w	r3, r3, #3
 8006a7c:	b2da      	uxtb	r2, r3
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a86:	0e9b      	lsrs	r3, r3, #26
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	f003 0307 	and.w	r3, r3, #7
 8006a8e:	b2da      	uxtb	r2, r3
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a98:	0d9b      	lsrs	r3, r3, #22
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	f003 030f 	and.w	r3, r3, #15
 8006aa0:	b2da      	uxtb	r2, r3
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aaa:	0d5b      	lsrs	r3, r3, #21
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	f003 0301 	and.w	r3, r3, #1
 8006ab2:	b2da      	uxtb	r2, r3
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ac6:	0c1b      	lsrs	r3, r3, #16
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	b2da      	uxtb	r2, r3
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ada:	0bdb      	lsrs	r3, r3, #15
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	f003 0301 	and.w	r3, r3, #1
 8006ae2:	b2da      	uxtb	r2, r3
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aee:	0b9b      	lsrs	r3, r3, #14
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	f003 0301 	and.w	r3, r3, #1
 8006af6:	b2da      	uxtb	r2, r3
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b02:	0b5b      	lsrs	r3, r3, #13
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	f003 0301 	and.w	r3, r3, #1
 8006b0a:	b2da      	uxtb	r2, r3
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b16:	0b1b      	lsrs	r3, r3, #12
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	f003 0301 	and.w	r3, r3, #1
 8006b1e:	b2da      	uxtb	r2, r3
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b2a:	0a9b      	lsrs	r3, r3, #10
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	f003 0303 	and.w	r3, r3, #3
 8006b32:	b2da      	uxtb	r2, r3
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b3e:	0a1b      	lsrs	r3, r3, #8
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	f003 0303 	and.w	r3, r3, #3
 8006b46:	b2da      	uxtb	r2, r3
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b52:	085b      	lsrs	r3, r3, #1
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b5a:	b2da      	uxtb	r2, r3
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	2201      	movs	r2, #1
 8006b66:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8006b6a:	2300      	movs	r3, #0
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bc80      	pop	{r7}
 8006b74:	4770      	bx	lr
 8006b76:	bf00      	nop
 8006b78:	004005ff 	.word	0x004005ff

08006b7c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8006bc6:	2300      	movs	r3, #0
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	370c      	adds	r7, #12
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bc80      	pop	{r7}
 8006bd0:	4770      	bx	lr
	...

08006bd4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8006bd4:	b5b0      	push	{r4, r5, r7, lr}
 8006bd6:	b08e      	sub	sp, #56	; 0x38
 8006bd8:	af04      	add	r7, sp, #16
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2203      	movs	r2, #3
 8006be2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bea:	2b03      	cmp	r3, #3
 8006bec:	d02e      	beq.n	8006c4c <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bf4:	d106      	bne.n	8006c04 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bfa:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	639a      	str	r2, [r3, #56]	; 0x38
 8006c02:	e029      	b.n	8006c58 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c0a:	d10a      	bne.n	8006c22 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 fa6f 	bl	80070f0 <SD_WideBus_Enable>
 8006c12:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1a:	431a      	orrs	r2, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	639a      	str	r2, [r3, #56]	; 0x38
 8006c20:	e01a      	b.n	8006c58 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d10a      	bne.n	8006c3e <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 faac 	bl	8007186 <SD_WideBus_Disable>
 8006c2e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c36:	431a      	orrs	r2, r3
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	639a      	str	r2, [r3, #56]	; 0x38
 8006c3c:	e00c      	b.n	8006c58 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c42:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	639a      	str	r2, [r3, #56]	; 0x38
 8006c4a:	e005      	b.n	8006c58 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c50:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d009      	beq.n	8006c74 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a18      	ldr	r2, [pc, #96]	; (8006cc8 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8006c66:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	e024      	b.n	8006cbe <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	695b      	ldr	r3, [r3, #20]
 8006c8e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	699b      	ldr	r3, [r3, #24]
 8006c94:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681d      	ldr	r5, [r3, #0]
 8006c9a:	466c      	mov	r4, sp
 8006c9c:	f107 0318 	add.w	r3, r7, #24
 8006ca0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006ca4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006ca8:	f107 030c 	add.w	r3, r7, #12
 8006cac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006cae:	4628      	mov	r0, r5
 8006cb0:	f001 f956 	bl	8007f60 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006cbc:	2300      	movs	r3, #0
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3728      	adds	r7, #40	; 0x28
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bdb0      	pop	{r4, r5, r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	004005ff 	.word	0x004005ff

08006ccc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b086      	sub	sp, #24
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006cd8:	f107 030c 	add.w	r3, r7, #12
 8006cdc:	4619      	mov	r1, r3
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f000 f9de 	bl	80070a0 <SD_SendStatus>
 8006ce4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d005      	beq.n	8006cf8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	431a      	orrs	r2, r3
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	0a5b      	lsrs	r3, r3, #9
 8006cfc:	f003 030f 	and.w	r3, r3, #15
 8006d00:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8006d02:	693b      	ldr	r3, [r7, #16]
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3718      	adds	r7, #24
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b084      	sub	sp, #16
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d18:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f240 523a 	movw	r2, #1338	; 0x53a
 8006d22:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006d24:	68f8      	ldr	r0, [r7, #12]
 8006d26:	f7ff ffd1 	bl	8006ccc <HAL_SD_GetCardState>
 8006d2a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	2b06      	cmp	r3, #6
 8006d3e:	d002      	beq.n	8006d46 <SD_DMATxAbort+0x3a>
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	2b05      	cmp	r3, #5
 8006d44:	d10a      	bne.n	8006d5c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f001 fa86 	bl	800825c <SDMMC_CmdStopTransfer>
 8006d50:	4602      	mov	r2, r0
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d56:	431a      	orrs	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d103      	bne.n	8006d6c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006d64:	68f8      	ldr	r0, [r7, #12]
 8006d66:	f003 fa6f 	bl	800a248 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8006d6a:	e002      	b.n	8006d72 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006d6c:	68f8      	ldr	r0, [r7, #12]
 8006d6e:	f7ff fd57 	bl	8006820 <HAL_SD_ErrorCallback>
}
 8006d72:	bf00      	nop
 8006d74:	3710      	adds	r7, #16
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}

08006d7a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8006d7a:	b580      	push	{r7, lr}
 8006d7c:	b084      	sub	sp, #16
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d86:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f240 523a 	movw	r2, #1338	; 0x53a
 8006d90:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f7ff ff9a 	bl	8006ccc <HAL_SD_GetCardState>
 8006d98:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2200      	movs	r2, #0
 8006da6:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	2b06      	cmp	r3, #6
 8006dac:	d002      	beq.n	8006db4 <SD_DMARxAbort+0x3a>
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	2b05      	cmp	r3, #5
 8006db2:	d10a      	bne.n	8006dca <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4618      	mov	r0, r3
 8006dba:	f001 fa4f 	bl	800825c <SDMMC_CmdStopTransfer>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dc4:	431a      	orrs	r2, r3
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d103      	bne.n	8006dda <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006dd2:	68f8      	ldr	r0, [r7, #12]
 8006dd4:	f003 fa38 	bl	800a248 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8006dd8:	e002      	b.n	8006de0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006dda:	68f8      	ldr	r0, [r7, #12]
 8006ddc:	f7ff fd20 	bl	8006820 <HAL_SD_ErrorCallback>
}
 8006de0:	bf00      	nop
 8006de2:	3710      	adds	r7, #16
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006de8:	b5b0      	push	{r4, r5, r7, lr}
 8006dea:	b094      	sub	sp, #80	; 0x50
 8006dec:	af04      	add	r7, sp, #16
 8006dee:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006df0:	2301      	movs	r3, #1
 8006df2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f001 f906 	bl	800800a <SDIO_GetPowerState>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d102      	bne.n	8006e0a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006e04:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006e08:	e0b7      	b.n	8006f7a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e0e:	2b03      	cmp	r3, #3
 8006e10:	d02f      	beq.n	8006e72 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4618      	mov	r0, r3
 8006e18:	f001 fb2a 	bl	8008470 <SDMMC_CmdSendCID>
 8006e1c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006e1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d001      	beq.n	8006e28 <SD_InitCard+0x40>
    {
      return errorstate;
 8006e24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e26:	e0a8      	b.n	8006f7a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	2100      	movs	r1, #0
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f001 f92d 	bl	800808e <SDIO_GetResponse>
 8006e34:	4602      	mov	r2, r0
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2104      	movs	r1, #4
 8006e40:	4618      	mov	r0, r3
 8006e42:	f001 f924 	bl	800808e <SDIO_GetResponse>
 8006e46:	4602      	mov	r2, r0
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2108      	movs	r1, #8
 8006e52:	4618      	mov	r0, r3
 8006e54:	f001 f91b 	bl	800808e <SDIO_GetResponse>
 8006e58:	4602      	mov	r2, r0
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	210c      	movs	r1, #12
 8006e64:	4618      	mov	r0, r3
 8006e66:	f001 f912 	bl	800808e <SDIO_GetResponse>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e76:	2b03      	cmp	r3, #3
 8006e78:	d00d      	beq.n	8006e96 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f107 020e 	add.w	r2, r7, #14
 8006e82:	4611      	mov	r1, r2
 8006e84:	4618      	mov	r0, r3
 8006e86:	f001 fb30 	bl	80084ea <SDMMC_CmdSetRelAdd>
 8006e8a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006e8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d001      	beq.n	8006e96 <SD_InitCard+0xae>
    {
      return errorstate;
 8006e92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e94:	e071      	b.n	8006f7a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e9a:	2b03      	cmp	r3, #3
 8006e9c:	d036      	beq.n	8006f0c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006e9e:	89fb      	ldrh	r3, [r7, #14]
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006eae:	041b      	lsls	r3, r3, #16
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	4610      	mov	r0, r2
 8006eb4:	f001 fafa 	bl	80084ac <SDMMC_CmdSendCSD>
 8006eb8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006eba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d001      	beq.n	8006ec4 <SD_InitCard+0xdc>
    {
      return errorstate;
 8006ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ec2:	e05a      	b.n	8006f7a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2100      	movs	r1, #0
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f001 f8df 	bl	800808e <SDIO_GetResponse>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	2104      	movs	r1, #4
 8006edc:	4618      	mov	r0, r3
 8006ede:	f001 f8d6 	bl	800808e <SDIO_GetResponse>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	2108      	movs	r1, #8
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f001 f8cd 	bl	800808e <SDIO_GetResponse>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	210c      	movs	r1, #12
 8006f00:	4618      	mov	r0, r3
 8006f02:	f001 f8c4 	bl	800808e <SDIO_GetResponse>
 8006f06:	4602      	mov	r2, r0
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2104      	movs	r1, #4
 8006f12:	4618      	mov	r0, r3
 8006f14:	f001 f8bb 	bl	800808e <SDIO_GetResponse>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	0d1a      	lsrs	r2, r3, #20
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8006f20:	f107 0310 	add.w	r3, r7, #16
 8006f24:	4619      	mov	r1, r3
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f7ff fc84 	bl	8006834 <HAL_SD_GetCardCSD>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d002      	beq.n	8006f38 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006f32:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006f36:	e020      	b.n	8006f7a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6819      	ldr	r1, [r3, #0]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f40:	041b      	lsls	r3, r3, #16
 8006f42:	f04f 0400 	mov.w	r4, #0
 8006f46:	461a      	mov	r2, r3
 8006f48:	4623      	mov	r3, r4
 8006f4a:	4608      	mov	r0, r1
 8006f4c:	f001 f9a8 	bl	80082a0 <SDMMC_CmdSelDesel>
 8006f50:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8006f52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d001      	beq.n	8006f5c <SD_InitCard+0x174>
  {
    return errorstate;
 8006f58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f5a:	e00e      	b.n	8006f7a <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681d      	ldr	r5, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	466c      	mov	r4, sp
 8006f64:	f103 0210 	add.w	r2, r3, #16
 8006f68:	ca07      	ldmia	r2, {r0, r1, r2}
 8006f6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006f6e:	3304      	adds	r3, #4
 8006f70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f72:	4628      	mov	r0, r5
 8006f74:	f000 fff4 	bl	8007f60 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3740      	adds	r7, #64	; 0x40
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006f84 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b086      	sub	sp, #24
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006f90:	2300      	movs	r3, #0
 8006f92:	617b      	str	r3, [r7, #20]
 8006f94:	2300      	movs	r3, #0
 8006f96:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f001 f9a2 	bl	80082e6 <SDMMC_CmdGoIdleState>
 8006fa2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d001      	beq.n	8006fae <SD_PowerON+0x2a>
  {
    return errorstate;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	e072      	b.n	8007094 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f001 f9b5 	bl	8008322 <SDMMC_CmdOperCond>
 8006fb8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d00d      	beq.n	8006fdc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f001 f98b 	bl	80082e6 <SDMMC_CmdGoIdleState>
 8006fd0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d004      	beq.n	8006fe2 <SD_PowerON+0x5e>
    {
      return errorstate;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	e05b      	b.n	8007094 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d137      	bne.n	800705a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2100      	movs	r1, #0
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f001 f9b5 	bl	8008360 <SDMMC_CmdAppCommand>
 8006ff6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d02d      	beq.n	800705a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006ffe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007002:	e047      	b.n	8007094 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	2100      	movs	r1, #0
 800700a:	4618      	mov	r0, r3
 800700c:	f001 f9a8 	bl	8008360 <SDMMC_CmdAppCommand>
 8007010:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d001      	beq.n	800701c <SD_PowerON+0x98>
    {
      return errorstate;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	e03b      	b.n	8007094 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	491e      	ldr	r1, [pc, #120]	; (800709c <SD_PowerON+0x118>)
 8007022:	4618      	mov	r0, r3
 8007024:	f001 f9be 	bl	80083a4 <SDMMC_CmdAppOperCommand>
 8007028:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d002      	beq.n	8007036 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007030:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007034:	e02e      	b.n	8007094 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	2100      	movs	r1, #0
 800703c:	4618      	mov	r0, r3
 800703e:	f001 f826 	bl	800808e <SDIO_GetResponse>
 8007042:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	0fdb      	lsrs	r3, r3, #31
 8007048:	2b01      	cmp	r3, #1
 800704a:	d101      	bne.n	8007050 <SD_PowerON+0xcc>
 800704c:	2301      	movs	r3, #1
 800704e:	e000      	b.n	8007052 <SD_PowerON+0xce>
 8007050:	2300      	movs	r3, #0
 8007052:	613b      	str	r3, [r7, #16]

    count++;
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	3301      	adds	r3, #1
 8007058:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007060:	4293      	cmp	r3, r2
 8007062:	d802      	bhi.n	800706a <SD_PowerON+0xe6>
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d0cc      	beq.n	8007004 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007070:	4293      	cmp	r3, r2
 8007072:	d902      	bls.n	800707a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007074:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007078:	e00c      	b.n	8007094 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007080:	2b00      	cmp	r3, #0
 8007082:	d003      	beq.n	800708c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2201      	movs	r2, #1
 8007088:	645a      	str	r2, [r3, #68]	; 0x44
 800708a:	e002      	b.n	8007092 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2200      	movs	r2, #0
 8007090:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007092:	2300      	movs	r3, #0
}
 8007094:	4618      	mov	r0, r3
 8007096:	3718      	adds	r7, #24
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}
 800709c:	c1100000 	.word	0xc1100000

080070a0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d102      	bne.n	80070b6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80070b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80070b4:	e018      	b.n	80070e8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070be:	041b      	lsls	r3, r3, #16
 80070c0:	4619      	mov	r1, r3
 80070c2:	4610      	mov	r0, r2
 80070c4:	f001 fa32 	bl	800852c <SDMMC_CmdSendStatus>
 80070c8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d001      	beq.n	80070d4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	e009      	b.n	80070e8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	2100      	movs	r1, #0
 80070da:	4618      	mov	r0, r3
 80070dc:	f000 ffd7 	bl	800808e <SDIO_GetResponse>
 80070e0:	4602      	mov	r2, r0
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3710      	adds	r7, #16
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b086      	sub	sp, #24
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80070f8:	2300      	movs	r3, #0
 80070fa:	60fb      	str	r3, [r7, #12]
 80070fc:	2300      	movs	r3, #0
 80070fe:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	2100      	movs	r1, #0
 8007106:	4618      	mov	r0, r3
 8007108:	f000 ffc1 	bl	800808e <SDIO_GetResponse>
 800710c:	4603      	mov	r3, r0
 800710e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007112:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007116:	d102      	bne.n	800711e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007118:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800711c:	e02f      	b.n	800717e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800711e:	f107 030c 	add.w	r3, r7, #12
 8007122:	4619      	mov	r1, r3
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f000 f879 	bl	800721c <SD_FindSCR>
 800712a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d001      	beq.n	8007136 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	e023      	b.n	800717e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800713c:	2b00      	cmp	r3, #0
 800713e:	d01c      	beq.n	800717a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007148:	041b      	lsls	r3, r3, #16
 800714a:	4619      	mov	r1, r3
 800714c:	4610      	mov	r0, r2
 800714e:	f001 f907 	bl	8008360 <SDMMC_CmdAppCommand>
 8007152:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d001      	beq.n	800715e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	e00f      	b.n	800717e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2102      	movs	r1, #2
 8007164:	4618      	mov	r0, r3
 8007166:	f001 f940 	bl	80083ea <SDMMC_CmdBusWidth>
 800716a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d001      	beq.n	8007176 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	e003      	b.n	800717e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007176:	2300      	movs	r3, #0
 8007178:	e001      	b.n	800717e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800717a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800717e:	4618      	mov	r0, r3
 8007180:	3718      	adds	r7, #24
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}

08007186 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007186:	b580      	push	{r7, lr}
 8007188:	b086      	sub	sp, #24
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800718e:	2300      	movs	r3, #0
 8007190:	60fb      	str	r3, [r7, #12]
 8007192:	2300      	movs	r3, #0
 8007194:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	2100      	movs	r1, #0
 800719c:	4618      	mov	r0, r3
 800719e:	f000 ff76 	bl	800808e <SDIO_GetResponse>
 80071a2:	4603      	mov	r3, r0
 80071a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80071ac:	d102      	bne.n	80071b4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80071ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80071b2:	e02f      	b.n	8007214 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80071b4:	f107 030c 	add.w	r3, r7, #12
 80071b8:	4619      	mov	r1, r3
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	f000 f82e 	bl	800721c <SD_FindSCR>
 80071c0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d001      	beq.n	80071cc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	e023      	b.n	8007214 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d01c      	beq.n	8007210 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071de:	041b      	lsls	r3, r3, #16
 80071e0:	4619      	mov	r1, r3
 80071e2:	4610      	mov	r0, r2
 80071e4:	f001 f8bc 	bl	8008360 <SDMMC_CmdAppCommand>
 80071e8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d001      	beq.n	80071f4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	e00f      	b.n	8007214 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	2100      	movs	r1, #0
 80071fa:	4618      	mov	r0, r3
 80071fc:	f001 f8f5 	bl	80083ea <SDMMC_CmdBusWidth>
 8007200:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d001      	beq.n	800720c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	e003      	b.n	8007214 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800720c:	2300      	movs	r3, #0
 800720e:	e001      	b.n	8007214 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007210:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007214:	4618      	mov	r0, r3
 8007216:	3718      	adds	r7, #24
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}

0800721c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800721c:	b590      	push	{r4, r7, lr}
 800721e:	b08f      	sub	sp, #60	; 0x3c
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007226:	f7fa fc65 	bl	8001af4 <HAL_GetTick>
 800722a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800722c:	2300      	movs	r3, #0
 800722e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007230:	2300      	movs	r3, #0
 8007232:	60bb      	str	r3, [r7, #8]
 8007234:	2300      	movs	r3, #0
 8007236:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	2108      	movs	r1, #8
 8007242:	4618      	mov	r0, r3
 8007244:	f000 ff60 	bl	8008108 <SDMMC_CmdBlockLength>
 8007248:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800724a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800724c:	2b00      	cmp	r3, #0
 800724e:	d001      	beq.n	8007254 <SD_FindSCR+0x38>
  {
    return errorstate;
 8007250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007252:	e0a9      	b.n	80073a8 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800725c:	041b      	lsls	r3, r3, #16
 800725e:	4619      	mov	r1, r3
 8007260:	4610      	mov	r0, r2
 8007262:	f001 f87d 	bl	8008360 <SDMMC_CmdAppCommand>
 8007266:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800726a:	2b00      	cmp	r3, #0
 800726c:	d001      	beq.n	8007272 <SD_FindSCR+0x56>
  {
    return errorstate;
 800726e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007270:	e09a      	b.n	80073a8 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007272:	f04f 33ff 	mov.w	r3, #4294967295
 8007276:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007278:	2308      	movs	r3, #8
 800727a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800727c:	2330      	movs	r3, #48	; 0x30
 800727e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007280:	2302      	movs	r3, #2
 8007282:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007284:	2300      	movs	r3, #0
 8007286:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007288:	2301      	movs	r3, #1
 800728a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f107 0210 	add.w	r2, r7, #16
 8007294:	4611      	mov	r1, r2
 8007296:	4618      	mov	r0, r3
 8007298:	f000 ff0b 	bl	80080b2 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4618      	mov	r0, r3
 80072a2:	f001 f8c4 	bl	800842e <SDMMC_CmdSendSCR>
 80072a6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80072a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d022      	beq.n	80072f4 <SD_FindSCR+0xd8>
  {
    return errorstate;
 80072ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b0:	e07a      	b.n	80073a8 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00e      	beq.n	80072de <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6819      	ldr	r1, [r3, #0]
 80072c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072c6:	009b      	lsls	r3, r3, #2
 80072c8:	f107 0208 	add.w	r2, r7, #8
 80072cc:	18d4      	adds	r4, r2, r3
 80072ce:	4608      	mov	r0, r1
 80072d0:	f000 fe70 	bl	8007fb4 <SDIO_ReadFIFO>
 80072d4:	4603      	mov	r3, r0
 80072d6:	6023      	str	r3, [r4, #0]
      index++;
 80072d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072da:	3301      	adds	r3, #1
 80072dc:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80072de:	f7fa fc09 	bl	8001af4 <HAL_GetTick>
 80072e2:	4602      	mov	r2, r0
 80072e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072e6:	1ad3      	subs	r3, r2, r3
 80072e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ec:	d102      	bne.n	80072f4 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80072ee:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80072f2:	e059      	b.n	80073a8 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072fa:	f240 432a 	movw	r3, #1066	; 0x42a
 80072fe:	4013      	ands	r3, r2
 8007300:	2b00      	cmp	r3, #0
 8007302:	d0d6      	beq.n	80072b2 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800730a:	f003 0308 	and.w	r3, r3, #8
 800730e:	2b00      	cmp	r3, #0
 8007310:	d005      	beq.n	800731e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2208      	movs	r2, #8
 8007318:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800731a:	2308      	movs	r3, #8
 800731c:	e044      	b.n	80073a8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007324:	f003 0302 	and.w	r3, r3, #2
 8007328:	2b00      	cmp	r3, #0
 800732a:	d005      	beq.n	8007338 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2202      	movs	r2, #2
 8007332:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007334:	2302      	movs	r3, #2
 8007336:	e037      	b.n	80073a8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800733e:	f003 0320 	and.w	r3, r3, #32
 8007342:	2b00      	cmp	r3, #0
 8007344:	d005      	beq.n	8007352 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	2220      	movs	r2, #32
 800734c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800734e:	2320      	movs	r3, #32
 8007350:	e02a      	b.n	80073a8 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f240 523a 	movw	r2, #1338	; 0x53a
 800735a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	061a      	lsls	r2, r3, #24
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	021b      	lsls	r3, r3, #8
 8007364:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007368:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	0a1b      	lsrs	r3, r3, #8
 800736e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007372:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	0e1b      	lsrs	r3, r3, #24
 8007378:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800737a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800737c:	601a      	str	r2, [r3, #0]
    scr++;
 800737e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007380:	3304      	adds	r3, #4
 8007382:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	061a      	lsls	r2, r3, #24
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	021b      	lsls	r3, r3, #8
 800738c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007390:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	0a1b      	lsrs	r3, r3, #8
 8007396:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800739a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	0e1b      	lsrs	r3, r3, #24
 80073a0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80073a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073a4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80073a6:	2300      	movs	r3, #0
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	373c      	adds	r7, #60	; 0x3c
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd90      	pop	{r4, r7, pc}

080073b0 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b086      	sub	sp, #24
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073bc:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d03f      	beq.n	800744a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80073ca:	2300      	movs	r3, #0
 80073cc:	617b      	str	r3, [r7, #20]
 80073ce:	e033      	b.n	8007438 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4618      	mov	r0, r3
 80073d6:	f000 fded 	bl	8007fb4 <SDIO_ReadFIFO>
 80073da:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	b2da      	uxtb	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	3301      	adds	r3, #1
 80073e8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	3b01      	subs	r3, #1
 80073ee:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	0a1b      	lsrs	r3, r3, #8
 80073f4:	b2da      	uxtb	r2, r3
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	3301      	adds	r3, #1
 80073fe:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	3b01      	subs	r3, #1
 8007404:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	0c1b      	lsrs	r3, r3, #16
 800740a:	b2da      	uxtb	r2, r3
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	3301      	adds	r3, #1
 8007414:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	3b01      	subs	r3, #1
 800741a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	0e1b      	lsrs	r3, r3, #24
 8007420:	b2da      	uxtb	r2, r3
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	3301      	adds	r3, #1
 800742a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	3b01      	subs	r3, #1
 8007430:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	3301      	adds	r3, #1
 8007436:	617b      	str	r3, [r7, #20]
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	2b07      	cmp	r3, #7
 800743c:	d9c8      	bls.n	80073d0 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	693a      	ldr	r2, [r7, #16]
 8007448:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800744a:	bf00      	nop
 800744c:	3718      	adds	r7, #24
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}

08007452 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8007452:	b580      	push	{r7, lr}
 8007454:	b086      	sub	sp, #24
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6a1b      	ldr	r3, [r3, #32]
 800745e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007464:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d043      	beq.n	80074f4 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800746c:	2300      	movs	r3, #0
 800746e:	617b      	str	r3, [r7, #20]
 8007470:	e037      	b.n	80074e2 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	3301      	adds	r3, #1
 800747c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	3b01      	subs	r3, #1
 8007482:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	781b      	ldrb	r3, [r3, #0]
 8007488:	021a      	lsls	r2, r3, #8
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	4313      	orrs	r3, r2
 800748e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	3301      	adds	r3, #1
 8007494:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	3b01      	subs	r3, #1
 800749a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	781b      	ldrb	r3, [r3, #0]
 80074a0:	041a      	lsls	r2, r3, #16
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	4313      	orrs	r3, r2
 80074a6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	3301      	adds	r3, #1
 80074ac:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	3b01      	subs	r3, #1
 80074b2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	781b      	ldrb	r3, [r3, #0]
 80074b8:	061a      	lsls	r2, r3, #24
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	4313      	orrs	r3, r2
 80074be:	60bb      	str	r3, [r7, #8]
      tmp++;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	3301      	adds	r3, #1
 80074c4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	3b01      	subs	r3, #1
 80074ca:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f107 0208 	add.w	r2, r7, #8
 80074d4:	4611      	mov	r1, r2
 80074d6:	4618      	mov	r0, r3
 80074d8:	f000 fd78 	bl	8007fcc <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	3301      	adds	r3, #1
 80074e0:	617b      	str	r3, [r7, #20]
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	2b07      	cmp	r3, #7
 80074e6:	d9c4      	bls.n	8007472 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	68fa      	ldr	r2, [r7, #12]
 80074ec:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	693a      	ldr	r2, [r7, #16]
 80074f2:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80074f4:	bf00      	nop
 80074f6:	3718      	adds	r7, #24
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b082      	sub	sp, #8
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d101      	bne.n	800750e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	e056      	b.n	80075bc <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800751a:	b2db      	uxtb	r3, r3
 800751c:	2b00      	cmp	r3, #0
 800751e:	d106      	bne.n	800752e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f7f9 feeb 	bl	8001304 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2202      	movs	r2, #2
 8007532:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	681a      	ldr	r2, [r3, #0]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007544:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	685a      	ldr	r2, [r3, #4]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	431a      	orrs	r2, r3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	68db      	ldr	r3, [r3, #12]
 8007554:	431a      	orrs	r2, r3
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	431a      	orrs	r2, r3
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	695b      	ldr	r3, [r3, #20]
 8007560:	431a      	orrs	r2, r3
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	699b      	ldr	r3, [r3, #24]
 8007566:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800756a:	431a      	orrs	r2, r3
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	69db      	ldr	r3, [r3, #28]
 8007570:	431a      	orrs	r2, r3
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a1b      	ldr	r3, [r3, #32]
 8007576:	ea42 0103 	orr.w	r1, r2, r3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	430a      	orrs	r2, r1
 8007584:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	699b      	ldr	r3, [r3, #24]
 800758a:	0c1b      	lsrs	r3, r3, #16
 800758c:	f003 0104 	and.w	r1, r3, #4
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	430a      	orrs	r2, r1
 800759a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	69da      	ldr	r2, [r3, #28]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075aa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2201      	movs	r2, #1
 80075b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80075ba:	2300      	movs	r3, #0
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3708      	adds	r7, #8
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b088      	sub	sp, #32
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80075dc:	69bb      	ldr	r3, [r7, #24]
 80075de:	099b      	lsrs	r3, r3, #6
 80075e0:	f003 0301 	and.w	r3, r3, #1
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d10f      	bne.n	8007608 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80075e8:	69bb      	ldr	r3, [r7, #24]
 80075ea:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d00a      	beq.n	8007608 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80075f2:	69fb      	ldr	r3, [r7, #28]
 80075f4:	099b      	lsrs	r3, r3, #6
 80075f6:	f003 0301 	and.w	r3, r3, #1
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d004      	beq.n	8007608 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	4798      	blx	r3
    return;
 8007606:	e0d8      	b.n	80077ba <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007608:	69bb      	ldr	r3, [r7, #24]
 800760a:	085b      	lsrs	r3, r3, #1
 800760c:	f003 0301 	and.w	r3, r3, #1
 8007610:	2b00      	cmp	r3, #0
 8007612:	d00a      	beq.n	800762a <HAL_SPI_IRQHandler+0x66>
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	09db      	lsrs	r3, r3, #7
 8007618:	f003 0301 	and.w	r3, r3, #1
 800761c:	2b00      	cmp	r3, #0
 800761e:	d004      	beq.n	800762a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	4798      	blx	r3
    return;
 8007628:	e0c7      	b.n	80077ba <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	095b      	lsrs	r3, r3, #5
 800762e:	f003 0301 	and.w	r3, r3, #1
 8007632:	2b00      	cmp	r3, #0
 8007634:	d10c      	bne.n	8007650 <HAL_SPI_IRQHandler+0x8c>
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	099b      	lsrs	r3, r3, #6
 800763a:	f003 0301 	and.w	r3, r3, #1
 800763e:	2b00      	cmp	r3, #0
 8007640:	d106      	bne.n	8007650 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007642:	69bb      	ldr	r3, [r7, #24]
 8007644:	0a1b      	lsrs	r3, r3, #8
 8007646:	f003 0301 	and.w	r3, r3, #1
 800764a:	2b00      	cmp	r3, #0
 800764c:	f000 80b5 	beq.w	80077ba <HAL_SPI_IRQHandler+0x1f6>
 8007650:	69fb      	ldr	r3, [r7, #28]
 8007652:	095b      	lsrs	r3, r3, #5
 8007654:	f003 0301 	and.w	r3, r3, #1
 8007658:	2b00      	cmp	r3, #0
 800765a:	f000 80ae 	beq.w	80077ba <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800765e:	69bb      	ldr	r3, [r7, #24]
 8007660:	099b      	lsrs	r3, r3, #6
 8007662:	f003 0301 	and.w	r3, r3, #1
 8007666:	2b00      	cmp	r3, #0
 8007668:	d023      	beq.n	80076b2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007670:	b2db      	uxtb	r3, r3
 8007672:	2b03      	cmp	r3, #3
 8007674:	d011      	beq.n	800769a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800767a:	f043 0204 	orr.w	r2, r3, #4
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007682:	2300      	movs	r3, #0
 8007684:	617b      	str	r3, [r7, #20]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	68db      	ldr	r3, [r3, #12]
 800768c:	617b      	str	r3, [r7, #20]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	617b      	str	r3, [r7, #20]
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	e00b      	b.n	80076b2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800769a:	2300      	movs	r3, #0
 800769c:	613b      	str	r3, [r7, #16]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	613b      	str	r3, [r7, #16]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	613b      	str	r3, [r7, #16]
 80076ae:	693b      	ldr	r3, [r7, #16]
        return;
 80076b0:	e083      	b.n	80077ba <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	095b      	lsrs	r3, r3, #5
 80076b6:	f003 0301 	and.w	r3, r3, #1
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d014      	beq.n	80076e8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076c2:	f043 0201 	orr.w	r2, r3, #1
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80076ca:	2300      	movs	r3, #0
 80076cc:	60fb      	str	r3, [r7, #12]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	60fb      	str	r3, [r7, #12]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076e4:	601a      	str	r2, [r3, #0]
 80076e6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80076e8:	69bb      	ldr	r3, [r7, #24]
 80076ea:	0a1b      	lsrs	r3, r3, #8
 80076ec:	f003 0301 	and.w	r3, r3, #1
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d00c      	beq.n	800770e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076f8:	f043 0208 	orr.w	r2, r3, #8
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007700:	2300      	movs	r3, #0
 8007702:	60bb      	str	r3, [r7, #8]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	689b      	ldr	r3, [r3, #8]
 800770a:	60bb      	str	r3, [r7, #8]
 800770c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007712:	2b00      	cmp	r3, #0
 8007714:	d050      	beq.n	80077b8 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	685a      	ldr	r2, [r3, #4]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007724:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2201      	movs	r2, #1
 800772a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	f003 0302 	and.w	r3, r3, #2
 8007734:	2b00      	cmp	r3, #0
 8007736:	d104      	bne.n	8007742 <HAL_SPI_IRQHandler+0x17e>
 8007738:	69fb      	ldr	r3, [r7, #28]
 800773a:	f003 0301 	and.w	r3, r3, #1
 800773e:	2b00      	cmp	r3, #0
 8007740:	d034      	beq.n	80077ac <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	685a      	ldr	r2, [r3, #4]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f022 0203 	bic.w	r2, r2, #3
 8007750:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007756:	2b00      	cmp	r3, #0
 8007758:	d011      	beq.n	800777e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800775e:	4a18      	ldr	r2, [pc, #96]	; (80077c0 <HAL_SPI_IRQHandler+0x1fc>)
 8007760:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007766:	4618      	mov	r0, r3
 8007768:	f7fa ff7a 	bl	8002660 <HAL_DMA_Abort_IT>
 800776c:	4603      	mov	r3, r0
 800776e:	2b00      	cmp	r3, #0
 8007770:	d005      	beq.n	800777e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007776:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007782:	2b00      	cmp	r3, #0
 8007784:	d016      	beq.n	80077b4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800778a:	4a0d      	ldr	r2, [pc, #52]	; (80077c0 <HAL_SPI_IRQHandler+0x1fc>)
 800778c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007792:	4618      	mov	r0, r3
 8007794:	f7fa ff64 	bl	8002660 <HAL_DMA_Abort_IT>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d00a      	beq.n	80077b4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80077aa:	e003      	b.n	80077b4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f000 f809 	bl	80077c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80077b2:	e000      	b.n	80077b6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80077b4:	bf00      	nop
    return;
 80077b6:	bf00      	nop
 80077b8:	bf00      	nop
  }
}
 80077ba:	3720      	adds	r7, #32
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}
 80077c0:	080077d7 	.word	0x080077d7

080077c4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bc80      	pop	{r7}
 80077d4:	4770      	bx	lr

080077d6 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b084      	sub	sp, #16
 80077da:	af00      	add	r7, sp, #0
 80077dc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077e2:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80077f0:	68f8      	ldr	r0, [r7, #12]
 80077f2:	f7ff ffe7 	bl	80077c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80077f6:	bf00      	nop
 80077f8:	3710      	adds	r7, #16
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}

080077fe <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80077fe:	b580      	push	{r7, lr}
 8007800:	b086      	sub	sp, #24
 8007802:	af00      	add	r7, sp, #0
 8007804:	6078      	str	r0, [r7, #4]
 8007806:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d101      	bne.n	8007812 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	e083      	b.n	800791a <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007818:	b2db      	uxtb	r3, r3
 800781a:	2b00      	cmp	r3, #0
 800781c:	d106      	bne.n	800782c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f7f9 fe40 	bl	80014ac <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2202      	movs	r2, #2
 8007830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	687a      	ldr	r2, [r7, #4]
 800783c:	6812      	ldr	r2, [r2, #0]
 800783e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007842:	f023 0307 	bic.w	r3, r3, #7
 8007846:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	3304      	adds	r3, #4
 8007850:	4619      	mov	r1, r3
 8007852:	4610      	mov	r0, r2
 8007854:	f000 f89c 	bl	8007990 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	699b      	ldr	r3, [r3, #24]
 8007866:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	6a1b      	ldr	r3, [r3, #32]
 800786e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	697a      	ldr	r2, [r7, #20]
 8007876:	4313      	orrs	r3, r2
 8007878:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007880:	f023 0303 	bic.w	r3, r3, #3
 8007884:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	689a      	ldr	r2, [r3, #8]
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	699b      	ldr	r3, [r3, #24]
 800788e:	021b      	lsls	r3, r3, #8
 8007890:	4313      	orrs	r3, r2
 8007892:	693a      	ldr	r2, [r7, #16]
 8007894:	4313      	orrs	r3, r2
 8007896:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800789e:	f023 030c 	bic.w	r3, r3, #12
 80078a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80078aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	68da      	ldr	r2, [r3, #12]
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	69db      	ldr	r3, [r3, #28]
 80078b8:	021b      	lsls	r3, r3, #8
 80078ba:	4313      	orrs	r3, r2
 80078bc:	693a      	ldr	r2, [r7, #16]
 80078be:	4313      	orrs	r3, r2
 80078c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	011a      	lsls	r2, r3, #4
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	6a1b      	ldr	r3, [r3, #32]
 80078cc:	031b      	lsls	r3, r3, #12
 80078ce:	4313      	orrs	r3, r2
 80078d0:	693a      	ldr	r2, [r7, #16]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80078dc:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80078e4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	685a      	ldr	r2, [r3, #4]
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	695b      	ldr	r3, [r3, #20]
 80078ee:	011b      	lsls	r3, r3, #4
 80078f0:	4313      	orrs	r3, r2
 80078f2:	68fa      	ldr	r2, [r7, #12]
 80078f4:	4313      	orrs	r3, r2
 80078f6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	697a      	ldr	r2, [r7, #20]
 80078fe:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	693a      	ldr	r2, [r7, #16]
 8007906:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	68fa      	ldr	r2, [r7, #12]
 800790e:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2201      	movs	r2, #1
 8007914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007918:	2300      	movs	r3, #0
}
 800791a:	4618      	mov	r0, r3
 800791c:	3718      	adds	r7, #24
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}

08007922 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007922:	b580      	push	{r7, lr}
 8007924:	b082      	sub	sp, #8
 8007926:	af00      	add	r7, sp, #0
 8007928:	6078      	str	r0, [r7, #4]
 800792a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d002      	beq.n	8007938 <HAL_TIM_Encoder_Start+0x16>
 8007932:	2b04      	cmp	r3, #4
 8007934:	d008      	beq.n	8007948 <HAL_TIM_Encoder_Start+0x26>
 8007936:	e00f      	b.n	8007958 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2201      	movs	r2, #1
 800793e:	2100      	movs	r1, #0
 8007940:	4618      	mov	r0, r3
 8007942:	f000 f8c3 	bl	8007acc <TIM_CCxChannelCmd>
      break;
 8007946:	e016      	b.n	8007976 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	2201      	movs	r2, #1
 800794e:	2104      	movs	r1, #4
 8007950:	4618      	mov	r0, r3
 8007952:	f000 f8bb 	bl	8007acc <TIM_CCxChannelCmd>
      break;
 8007956:	e00e      	b.n	8007976 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	2201      	movs	r2, #1
 800795e:	2100      	movs	r1, #0
 8007960:	4618      	mov	r0, r3
 8007962:	f000 f8b3 	bl	8007acc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	2201      	movs	r2, #1
 800796c:	2104      	movs	r1, #4
 800796e:	4618      	mov	r0, r3
 8007970:	f000 f8ac 	bl	8007acc <TIM_CCxChannelCmd>
      break;
 8007974:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f042 0201 	orr.w	r2, r2, #1
 8007984:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3708      	adds	r7, #8
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007990:	b480      	push	{r7}
 8007992:	b085      	sub	sp, #20
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	4a3f      	ldr	r2, [pc, #252]	; (8007aa0 <TIM_Base_SetConfig+0x110>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d013      	beq.n	80079d0 <TIM_Base_SetConfig+0x40>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079ae:	d00f      	beq.n	80079d0 <TIM_Base_SetConfig+0x40>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	4a3c      	ldr	r2, [pc, #240]	; (8007aa4 <TIM_Base_SetConfig+0x114>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d00b      	beq.n	80079d0 <TIM_Base_SetConfig+0x40>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	4a3b      	ldr	r2, [pc, #236]	; (8007aa8 <TIM_Base_SetConfig+0x118>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d007      	beq.n	80079d0 <TIM_Base_SetConfig+0x40>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4a3a      	ldr	r2, [pc, #232]	; (8007aac <TIM_Base_SetConfig+0x11c>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d003      	beq.n	80079d0 <TIM_Base_SetConfig+0x40>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a39      	ldr	r2, [pc, #228]	; (8007ab0 <TIM_Base_SetConfig+0x120>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d108      	bne.n	80079e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	4313      	orrs	r3, r2
 80079e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	4a2e      	ldr	r2, [pc, #184]	; (8007aa0 <TIM_Base_SetConfig+0x110>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d02b      	beq.n	8007a42 <TIM_Base_SetConfig+0xb2>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079f0:	d027      	beq.n	8007a42 <TIM_Base_SetConfig+0xb2>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	4a2b      	ldr	r2, [pc, #172]	; (8007aa4 <TIM_Base_SetConfig+0x114>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d023      	beq.n	8007a42 <TIM_Base_SetConfig+0xb2>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	4a2a      	ldr	r2, [pc, #168]	; (8007aa8 <TIM_Base_SetConfig+0x118>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d01f      	beq.n	8007a42 <TIM_Base_SetConfig+0xb2>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	4a29      	ldr	r2, [pc, #164]	; (8007aac <TIM_Base_SetConfig+0x11c>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d01b      	beq.n	8007a42 <TIM_Base_SetConfig+0xb2>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	4a28      	ldr	r2, [pc, #160]	; (8007ab0 <TIM_Base_SetConfig+0x120>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d017      	beq.n	8007a42 <TIM_Base_SetConfig+0xb2>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4a27      	ldr	r2, [pc, #156]	; (8007ab4 <TIM_Base_SetConfig+0x124>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d013      	beq.n	8007a42 <TIM_Base_SetConfig+0xb2>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	4a26      	ldr	r2, [pc, #152]	; (8007ab8 <TIM_Base_SetConfig+0x128>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d00f      	beq.n	8007a42 <TIM_Base_SetConfig+0xb2>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	4a25      	ldr	r2, [pc, #148]	; (8007abc <TIM_Base_SetConfig+0x12c>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d00b      	beq.n	8007a42 <TIM_Base_SetConfig+0xb2>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	4a24      	ldr	r2, [pc, #144]	; (8007ac0 <TIM_Base_SetConfig+0x130>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d007      	beq.n	8007a42 <TIM_Base_SetConfig+0xb2>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a23      	ldr	r2, [pc, #140]	; (8007ac4 <TIM_Base_SetConfig+0x134>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d003      	beq.n	8007a42 <TIM_Base_SetConfig+0xb2>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	4a22      	ldr	r2, [pc, #136]	; (8007ac8 <TIM_Base_SetConfig+0x138>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d108      	bne.n	8007a54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	68db      	ldr	r3, [r3, #12]
 8007a4e:	68fa      	ldr	r2, [r7, #12]
 8007a50:	4313      	orrs	r3, r2
 8007a52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	695b      	ldr	r3, [r3, #20]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	689a      	ldr	r2, [r3, #8]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a09      	ldr	r2, [pc, #36]	; (8007aa0 <TIM_Base_SetConfig+0x110>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d003      	beq.n	8007a88 <TIM_Base_SetConfig+0xf8>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	4a0b      	ldr	r2, [pc, #44]	; (8007ab0 <TIM_Base_SetConfig+0x120>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d103      	bne.n	8007a90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	691a      	ldr	r2, [r3, #16]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	615a      	str	r2, [r3, #20]
}
 8007a96:	bf00      	nop
 8007a98:	3714      	adds	r7, #20
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bc80      	pop	{r7}
 8007a9e:	4770      	bx	lr
 8007aa0:	40010000 	.word	0x40010000
 8007aa4:	40000400 	.word	0x40000400
 8007aa8:	40000800 	.word	0x40000800
 8007aac:	40000c00 	.word	0x40000c00
 8007ab0:	40010400 	.word	0x40010400
 8007ab4:	40014000 	.word	0x40014000
 8007ab8:	40014400 	.word	0x40014400
 8007abc:	40014800 	.word	0x40014800
 8007ac0:	40001800 	.word	0x40001800
 8007ac4:	40001c00 	.word	0x40001c00
 8007ac8:	40002000 	.word	0x40002000

08007acc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b087      	sub	sp, #28
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	f003 031f 	and.w	r3, r3, #31
 8007ade:	2201      	movs	r2, #1
 8007ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ae4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6a1a      	ldr	r2, [r3, #32]
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	43db      	mvns	r3, r3
 8007aee:	401a      	ands	r2, r3
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	6a1a      	ldr	r2, [r3, #32]
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	f003 031f 	and.w	r3, r3, #31
 8007afe:	6879      	ldr	r1, [r7, #4]
 8007b00:	fa01 f303 	lsl.w	r3, r1, r3
 8007b04:	431a      	orrs	r2, r3
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	621a      	str	r2, [r3, #32]
}
 8007b0a:	bf00      	nop
 8007b0c:	371c      	adds	r7, #28
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bc80      	pop	{r7}
 8007b12:	4770      	bx	lr

08007b14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b085      	sub	sp, #20
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d101      	bne.n	8007b2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b28:	2302      	movs	r3, #2
 8007b2a:	e032      	b.n	8007b92 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2201      	movs	r2, #1
 8007b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2202      	movs	r2, #2
 8007b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	689b      	ldr	r3, [r3, #8]
 8007b4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	68fa      	ldr	r2, [r7, #12]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b64:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	68ba      	ldr	r2, [r7, #8]
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68ba      	ldr	r2, [r7, #8]
 8007b7e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2201      	movs	r2, #1
 8007b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3714      	adds	r7, #20
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bc80      	pop	{r7}
 8007b9a:	4770      	bx	lr

08007b9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b082      	sub	sp, #8
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d101      	bne.n	8007bae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	e03f      	b.n	8007c2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007bb4:	b2db      	uxtb	r3, r3
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d106      	bne.n	8007bc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f7f9 fcba 	bl	800153c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2224      	movs	r2, #36	; 0x24
 8007bcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	68da      	ldr	r2, [r3, #12]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007bde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 f829 	bl	8007c38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	691a      	ldr	r2, [r3, #16]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007bf4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	695a      	ldr	r2, [r3, #20]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	68da      	ldr	r2, [r3, #12]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007c14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2220      	movs	r2, #32
 8007c20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2220      	movs	r2, #32
 8007c28:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007c2c:	2300      	movs	r3, #0
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
	...

08007c38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	691b      	ldr	r3, [r3, #16]
 8007c46:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	68da      	ldr	r2, [r3, #12]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	430a      	orrs	r2, r1
 8007c54:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	689a      	ldr	r2, [r3, #8]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	431a      	orrs	r2, r3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	695b      	ldr	r3, [r3, #20]
 8007c64:	431a      	orrs	r2, r3
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	69db      	ldr	r3, [r3, #28]
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	68db      	ldr	r3, [r3, #12]
 8007c74:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007c78:	f023 030c 	bic.w	r3, r3, #12
 8007c7c:	687a      	ldr	r2, [r7, #4]
 8007c7e:	6812      	ldr	r2, [r2, #0]
 8007c80:	68f9      	ldr	r1, [r7, #12]
 8007c82:	430b      	orrs	r3, r1
 8007c84:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	695b      	ldr	r3, [r3, #20]
 8007c8c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	699a      	ldr	r2, [r3, #24]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	430a      	orrs	r2, r1
 8007c9a:	615a      	str	r2, [r3, #20]

/* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	69db      	ldr	r3, [r3, #28]
 8007ca0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ca4:	f040 80aa 	bne.w	8007dfc <UART_SetConfig+0x1c4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4aa9      	ldr	r2, [pc, #676]	; (8007f54 <UART_SetConfig+0x31c>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d004      	beq.n	8007cbc <UART_SetConfig+0x84>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4aa8      	ldr	r2, [pc, #672]	; (8007f58 <UART_SetConfig+0x320>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d14f      	bne.n	8007d5c <UART_SetConfig+0x124>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007cbc:	f7fd ffea 	bl	8005c94 <HAL_RCC_GetPCLK2Freq>
 8007cc0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007cc2:	68ba      	ldr	r2, [r7, #8]
 8007cc4:	4613      	mov	r3, r2
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	4413      	add	r3, r2
 8007cca:	009a      	lsls	r2, r3, #2
 8007ccc:	441a      	add	r2, r3
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	005b      	lsls	r3, r3, #1
 8007cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cd8:	4aa0      	ldr	r2, [pc, #640]	; (8007f5c <UART_SetConfig+0x324>)
 8007cda:	fba2 2303 	umull	r2, r3, r2, r3
 8007cde:	095b      	lsrs	r3, r3, #5
 8007ce0:	0119      	lsls	r1, r3, #4
 8007ce2:	68ba      	ldr	r2, [r7, #8]
 8007ce4:	4613      	mov	r3, r2
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	4413      	add	r3, r2
 8007cea:	009a      	lsls	r2, r3, #2
 8007cec:	441a      	add	r2, r3
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	005b      	lsls	r3, r3, #1
 8007cf4:	fbb2 f2f3 	udiv	r2, r2, r3
 8007cf8:	4b98      	ldr	r3, [pc, #608]	; (8007f5c <UART_SetConfig+0x324>)
 8007cfa:	fba3 0302 	umull	r0, r3, r3, r2
 8007cfe:	095b      	lsrs	r3, r3, #5
 8007d00:	2064      	movs	r0, #100	; 0x64
 8007d02:	fb00 f303 	mul.w	r3, r0, r3
 8007d06:	1ad3      	subs	r3, r2, r3
 8007d08:	00db      	lsls	r3, r3, #3
 8007d0a:	3332      	adds	r3, #50	; 0x32
 8007d0c:	4a93      	ldr	r2, [pc, #588]	; (8007f5c <UART_SetConfig+0x324>)
 8007d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d12:	095b      	lsrs	r3, r3, #5
 8007d14:	005b      	lsls	r3, r3, #1
 8007d16:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007d1a:	4419      	add	r1, r3
 8007d1c:	68ba      	ldr	r2, [r7, #8]
 8007d1e:	4613      	mov	r3, r2
 8007d20:	009b      	lsls	r3, r3, #2
 8007d22:	4413      	add	r3, r2
 8007d24:	009a      	lsls	r2, r3, #2
 8007d26:	441a      	add	r2, r3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	005b      	lsls	r3, r3, #1
 8007d2e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007d32:	4b8a      	ldr	r3, [pc, #552]	; (8007f5c <UART_SetConfig+0x324>)
 8007d34:	fba3 0302 	umull	r0, r3, r3, r2
 8007d38:	095b      	lsrs	r3, r3, #5
 8007d3a:	2064      	movs	r0, #100	; 0x64
 8007d3c:	fb00 f303 	mul.w	r3, r0, r3
 8007d40:	1ad3      	subs	r3, r2, r3
 8007d42:	00db      	lsls	r3, r3, #3
 8007d44:	3332      	adds	r3, #50	; 0x32
 8007d46:	4a85      	ldr	r2, [pc, #532]	; (8007f5c <UART_SetConfig+0x324>)
 8007d48:	fba2 2303 	umull	r2, r3, r2, r3
 8007d4c:	095b      	lsrs	r3, r3, #5
 8007d4e:	f003 0207 	and.w	r2, r3, #7
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	440a      	add	r2, r1
 8007d58:	609a      	str	r2, [r3, #8]
 8007d5a:	e0f7      	b.n	8007f4c <UART_SetConfig+0x314>
    }
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007d5c:	f7fd ff78 	bl	8005c50 <HAL_RCC_GetPCLK1Freq>
 8007d60:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007d62:	68ba      	ldr	r2, [r7, #8]
 8007d64:	4613      	mov	r3, r2
 8007d66:	009b      	lsls	r3, r3, #2
 8007d68:	4413      	add	r3, r2
 8007d6a:	009a      	lsls	r2, r3, #2
 8007d6c:	441a      	add	r2, r3
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	005b      	lsls	r3, r3, #1
 8007d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d78:	4a78      	ldr	r2, [pc, #480]	; (8007f5c <UART_SetConfig+0x324>)
 8007d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d7e:	095b      	lsrs	r3, r3, #5
 8007d80:	0119      	lsls	r1, r3, #4
 8007d82:	68ba      	ldr	r2, [r7, #8]
 8007d84:	4613      	mov	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	4413      	add	r3, r2
 8007d8a:	009a      	lsls	r2, r3, #2
 8007d8c:	441a      	add	r2, r3
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	005b      	lsls	r3, r3, #1
 8007d94:	fbb2 f2f3 	udiv	r2, r2, r3
 8007d98:	4b70      	ldr	r3, [pc, #448]	; (8007f5c <UART_SetConfig+0x324>)
 8007d9a:	fba3 0302 	umull	r0, r3, r3, r2
 8007d9e:	095b      	lsrs	r3, r3, #5
 8007da0:	2064      	movs	r0, #100	; 0x64
 8007da2:	fb00 f303 	mul.w	r3, r0, r3
 8007da6:	1ad3      	subs	r3, r2, r3
 8007da8:	00db      	lsls	r3, r3, #3
 8007daa:	3332      	adds	r3, #50	; 0x32
 8007dac:	4a6b      	ldr	r2, [pc, #428]	; (8007f5c <UART_SetConfig+0x324>)
 8007dae:	fba2 2303 	umull	r2, r3, r2, r3
 8007db2:	095b      	lsrs	r3, r3, #5
 8007db4:	005b      	lsls	r3, r3, #1
 8007db6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007dba:	4419      	add	r1, r3
 8007dbc:	68ba      	ldr	r2, [r7, #8]
 8007dbe:	4613      	mov	r3, r2
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	4413      	add	r3, r2
 8007dc4:	009a      	lsls	r2, r3, #2
 8007dc6:	441a      	add	r2, r3
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	005b      	lsls	r3, r3, #1
 8007dce:	fbb2 f2f3 	udiv	r2, r2, r3
 8007dd2:	4b62      	ldr	r3, [pc, #392]	; (8007f5c <UART_SetConfig+0x324>)
 8007dd4:	fba3 0302 	umull	r0, r3, r3, r2
 8007dd8:	095b      	lsrs	r3, r3, #5
 8007dda:	2064      	movs	r0, #100	; 0x64
 8007ddc:	fb00 f303 	mul.w	r3, r0, r3
 8007de0:	1ad3      	subs	r3, r2, r3
 8007de2:	00db      	lsls	r3, r3, #3
 8007de4:	3332      	adds	r3, #50	; 0x32
 8007de6:	4a5d      	ldr	r2, [pc, #372]	; (8007f5c <UART_SetConfig+0x324>)
 8007de8:	fba2 2303 	umull	r2, r3, r2, r3
 8007dec:	095b      	lsrs	r3, r3, #5
 8007dee:	f003 0207 	and.w	r2, r3, #7
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	440a      	add	r2, r1
 8007df8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8007dfa:	e0a7      	b.n	8007f4c <UART_SetConfig+0x314>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a54      	ldr	r2, [pc, #336]	; (8007f54 <UART_SetConfig+0x31c>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d004      	beq.n	8007e10 <UART_SetConfig+0x1d8>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a53      	ldr	r2, [pc, #332]	; (8007f58 <UART_SetConfig+0x320>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d14e      	bne.n	8007eae <UART_SetConfig+0x276>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e10:	f7fd ff40 	bl	8005c94 <HAL_RCC_GetPCLK2Freq>
 8007e14:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e16:	68ba      	ldr	r2, [r7, #8]
 8007e18:	4613      	mov	r3, r2
 8007e1a:	009b      	lsls	r3, r3, #2
 8007e1c:	4413      	add	r3, r2
 8007e1e:	009a      	lsls	r2, r3, #2
 8007e20:	441a      	add	r2, r3
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	009b      	lsls	r3, r3, #2
 8007e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e2c:	4a4b      	ldr	r2, [pc, #300]	; (8007f5c <UART_SetConfig+0x324>)
 8007e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e32:	095b      	lsrs	r3, r3, #5
 8007e34:	0119      	lsls	r1, r3, #4
 8007e36:	68ba      	ldr	r2, [r7, #8]
 8007e38:	4613      	mov	r3, r2
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	4413      	add	r3, r2
 8007e3e:	009a      	lsls	r2, r3, #2
 8007e40:	441a      	add	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	009b      	lsls	r3, r3, #2
 8007e48:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e4c:	4b43      	ldr	r3, [pc, #268]	; (8007f5c <UART_SetConfig+0x324>)
 8007e4e:	fba3 0302 	umull	r0, r3, r3, r2
 8007e52:	095b      	lsrs	r3, r3, #5
 8007e54:	2064      	movs	r0, #100	; 0x64
 8007e56:	fb00 f303 	mul.w	r3, r0, r3
 8007e5a:	1ad3      	subs	r3, r2, r3
 8007e5c:	011b      	lsls	r3, r3, #4
 8007e5e:	3332      	adds	r3, #50	; 0x32
 8007e60:	4a3e      	ldr	r2, [pc, #248]	; (8007f5c <UART_SetConfig+0x324>)
 8007e62:	fba2 2303 	umull	r2, r3, r2, r3
 8007e66:	095b      	lsrs	r3, r3, #5
 8007e68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e6c:	4419      	add	r1, r3
 8007e6e:	68ba      	ldr	r2, [r7, #8]
 8007e70:	4613      	mov	r3, r2
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	4413      	add	r3, r2
 8007e76:	009a      	lsls	r2, r3, #2
 8007e78:	441a      	add	r2, r3
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	009b      	lsls	r3, r3, #2
 8007e80:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e84:	4b35      	ldr	r3, [pc, #212]	; (8007f5c <UART_SetConfig+0x324>)
 8007e86:	fba3 0302 	umull	r0, r3, r3, r2
 8007e8a:	095b      	lsrs	r3, r3, #5
 8007e8c:	2064      	movs	r0, #100	; 0x64
 8007e8e:	fb00 f303 	mul.w	r3, r0, r3
 8007e92:	1ad3      	subs	r3, r2, r3
 8007e94:	011b      	lsls	r3, r3, #4
 8007e96:	3332      	adds	r3, #50	; 0x32
 8007e98:	4a30      	ldr	r2, [pc, #192]	; (8007f5c <UART_SetConfig+0x324>)
 8007e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e9e:	095b      	lsrs	r3, r3, #5
 8007ea0:	f003 020f 	and.w	r2, r3, #15
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	440a      	add	r2, r1
 8007eaa:	609a      	str	r2, [r3, #8]
 8007eac:	e04e      	b.n	8007f4c <UART_SetConfig+0x314>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007eae:	f7fd fecf 	bl	8005c50 <HAL_RCC_GetPCLK1Freq>
 8007eb2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007eb4:	68ba      	ldr	r2, [r7, #8]
 8007eb6:	4613      	mov	r3, r2
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	4413      	add	r3, r2
 8007ebc:	009a      	lsls	r2, r3, #2
 8007ebe:	441a      	add	r2, r3
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	009b      	lsls	r3, r3, #2
 8007ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eca:	4a24      	ldr	r2, [pc, #144]	; (8007f5c <UART_SetConfig+0x324>)
 8007ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ed0:	095b      	lsrs	r3, r3, #5
 8007ed2:	0119      	lsls	r1, r3, #4
 8007ed4:	68ba      	ldr	r2, [r7, #8]
 8007ed6:	4613      	mov	r3, r2
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	4413      	add	r3, r2
 8007edc:	009a      	lsls	r2, r3, #2
 8007ede:	441a      	add	r2, r3
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	fbb2 f2f3 	udiv	r2, r2, r3
 8007eea:	4b1c      	ldr	r3, [pc, #112]	; (8007f5c <UART_SetConfig+0x324>)
 8007eec:	fba3 0302 	umull	r0, r3, r3, r2
 8007ef0:	095b      	lsrs	r3, r3, #5
 8007ef2:	2064      	movs	r0, #100	; 0x64
 8007ef4:	fb00 f303 	mul.w	r3, r0, r3
 8007ef8:	1ad3      	subs	r3, r2, r3
 8007efa:	011b      	lsls	r3, r3, #4
 8007efc:	3332      	adds	r3, #50	; 0x32
 8007efe:	4a17      	ldr	r2, [pc, #92]	; (8007f5c <UART_SetConfig+0x324>)
 8007f00:	fba2 2303 	umull	r2, r3, r2, r3
 8007f04:	095b      	lsrs	r3, r3, #5
 8007f06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f0a:	4419      	add	r1, r3
 8007f0c:	68ba      	ldr	r2, [r7, #8]
 8007f0e:	4613      	mov	r3, r2
 8007f10:	009b      	lsls	r3, r3, #2
 8007f12:	4413      	add	r3, r2
 8007f14:	009a      	lsls	r2, r3, #2
 8007f16:	441a      	add	r2, r3
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	009b      	lsls	r3, r3, #2
 8007f1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007f22:	4b0e      	ldr	r3, [pc, #56]	; (8007f5c <UART_SetConfig+0x324>)
 8007f24:	fba3 0302 	umull	r0, r3, r3, r2
 8007f28:	095b      	lsrs	r3, r3, #5
 8007f2a:	2064      	movs	r0, #100	; 0x64
 8007f2c:	fb00 f303 	mul.w	r3, r0, r3
 8007f30:	1ad3      	subs	r3, r2, r3
 8007f32:	011b      	lsls	r3, r3, #4
 8007f34:	3332      	adds	r3, #50	; 0x32
 8007f36:	4a09      	ldr	r2, [pc, #36]	; (8007f5c <UART_SetConfig+0x324>)
 8007f38:	fba2 2303 	umull	r2, r3, r2, r3
 8007f3c:	095b      	lsrs	r3, r3, #5
 8007f3e:	f003 020f 	and.w	r2, r3, #15
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	440a      	add	r2, r1
 8007f48:	609a      	str	r2, [r3, #8]
}
 8007f4a:	e7ff      	b.n	8007f4c <UART_SetConfig+0x314>
 8007f4c:	bf00      	nop
 8007f4e:	3710      	adds	r7, #16
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}
 8007f54:	40011000 	.word	0x40011000
 8007f58:	40011400 	.word	0x40011400
 8007f5c:	51eb851f 	.word	0x51eb851f

08007f60 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007f60:	b084      	sub	sp, #16
 8007f62:	b480      	push	{r7}
 8007f64:	b085      	sub	sp, #20
 8007f66:	af00      	add	r7, sp, #0
 8007f68:	6078      	str	r0, [r7, #4]
 8007f6a:	f107 001c 	add.w	r0, r7, #28
 8007f6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8007f72:	2300      	movs	r3, #0
 8007f74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8007f76:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8007f78:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8007f7a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8007f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8007f7e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8007f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8007f82:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8007f86:	431a      	orrs	r2, r3
             Init.ClockDiv
 8007f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8007f8a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007f8c:	68fa      	ldr	r2, [r7, #12]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8007f9a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007f9e:	68fa      	ldr	r2, [r7, #12]
 8007fa0:	431a      	orrs	r2, r3
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007fa6:	2300      	movs	r3, #0
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3714      	adds	r7, #20
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bc80      	pop	{r7}
 8007fb0:	b004      	add	sp, #16
 8007fb2:	4770      	bx	lr

08007fb4 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	370c      	adds	r7, #12
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bc80      	pop	{r7}
 8007fca:	4770      	bx	lr

08007fcc <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	681a      	ldr	r2, [r3, #0]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	370c      	adds	r7, #12
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bc80      	pop	{r7}
 8007fea:	4770      	bx	lr

08007fec <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b082      	sub	sp, #8
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2203      	movs	r2, #3
 8007ff8:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8007ffa:	2002      	movs	r0, #2
 8007ffc:	f7f9 fd84 	bl	8001b08 <HAL_Delay>
  
  return HAL_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}

0800800a <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800800a:	b480      	push	{r7}
 800800c:	b083      	sub	sp, #12
 800800e:	af00      	add	r7, sp, #0
 8008010:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f003 0303 	and.w	r3, r3, #3
}
 800801a:	4618      	mov	r0, r3
 800801c:	370c      	adds	r7, #12
 800801e:	46bd      	mov	sp, r7
 8008020:	bc80      	pop	{r7}
 8008022:	4770      	bx	lr

08008024 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800802e:	2300      	movs	r3, #0
 8008030:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	681a      	ldr	r2, [r3, #0]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008042:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8008048:	431a      	orrs	r2, r3
                       Command->CPSM);
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800804e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008050:	68fa      	ldr	r2, [r7, #12]
 8008052:	4313      	orrs	r3, r2
 8008054:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	68db      	ldr	r3, [r3, #12]
 800805a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800805e:	f023 030f 	bic.w	r3, r3, #15
 8008062:	68fa      	ldr	r2, [r7, #12]
 8008064:	431a      	orrs	r2, r3
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800806a:	2300      	movs	r3, #0
}
 800806c:	4618      	mov	r0, r3
 800806e:	3714      	adds	r7, #20
 8008070:	46bd      	mov	sp, r7
 8008072:	bc80      	pop	{r7}
 8008074:	4770      	bx	lr

08008076 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8008076:	b480      	push	{r7}
 8008078:	b083      	sub	sp, #12
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	691b      	ldr	r3, [r3, #16]
 8008082:	b2db      	uxtb	r3, r3
}
 8008084:	4618      	mov	r0, r3
 8008086:	370c      	adds	r7, #12
 8008088:	46bd      	mov	sp, r7
 800808a:	bc80      	pop	{r7}
 800808c:	4770      	bx	lr

0800808e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800808e:	b480      	push	{r7}
 8008090:	b085      	sub	sp, #20
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
 8008096:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	3314      	adds	r3, #20
 800809c:	461a      	mov	r2, r3
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	4413      	add	r3, r2
 80080a2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
}  
 80080a8:	4618      	mov	r0, r3
 80080aa:	3714      	adds	r7, #20
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bc80      	pop	{r7}
 80080b0:	4770      	bx	lr

080080b2 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80080b2:	b480      	push	{r7}
 80080b4:	b085      	sub	sp, #20
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	6078      	str	r0, [r7, #4]
 80080ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80080bc:	2300      	movs	r3, #0
 80080be:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	681a      	ldr	r2, [r3, #0]
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	685a      	ldr	r2, [r3, #4]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80080d8:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80080de:	431a      	orrs	r2, r3
                       Data->DPSM);
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80080e4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80080e6:	68fa      	ldr	r2, [r7, #12]
 80080e8:	4313      	orrs	r3, r2
 80080ea:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f0:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	431a      	orrs	r2, r3
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80080fc:	2300      	movs	r3, #0

}
 80080fe:	4618      	mov	r0, r3
 8008100:	3714      	adds	r7, #20
 8008102:	46bd      	mov	sp, r7
 8008104:	bc80      	pop	{r7}
 8008106:	4770      	bx	lr

08008108 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b088      	sub	sp, #32
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008116:	2310      	movs	r3, #16
 8008118:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800811a:	2340      	movs	r3, #64	; 0x40
 800811c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800811e:	2300      	movs	r3, #0
 8008120:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008122:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008126:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008128:	f107 0308 	add.w	r3, r7, #8
 800812c:	4619      	mov	r1, r3
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f7ff ff78 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8008134:	f241 3288 	movw	r2, #5000	; 0x1388
 8008138:	2110      	movs	r1, #16
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 fa40 	bl	80085c0 <SDMMC_GetCmdResp1>
 8008140:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008142:	69fb      	ldr	r3, [r7, #28]
}
 8008144:	4618      	mov	r0, r3
 8008146:	3720      	adds	r7, #32
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}

0800814c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b088      	sub	sp, #32
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
 8008154:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800815a:	2311      	movs	r3, #17
 800815c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800815e:	2340      	movs	r3, #64	; 0x40
 8008160:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008162:	2300      	movs	r3, #0
 8008164:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008166:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800816a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800816c:	f107 0308 	add.w	r3, r7, #8
 8008170:	4619      	mov	r1, r3
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f7ff ff56 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008178:	f241 3288 	movw	r2, #5000	; 0x1388
 800817c:	2111      	movs	r1, #17
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 fa1e 	bl	80085c0 <SDMMC_GetCmdResp1>
 8008184:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008186:	69fb      	ldr	r3, [r7, #28]
}
 8008188:	4618      	mov	r0, r3
 800818a:	3720      	adds	r7, #32
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b088      	sub	sp, #32
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800819e:	2312      	movs	r3, #18
 80081a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80081a2:	2340      	movs	r3, #64	; 0x40
 80081a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80081a6:	2300      	movs	r3, #0
 80081a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80081aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80081b0:	f107 0308 	add.w	r3, r7, #8
 80081b4:	4619      	mov	r1, r3
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f7ff ff34 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80081bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80081c0:	2112      	movs	r1, #18
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f000 f9fc 	bl	80085c0 <SDMMC_GetCmdResp1>
 80081c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80081ca:	69fb      	ldr	r3, [r7, #28]
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3720      	adds	r7, #32
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b088      	sub	sp, #32
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80081e2:	2318      	movs	r3, #24
 80081e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80081e6:	2340      	movs	r3, #64	; 0x40
 80081e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80081ea:	2300      	movs	r3, #0
 80081ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80081ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081f2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80081f4:	f107 0308 	add.w	r3, r7, #8
 80081f8:	4619      	mov	r1, r3
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f7ff ff12 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008200:	f241 3288 	movw	r2, #5000	; 0x1388
 8008204:	2118      	movs	r1, #24
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f000 f9da 	bl	80085c0 <SDMMC_GetCmdResp1>
 800820c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800820e:	69fb      	ldr	r3, [r7, #28]
}
 8008210:	4618      	mov	r0, r3
 8008212:	3720      	adds	r7, #32
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}

08008218 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b088      	sub	sp, #32
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008226:	2319      	movs	r3, #25
 8008228:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800822a:	2340      	movs	r3, #64	; 0x40
 800822c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800822e:	2300      	movs	r3, #0
 8008230:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008232:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008236:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008238:	f107 0308 	add.w	r3, r7, #8
 800823c:	4619      	mov	r1, r3
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f7ff fef0 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008244:	f241 3288 	movw	r2, #5000	; 0x1388
 8008248:	2119      	movs	r1, #25
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f000 f9b8 	bl	80085c0 <SDMMC_GetCmdResp1>
 8008250:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008252:	69fb      	ldr	r3, [r7, #28]
}
 8008254:	4618      	mov	r0, r3
 8008256:	3720      	adds	r7, #32
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b088      	sub	sp, #32
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008264:	2300      	movs	r3, #0
 8008266:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008268:	230c      	movs	r3, #12
 800826a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800826c:	2340      	movs	r3, #64	; 0x40
 800826e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008270:	2300      	movs	r3, #0
 8008272:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008274:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008278:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800827a:	f107 0308 	add.w	r3, r7, #8
 800827e:	4619      	mov	r1, r3
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f7ff fecf 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8008286:	4a05      	ldr	r2, [pc, #20]	; (800829c <SDMMC_CmdStopTransfer+0x40>)
 8008288:	210c      	movs	r1, #12
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 f998 	bl	80085c0 <SDMMC_GetCmdResp1>
 8008290:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008292:	69fb      	ldr	r3, [r7, #28]
}
 8008294:	4618      	mov	r0, r3
 8008296:	3720      	adds	r7, #32
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}
 800829c:	05f5e100 	.word	0x05f5e100

080082a0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b08a      	sub	sp, #40	; 0x28
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	60f8      	str	r0, [r7, #12]
 80082a8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80082b0:	2307      	movs	r3, #7
 80082b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082b4:	2340      	movs	r3, #64	; 0x40
 80082b6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082b8:	2300      	movs	r3, #0
 80082ba:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082c0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80082c2:	f107 0310 	add.w	r3, r7, #16
 80082c6:	4619      	mov	r1, r3
 80082c8:	68f8      	ldr	r0, [r7, #12]
 80082ca:	f7ff feab 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80082ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80082d2:	2107      	movs	r1, #7
 80082d4:	68f8      	ldr	r0, [r7, #12]
 80082d6:	f000 f973 	bl	80085c0 <SDMMC_GetCmdResp1>
 80082da:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80082dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3728      	adds	r7, #40	; 0x28
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}

080082e6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80082e6:	b580      	push	{r7, lr}
 80082e8:	b088      	sub	sp, #32
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80082ee:	2300      	movs	r3, #0
 80082f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80082f2:	2300      	movs	r3, #0
 80082f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80082f6:	2300      	movs	r3, #0
 80082f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082fa:	2300      	movs	r3, #0
 80082fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008302:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008304:	f107 0308 	add.w	r3, r7, #8
 8008308:	4619      	mov	r1, r3
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f7ff fe8a 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 f92d 	bl	8008570 <SDMMC_GetCmdError>
 8008316:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008318:	69fb      	ldr	r3, [r7, #28]
}
 800831a:	4618      	mov	r0, r3
 800831c:	3720      	adds	r7, #32
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}

08008322 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8008322:	b580      	push	{r7, lr}
 8008324:	b088      	sub	sp, #32
 8008326:	af00      	add	r7, sp, #0
 8008328:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800832a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800832e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008330:	2308      	movs	r3, #8
 8008332:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008334:	2340      	movs	r3, #64	; 0x40
 8008336:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008338:	2300      	movs	r3, #0
 800833a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800833c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008340:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008342:	f107 0308 	add.w	r3, r7, #8
 8008346:	4619      	mov	r1, r3
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f7ff fe6b 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 fb16 	bl	8008980 <SDMMC_GetCmdResp7>
 8008354:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008356:	69fb      	ldr	r3, [r7, #28]
}
 8008358:	4618      	mov	r0, r3
 800835a:	3720      	adds	r7, #32
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}

08008360 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b088      	sub	sp, #32
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800836e:	2337      	movs	r3, #55	; 0x37
 8008370:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008372:	2340      	movs	r3, #64	; 0x40
 8008374:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008376:	2300      	movs	r3, #0
 8008378:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800837a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800837e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008380:	f107 0308 	add.w	r3, r7, #8
 8008384:	4619      	mov	r1, r3
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f7ff fe4c 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800838c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008390:	2137      	movs	r1, #55	; 0x37
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 f914 	bl	80085c0 <SDMMC_GetCmdResp1>
 8008398:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800839a:	69fb      	ldr	r3, [r7, #28]
}
 800839c:	4618      	mov	r0, r3
 800839e:	3720      	adds	r7, #32
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}

080083a4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b088      	sub	sp, #32
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80083b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80083b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80083ba:	2329      	movs	r3, #41	; 0x29
 80083bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80083be:	2340      	movs	r3, #64	; 0x40
 80083c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80083c2:	2300      	movs	r3, #0
 80083c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80083c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80083cc:	f107 0308 	add.w	r3, r7, #8
 80083d0:	4619      	mov	r1, r3
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f7ff fe26 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f000 fa23 	bl	8008824 <SDMMC_GetCmdResp3>
 80083de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083e0:	69fb      	ldr	r3, [r7, #28]
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3720      	adds	r7, #32
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}

080083ea <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80083ea:	b580      	push	{r7, lr}
 80083ec:	b088      	sub	sp, #32
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
 80083f2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80083f8:	2306      	movs	r3, #6
 80083fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80083fc:	2340      	movs	r3, #64	; 0x40
 80083fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008400:	2300      	movs	r3, #0
 8008402:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008404:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008408:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800840a:	f107 0308 	add.w	r3, r7, #8
 800840e:	4619      	mov	r1, r3
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f7ff fe07 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008416:	f241 3288 	movw	r2, #5000	; 0x1388
 800841a:	2106      	movs	r1, #6
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f000 f8cf 	bl	80085c0 <SDMMC_GetCmdResp1>
 8008422:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008424:	69fb      	ldr	r3, [r7, #28]
}
 8008426:	4618      	mov	r0, r3
 8008428:	3720      	adds	r7, #32
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}

0800842e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800842e:	b580      	push	{r7, lr}
 8008430:	b088      	sub	sp, #32
 8008432:	af00      	add	r7, sp, #0
 8008434:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008436:	2300      	movs	r3, #0
 8008438:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800843a:	2333      	movs	r3, #51	; 0x33
 800843c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800843e:	2340      	movs	r3, #64	; 0x40
 8008440:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008442:	2300      	movs	r3, #0
 8008444:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008446:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800844a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800844c:	f107 0308 	add.w	r3, r7, #8
 8008450:	4619      	mov	r1, r3
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7ff fde6 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008458:	f241 3288 	movw	r2, #5000	; 0x1388
 800845c:	2133      	movs	r1, #51	; 0x33
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 f8ae 	bl	80085c0 <SDMMC_GetCmdResp1>
 8008464:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008466:	69fb      	ldr	r3, [r7, #28]
}
 8008468:	4618      	mov	r0, r3
 800846a:	3720      	adds	r7, #32
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b088      	sub	sp, #32
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008478:	2300      	movs	r3, #0
 800847a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800847c:	2302      	movs	r3, #2
 800847e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008480:	23c0      	movs	r3, #192	; 0xc0
 8008482:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008484:	2300      	movs	r3, #0
 8008486:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008488:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800848c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800848e:	f107 0308 	add.w	r3, r7, #8
 8008492:	4619      	mov	r1, r3
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f7ff fdc5 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 f97c 	bl	8008798 <SDMMC_GetCmdResp2>
 80084a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80084a2:	69fb      	ldr	r3, [r7, #28]
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3720      	adds	r7, #32
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b088      	sub	sp, #32
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80084ba:	2309      	movs	r3, #9
 80084bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80084be:	23c0      	movs	r3, #192	; 0xc0
 80084c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80084c2:	2300      	movs	r3, #0
 80084c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80084c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084cc:	f107 0308 	add.w	r3, r7, #8
 80084d0:	4619      	mov	r1, r3
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f7ff fda6 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	f000 f95d 	bl	8008798 <SDMMC_GetCmdResp2>
 80084de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80084e0:	69fb      	ldr	r3, [r7, #28]
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3720      	adds	r7, #32
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}

080084ea <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80084ea:	b580      	push	{r7, lr}
 80084ec:	b088      	sub	sp, #32
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]
 80084f2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80084f4:	2300      	movs	r3, #0
 80084f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80084f8:	2303      	movs	r3, #3
 80084fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80084fc:	2340      	movs	r3, #64	; 0x40
 80084fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008500:	2300      	movs	r3, #0
 8008502:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008504:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008508:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800850a:	f107 0308 	add.w	r3, r7, #8
 800850e:	4619      	mov	r1, r3
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f7ff fd87 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008516:	683a      	ldr	r2, [r7, #0]
 8008518:	2103      	movs	r1, #3
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 f9bc 	bl	8008898 <SDMMC_GetCmdResp6>
 8008520:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008522:	69fb      	ldr	r3, [r7, #28]
}
 8008524:	4618      	mov	r0, r3
 8008526:	3720      	adds	r7, #32
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}

0800852c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b088      	sub	sp, #32
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800853a:	230d      	movs	r3, #13
 800853c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800853e:	2340      	movs	r3, #64	; 0x40
 8008540:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008542:	2300      	movs	r3, #0
 8008544:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008546:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800854a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800854c:	f107 0308 	add.w	r3, r7, #8
 8008550:	4619      	mov	r1, r3
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f7ff fd66 	bl	8008024 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008558:	f241 3288 	movw	r2, #5000	; 0x1388
 800855c:	210d      	movs	r1, #13
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f000 f82e 	bl	80085c0 <SDMMC_GetCmdResp1>
 8008564:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008566:	69fb      	ldr	r3, [r7, #28]
}
 8008568:	4618      	mov	r0, r3
 800856a:	3720      	adds	r7, #32
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008570:	b490      	push	{r4, r7}
 8008572:	b082      	sub	sp, #8
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008578:	4b0f      	ldr	r3, [pc, #60]	; (80085b8 <SDMMC_GetCmdError+0x48>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4a0f      	ldr	r2, [pc, #60]	; (80085bc <SDMMC_GetCmdError+0x4c>)
 800857e:	fba2 2303 	umull	r2, r3, r2, r3
 8008582:	0a5b      	lsrs	r3, r3, #9
 8008584:	f241 3288 	movw	r2, #5000	; 0x1388
 8008588:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800858c:	4623      	mov	r3, r4
 800858e:	1e5c      	subs	r4, r3, #1
 8008590:	2b00      	cmp	r3, #0
 8008592:	d102      	bne.n	800859a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008594:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008598:	e009      	b.n	80085ae <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800859e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d0f2      	beq.n	800858c <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	22c5      	movs	r2, #197	; 0xc5
 80085aa:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3708      	adds	r7, #8
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bc90      	pop	{r4, r7}
 80085b6:	4770      	bx	lr
 80085b8:	20000004 	.word	0x20000004
 80085bc:	10624dd3 	.word	0x10624dd3

080085c0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80085c0:	b590      	push	{r4, r7, lr}
 80085c2:	b087      	sub	sp, #28
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	60f8      	str	r0, [r7, #12]
 80085c8:	460b      	mov	r3, r1
 80085ca:	607a      	str	r2, [r7, #4]
 80085cc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80085ce:	4b6f      	ldr	r3, [pc, #444]	; (800878c <SDMMC_GetCmdResp1+0x1cc>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a6f      	ldr	r2, [pc, #444]	; (8008790 <SDMMC_GetCmdResp1+0x1d0>)
 80085d4:	fba2 2303 	umull	r2, r3, r2, r3
 80085d8:	0a5b      	lsrs	r3, r3, #9
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80085e0:	4623      	mov	r3, r4
 80085e2:	1e5c      	subs	r4, r3, #1
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d102      	bne.n	80085ee <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80085e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80085ec:	e0c9      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085f2:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d0f0      	beq.n	80085e0 <SDMMC_GetCmdResp1+0x20>
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008604:	2b00      	cmp	r3, #0
 8008606:	d1eb      	bne.n	80085e0 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800860c:	f003 0304 	and.w	r3, r3, #4
 8008610:	2b00      	cmp	r3, #0
 8008612:	d004      	beq.n	800861e <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	2204      	movs	r2, #4
 8008618:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800861a:	2304      	movs	r3, #4
 800861c:	e0b1      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008622:	f003 0301 	and.w	r3, r3, #1
 8008626:	2b00      	cmp	r3, #0
 8008628:	d004      	beq.n	8008634 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2201      	movs	r2, #1
 800862e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008630:	2301      	movs	r3, #1
 8008632:	e0a6      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	22c5      	movs	r2, #197	; 0xc5
 8008638:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800863a:	68f8      	ldr	r0, [r7, #12]
 800863c:	f7ff fd1b 	bl	8008076 <SDIO_GetCommandResponse>
 8008640:	4603      	mov	r3, r0
 8008642:	461a      	mov	r2, r3
 8008644:	7afb      	ldrb	r3, [r7, #11]
 8008646:	4293      	cmp	r3, r2
 8008648:	d001      	beq.n	800864e <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800864a:	2301      	movs	r3, #1
 800864c:	e099      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800864e:	2100      	movs	r1, #0
 8008650:	68f8      	ldr	r0, [r7, #12]
 8008652:	f7ff fd1c 	bl	800808e <SDIO_GetResponse>
 8008656:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008658:	693a      	ldr	r2, [r7, #16]
 800865a:	4b4e      	ldr	r3, [pc, #312]	; (8008794 <SDMMC_GetCmdResp1+0x1d4>)
 800865c:	4013      	ands	r3, r2
 800865e:	2b00      	cmp	r3, #0
 8008660:	d101      	bne.n	8008666 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8008662:	2300      	movs	r3, #0
 8008664:	e08d      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	2b00      	cmp	r3, #0
 800866a:	da02      	bge.n	8008672 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800866c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008670:	e087      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008678:	2b00      	cmp	r3, #0
 800867a:	d001      	beq.n	8008680 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800867c:	2340      	movs	r3, #64	; 0x40
 800867e:	e080      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008686:	2b00      	cmp	r3, #0
 8008688:	d001      	beq.n	800868e <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800868a:	2380      	movs	r3, #128	; 0x80
 800868c:	e079      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008694:	2b00      	cmp	r3, #0
 8008696:	d002      	beq.n	800869e <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008698:	f44f 7380 	mov.w	r3, #256	; 0x100
 800869c:	e071      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d002      	beq.n	80086ae <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80086a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80086ac:	e069      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d002      	beq.n	80086be <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80086b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086bc:	e061      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d002      	beq.n	80086ce <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80086c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80086cc:	e059      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d002      	beq.n	80086de <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80086d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80086dc:	e051      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80086de:	693b      	ldr	r3, [r7, #16]
 80086e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d002      	beq.n	80086ee <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80086e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80086ec:	e049      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d002      	beq.n	80086fe <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80086f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80086fc:	e041      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008704:	2b00      	cmp	r3, #0
 8008706:	d002      	beq.n	800870e <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8008708:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800870c:	e039      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008714:	2b00      	cmp	r3, #0
 8008716:	d002      	beq.n	800871e <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008718:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800871c:	e031      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800871e:	693b      	ldr	r3, [r7, #16]
 8008720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008724:	2b00      	cmp	r3, #0
 8008726:	d002      	beq.n	800872e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008728:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800872c:	e029      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800872e:	693b      	ldr	r3, [r7, #16]
 8008730:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008734:	2b00      	cmp	r3, #0
 8008736:	d002      	beq.n	800873e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008738:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800873c:	e021      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008744:	2b00      	cmp	r3, #0
 8008746:	d002      	beq.n	800874e <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008748:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800874c:	e019      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800874e:	693b      	ldr	r3, [r7, #16]
 8008750:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008754:	2b00      	cmp	r3, #0
 8008756:	d002      	beq.n	800875e <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008758:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800875c:	e011      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008764:	2b00      	cmp	r3, #0
 8008766:	d002      	beq.n	800876e <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008768:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800876c:	e009      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	f003 0308 	and.w	r3, r3, #8
 8008774:	2b00      	cmp	r3, #0
 8008776:	d002      	beq.n	800877e <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008778:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800877c:	e001      	b.n	8008782 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800877e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008782:	4618      	mov	r0, r3
 8008784:	371c      	adds	r7, #28
 8008786:	46bd      	mov	sp, r7
 8008788:	bd90      	pop	{r4, r7, pc}
 800878a:	bf00      	nop
 800878c:	20000004 	.word	0x20000004
 8008790:	10624dd3 	.word	0x10624dd3
 8008794:	fdffe008 	.word	0xfdffe008

08008798 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8008798:	b490      	push	{r4, r7}
 800879a:	b084      	sub	sp, #16
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80087a0:	4b1e      	ldr	r3, [pc, #120]	; (800881c <SDMMC_GetCmdResp2+0x84>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a1e      	ldr	r2, [pc, #120]	; (8008820 <SDMMC_GetCmdResp2+0x88>)
 80087a6:	fba2 2303 	umull	r2, r3, r2, r3
 80087aa:	0a5b      	lsrs	r3, r3, #9
 80087ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80087b0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80087b4:	4623      	mov	r3, r4
 80087b6:	1e5c      	subs	r4, r3, #1
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d102      	bne.n	80087c2 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80087bc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80087c0:	e026      	b.n	8008810 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087c6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d0f0      	beq.n	80087b4 <SDMMC_GetCmdResp2+0x1c>
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d1eb      	bne.n	80087b4 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087e0:	f003 0304 	and.w	r3, r3, #4
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d004      	beq.n	80087f2 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2204      	movs	r2, #4
 80087ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80087ee:	2304      	movs	r3, #4
 80087f0:	e00e      	b.n	8008810 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087f6:	f003 0301 	and.w	r3, r3, #1
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d004      	beq.n	8008808 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2201      	movs	r2, #1
 8008802:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008804:	2301      	movs	r3, #1
 8008806:	e003      	b.n	8008810 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	22c5      	movs	r2, #197	; 0xc5
 800880c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800880e:	2300      	movs	r3, #0
}
 8008810:	4618      	mov	r0, r3
 8008812:	3710      	adds	r7, #16
 8008814:	46bd      	mov	sp, r7
 8008816:	bc90      	pop	{r4, r7}
 8008818:	4770      	bx	lr
 800881a:	bf00      	nop
 800881c:	20000004 	.word	0x20000004
 8008820:	10624dd3 	.word	0x10624dd3

08008824 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008824:	b490      	push	{r4, r7}
 8008826:	b084      	sub	sp, #16
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800882c:	4b18      	ldr	r3, [pc, #96]	; (8008890 <SDMMC_GetCmdResp3+0x6c>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4a18      	ldr	r2, [pc, #96]	; (8008894 <SDMMC_GetCmdResp3+0x70>)
 8008832:	fba2 2303 	umull	r2, r3, r2, r3
 8008836:	0a5b      	lsrs	r3, r3, #9
 8008838:	f241 3288 	movw	r2, #5000	; 0x1388
 800883c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008840:	4623      	mov	r3, r4
 8008842:	1e5c      	subs	r4, r3, #1
 8008844:	2b00      	cmp	r3, #0
 8008846:	d102      	bne.n	800884e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008848:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800884c:	e01b      	b.n	8008886 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008852:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800885a:	2b00      	cmp	r3, #0
 800885c:	d0f0      	beq.n	8008840 <SDMMC_GetCmdResp3+0x1c>
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008864:	2b00      	cmp	r3, #0
 8008866:	d1eb      	bne.n	8008840 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800886c:	f003 0304 	and.w	r3, r3, #4
 8008870:	2b00      	cmp	r3, #0
 8008872:	d004      	beq.n	800887e <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2204      	movs	r2, #4
 8008878:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800887a:	2304      	movs	r3, #4
 800887c:	e003      	b.n	8008886 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	22c5      	movs	r2, #197	; 0xc5
 8008882:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008884:	2300      	movs	r3, #0
}
 8008886:	4618      	mov	r0, r3
 8008888:	3710      	adds	r7, #16
 800888a:	46bd      	mov	sp, r7
 800888c:	bc90      	pop	{r4, r7}
 800888e:	4770      	bx	lr
 8008890:	20000004 	.word	0x20000004
 8008894:	10624dd3 	.word	0x10624dd3

08008898 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008898:	b590      	push	{r4, r7, lr}
 800889a:	b087      	sub	sp, #28
 800889c:	af00      	add	r7, sp, #0
 800889e:	60f8      	str	r0, [r7, #12]
 80088a0:	460b      	mov	r3, r1
 80088a2:	607a      	str	r2, [r7, #4]
 80088a4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80088a6:	4b34      	ldr	r3, [pc, #208]	; (8008978 <SDMMC_GetCmdResp6+0xe0>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a34      	ldr	r2, [pc, #208]	; (800897c <SDMMC_GetCmdResp6+0xe4>)
 80088ac:	fba2 2303 	umull	r2, r3, r2, r3
 80088b0:	0a5b      	lsrs	r3, r3, #9
 80088b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80088b6:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80088ba:	4623      	mov	r3, r4
 80088bc:	1e5c      	subs	r4, r3, #1
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d102      	bne.n	80088c8 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 80088c2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80088c6:	e052      	b.n	800896e <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088cc:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80088ce:	697b      	ldr	r3, [r7, #20]
 80088d0:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d0f0      	beq.n	80088ba <SDMMC_GetCmdResp6+0x22>
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d1eb      	bne.n	80088ba <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088e6:	f003 0304 	and.w	r3, r3, #4
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d004      	beq.n	80088f8 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2204      	movs	r2, #4
 80088f2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80088f4:	2304      	movs	r3, #4
 80088f6:	e03a      	b.n	800896e <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088fc:	f003 0301 	and.w	r3, r3, #1
 8008900:	2b00      	cmp	r3, #0
 8008902:	d004      	beq.n	800890e <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2201      	movs	r2, #1
 8008908:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800890a:	2301      	movs	r3, #1
 800890c:	e02f      	b.n	800896e <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800890e:	68f8      	ldr	r0, [r7, #12]
 8008910:	f7ff fbb1 	bl	8008076 <SDIO_GetCommandResponse>
 8008914:	4603      	mov	r3, r0
 8008916:	461a      	mov	r2, r3
 8008918:	7afb      	ldrb	r3, [r7, #11]
 800891a:	4293      	cmp	r3, r2
 800891c:	d001      	beq.n	8008922 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800891e:	2301      	movs	r3, #1
 8008920:	e025      	b.n	800896e <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	22c5      	movs	r2, #197	; 0xc5
 8008926:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008928:	2100      	movs	r1, #0
 800892a:	68f8      	ldr	r0, [r7, #12]
 800892c:	f7ff fbaf 	bl	800808e <SDIO_GetResponse>
 8008930:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008938:	2b00      	cmp	r3, #0
 800893a:	d106      	bne.n	800894a <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800893c:	693b      	ldr	r3, [r7, #16]
 800893e:	0c1b      	lsrs	r3, r3, #16
 8008940:	b29a      	uxth	r2, r3
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008946:	2300      	movs	r3, #0
 8008948:	e011      	b.n	800896e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008950:	2b00      	cmp	r3, #0
 8008952:	d002      	beq.n	800895a <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008954:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008958:	e009      	b.n	800896e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008960:	2b00      	cmp	r3, #0
 8008962:	d002      	beq.n	800896a <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008964:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008968:	e001      	b.n	800896e <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800896a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800896e:	4618      	mov	r0, r3
 8008970:	371c      	adds	r7, #28
 8008972:	46bd      	mov	sp, r7
 8008974:	bd90      	pop	{r4, r7, pc}
 8008976:	bf00      	nop
 8008978:	20000004 	.word	0x20000004
 800897c:	10624dd3 	.word	0x10624dd3

08008980 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8008980:	b490      	push	{r4, r7}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008988:	4b21      	ldr	r3, [pc, #132]	; (8008a10 <SDMMC_GetCmdResp7+0x90>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a21      	ldr	r2, [pc, #132]	; (8008a14 <SDMMC_GetCmdResp7+0x94>)
 800898e:	fba2 2303 	umull	r2, r3, r2, r3
 8008992:	0a5b      	lsrs	r3, r3, #9
 8008994:	f241 3288 	movw	r2, #5000	; 0x1388
 8008998:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800899c:	4623      	mov	r3, r4
 800899e:	1e5c      	subs	r4, r3, #1
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d102      	bne.n	80089aa <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80089a4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80089a8:	e02c      	b.n	8008a04 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089ae:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d0f0      	beq.n	800899c <SDMMC_GetCmdResp7+0x1c>
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d1eb      	bne.n	800899c <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089c8:	f003 0304 	and.w	r3, r3, #4
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d004      	beq.n	80089da <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2204      	movs	r2, #4
 80089d4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80089d6:	2304      	movs	r3, #4
 80089d8:	e014      	b.n	8008a04 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089de:	f003 0301 	and.w	r3, r3, #1
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d004      	beq.n	80089f0 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2201      	movs	r2, #1
 80089ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80089ec:	2301      	movs	r3, #1
 80089ee:	e009      	b.n	8008a04 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d002      	beq.n	8008a02 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2240      	movs	r2, #64	; 0x40
 8008a00:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008a02:	2300      	movs	r3, #0
  
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3710      	adds	r7, #16
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bc90      	pop	{r4, r7}
 8008a0c:	4770      	bx	lr
 8008a0e:	bf00      	nop
 8008a10:	20000004 	.word	0x20000004
 8008a14:	10624dd3 	.word	0x10624dd3

08008a18 <LL_TIM_SetPrescaler>:
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	683a      	ldr	r2, [r7, #0]
 8008a26:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008a28:	bf00      	nop
 8008a2a:	370c      	adds	r7, #12
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bc80      	pop	{r7}
 8008a30:	4770      	bx	lr

08008a32 <LL_TIM_SetAutoReload>:
{
 8008a32:	b480      	push	{r7}
 8008a34:	b083      	sub	sp, #12
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	6078      	str	r0, [r7, #4]
 8008a3a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	683a      	ldr	r2, [r7, #0]
 8008a40:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008a42:	bf00      	nop
 8008a44:	370c      	adds	r7, #12
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bc80      	pop	{r7}
 8008a4a:	4770      	bx	lr

08008a4c <LL_TIM_SetRepetitionCounter>:
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
 8008a54:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	683a      	ldr	r2, [r7, #0]
 8008a5a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008a5c:	bf00      	nop
 8008a5e:	370c      	adds	r7, #12
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bc80      	pop	{r7}
 8008a64:	4770      	bx	lr

08008a66 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8008a66:	b480      	push	{r7}
 8008a68:	b083      	sub	sp, #12
 8008a6a:	af00      	add	r7, sp, #0
 8008a6c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	695b      	ldr	r3, [r3, #20]
 8008a72:	f043 0201 	orr.w	r2, r3, #1
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	615a      	str	r2, [r3, #20]
}
 8008a7a:	bf00      	nop
 8008a7c:	370c      	adds	r7, #12
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bc80      	pop	{r7}
 8008a82:	4770      	bx	lr

08008a84 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	4a3d      	ldr	r2, [pc, #244]	; (8008b8c <LL_TIM_Init+0x108>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d013      	beq.n	8008ac4 <LL_TIM_Init+0x40>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008aa2:	d00f      	beq.n	8008ac4 <LL_TIM_Init+0x40>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	4a3a      	ldr	r2, [pc, #232]	; (8008b90 <LL_TIM_Init+0x10c>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d00b      	beq.n	8008ac4 <LL_TIM_Init+0x40>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	4a39      	ldr	r2, [pc, #228]	; (8008b94 <LL_TIM_Init+0x110>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d007      	beq.n	8008ac4 <LL_TIM_Init+0x40>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	4a38      	ldr	r2, [pc, #224]	; (8008b98 <LL_TIM_Init+0x114>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d003      	beq.n	8008ac4 <LL_TIM_Init+0x40>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	4a37      	ldr	r2, [pc, #220]	; (8008b9c <LL_TIM_Init+0x118>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d106      	bne.n	8008ad2 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	4313      	orrs	r3, r2
 8008ad0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	4a2d      	ldr	r2, [pc, #180]	; (8008b8c <LL_TIM_Init+0x108>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d02b      	beq.n	8008b32 <LL_TIM_Init+0xae>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ae0:	d027      	beq.n	8008b32 <LL_TIM_Init+0xae>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	4a2a      	ldr	r2, [pc, #168]	; (8008b90 <LL_TIM_Init+0x10c>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d023      	beq.n	8008b32 <LL_TIM_Init+0xae>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	4a29      	ldr	r2, [pc, #164]	; (8008b94 <LL_TIM_Init+0x110>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d01f      	beq.n	8008b32 <LL_TIM_Init+0xae>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	4a28      	ldr	r2, [pc, #160]	; (8008b98 <LL_TIM_Init+0x114>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d01b      	beq.n	8008b32 <LL_TIM_Init+0xae>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	4a27      	ldr	r2, [pc, #156]	; (8008b9c <LL_TIM_Init+0x118>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d017      	beq.n	8008b32 <LL_TIM_Init+0xae>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	4a26      	ldr	r2, [pc, #152]	; (8008ba0 <LL_TIM_Init+0x11c>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d013      	beq.n	8008b32 <LL_TIM_Init+0xae>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	4a25      	ldr	r2, [pc, #148]	; (8008ba4 <LL_TIM_Init+0x120>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d00f      	beq.n	8008b32 <LL_TIM_Init+0xae>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	4a24      	ldr	r2, [pc, #144]	; (8008ba8 <LL_TIM_Init+0x124>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d00b      	beq.n	8008b32 <LL_TIM_Init+0xae>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	4a23      	ldr	r2, [pc, #140]	; (8008bac <LL_TIM_Init+0x128>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d007      	beq.n	8008b32 <LL_TIM_Init+0xae>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	4a22      	ldr	r2, [pc, #136]	; (8008bb0 <LL_TIM_Init+0x12c>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d003      	beq.n	8008b32 <LL_TIM_Init+0xae>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	4a21      	ldr	r2, [pc, #132]	; (8008bb4 <LL_TIM_Init+0x130>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d106      	bne.n	8008b40 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	4313      	orrs	r3, r2
 8008b3e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	68fa      	ldr	r2, [r7, #12]
 8008b44:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f7ff ff70 	bl	8008a32 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	881b      	ldrh	r3, [r3, #0]
 8008b56:	4619      	mov	r1, r3
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f7ff ff5d 	bl	8008a18 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	4a0a      	ldr	r2, [pc, #40]	; (8008b8c <LL_TIM_Init+0x108>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d003      	beq.n	8008b6e <LL_TIM_Init+0xea>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	4a0c      	ldr	r2, [pc, #48]	; (8008b9c <LL_TIM_Init+0x118>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d105      	bne.n	8008b7a <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	7c1b      	ldrb	r3, [r3, #16]
 8008b72:	4619      	mov	r1, r3
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f7ff ff69 	bl	8008a4c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f7ff ff73 	bl	8008a66 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8008b80:	2300      	movs	r3, #0
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop
 8008b8c:	40010000 	.word	0x40010000
 8008b90:	40000400 	.word	0x40000400
 8008b94:	40000800 	.word	0x40000800
 8008b98:	40000c00 	.word	0x40000c00
 8008b9c:	40010400 	.word	0x40010400
 8008ba0:	40014000 	.word	0x40014000
 8008ba4:	40014400 	.word	0x40014400
 8008ba8:	40014800 	.word	0x40014800
 8008bac:	40001800 	.word	0x40001800
 8008bb0:	40001c00 	.word	0x40001c00
 8008bb4:	40002000 	.word	0x40002000

08008bb8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008bb8:	b084      	sub	sp, #16
 8008bba:	b580      	push	{r7, lr}
 8008bbc:	b084      	sub	sp, #16
 8008bbe:	af00      	add	r7, sp, #0
 8008bc0:	6078      	str	r0, [r7, #4]
 8008bc2:	f107 001c 	add.w	r0, r7, #28
 8008bc6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	d122      	bne.n	8008c16 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bd4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008be4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008be8:	687a      	ldr	r2, [r7, #4]
 8008bea:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008bf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	d105      	bne.n	8008c0a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	68db      	ldr	r3, [r3, #12]
 8008c02:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f001 fa58 	bl	800a0c0 <USB_CoreReset>
 8008c10:	4603      	mov	r3, r0
 8008c12:	73fb      	strb	r3, [r7, #15]
 8008c14:	e010      	b.n	8008c38 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f001 fa4c 	bl	800a0c0 <USB_CoreReset>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c30:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d10b      	bne.n	8008c56 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	f043 0206 	orr.w	r2, r3, #6
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	689b      	ldr	r3, [r3, #8]
 8008c4e:	f043 0220 	orr.w	r2, r3, #32
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3710      	adds	r7, #16
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008c62:	b004      	add	sp, #16
 8008c64:	4770      	bx	lr
	...

08008c68 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b087      	sub	sp, #28
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	60f8      	str	r0, [r7, #12]
 8008c70:	60b9      	str	r1, [r7, #8]
 8008c72:	4613      	mov	r3, r2
 8008c74:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008c76:	79fb      	ldrb	r3, [r7, #7]
 8008c78:	2b02      	cmp	r3, #2
 8008c7a:	d165      	bne.n	8008d48 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	4a41      	ldr	r2, [pc, #260]	; (8008d84 <USB_SetTurnaroundTime+0x11c>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d906      	bls.n	8008c92 <USB_SetTurnaroundTime+0x2a>
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	4a40      	ldr	r2, [pc, #256]	; (8008d88 <USB_SetTurnaroundTime+0x120>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d802      	bhi.n	8008c92 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008c8c:	230f      	movs	r3, #15
 8008c8e:	617b      	str	r3, [r7, #20]
 8008c90:	e062      	b.n	8008d58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	4a3c      	ldr	r2, [pc, #240]	; (8008d88 <USB_SetTurnaroundTime+0x120>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d906      	bls.n	8008ca8 <USB_SetTurnaroundTime+0x40>
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	4a3b      	ldr	r2, [pc, #236]	; (8008d8c <USB_SetTurnaroundTime+0x124>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d802      	bhi.n	8008ca8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008ca2:	230e      	movs	r3, #14
 8008ca4:	617b      	str	r3, [r7, #20]
 8008ca6:	e057      	b.n	8008d58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	4a38      	ldr	r2, [pc, #224]	; (8008d8c <USB_SetTurnaroundTime+0x124>)
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d906      	bls.n	8008cbe <USB_SetTurnaroundTime+0x56>
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	4a37      	ldr	r2, [pc, #220]	; (8008d90 <USB_SetTurnaroundTime+0x128>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d802      	bhi.n	8008cbe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008cb8:	230d      	movs	r3, #13
 8008cba:	617b      	str	r3, [r7, #20]
 8008cbc:	e04c      	b.n	8008d58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	4a33      	ldr	r2, [pc, #204]	; (8008d90 <USB_SetTurnaroundTime+0x128>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d906      	bls.n	8008cd4 <USB_SetTurnaroundTime+0x6c>
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	4a32      	ldr	r2, [pc, #200]	; (8008d94 <USB_SetTurnaroundTime+0x12c>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d802      	bhi.n	8008cd4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008cce:	230c      	movs	r3, #12
 8008cd0:	617b      	str	r3, [r7, #20]
 8008cd2:	e041      	b.n	8008d58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	4a2f      	ldr	r2, [pc, #188]	; (8008d94 <USB_SetTurnaroundTime+0x12c>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d906      	bls.n	8008cea <USB_SetTurnaroundTime+0x82>
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	4a2e      	ldr	r2, [pc, #184]	; (8008d98 <USB_SetTurnaroundTime+0x130>)
 8008ce0:	4293      	cmp	r3, r2
 8008ce2:	d802      	bhi.n	8008cea <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008ce4:	230b      	movs	r3, #11
 8008ce6:	617b      	str	r3, [r7, #20]
 8008ce8:	e036      	b.n	8008d58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	4a2a      	ldr	r2, [pc, #168]	; (8008d98 <USB_SetTurnaroundTime+0x130>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d906      	bls.n	8008d00 <USB_SetTurnaroundTime+0x98>
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	4a29      	ldr	r2, [pc, #164]	; (8008d9c <USB_SetTurnaroundTime+0x134>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d802      	bhi.n	8008d00 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008cfa:	230a      	movs	r3, #10
 8008cfc:	617b      	str	r3, [r7, #20]
 8008cfe:	e02b      	b.n	8008d58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	4a26      	ldr	r2, [pc, #152]	; (8008d9c <USB_SetTurnaroundTime+0x134>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d906      	bls.n	8008d16 <USB_SetTurnaroundTime+0xae>
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	4a25      	ldr	r2, [pc, #148]	; (8008da0 <USB_SetTurnaroundTime+0x138>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d802      	bhi.n	8008d16 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008d10:	2309      	movs	r3, #9
 8008d12:	617b      	str	r3, [r7, #20]
 8008d14:	e020      	b.n	8008d58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	4a21      	ldr	r2, [pc, #132]	; (8008da0 <USB_SetTurnaroundTime+0x138>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d906      	bls.n	8008d2c <USB_SetTurnaroundTime+0xc4>
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	4a20      	ldr	r2, [pc, #128]	; (8008da4 <USB_SetTurnaroundTime+0x13c>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d802      	bhi.n	8008d2c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008d26:	2308      	movs	r3, #8
 8008d28:	617b      	str	r3, [r7, #20]
 8008d2a:	e015      	b.n	8008d58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	4a1d      	ldr	r2, [pc, #116]	; (8008da4 <USB_SetTurnaroundTime+0x13c>)
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d906      	bls.n	8008d42 <USB_SetTurnaroundTime+0xda>
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	4a1c      	ldr	r2, [pc, #112]	; (8008da8 <USB_SetTurnaroundTime+0x140>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d802      	bhi.n	8008d42 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008d3c:	2307      	movs	r3, #7
 8008d3e:	617b      	str	r3, [r7, #20]
 8008d40:	e00a      	b.n	8008d58 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008d42:	2306      	movs	r3, #6
 8008d44:	617b      	str	r3, [r7, #20]
 8008d46:	e007      	b.n	8008d58 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008d48:	79fb      	ldrb	r3, [r7, #7]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d102      	bne.n	8008d54 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008d4e:	2309      	movs	r3, #9
 8008d50:	617b      	str	r3, [r7, #20]
 8008d52:	e001      	b.n	8008d58 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008d54:	2309      	movs	r3, #9
 8008d56:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	68db      	ldr	r3, [r3, #12]
 8008d5c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	68da      	ldr	r2, [r3, #12]
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	029b      	lsls	r3, r3, #10
 8008d6c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008d70:	431a      	orrs	r2, r3
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008d76:	2300      	movs	r3, #0
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	371c      	adds	r7, #28
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bc80      	pop	{r7}
 8008d80:	4770      	bx	lr
 8008d82:	bf00      	nop
 8008d84:	00d8acbf 	.word	0x00d8acbf
 8008d88:	00e4e1bf 	.word	0x00e4e1bf
 8008d8c:	00f423ff 	.word	0x00f423ff
 8008d90:	0106737f 	.word	0x0106737f
 8008d94:	011a499f 	.word	0x011a499f
 8008d98:	01312cff 	.word	0x01312cff
 8008d9c:	014ca43f 	.word	0x014ca43f
 8008da0:	016e35ff 	.word	0x016e35ff
 8008da4:	01a6ab1f 	.word	0x01a6ab1f
 8008da8:	01e847ff 	.word	0x01e847ff

08008dac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b083      	sub	sp, #12
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	689b      	ldr	r3, [r3, #8]
 8008db8:	f043 0201 	orr.w	r2, r3, #1
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008dc0:	2300      	movs	r3, #0
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	370c      	adds	r7, #12
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bc80      	pop	{r7}
 8008dca:	4770      	bx	lr

08008dcc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b083      	sub	sp, #12
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	689b      	ldr	r3, [r3, #8]
 8008dd8:	f023 0201 	bic.w	r2, r3, #1
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008de0:	2300      	movs	r3, #0
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	370c      	adds	r7, #12
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bc80      	pop	{r7}
 8008dea:	4770      	bx	lr

08008dec <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b082      	sub	sp, #8
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
 8008df4:	460b      	mov	r3, r1
 8008df6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	68db      	ldr	r3, [r3, #12]
 8008dfc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008e04:	78fb      	ldrb	r3, [r7, #3]
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d106      	bne.n	8008e18 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	68db      	ldr	r3, [r3, #12]
 8008e0e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	60da      	str	r2, [r3, #12]
 8008e16:	e00b      	b.n	8008e30 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008e18:	78fb      	ldrb	r3, [r7, #3]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d106      	bne.n	8008e2c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	68db      	ldr	r3, [r3, #12]
 8008e22:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	60da      	str	r2, [r3, #12]
 8008e2a:	e001      	b.n	8008e30 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	e003      	b.n	8008e38 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008e30:	2032      	movs	r0, #50	; 0x32
 8008e32:	f7f8 fe69 	bl	8001b08 <HAL_Delay>

  return HAL_OK;
 8008e36:	2300      	movs	r3, #0
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3708      	adds	r7, #8
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}

08008e40 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008e40:	b084      	sub	sp, #16
 8008e42:	b580      	push	{r7, lr}
 8008e44:	b086      	sub	sp, #24
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	6078      	str	r0, [r7, #4]
 8008e4a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008e4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008e52:	2300      	movs	r3, #0
 8008e54:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	613b      	str	r3, [r7, #16]
 8008e5e:	e009      	b.n	8008e74 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008e60:	687a      	ldr	r2, [r7, #4]
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	3340      	adds	r3, #64	; 0x40
 8008e66:	009b      	lsls	r3, r3, #2
 8008e68:	4413      	add	r3, r2
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008e6e:	693b      	ldr	r3, [r7, #16]
 8008e70:	3301      	adds	r3, #1
 8008e72:	613b      	str	r3, [r7, #16]
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	2b0e      	cmp	r3, #14
 8008e78:	d9f2      	bls.n	8008e60 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008e7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d112      	bne.n	8008ea6 <USB_DevInit+0x66>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e84:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e90:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e9c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	639a      	str	r2, [r3, #56]	; 0x38
 8008ea4:	e00b      	b.n	8008ebe <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eaa:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eb6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008ec4:	461a      	mov	r2, r3
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ed0:	4619      	mov	r1, r3
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ed8:	461a      	mov	r2, r3
 8008eda:	680b      	ldr	r3, [r1, #0]
 8008edc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d10c      	bne.n	8008efe <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d104      	bne.n	8008ef4 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008eea:	2100      	movs	r1, #0
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 f95d 	bl	80091ac <USB_SetDevSpeed>
 8008ef2:	e008      	b.n	8008f06 <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008ef4:	2101      	movs	r1, #1
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 f958 	bl	80091ac <USB_SetDevSpeed>
 8008efc:	e003      	b.n	8008f06 <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008efe:	2103      	movs	r1, #3
 8008f00:	6878      	ldr	r0, [r7, #4]
 8008f02:	f000 f953 	bl	80091ac <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008f06:	2110      	movs	r1, #16
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 f90b 	bl	8009124 <USB_FlushTxFifo>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d001      	beq.n	8008f18 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 8008f14:	2301      	movs	r3, #1
 8008f16:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 f927 	bl	800916c <USB_FlushRxFifo>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d001      	beq.n	8008f28 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 8008f24:	2301      	movs	r3, #1
 8008f26:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f2e:	461a      	mov	r2, r3
 8008f30:	2300      	movs	r3, #0
 8008f32:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f46:	461a      	mov	r2, r3
 8008f48:	2300      	movs	r3, #0
 8008f4a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	613b      	str	r3, [r7, #16]
 8008f50:	e043      	b.n	8008fda <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	015a      	lsls	r2, r3, #5
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	4413      	add	r3, r2
 8008f5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f64:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008f68:	d118      	bne.n	8008f9c <USB_DevInit+0x15c>
    {
      if (i == 0U)
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d10a      	bne.n	8008f86 <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	015a      	lsls	r2, r3, #5
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	4413      	add	r3, r2
 8008f78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f7c:	461a      	mov	r2, r3
 8008f7e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008f82:	6013      	str	r3, [r2, #0]
 8008f84:	e013      	b.n	8008fae <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	015a      	lsls	r2, r3, #5
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	4413      	add	r3, r2
 8008f8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f92:	461a      	mov	r2, r3
 8008f94:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008f98:	6013      	str	r3, [r2, #0]
 8008f9a:	e008      	b.n	8008fae <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	015a      	lsls	r2, r3, #5
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	4413      	add	r3, r2
 8008fa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fa8:	461a      	mov	r2, r3
 8008faa:	2300      	movs	r3, #0
 8008fac:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	015a      	lsls	r2, r3, #5
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	4413      	add	r3, r2
 8008fb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fba:	461a      	mov	r2, r3
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	015a      	lsls	r2, r3, #5
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	4413      	add	r3, r2
 8008fc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fcc:	461a      	mov	r2, r3
 8008fce:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008fd2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	3301      	adds	r3, #1
 8008fd8:	613b      	str	r3, [r7, #16]
 8008fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fdc:	693a      	ldr	r2, [r7, #16]
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	d3b7      	bcc.n	8008f52 <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	613b      	str	r3, [r7, #16]
 8008fe6:	e043      	b.n	8009070 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008fe8:	693b      	ldr	r3, [r7, #16]
 8008fea:	015a      	lsls	r2, r3, #5
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	4413      	add	r3, r2
 8008ff0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ffa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ffe:	d118      	bne.n	8009032 <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d10a      	bne.n	800901c <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	015a      	lsls	r2, r3, #5
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	4413      	add	r3, r2
 800900e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009012:	461a      	mov	r2, r3
 8009014:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009018:	6013      	str	r3, [r2, #0]
 800901a:	e013      	b.n	8009044 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800901c:	693b      	ldr	r3, [r7, #16]
 800901e:	015a      	lsls	r2, r3, #5
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	4413      	add	r3, r2
 8009024:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009028:	461a      	mov	r2, r3
 800902a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800902e:	6013      	str	r3, [r2, #0]
 8009030:	e008      	b.n	8009044 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	015a      	lsls	r2, r3, #5
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	4413      	add	r3, r2
 800903a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800903e:	461a      	mov	r2, r3
 8009040:	2300      	movs	r3, #0
 8009042:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	015a      	lsls	r2, r3, #5
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	4413      	add	r3, r2
 800904c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009050:	461a      	mov	r2, r3
 8009052:	2300      	movs	r3, #0
 8009054:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	015a      	lsls	r2, r3, #5
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	4413      	add	r3, r2
 800905e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009062:	461a      	mov	r2, r3
 8009064:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009068:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800906a:	693b      	ldr	r3, [r7, #16]
 800906c:	3301      	adds	r3, #1
 800906e:	613b      	str	r3, [r7, #16]
 8009070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009072:	693a      	ldr	r2, [r7, #16]
 8009074:	429a      	cmp	r2, r3
 8009076:	d3b7      	bcc.n	8008fe8 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800907e:	691b      	ldr	r3, [r3, #16]
 8009080:	68fa      	ldr	r2, [r7, #12]
 8009082:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009086:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800908a:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 800908c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800908e:	2b01      	cmp	r3, #1
 8009090:	d111      	bne.n	80090b6 <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009098:	461a      	mov	r2, r3
 800909a:	4b20      	ldr	r3, [pc, #128]	; (800911c <USB_DevInit+0x2dc>)
 800909c:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090a6:	68fa      	ldr	r2, [r7, #12]
 80090a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090b0:	f043 0303 	orr.w	r3, r3, #3
 80090b4:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80090c2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80090c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d105      	bne.n	80090d6 <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	699b      	ldr	r3, [r3, #24]
 80090ce:	f043 0210 	orr.w	r2, r3, #16
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	699a      	ldr	r2, [r3, #24]
 80090da:	4b11      	ldr	r3, [pc, #68]	; (8009120 <USB_DevInit+0x2e0>)
 80090dc:	4313      	orrs	r3, r2
 80090de:	687a      	ldr	r2, [r7, #4]
 80090e0:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80090e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d005      	beq.n	80090f4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	699b      	ldr	r3, [r3, #24]
 80090ec:	f043 0208 	orr.w	r2, r3, #8
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80090f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d107      	bne.n	800910a <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	699b      	ldr	r3, [r3, #24]
 80090fe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009102:	f043 0304 	orr.w	r3, r3, #4
 8009106:	687a      	ldr	r2, [r7, #4]
 8009108:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800910a:	7dfb      	ldrb	r3, [r7, #23]
}
 800910c:	4618      	mov	r0, r3
 800910e:	3718      	adds	r7, #24
 8009110:	46bd      	mov	sp, r7
 8009112:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009116:	b004      	add	sp, #16
 8009118:	4770      	bx	lr
 800911a:	bf00      	nop
 800911c:	00800100 	.word	0x00800100
 8009120:	803c3800 	.word	0x803c3800

08009124 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009124:	b480      	push	{r7}
 8009126:	b085      	sub	sp, #20
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800912e:	2300      	movs	r3, #0
 8009130:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	019b      	lsls	r3, r3, #6
 8009136:	f043 0220 	orr.w	r2, r3, #32
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	3301      	adds	r3, #1
 8009142:	60fb      	str	r3, [r7, #12]
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	4a08      	ldr	r2, [pc, #32]	; (8009168 <USB_FlushTxFifo+0x44>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d901      	bls.n	8009150 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800914c:	2303      	movs	r3, #3
 800914e:	e006      	b.n	800915e <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	691b      	ldr	r3, [r3, #16]
 8009154:	f003 0320 	and.w	r3, r3, #32
 8009158:	2b20      	cmp	r3, #32
 800915a:	d0f0      	beq.n	800913e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800915c:	2300      	movs	r3, #0
}
 800915e:	4618      	mov	r0, r3
 8009160:	3714      	adds	r7, #20
 8009162:	46bd      	mov	sp, r7
 8009164:	bc80      	pop	{r7}
 8009166:	4770      	bx	lr
 8009168:	00030d40 	.word	0x00030d40

0800916c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800916c:	b480      	push	{r7}
 800916e:	b085      	sub	sp, #20
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009174:	2300      	movs	r3, #0
 8009176:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2210      	movs	r2, #16
 800917c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	3301      	adds	r3, #1
 8009182:	60fb      	str	r3, [r7, #12]
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	4a08      	ldr	r2, [pc, #32]	; (80091a8 <USB_FlushRxFifo+0x3c>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d901      	bls.n	8009190 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800918c:	2303      	movs	r3, #3
 800918e:	e006      	b.n	800919e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	691b      	ldr	r3, [r3, #16]
 8009194:	f003 0310 	and.w	r3, r3, #16
 8009198:	2b10      	cmp	r3, #16
 800919a:	d0f0      	beq.n	800917e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800919c:	2300      	movs	r3, #0
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3714      	adds	r7, #20
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bc80      	pop	{r7}
 80091a6:	4770      	bx	lr
 80091a8:	00030d40 	.word	0x00030d40

080091ac <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b085      	sub	sp, #20
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	460b      	mov	r3, r1
 80091b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091c2:	681a      	ldr	r2, [r3, #0]
 80091c4:	78fb      	ldrb	r3, [r7, #3]
 80091c6:	68f9      	ldr	r1, [r7, #12]
 80091c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80091cc:	4313      	orrs	r3, r2
 80091ce:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80091d0:	2300      	movs	r3, #0
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3714      	adds	r7, #20
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bc80      	pop	{r7}
 80091da:	4770      	bx	lr

080091dc <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80091dc:	b480      	push	{r7}
 80091de:	b087      	sub	sp, #28
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	f003 0306 	and.w	r3, r3, #6
 80091f4:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d102      	bne.n	8009202 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80091fc:	2300      	movs	r3, #0
 80091fe:	75fb      	strb	r3, [r7, #23]
 8009200:	e00a      	b.n	8009218 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2b02      	cmp	r3, #2
 8009206:	d002      	beq.n	800920e <USB_GetDevSpeed+0x32>
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2b06      	cmp	r3, #6
 800920c:	d102      	bne.n	8009214 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800920e:	2302      	movs	r3, #2
 8009210:	75fb      	strb	r3, [r7, #23]
 8009212:	e001      	b.n	8009218 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009214:	230f      	movs	r3, #15
 8009216:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009218:	7dfb      	ldrb	r3, [r7, #23]
}
 800921a:	4618      	mov	r0, r3
 800921c:	371c      	adds	r7, #28
 800921e:	46bd      	mov	sp, r7
 8009220:	bc80      	pop	{r7}
 8009222:	4770      	bx	lr

08009224 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009224:	b480      	push	{r7}
 8009226:	b085      	sub	sp, #20
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
 800922c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	781b      	ldrb	r3, [r3, #0]
 8009236:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	785b      	ldrb	r3, [r3, #1]
 800923c:	2b01      	cmp	r3, #1
 800923e:	d13a      	bne.n	80092b6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009246:	69da      	ldr	r2, [r3, #28]
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	781b      	ldrb	r3, [r3, #0]
 800924c:	f003 030f 	and.w	r3, r3, #15
 8009250:	2101      	movs	r1, #1
 8009252:	fa01 f303 	lsl.w	r3, r1, r3
 8009256:	b29b      	uxth	r3, r3
 8009258:	68f9      	ldr	r1, [r7, #12]
 800925a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800925e:	4313      	orrs	r3, r2
 8009260:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	015a      	lsls	r2, r3, #5
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	4413      	add	r3, r2
 800926a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009274:	2b00      	cmp	r3, #0
 8009276:	d155      	bne.n	8009324 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	015a      	lsls	r2, r3, #5
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	4413      	add	r3, r2
 8009280:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009284:	681a      	ldr	r2, [r3, #0]
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	689b      	ldr	r3, [r3, #8]
 800928a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	78db      	ldrb	r3, [r3, #3]
 8009292:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009294:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	059b      	lsls	r3, r3, #22
 800929a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800929c:	4313      	orrs	r3, r2
 800929e:	68ba      	ldr	r2, [r7, #8]
 80092a0:	0151      	lsls	r1, r2, #5
 80092a2:	68fa      	ldr	r2, [r7, #12]
 80092a4:	440a      	add	r2, r1
 80092a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80092b2:	6013      	str	r3, [r2, #0]
 80092b4:	e036      	b.n	8009324 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092bc:	69da      	ldr	r2, [r3, #28]
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	781b      	ldrb	r3, [r3, #0]
 80092c2:	f003 030f 	and.w	r3, r3, #15
 80092c6:	2101      	movs	r1, #1
 80092c8:	fa01 f303 	lsl.w	r3, r1, r3
 80092cc:	041b      	lsls	r3, r3, #16
 80092ce:	68f9      	ldr	r1, [r7, #12]
 80092d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80092d4:	4313      	orrs	r3, r2
 80092d6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	015a      	lsls	r2, r3, #5
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	4413      	add	r3, r2
 80092e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d11a      	bne.n	8009324 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	015a      	lsls	r2, r3, #5
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	4413      	add	r3, r2
 80092f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	78db      	ldrb	r3, [r3, #3]
 8009308:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800930a:	430b      	orrs	r3, r1
 800930c:	4313      	orrs	r3, r2
 800930e:	68ba      	ldr	r2, [r7, #8]
 8009310:	0151      	lsls	r1, r2, #5
 8009312:	68fa      	ldr	r2, [r7, #12]
 8009314:	440a      	add	r2, r1
 8009316:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800931a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800931e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009322:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009324:	2300      	movs	r3, #0
}
 8009326:	4618      	mov	r0, r3
 8009328:	3714      	adds	r7, #20
 800932a:	46bd      	mov	sp, r7
 800932c:	bc80      	pop	{r7}
 800932e:	4770      	bx	lr

08009330 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009330:	b480      	push	{r7}
 8009332:	b085      	sub	sp, #20
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	781b      	ldrb	r3, [r3, #0]
 8009342:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	785b      	ldrb	r3, [r3, #1]
 8009348:	2b01      	cmp	r3, #1
 800934a:	d135      	bne.n	80093b8 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009352:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	781b      	ldrb	r3, [r3, #0]
 8009358:	f003 030f 	and.w	r3, r3, #15
 800935c:	2101      	movs	r1, #1
 800935e:	fa01 f303 	lsl.w	r3, r1, r3
 8009362:	b29b      	uxth	r3, r3
 8009364:	43db      	mvns	r3, r3
 8009366:	68f9      	ldr	r1, [r7, #12]
 8009368:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800936c:	4013      	ands	r3, r2
 800936e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009376:	69da      	ldr	r2, [r3, #28]
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	f003 030f 	and.w	r3, r3, #15
 8009380:	2101      	movs	r1, #1
 8009382:	fa01 f303 	lsl.w	r3, r1, r3
 8009386:	b29b      	uxth	r3, r3
 8009388:	43db      	mvns	r3, r3
 800938a:	68f9      	ldr	r1, [r7, #12]
 800938c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009390:	4013      	ands	r3, r2
 8009392:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	015a      	lsls	r2, r3, #5
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	4413      	add	r3, r2
 800939c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093a0:	681a      	ldr	r2, [r3, #0]
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	0159      	lsls	r1, r3, #5
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	440b      	add	r3, r1
 80093aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093ae:	4619      	mov	r1, r3
 80093b0:	4b1f      	ldr	r3, [pc, #124]	; (8009430 <USB_DeactivateEndpoint+0x100>)
 80093b2:	4013      	ands	r3, r2
 80093b4:	600b      	str	r3, [r1, #0]
 80093b6:	e034      	b.n	8009422 <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	781b      	ldrb	r3, [r3, #0]
 80093c4:	f003 030f 	and.w	r3, r3, #15
 80093c8:	2101      	movs	r1, #1
 80093ca:	fa01 f303 	lsl.w	r3, r1, r3
 80093ce:	041b      	lsls	r3, r3, #16
 80093d0:	43db      	mvns	r3, r3
 80093d2:	68f9      	ldr	r1, [r7, #12]
 80093d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093d8:	4013      	ands	r3, r2
 80093da:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093e2:	69da      	ldr	r2, [r3, #28]
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	f003 030f 	and.w	r3, r3, #15
 80093ec:	2101      	movs	r1, #1
 80093ee:	fa01 f303 	lsl.w	r3, r1, r3
 80093f2:	041b      	lsls	r3, r3, #16
 80093f4:	43db      	mvns	r3, r3
 80093f6:	68f9      	ldr	r1, [r7, #12]
 80093f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093fc:	4013      	ands	r3, r2
 80093fe:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	015a      	lsls	r2, r3, #5
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	4413      	add	r3, r2
 8009408:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800940c:	681a      	ldr	r2, [r3, #0]
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	0159      	lsls	r1, r3, #5
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	440b      	add	r3, r1
 8009416:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800941a:	4619      	mov	r1, r3
 800941c:	4b05      	ldr	r3, [pc, #20]	; (8009434 <USB_DeactivateEndpoint+0x104>)
 800941e:	4013      	ands	r3, r2
 8009420:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009422:	2300      	movs	r3, #0
}
 8009424:	4618      	mov	r0, r3
 8009426:	3714      	adds	r7, #20
 8009428:	46bd      	mov	sp, r7
 800942a:	bc80      	pop	{r7}
 800942c:	4770      	bx	lr
 800942e:	bf00      	nop
 8009430:	ec337800 	.word	0xec337800
 8009434:	eff37800 	.word	0xeff37800

08009438 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b08a      	sub	sp, #40	; 0x28
 800943c:	af02      	add	r7, sp, #8
 800943e:	60f8      	str	r0, [r7, #12]
 8009440:	60b9      	str	r1, [r7, #8]
 8009442:	4613      	mov	r3, r2
 8009444:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	785b      	ldrb	r3, [r3, #1]
 8009454:	2b01      	cmp	r3, #1
 8009456:	f040 815c 	bne.w	8009712 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	695b      	ldr	r3, [r3, #20]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d132      	bne.n	80094c8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	015a      	lsls	r2, r3, #5
 8009466:	69fb      	ldr	r3, [r7, #28]
 8009468:	4413      	add	r3, r2
 800946a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800946e:	691b      	ldr	r3, [r3, #16]
 8009470:	69ba      	ldr	r2, [r7, #24]
 8009472:	0151      	lsls	r1, r2, #5
 8009474:	69fa      	ldr	r2, [r7, #28]
 8009476:	440a      	add	r2, r1
 8009478:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800947c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009480:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009484:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009486:	69bb      	ldr	r3, [r7, #24]
 8009488:	015a      	lsls	r2, r3, #5
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	4413      	add	r3, r2
 800948e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009492:	691b      	ldr	r3, [r3, #16]
 8009494:	69ba      	ldr	r2, [r7, #24]
 8009496:	0151      	lsls	r1, r2, #5
 8009498:	69fa      	ldr	r2, [r7, #28]
 800949a:	440a      	add	r2, r1
 800949c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80094a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80094a6:	69bb      	ldr	r3, [r7, #24]
 80094a8:	015a      	lsls	r2, r3, #5
 80094aa:	69fb      	ldr	r3, [r7, #28]
 80094ac:	4413      	add	r3, r2
 80094ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094b2:	691b      	ldr	r3, [r3, #16]
 80094b4:	69ba      	ldr	r2, [r7, #24]
 80094b6:	0151      	lsls	r1, r2, #5
 80094b8:	69fa      	ldr	r2, [r7, #28]
 80094ba:	440a      	add	r2, r1
 80094bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094c0:	0cdb      	lsrs	r3, r3, #19
 80094c2:	04db      	lsls	r3, r3, #19
 80094c4:	6113      	str	r3, [r2, #16]
 80094c6:	e074      	b.n	80095b2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80094c8:	69bb      	ldr	r3, [r7, #24]
 80094ca:	015a      	lsls	r2, r3, #5
 80094cc:	69fb      	ldr	r3, [r7, #28]
 80094ce:	4413      	add	r3, r2
 80094d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094d4:	691b      	ldr	r3, [r3, #16]
 80094d6:	69ba      	ldr	r2, [r7, #24]
 80094d8:	0151      	lsls	r1, r2, #5
 80094da:	69fa      	ldr	r2, [r7, #28]
 80094dc:	440a      	add	r2, r1
 80094de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094e2:	0cdb      	lsrs	r3, r3, #19
 80094e4:	04db      	lsls	r3, r3, #19
 80094e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80094e8:	69bb      	ldr	r3, [r7, #24]
 80094ea:	015a      	lsls	r2, r3, #5
 80094ec:	69fb      	ldr	r3, [r7, #28]
 80094ee:	4413      	add	r3, r2
 80094f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094f4:	691b      	ldr	r3, [r3, #16]
 80094f6:	69ba      	ldr	r2, [r7, #24]
 80094f8:	0151      	lsls	r1, r2, #5
 80094fa:	69fa      	ldr	r2, [r7, #28]
 80094fc:	440a      	add	r2, r1
 80094fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009502:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009506:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800950a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800950c:	69bb      	ldr	r3, [r7, #24]
 800950e:	015a      	lsls	r2, r3, #5
 8009510:	69fb      	ldr	r3, [r7, #28]
 8009512:	4413      	add	r3, r2
 8009514:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009518:	691a      	ldr	r2, [r3, #16]
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	6959      	ldr	r1, [r3, #20]
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	689b      	ldr	r3, [r3, #8]
 8009522:	440b      	add	r3, r1
 8009524:	1e59      	subs	r1, r3, #1
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	689b      	ldr	r3, [r3, #8]
 800952a:	fbb1 f3f3 	udiv	r3, r1, r3
 800952e:	04d9      	lsls	r1, r3, #19
 8009530:	4b9d      	ldr	r3, [pc, #628]	; (80097a8 <USB_EPStartXfer+0x370>)
 8009532:	400b      	ands	r3, r1
 8009534:	69b9      	ldr	r1, [r7, #24]
 8009536:	0148      	lsls	r0, r1, #5
 8009538:	69f9      	ldr	r1, [r7, #28]
 800953a:	4401      	add	r1, r0
 800953c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009540:	4313      	orrs	r3, r2
 8009542:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009544:	69bb      	ldr	r3, [r7, #24]
 8009546:	015a      	lsls	r2, r3, #5
 8009548:	69fb      	ldr	r3, [r7, #28]
 800954a:	4413      	add	r3, r2
 800954c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009550:	691a      	ldr	r2, [r3, #16]
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	695b      	ldr	r3, [r3, #20]
 8009556:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800955a:	69b9      	ldr	r1, [r7, #24]
 800955c:	0148      	lsls	r0, r1, #5
 800955e:	69f9      	ldr	r1, [r7, #28]
 8009560:	4401      	add	r1, r0
 8009562:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009566:	4313      	orrs	r3, r2
 8009568:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	78db      	ldrb	r3, [r3, #3]
 800956e:	2b01      	cmp	r3, #1
 8009570:	d11f      	bne.n	80095b2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009572:	69bb      	ldr	r3, [r7, #24]
 8009574:	015a      	lsls	r2, r3, #5
 8009576:	69fb      	ldr	r3, [r7, #28]
 8009578:	4413      	add	r3, r2
 800957a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800957e:	691b      	ldr	r3, [r3, #16]
 8009580:	69ba      	ldr	r2, [r7, #24]
 8009582:	0151      	lsls	r1, r2, #5
 8009584:	69fa      	ldr	r2, [r7, #28]
 8009586:	440a      	add	r2, r1
 8009588:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800958c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009590:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009592:	69bb      	ldr	r3, [r7, #24]
 8009594:	015a      	lsls	r2, r3, #5
 8009596:	69fb      	ldr	r3, [r7, #28]
 8009598:	4413      	add	r3, r2
 800959a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800959e:	691b      	ldr	r3, [r3, #16]
 80095a0:	69ba      	ldr	r2, [r7, #24]
 80095a2:	0151      	lsls	r1, r2, #5
 80095a4:	69fa      	ldr	r2, [r7, #28]
 80095a6:	440a      	add	r2, r1
 80095a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095ac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80095b0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80095b2:	79fb      	ldrb	r3, [r7, #7]
 80095b4:	2b01      	cmp	r3, #1
 80095b6:	d14b      	bne.n	8009650 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	691b      	ldr	r3, [r3, #16]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d009      	beq.n	80095d4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80095c0:	69bb      	ldr	r3, [r7, #24]
 80095c2:	015a      	lsls	r2, r3, #5
 80095c4:	69fb      	ldr	r3, [r7, #28]
 80095c6:	4413      	add	r3, r2
 80095c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095cc:	461a      	mov	r2, r3
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	691b      	ldr	r3, [r3, #16]
 80095d2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	78db      	ldrb	r3, [r3, #3]
 80095d8:	2b01      	cmp	r3, #1
 80095da:	d128      	bne.n	800962e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80095dc:	69fb      	ldr	r3, [r7, #28]
 80095de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095e2:	689b      	ldr	r3, [r3, #8]
 80095e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d110      	bne.n	800960e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80095ec:	69bb      	ldr	r3, [r7, #24]
 80095ee:	015a      	lsls	r2, r3, #5
 80095f0:	69fb      	ldr	r3, [r7, #28]
 80095f2:	4413      	add	r3, r2
 80095f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	69ba      	ldr	r2, [r7, #24]
 80095fc:	0151      	lsls	r1, r2, #5
 80095fe:	69fa      	ldr	r2, [r7, #28]
 8009600:	440a      	add	r2, r1
 8009602:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009606:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800960a:	6013      	str	r3, [r2, #0]
 800960c:	e00f      	b.n	800962e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800960e:	69bb      	ldr	r3, [r7, #24]
 8009610:	015a      	lsls	r2, r3, #5
 8009612:	69fb      	ldr	r3, [r7, #28]
 8009614:	4413      	add	r3, r2
 8009616:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	69ba      	ldr	r2, [r7, #24]
 800961e:	0151      	lsls	r1, r2, #5
 8009620:	69fa      	ldr	r2, [r7, #28]
 8009622:	440a      	add	r2, r1
 8009624:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800962c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800962e:	69bb      	ldr	r3, [r7, #24]
 8009630:	015a      	lsls	r2, r3, #5
 8009632:	69fb      	ldr	r3, [r7, #28]
 8009634:	4413      	add	r3, r2
 8009636:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	69ba      	ldr	r2, [r7, #24]
 800963e:	0151      	lsls	r1, r2, #5
 8009640:	69fa      	ldr	r2, [r7, #28]
 8009642:	440a      	add	r2, r1
 8009644:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009648:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800964c:	6013      	str	r3, [r2, #0]
 800964e:	e12f      	b.n	80098b0 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009650:	69bb      	ldr	r3, [r7, #24]
 8009652:	015a      	lsls	r2, r3, #5
 8009654:	69fb      	ldr	r3, [r7, #28]
 8009656:	4413      	add	r3, r2
 8009658:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	69ba      	ldr	r2, [r7, #24]
 8009660:	0151      	lsls	r1, r2, #5
 8009662:	69fa      	ldr	r2, [r7, #28]
 8009664:	440a      	add	r2, r1
 8009666:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800966a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800966e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	78db      	ldrb	r3, [r3, #3]
 8009674:	2b01      	cmp	r3, #1
 8009676:	d015      	beq.n	80096a4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	695b      	ldr	r3, [r3, #20]
 800967c:	2b00      	cmp	r3, #0
 800967e:	f000 8117 	beq.w	80098b0 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009682:	69fb      	ldr	r3, [r7, #28]
 8009684:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009688:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	781b      	ldrb	r3, [r3, #0]
 800968e:	f003 030f 	and.w	r3, r3, #15
 8009692:	2101      	movs	r1, #1
 8009694:	fa01 f303 	lsl.w	r3, r1, r3
 8009698:	69f9      	ldr	r1, [r7, #28]
 800969a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800969e:	4313      	orrs	r3, r2
 80096a0:	634b      	str	r3, [r1, #52]	; 0x34
 80096a2:	e105      	b.n	80098b0 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80096a4:	69fb      	ldr	r3, [r7, #28]
 80096a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096aa:	689b      	ldr	r3, [r3, #8]
 80096ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d110      	bne.n	80096d6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80096b4:	69bb      	ldr	r3, [r7, #24]
 80096b6:	015a      	lsls	r2, r3, #5
 80096b8:	69fb      	ldr	r3, [r7, #28]
 80096ba:	4413      	add	r3, r2
 80096bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	69ba      	ldr	r2, [r7, #24]
 80096c4:	0151      	lsls	r1, r2, #5
 80096c6:	69fa      	ldr	r2, [r7, #28]
 80096c8:	440a      	add	r2, r1
 80096ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80096d2:	6013      	str	r3, [r2, #0]
 80096d4:	e00f      	b.n	80096f6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80096d6:	69bb      	ldr	r3, [r7, #24]
 80096d8:	015a      	lsls	r2, r3, #5
 80096da:	69fb      	ldr	r3, [r7, #28]
 80096dc:	4413      	add	r3, r2
 80096de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	69ba      	ldr	r2, [r7, #24]
 80096e6:	0151      	lsls	r1, r2, #5
 80096e8:	69fa      	ldr	r2, [r7, #28]
 80096ea:	440a      	add	r2, r1
 80096ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096f4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	68d9      	ldr	r1, [r3, #12]
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	781a      	ldrb	r2, [r3, #0]
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	695b      	ldr	r3, [r3, #20]
 8009702:	b298      	uxth	r0, r3
 8009704:	79fb      	ldrb	r3, [r7, #7]
 8009706:	9300      	str	r3, [sp, #0]
 8009708:	4603      	mov	r3, r0
 800970a:	68f8      	ldr	r0, [r7, #12]
 800970c:	f000 fa2a 	bl	8009b64 <USB_WritePacket>
 8009710:	e0ce      	b.n	80098b0 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009712:	69bb      	ldr	r3, [r7, #24]
 8009714:	015a      	lsls	r2, r3, #5
 8009716:	69fb      	ldr	r3, [r7, #28]
 8009718:	4413      	add	r3, r2
 800971a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800971e:	691b      	ldr	r3, [r3, #16]
 8009720:	69ba      	ldr	r2, [r7, #24]
 8009722:	0151      	lsls	r1, r2, #5
 8009724:	69fa      	ldr	r2, [r7, #28]
 8009726:	440a      	add	r2, r1
 8009728:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800972c:	0cdb      	lsrs	r3, r3, #19
 800972e:	04db      	lsls	r3, r3, #19
 8009730:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009732:	69bb      	ldr	r3, [r7, #24]
 8009734:	015a      	lsls	r2, r3, #5
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	4413      	add	r3, r2
 800973a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800973e:	691b      	ldr	r3, [r3, #16]
 8009740:	69ba      	ldr	r2, [r7, #24]
 8009742:	0151      	lsls	r1, r2, #5
 8009744:	69fa      	ldr	r2, [r7, #28]
 8009746:	440a      	add	r2, r1
 8009748:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800974c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009750:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009754:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	695b      	ldr	r3, [r3, #20]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d126      	bne.n	80097ac <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800975e:	69bb      	ldr	r3, [r7, #24]
 8009760:	015a      	lsls	r2, r3, #5
 8009762:	69fb      	ldr	r3, [r7, #28]
 8009764:	4413      	add	r3, r2
 8009766:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800976a:	691a      	ldr	r2, [r3, #16]
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	689b      	ldr	r3, [r3, #8]
 8009770:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009774:	69b9      	ldr	r1, [r7, #24]
 8009776:	0148      	lsls	r0, r1, #5
 8009778:	69f9      	ldr	r1, [r7, #28]
 800977a:	4401      	add	r1, r0
 800977c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009780:	4313      	orrs	r3, r2
 8009782:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009784:	69bb      	ldr	r3, [r7, #24]
 8009786:	015a      	lsls	r2, r3, #5
 8009788:	69fb      	ldr	r3, [r7, #28]
 800978a:	4413      	add	r3, r2
 800978c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009790:	691b      	ldr	r3, [r3, #16]
 8009792:	69ba      	ldr	r2, [r7, #24]
 8009794:	0151      	lsls	r1, r2, #5
 8009796:	69fa      	ldr	r2, [r7, #28]
 8009798:	440a      	add	r2, r1
 800979a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800979e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80097a2:	6113      	str	r3, [r2, #16]
 80097a4:	e036      	b.n	8009814 <USB_EPStartXfer+0x3dc>
 80097a6:	bf00      	nop
 80097a8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	695a      	ldr	r2, [r3, #20]
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	689b      	ldr	r3, [r3, #8]
 80097b4:	4413      	add	r3, r2
 80097b6:	1e5a      	subs	r2, r3, #1
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80097c0:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80097c2:	69bb      	ldr	r3, [r7, #24]
 80097c4:	015a      	lsls	r2, r3, #5
 80097c6:	69fb      	ldr	r3, [r7, #28]
 80097c8:	4413      	add	r3, r2
 80097ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097ce:	691a      	ldr	r2, [r3, #16]
 80097d0:	8afb      	ldrh	r3, [r7, #22]
 80097d2:	04d9      	lsls	r1, r3, #19
 80097d4:	4b39      	ldr	r3, [pc, #228]	; (80098bc <USB_EPStartXfer+0x484>)
 80097d6:	400b      	ands	r3, r1
 80097d8:	69b9      	ldr	r1, [r7, #24]
 80097da:	0148      	lsls	r0, r1, #5
 80097dc:	69f9      	ldr	r1, [r7, #28]
 80097de:	4401      	add	r1, r0
 80097e0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80097e4:	4313      	orrs	r3, r2
 80097e6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80097e8:	69bb      	ldr	r3, [r7, #24]
 80097ea:	015a      	lsls	r2, r3, #5
 80097ec:	69fb      	ldr	r3, [r7, #28]
 80097ee:	4413      	add	r3, r2
 80097f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097f4:	691a      	ldr	r2, [r3, #16]
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	689b      	ldr	r3, [r3, #8]
 80097fa:	8af9      	ldrh	r1, [r7, #22]
 80097fc:	fb01 f303 	mul.w	r3, r1, r3
 8009800:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009804:	69b9      	ldr	r1, [r7, #24]
 8009806:	0148      	lsls	r0, r1, #5
 8009808:	69f9      	ldr	r1, [r7, #28]
 800980a:	4401      	add	r1, r0
 800980c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009810:	4313      	orrs	r3, r2
 8009812:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009814:	79fb      	ldrb	r3, [r7, #7]
 8009816:	2b01      	cmp	r3, #1
 8009818:	d10d      	bne.n	8009836 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	68db      	ldr	r3, [r3, #12]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d009      	beq.n	8009836 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	68d9      	ldr	r1, [r3, #12]
 8009826:	69bb      	ldr	r3, [r7, #24]
 8009828:	015a      	lsls	r2, r3, #5
 800982a:	69fb      	ldr	r3, [r7, #28]
 800982c:	4413      	add	r3, r2
 800982e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009832:	460a      	mov	r2, r1
 8009834:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	78db      	ldrb	r3, [r3, #3]
 800983a:	2b01      	cmp	r3, #1
 800983c:	d128      	bne.n	8009890 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800983e:	69fb      	ldr	r3, [r7, #28]
 8009840:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009844:	689b      	ldr	r3, [r3, #8]
 8009846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800984a:	2b00      	cmp	r3, #0
 800984c:	d110      	bne.n	8009870 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800984e:	69bb      	ldr	r3, [r7, #24]
 8009850:	015a      	lsls	r2, r3, #5
 8009852:	69fb      	ldr	r3, [r7, #28]
 8009854:	4413      	add	r3, r2
 8009856:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	69ba      	ldr	r2, [r7, #24]
 800985e:	0151      	lsls	r1, r2, #5
 8009860:	69fa      	ldr	r2, [r7, #28]
 8009862:	440a      	add	r2, r1
 8009864:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009868:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800986c:	6013      	str	r3, [r2, #0]
 800986e:	e00f      	b.n	8009890 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009870:	69bb      	ldr	r3, [r7, #24]
 8009872:	015a      	lsls	r2, r3, #5
 8009874:	69fb      	ldr	r3, [r7, #28]
 8009876:	4413      	add	r3, r2
 8009878:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	69ba      	ldr	r2, [r7, #24]
 8009880:	0151      	lsls	r1, r2, #5
 8009882:	69fa      	ldr	r2, [r7, #28]
 8009884:	440a      	add	r2, r1
 8009886:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800988a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800988e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009890:	69bb      	ldr	r3, [r7, #24]
 8009892:	015a      	lsls	r2, r3, #5
 8009894:	69fb      	ldr	r3, [r7, #28]
 8009896:	4413      	add	r3, r2
 8009898:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	69ba      	ldr	r2, [r7, #24]
 80098a0:	0151      	lsls	r1, r2, #5
 80098a2:	69fa      	ldr	r2, [r7, #28]
 80098a4:	440a      	add	r2, r1
 80098a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098aa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80098ae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80098b0:	2300      	movs	r3, #0
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3720      	adds	r7, #32
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}
 80098ba:	bf00      	nop
 80098bc:	1ff80000 	.word	0x1ff80000

080098c0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b087      	sub	sp, #28
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	60f8      	str	r0, [r7, #12]
 80098c8:	60b9      	str	r1, [r7, #8]
 80098ca:	4613      	mov	r3, r2
 80098cc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	785b      	ldrb	r3, [r3, #1]
 80098dc:	2b01      	cmp	r3, #1
 80098de:	f040 80cd 	bne.w	8009a7c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	695b      	ldr	r3, [r3, #20]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d132      	bne.n	8009950 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	015a      	lsls	r2, r3, #5
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	4413      	add	r3, r2
 80098f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098f6:	691b      	ldr	r3, [r3, #16]
 80098f8:	693a      	ldr	r2, [r7, #16]
 80098fa:	0151      	lsls	r1, r2, #5
 80098fc:	697a      	ldr	r2, [r7, #20]
 80098fe:	440a      	add	r2, r1
 8009900:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009904:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009908:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800990c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800990e:	693b      	ldr	r3, [r7, #16]
 8009910:	015a      	lsls	r2, r3, #5
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	4413      	add	r3, r2
 8009916:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800991a:	691b      	ldr	r3, [r3, #16]
 800991c:	693a      	ldr	r2, [r7, #16]
 800991e:	0151      	lsls	r1, r2, #5
 8009920:	697a      	ldr	r2, [r7, #20]
 8009922:	440a      	add	r2, r1
 8009924:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009928:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800992c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	015a      	lsls	r2, r3, #5
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	4413      	add	r3, r2
 8009936:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800993a:	691b      	ldr	r3, [r3, #16]
 800993c:	693a      	ldr	r2, [r7, #16]
 800993e:	0151      	lsls	r1, r2, #5
 8009940:	697a      	ldr	r2, [r7, #20]
 8009942:	440a      	add	r2, r1
 8009944:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009948:	0cdb      	lsrs	r3, r3, #19
 800994a:	04db      	lsls	r3, r3, #19
 800994c:	6113      	str	r3, [r2, #16]
 800994e:	e04e      	b.n	80099ee <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009950:	693b      	ldr	r3, [r7, #16]
 8009952:	015a      	lsls	r2, r3, #5
 8009954:	697b      	ldr	r3, [r7, #20]
 8009956:	4413      	add	r3, r2
 8009958:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800995c:	691b      	ldr	r3, [r3, #16]
 800995e:	693a      	ldr	r2, [r7, #16]
 8009960:	0151      	lsls	r1, r2, #5
 8009962:	697a      	ldr	r2, [r7, #20]
 8009964:	440a      	add	r2, r1
 8009966:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800996a:	0cdb      	lsrs	r3, r3, #19
 800996c:	04db      	lsls	r3, r3, #19
 800996e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009970:	693b      	ldr	r3, [r7, #16]
 8009972:	015a      	lsls	r2, r3, #5
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	4413      	add	r3, r2
 8009978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800997c:	691b      	ldr	r3, [r3, #16]
 800997e:	693a      	ldr	r2, [r7, #16]
 8009980:	0151      	lsls	r1, r2, #5
 8009982:	697a      	ldr	r2, [r7, #20]
 8009984:	440a      	add	r2, r1
 8009986:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800998a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800998e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009992:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	695a      	ldr	r2, [r3, #20]
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	689b      	ldr	r3, [r3, #8]
 800999c:	429a      	cmp	r2, r3
 800999e:	d903      	bls.n	80099a8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	689a      	ldr	r2, [r3, #8]
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	015a      	lsls	r2, r3, #5
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	4413      	add	r3, r2
 80099b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099b4:	691b      	ldr	r3, [r3, #16]
 80099b6:	693a      	ldr	r2, [r7, #16]
 80099b8:	0151      	lsls	r1, r2, #5
 80099ba:	697a      	ldr	r2, [r7, #20]
 80099bc:	440a      	add	r2, r1
 80099be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099c2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80099c6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80099c8:	693b      	ldr	r3, [r7, #16]
 80099ca:	015a      	lsls	r2, r3, #5
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	4413      	add	r3, r2
 80099d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099d4:	691a      	ldr	r2, [r3, #16]
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	695b      	ldr	r3, [r3, #20]
 80099da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099de:	6939      	ldr	r1, [r7, #16]
 80099e0:	0148      	lsls	r0, r1, #5
 80099e2:	6979      	ldr	r1, [r7, #20]
 80099e4:	4401      	add	r1, r0
 80099e6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80099ea:	4313      	orrs	r3, r2
 80099ec:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80099ee:	79fb      	ldrb	r3, [r7, #7]
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	d11e      	bne.n	8009a32 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	691b      	ldr	r3, [r3, #16]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d009      	beq.n	8009a10 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80099fc:	693b      	ldr	r3, [r7, #16]
 80099fe:	015a      	lsls	r2, r3, #5
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	4413      	add	r3, r2
 8009a04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a08:	461a      	mov	r2, r3
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	691b      	ldr	r3, [r3, #16]
 8009a0e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	015a      	lsls	r2, r3, #5
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	4413      	add	r3, r2
 8009a18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	693a      	ldr	r2, [r7, #16]
 8009a20:	0151      	lsls	r1, r2, #5
 8009a22:	697a      	ldr	r2, [r7, #20]
 8009a24:	440a      	add	r2, r1
 8009a26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a2a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009a2e:	6013      	str	r3, [r2, #0]
 8009a30:	e092      	b.n	8009b58 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009a32:	693b      	ldr	r3, [r7, #16]
 8009a34:	015a      	lsls	r2, r3, #5
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	4413      	add	r3, r2
 8009a3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	693a      	ldr	r2, [r7, #16]
 8009a42:	0151      	lsls	r1, r2, #5
 8009a44:	697a      	ldr	r2, [r7, #20]
 8009a46:	440a      	add	r2, r1
 8009a48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a4c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009a50:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	695b      	ldr	r3, [r3, #20]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d07e      	beq.n	8009b58 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009a5a:	697b      	ldr	r3, [r7, #20]
 8009a5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	781b      	ldrb	r3, [r3, #0]
 8009a66:	f003 030f 	and.w	r3, r3, #15
 8009a6a:	2101      	movs	r1, #1
 8009a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8009a70:	6979      	ldr	r1, [r7, #20]
 8009a72:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a76:	4313      	orrs	r3, r2
 8009a78:	634b      	str	r3, [r1, #52]	; 0x34
 8009a7a:	e06d      	b.n	8009b58 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009a7c:	693b      	ldr	r3, [r7, #16]
 8009a7e:	015a      	lsls	r2, r3, #5
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	4413      	add	r3, r2
 8009a84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a88:	691b      	ldr	r3, [r3, #16]
 8009a8a:	693a      	ldr	r2, [r7, #16]
 8009a8c:	0151      	lsls	r1, r2, #5
 8009a8e:	697a      	ldr	r2, [r7, #20]
 8009a90:	440a      	add	r2, r1
 8009a92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a96:	0cdb      	lsrs	r3, r3, #19
 8009a98:	04db      	lsls	r3, r3, #19
 8009a9a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	015a      	lsls	r2, r3, #5
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	4413      	add	r3, r2
 8009aa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009aa8:	691b      	ldr	r3, [r3, #16]
 8009aaa:	693a      	ldr	r2, [r7, #16]
 8009aac:	0151      	lsls	r1, r2, #5
 8009aae:	697a      	ldr	r2, [r7, #20]
 8009ab0:	440a      	add	r2, r1
 8009ab2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ab6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009aba:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009abe:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	695b      	ldr	r3, [r3, #20]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d003      	beq.n	8009ad0 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	689a      	ldr	r2, [r3, #8]
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	015a      	lsls	r2, r3, #5
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	4413      	add	r3, r2
 8009ad8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009adc:	691b      	ldr	r3, [r3, #16]
 8009ade:	693a      	ldr	r2, [r7, #16]
 8009ae0:	0151      	lsls	r1, r2, #5
 8009ae2:	697a      	ldr	r2, [r7, #20]
 8009ae4:	440a      	add	r2, r1
 8009ae6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009aea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009aee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	015a      	lsls	r2, r3, #5
 8009af4:	697b      	ldr	r3, [r7, #20]
 8009af6:	4413      	add	r3, r2
 8009af8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009afc:	691a      	ldr	r2, [r3, #16]
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	689b      	ldr	r3, [r3, #8]
 8009b02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b06:	6939      	ldr	r1, [r7, #16]
 8009b08:	0148      	lsls	r0, r1, #5
 8009b0a:	6979      	ldr	r1, [r7, #20]
 8009b0c:	4401      	add	r1, r0
 8009b0e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009b12:	4313      	orrs	r3, r2
 8009b14:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009b16:	79fb      	ldrb	r3, [r7, #7]
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	d10d      	bne.n	8009b38 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	68db      	ldr	r3, [r3, #12]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d009      	beq.n	8009b38 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009b24:	68bb      	ldr	r3, [r7, #8]
 8009b26:	68d9      	ldr	r1, [r3, #12]
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	015a      	lsls	r2, r3, #5
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	4413      	add	r3, r2
 8009b30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b34:	460a      	mov	r2, r1
 8009b36:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	015a      	lsls	r2, r3, #5
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	4413      	add	r3, r2
 8009b40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	693a      	ldr	r2, [r7, #16]
 8009b48:	0151      	lsls	r1, r2, #5
 8009b4a:	697a      	ldr	r2, [r7, #20]
 8009b4c:	440a      	add	r2, r1
 8009b4e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b52:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009b56:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009b58:	2300      	movs	r3, #0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	371c      	adds	r7, #28
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bc80      	pop	{r7}
 8009b62:	4770      	bx	lr

08009b64 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b089      	sub	sp, #36	; 0x24
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	60f8      	str	r0, [r7, #12]
 8009b6c:	60b9      	str	r1, [r7, #8]
 8009b6e:	4611      	mov	r1, r2
 8009b70:	461a      	mov	r2, r3
 8009b72:	460b      	mov	r3, r1
 8009b74:	71fb      	strb	r3, [r7, #7]
 8009b76:	4613      	mov	r3, r2
 8009b78:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8009b82:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d11a      	bne.n	8009bc0 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009b8a:	88bb      	ldrh	r3, [r7, #4]
 8009b8c:	3303      	adds	r3, #3
 8009b8e:	089b      	lsrs	r3, r3, #2
 8009b90:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009b92:	2300      	movs	r3, #0
 8009b94:	61bb      	str	r3, [r7, #24]
 8009b96:	e00f      	b.n	8009bb8 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009b98:	79fb      	ldrb	r3, [r7, #7]
 8009b9a:	031a      	lsls	r2, r3, #12
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	4413      	add	r3, r2
 8009ba0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ba4:	461a      	mov	r2, r3
 8009ba6:	69fb      	ldr	r3, [r7, #28]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009bac:	69fb      	ldr	r3, [r7, #28]
 8009bae:	3304      	adds	r3, #4
 8009bb0:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009bb2:	69bb      	ldr	r3, [r7, #24]
 8009bb4:	3301      	adds	r3, #1
 8009bb6:	61bb      	str	r3, [r7, #24]
 8009bb8:	69ba      	ldr	r2, [r7, #24]
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d3eb      	bcc.n	8009b98 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009bc0:	2300      	movs	r3, #0
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3724      	adds	r7, #36	; 0x24
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bc80      	pop	{r7}
 8009bca:	4770      	bx	lr

08009bcc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b089      	sub	sp, #36	; 0x24
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	4613      	mov	r3, r2
 8009bd8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009be2:	88fb      	ldrh	r3, [r7, #6]
 8009be4:	3303      	adds	r3, #3
 8009be6:	089b      	lsrs	r3, r3, #2
 8009be8:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009bea:	2300      	movs	r3, #0
 8009bec:	61bb      	str	r3, [r7, #24]
 8009bee:	e00b      	b.n	8009c08 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bf6:	681a      	ldr	r2, [r3, #0]
 8009bf8:	69fb      	ldr	r3, [r7, #28]
 8009bfa:	601a      	str	r2, [r3, #0]
    pDest++;
 8009bfc:	69fb      	ldr	r3, [r7, #28]
 8009bfe:	3304      	adds	r3, #4
 8009c00:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009c02:	69bb      	ldr	r3, [r7, #24]
 8009c04:	3301      	adds	r3, #1
 8009c06:	61bb      	str	r3, [r7, #24]
 8009c08:	69ba      	ldr	r2, [r7, #24]
 8009c0a:	693b      	ldr	r3, [r7, #16]
 8009c0c:	429a      	cmp	r2, r3
 8009c0e:	d3ef      	bcc.n	8009bf0 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8009c10:	69fb      	ldr	r3, [r7, #28]
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3724      	adds	r7, #36	; 0x24
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bc80      	pop	{r7}
 8009c1a:	4770      	bx	lr

08009c1c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b085      	sub	sp, #20
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
 8009c24:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	781b      	ldrb	r3, [r3, #0]
 8009c2e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	785b      	ldrb	r3, [r3, #1]
 8009c34:	2b01      	cmp	r3, #1
 8009c36:	d12c      	bne.n	8009c92 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	015a      	lsls	r2, r3, #5
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	4413      	add	r3, r2
 8009c40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	db12      	blt.n	8009c70 <USB_EPSetStall+0x54>
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d00f      	beq.n	8009c70 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	015a      	lsls	r2, r3, #5
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	4413      	add	r3, r2
 8009c58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	68ba      	ldr	r2, [r7, #8]
 8009c60:	0151      	lsls	r1, r2, #5
 8009c62:	68fa      	ldr	r2, [r7, #12]
 8009c64:	440a      	add	r2, r1
 8009c66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c6a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009c6e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	015a      	lsls	r2, r3, #5
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	4413      	add	r3, r2
 8009c78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	68ba      	ldr	r2, [r7, #8]
 8009c80:	0151      	lsls	r1, r2, #5
 8009c82:	68fa      	ldr	r2, [r7, #12]
 8009c84:	440a      	add	r2, r1
 8009c86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c8a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009c8e:	6013      	str	r3, [r2, #0]
 8009c90:	e02b      	b.n	8009cea <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	015a      	lsls	r2, r3, #5
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	4413      	add	r3, r2
 8009c9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	db12      	blt.n	8009cca <USB_EPSetStall+0xae>
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d00f      	beq.n	8009cca <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	015a      	lsls	r2, r3, #5
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	4413      	add	r3, r2
 8009cb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	68ba      	ldr	r2, [r7, #8]
 8009cba:	0151      	lsls	r1, r2, #5
 8009cbc:	68fa      	ldr	r2, [r7, #12]
 8009cbe:	440a      	add	r2, r1
 8009cc0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cc4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009cc8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	015a      	lsls	r2, r3, #5
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	4413      	add	r3, r2
 8009cd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	68ba      	ldr	r2, [r7, #8]
 8009cda:	0151      	lsls	r1, r2, #5
 8009cdc:	68fa      	ldr	r2, [r7, #12]
 8009cde:	440a      	add	r2, r1
 8009ce0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ce4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009ce8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009cea:	2300      	movs	r3, #0
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	3714      	adds	r7, #20
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bc80      	pop	{r7}
 8009cf4:	4770      	bx	lr

08009cf6 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009cf6:	b480      	push	{r7}
 8009cf8:	b085      	sub	sp, #20
 8009cfa:	af00      	add	r7, sp, #0
 8009cfc:	6078      	str	r0, [r7, #4]
 8009cfe:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	781b      	ldrb	r3, [r3, #0]
 8009d08:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	785b      	ldrb	r3, [r3, #1]
 8009d0e:	2b01      	cmp	r3, #1
 8009d10:	d128      	bne.n	8009d64 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009d12:	68bb      	ldr	r3, [r7, #8]
 8009d14:	015a      	lsls	r2, r3, #5
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	4413      	add	r3, r2
 8009d1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	68ba      	ldr	r2, [r7, #8]
 8009d22:	0151      	lsls	r1, r2, #5
 8009d24:	68fa      	ldr	r2, [r7, #12]
 8009d26:	440a      	add	r2, r1
 8009d28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d2c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009d30:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	78db      	ldrb	r3, [r3, #3]
 8009d36:	2b03      	cmp	r3, #3
 8009d38:	d003      	beq.n	8009d42 <USB_EPClearStall+0x4c>
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	78db      	ldrb	r3, [r3, #3]
 8009d3e:	2b02      	cmp	r3, #2
 8009d40:	d138      	bne.n	8009db4 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	015a      	lsls	r2, r3, #5
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	4413      	add	r3, r2
 8009d4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	68ba      	ldr	r2, [r7, #8]
 8009d52:	0151      	lsls	r1, r2, #5
 8009d54:	68fa      	ldr	r2, [r7, #12]
 8009d56:	440a      	add	r2, r1
 8009d58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d60:	6013      	str	r3, [r2, #0]
 8009d62:	e027      	b.n	8009db4 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	015a      	lsls	r2, r3, #5
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	4413      	add	r3, r2
 8009d6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	68ba      	ldr	r2, [r7, #8]
 8009d74:	0151      	lsls	r1, r2, #5
 8009d76:	68fa      	ldr	r2, [r7, #12]
 8009d78:	440a      	add	r2, r1
 8009d7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d7e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009d82:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	78db      	ldrb	r3, [r3, #3]
 8009d88:	2b03      	cmp	r3, #3
 8009d8a:	d003      	beq.n	8009d94 <USB_EPClearStall+0x9e>
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	78db      	ldrb	r3, [r3, #3]
 8009d90:	2b02      	cmp	r3, #2
 8009d92:	d10f      	bne.n	8009db4 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	015a      	lsls	r2, r3, #5
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	4413      	add	r3, r2
 8009d9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	68ba      	ldr	r2, [r7, #8]
 8009da4:	0151      	lsls	r1, r2, #5
 8009da6:	68fa      	ldr	r2, [r7, #12]
 8009da8:	440a      	add	r2, r1
 8009daa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009dae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009db2:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009db4:	2300      	movs	r3, #0
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3714      	adds	r7, #20
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bc80      	pop	{r7}
 8009dbe:	4770      	bx	lr

08009dc0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b085      	sub	sp, #20
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	460b      	mov	r3, r1
 8009dca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	68fa      	ldr	r2, [r7, #12]
 8009dda:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009dde:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009de2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	78fb      	ldrb	r3, [r7, #3]
 8009dee:	011b      	lsls	r3, r3, #4
 8009df0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009df4:	68f9      	ldr	r1, [r7, #12]
 8009df6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009dfe:	2300      	movs	r3, #0
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3714      	adds	r7, #20
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bc80      	pop	{r7}
 8009e08:	4770      	bx	lr

08009e0a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009e0a:	b580      	push	{r7, lr}
 8009e0c:	b084      	sub	sp, #16
 8009e0e:	af00      	add	r7, sp, #0
 8009e10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	68fa      	ldr	r2, [r7, #12]
 8009e20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009e24:	f023 0302 	bic.w	r3, r3, #2
 8009e28:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009e2a:	2003      	movs	r0, #3
 8009e2c:	f7f7 fe6c 	bl	8001b08 <HAL_Delay>

  return HAL_OK;
 8009e30:	2300      	movs	r3, #0
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3710      	adds	r7, #16
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}

08009e3a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b084      	sub	sp, #16
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e4c:	685b      	ldr	r3, [r3, #4]
 8009e4e:	68fa      	ldr	r2, [r7, #12]
 8009e50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009e54:	f043 0302 	orr.w	r3, r3, #2
 8009e58:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009e5a:	2003      	movs	r0, #3
 8009e5c:	f7f7 fe54 	bl	8001b08 <HAL_Delay>

  return HAL_OK;
 8009e60:	2300      	movs	r3, #0
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3710      	adds	r7, #16
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}

08009e6a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009e6a:	b480      	push	{r7}
 8009e6c:	b085      	sub	sp, #20
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	695b      	ldr	r3, [r3, #20]
 8009e76:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	699b      	ldr	r3, [r3, #24]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	4013      	ands	r3, r2
 8009e80:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009e82:	68fb      	ldr	r3, [r7, #12]
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3714      	adds	r7, #20
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bc80      	pop	{r7}
 8009e8c:	4770      	bx	lr

08009e8e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009e8e:	b480      	push	{r7}
 8009e90:	b085      	sub	sp, #20
 8009e92:	af00      	add	r7, sp, #0
 8009e94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ea0:	699b      	ldr	r3, [r3, #24]
 8009ea2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009eaa:	69db      	ldr	r3, [r3, #28]
 8009eac:	68ba      	ldr	r2, [r7, #8]
 8009eae:	4013      	ands	r3, r2
 8009eb0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	0c1b      	lsrs	r3, r3, #16
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	3714      	adds	r7, #20
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bc80      	pop	{r7}
 8009ebe:	4770      	bx	lr

08009ec0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	b085      	sub	sp, #20
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ed2:	699b      	ldr	r3, [r3, #24]
 8009ed4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009edc:	69db      	ldr	r3, [r3, #28]
 8009ede:	68ba      	ldr	r2, [r7, #8]
 8009ee0:	4013      	ands	r3, r2
 8009ee2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	b29b      	uxth	r3, r3
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3714      	adds	r7, #20
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bc80      	pop	{r7}
 8009ef0:	4770      	bx	lr

08009ef2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009ef2:	b480      	push	{r7}
 8009ef4:	b085      	sub	sp, #20
 8009ef6:	af00      	add	r7, sp, #0
 8009ef8:	6078      	str	r0, [r7, #4]
 8009efa:	460b      	mov	r3, r1
 8009efc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009f02:	78fb      	ldrb	r3, [r7, #3]
 8009f04:	015a      	lsls	r2, r3, #5
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	4413      	add	r3, r2
 8009f0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f0e:	689b      	ldr	r3, [r3, #8]
 8009f10:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f18:	695b      	ldr	r3, [r3, #20]
 8009f1a:	68ba      	ldr	r2, [r7, #8]
 8009f1c:	4013      	ands	r3, r2
 8009f1e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009f20:	68bb      	ldr	r3, [r7, #8]
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3714      	adds	r7, #20
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bc80      	pop	{r7}
 8009f2a:	4770      	bx	lr

08009f2c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b087      	sub	sp, #28
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
 8009f34:	460b      	mov	r3, r1
 8009f36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f42:	691b      	ldr	r3, [r3, #16]
 8009f44:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f4e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009f50:	78fb      	ldrb	r3, [r7, #3]
 8009f52:	f003 030f 	and.w	r3, r3, #15
 8009f56:	68fa      	ldr	r2, [r7, #12]
 8009f58:	fa22 f303 	lsr.w	r3, r2, r3
 8009f5c:	01db      	lsls	r3, r3, #7
 8009f5e:	b2db      	uxtb	r3, r3
 8009f60:	693a      	ldr	r2, [r7, #16]
 8009f62:	4313      	orrs	r3, r2
 8009f64:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009f66:	78fb      	ldrb	r3, [r7, #3]
 8009f68:	015a      	lsls	r2, r3, #5
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	4413      	add	r3, r2
 8009f6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f72:	689b      	ldr	r3, [r3, #8]
 8009f74:	693a      	ldr	r2, [r7, #16]
 8009f76:	4013      	ands	r3, r2
 8009f78:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009f7a:	68bb      	ldr	r3, [r7, #8]
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	371c      	adds	r7, #28
 8009f80:	46bd      	mov	sp, r7
 8009f82:	bc80      	pop	{r7}
 8009f84:	4770      	bx	lr

08009f86 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009f86:	b480      	push	{r7}
 8009f88:	b083      	sub	sp, #12
 8009f8a:	af00      	add	r7, sp, #0
 8009f8c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	695b      	ldr	r3, [r3, #20]
 8009f92:	f003 0301 	and.w	r3, r3, #1
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	370c      	adds	r7, #12
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bc80      	pop	{r7}
 8009f9e:	4770      	bx	lr

08009fa0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b085      	sub	sp, #20
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	68fa      	ldr	r2, [r7, #12]
 8009fb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009fba:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009fbe:	f023 0307 	bic.w	r3, r3, #7
 8009fc2:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fca:	689b      	ldr	r3, [r3, #8]
 8009fcc:	f003 0306 	and.w	r3, r3, #6
 8009fd0:	2b04      	cmp	r3, #4
 8009fd2:	d109      	bne.n	8009fe8 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	68fa      	ldr	r2, [r7, #12]
 8009fde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009fe2:	f043 0303 	orr.w	r3, r3, #3
 8009fe6:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fee:	685b      	ldr	r3, [r3, #4]
 8009ff0:	68fa      	ldr	r2, [r7, #12]
 8009ff2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009ff6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ffa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ffc:	2300      	movs	r3, #0
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3714      	adds	r7, #20
 800a002:	46bd      	mov	sp, r7
 800a004:	bc80      	pop	{r7}
 800a006:	4770      	bx	lr

0800a008 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a008:	b480      	push	{r7}
 800a00a:	b087      	sub	sp, #28
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	60f8      	str	r0, [r7, #12]
 800a010:	460b      	mov	r3, r1
 800a012:	607a      	str	r2, [r7, #4]
 800a014:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	333c      	adds	r3, #60	; 0x3c
 800a01e:	3304      	adds	r3, #4
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	4a25      	ldr	r2, [pc, #148]	; (800a0bc <USB_EP0_OutStart+0xb4>)
 800a028:	4293      	cmp	r3, r2
 800a02a:	d90a      	bls.n	800a042 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a038:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a03c:	d101      	bne.n	800a042 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a03e:	2300      	movs	r3, #0
 800a040:	e037      	b.n	800a0b2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a048:	461a      	mov	r2, r3
 800a04a:	2300      	movs	r3, #0
 800a04c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a054:	691b      	ldr	r3, [r3, #16]
 800a056:	697a      	ldr	r2, [r7, #20]
 800a058:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a05c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a060:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a068:	691b      	ldr	r3, [r3, #16]
 800a06a:	697a      	ldr	r2, [r7, #20]
 800a06c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a070:	f043 0318 	orr.w	r3, r3, #24
 800a074:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a07c:	691b      	ldr	r3, [r3, #16]
 800a07e:	697a      	ldr	r2, [r7, #20]
 800a080:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a084:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a088:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a08a:	7afb      	ldrb	r3, [r7, #11]
 800a08c:	2b01      	cmp	r3, #1
 800a08e:	d10f      	bne.n	800a0b0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a090:	697b      	ldr	r3, [r7, #20]
 800a092:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a096:	461a      	mov	r2, r3
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	697a      	ldr	r2, [r7, #20]
 800a0a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a0aa:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a0ae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a0b0:	2300      	movs	r3, #0
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	371c      	adds	r7, #28
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bc80      	pop	{r7}
 800a0ba:	4770      	bx	lr
 800a0bc:	4f54300a 	.word	0x4f54300a

0800a0c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b085      	sub	sp, #20
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	60fb      	str	r3, [r7, #12]
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	4a12      	ldr	r2, [pc, #72]	; (800a120 <USB_CoreReset+0x60>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d901      	bls.n	800a0de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a0da:	2303      	movs	r3, #3
 800a0dc:	e01b      	b.n	800a116 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	691b      	ldr	r3, [r3, #16]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	daf2      	bge.n	800a0cc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	691b      	ldr	r3, [r3, #16]
 800a0ee:	f043 0201 	orr.w	r2, r3, #1
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	3301      	adds	r3, #1
 800a0fa:	60fb      	str	r3, [r7, #12]
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	4a08      	ldr	r2, [pc, #32]	; (800a120 <USB_CoreReset+0x60>)
 800a100:	4293      	cmp	r3, r2
 800a102:	d901      	bls.n	800a108 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a104:	2303      	movs	r3, #3
 800a106:	e006      	b.n	800a116 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	691b      	ldr	r3, [r3, #16]
 800a10c:	f003 0301 	and.w	r3, r3, #1
 800a110:	2b01      	cmp	r3, #1
 800a112:	d0f0      	beq.n	800a0f6 <USB_CoreReset+0x36>

  return HAL_OK;
 800a114:	2300      	movs	r3, #0
}
 800a116:	4618      	mov	r0, r3
 800a118:	3714      	adds	r7, #20
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bc80      	pop	{r7}
 800a11e:	4770      	bx	lr
 800a120:	00030d40 	.word	0x00030d40

0800a124 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a128:	4904      	ldr	r1, [pc, #16]	; (800a13c <MX_FATFS_Init+0x18>)
 800a12a:	4805      	ldr	r0, [pc, #20]	; (800a140 <MX_FATFS_Init+0x1c>)
 800a12c:	f002 f8d6 	bl	800c2dc <FATFS_LinkDriver>
 800a130:	4603      	mov	r3, r0
 800a132:	461a      	mov	r2, r3
 800a134:	4b03      	ldr	r3, [pc, #12]	; (800a144 <MX_FATFS_Init+0x20>)
 800a136:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a138:	bf00      	nop
 800a13a:	bd80      	pop	{r7, pc}
 800a13c:	20000a3c 	.word	0x20000a3c
 800a140:	08013958 	.word	0x08013958
 800a144:	20000a38 	.word	0x20000a38

0800a148 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b082      	sub	sp, #8
 800a14c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a14e:	2300      	movs	r3, #0
 800a150:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a152:	f000 f8a9 	bl	800a2a8 <BSP_SD_IsDetected>
 800a156:	4603      	mov	r3, r0
 800a158:	2b01      	cmp	r3, #1
 800a15a:	d001      	beq.n	800a160 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a15c:	2301      	movs	r3, #1
 800a15e:	e012      	b.n	800a186 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a160:	480b      	ldr	r0, [pc, #44]	; (800a190 <BSP_SD_Init+0x48>)
 800a162:	f7fb fdb9 	bl	8005cd8 <HAL_SD_Init>
 800a166:	4603      	mov	r3, r0
 800a168:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a16a:	79fb      	ldrb	r3, [r7, #7]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d109      	bne.n	800a184 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a170:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a174:	4806      	ldr	r0, [pc, #24]	; (800a190 <BSP_SD_Init+0x48>)
 800a176:	f7fc fd2d 	bl	8006bd4 <HAL_SD_ConfigWideBusOperation>
 800a17a:	4603      	mov	r3, r0
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d001      	beq.n	800a184 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a180:	2301      	movs	r3, #1
 800a182:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a184:	79fb      	ldrb	r3, [r7, #7]
}
 800a186:	4618      	mov	r0, r3
 800a188:	3708      	adds	r7, #8
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}
 800a18e:	bf00      	nop
 800a190:	200008b8 	.word	0x200008b8

0800a194 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b088      	sub	sp, #32
 800a198:	af02      	add	r7, sp, #8
 800a19a:	60f8      	str	r0, [r7, #12]
 800a19c:	60b9      	str	r1, [r7, #8]
 800a19e:	607a      	str	r2, [r7, #4]
 800a1a0:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	9300      	str	r3, [sp, #0]
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	68ba      	ldr	r2, [r7, #8]
 800a1ae:	68f9      	ldr	r1, [r7, #12]
 800a1b0:	4806      	ldr	r0, [pc, #24]	; (800a1cc <BSP_SD_ReadBlocks+0x38>)
 800a1b2:	f7fb fe21 	bl	8005df8 <HAL_SD_ReadBlocks>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d001      	beq.n	800a1c0 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a1bc:	2301      	movs	r3, #1
 800a1be:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a1c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3718      	adds	r7, #24
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}
 800a1ca:	bf00      	nop
 800a1cc:	200008b8 	.word	0x200008b8

0800a1d0 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b088      	sub	sp, #32
 800a1d4:	af02      	add	r7, sp, #8
 800a1d6:	60f8      	str	r0, [r7, #12]
 800a1d8:	60b9      	str	r1, [r7, #8]
 800a1da:	607a      	str	r2, [r7, #4]
 800a1dc:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	9300      	str	r3, [sp, #0]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	68ba      	ldr	r2, [r7, #8]
 800a1ea:	68f9      	ldr	r1, [r7, #12]
 800a1ec:	4806      	ldr	r0, [pc, #24]	; (800a208 <BSP_SD_WriteBlocks+0x38>)
 800a1ee:	f7fb fffd 	bl	80061ec <HAL_SD_WriteBlocks>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d001      	beq.n	800a1fc <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a1fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1fe:	4618      	mov	r0, r3
 800a200:	3718      	adds	r7, #24
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}
 800a206:	bf00      	nop
 800a208:	200008b8 	.word	0x200008b8

0800a20c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a210:	4805      	ldr	r0, [pc, #20]	; (800a228 <BSP_SD_GetCardState+0x1c>)
 800a212:	f7fc fd5b 	bl	8006ccc <HAL_SD_GetCardState>
 800a216:	4603      	mov	r3, r0
 800a218:	2b04      	cmp	r3, #4
 800a21a:	bf14      	ite	ne
 800a21c:	2301      	movne	r3, #1
 800a21e:	2300      	moveq	r3, #0
 800a220:	b2db      	uxtb	r3, r3
}
 800a222:	4618      	mov	r0, r3
 800a224:	bd80      	pop	{r7, pc}
 800a226:	bf00      	nop
 800a228:	200008b8 	.word	0x200008b8

0800a22c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b082      	sub	sp, #8
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a234:	6879      	ldr	r1, [r7, #4]
 800a236:	4803      	ldr	r0, [pc, #12]	; (800a244 <BSP_SD_GetCardInfo+0x18>)
 800a238:	f7fc fca0 	bl	8006b7c <HAL_SD_GetCardInfo>
}
 800a23c:	bf00      	nop
 800a23e:	3708      	adds	r7, #8
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}
 800a244:	200008b8 	.word	0x200008b8

0800a248 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a250:	f000 f818 	bl	800a284 <BSP_SD_AbortCallback>
}
 800a254:	bf00      	nop
 800a256:	3708      	adds	r7, #8
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b082      	sub	sp, #8
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a264:	f000 f814 	bl	800a290 <BSP_SD_WriteCpltCallback>
}
 800a268:	bf00      	nop
 800a26a:	3708      	adds	r7, #8
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bd80      	pop	{r7, pc}

0800a270 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b082      	sub	sp, #8
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a278:	f000 f810 	bl	800a29c <BSP_SD_ReadCpltCallback>
}
 800a27c:	bf00      	nop
 800a27e:	3708      	adds	r7, #8
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}

0800a284 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a284:	b480      	push	{r7}
 800a286:	af00      	add	r7, sp, #0

}
 800a288:	bf00      	nop
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bc80      	pop	{r7}
 800a28e:	4770      	bx	lr

0800a290 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800a290:	b480      	push	{r7}
 800a292:	af00      	add	r7, sp, #0

}
 800a294:	bf00      	nop
 800a296:	46bd      	mov	sp, r7
 800a298:	bc80      	pop	{r7}
 800a29a:	4770      	bx	lr

0800a29c <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800a29c:	b480      	push	{r7}
 800a29e:	af00      	add	r7, sp, #0

}
 800a2a0:	bf00      	nop
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bc80      	pop	{r7}
 800a2a6:	4770      	bx	lr

0800a2a8 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b082      	sub	sp, #8
 800a2ac:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800a2b2:	f000 f80b 	bl	800a2cc <BSP_PlatformIsDetected>
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d101      	bne.n	800a2c0 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800a2c0:	79fb      	ldrb	r3, [r7, #7]
 800a2c2:	b2db      	uxtb	r3, r3
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3708      	adds	r7, #8
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800a2d6:	2104      	movs	r1, #4
 800a2d8:	4806      	ldr	r0, [pc, #24]	; (800a2f4 <BSP_PlatformIsDetected+0x28>)
 800a2da:	f7f9 fec5 	bl	8004068 <HAL_GPIO_ReadPin>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d001      	beq.n	800a2e8 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800a2e8:	79fb      	ldrb	r3, [r7, #7]
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	3708      	adds	r7, #8
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	bd80      	pop	{r7, pc}
 800a2f2:	bf00      	nop
 800a2f4:	40021800 	.word	0x40021800

0800a2f8 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b084      	sub	sp, #16
 800a2fc:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800a2fe:	4b8d      	ldr	r3, [pc, #564]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a300:	22c0      	movs	r2, #192	; 0xc0
 800a302:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800a304:	4b8b      	ldr	r3, [pc, #556]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a306:	22a8      	movs	r2, #168	; 0xa8
 800a308:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800a30a:	4b8a      	ldr	r3, [pc, #552]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a30c:	2201      	movs	r2, #1
 800a30e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 230;
 800a310:	4b88      	ldr	r3, [pc, #544]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a312:	22e6      	movs	r2, #230	; 0xe6
 800a314:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a316:	4b88      	ldr	r3, [pc, #544]	; (800a538 <MX_LWIP_Init+0x240>)
 800a318:	22ff      	movs	r2, #255	; 0xff
 800a31a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a31c:	4b86      	ldr	r3, [pc, #536]	; (800a538 <MX_LWIP_Init+0x240>)
 800a31e:	22ff      	movs	r2, #255	; 0xff
 800a320:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a322:	4b85      	ldr	r3, [pc, #532]	; (800a538 <MX_LWIP_Init+0x240>)
 800a324:	22ff      	movs	r2, #255	; 0xff
 800a326:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a328:	4b83      	ldr	r3, [pc, #524]	; (800a538 <MX_LWIP_Init+0x240>)
 800a32a:	2200      	movs	r2, #0
 800a32c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800a32e:	4b83      	ldr	r3, [pc, #524]	; (800a53c <MX_LWIP_Init+0x244>)
 800a330:	22c0      	movs	r2, #192	; 0xc0
 800a332:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800a334:	4b81      	ldr	r3, [pc, #516]	; (800a53c <MX_LWIP_Init+0x244>)
 800a336:	22a8      	movs	r2, #168	; 0xa8
 800a338:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800a33a:	4b80      	ldr	r3, [pc, #512]	; (800a53c <MX_LWIP_Init+0x244>)
 800a33c:	2201      	movs	r2, #1
 800a33e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800a340:	4b7e      	ldr	r3, [pc, #504]	; (800a53c <MX_LWIP_Init+0x244>)
 800a342:	2201      	movs	r2, #1
 800a344:	70da      	strb	r2, [r3, #3]

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800a346:	f002 f8d4 	bl	800c4f2 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a34a:	4b7a      	ldr	r3, [pc, #488]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a34c:	781b      	ldrb	r3, [r3, #0]
 800a34e:	061a      	lsls	r2, r3, #24
 800a350:	4b78      	ldr	r3, [pc, #480]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a352:	785b      	ldrb	r3, [r3, #1]
 800a354:	041b      	lsls	r3, r3, #16
 800a356:	431a      	orrs	r2, r3
 800a358:	4b76      	ldr	r3, [pc, #472]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a35a:	789b      	ldrb	r3, [r3, #2]
 800a35c:	021b      	lsls	r3, r3, #8
 800a35e:	4313      	orrs	r3, r2
 800a360:	4a74      	ldr	r2, [pc, #464]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a362:	78d2      	ldrb	r2, [r2, #3]
 800a364:	4313      	orrs	r3, r2
 800a366:	061a      	lsls	r2, r3, #24
 800a368:	4b72      	ldr	r3, [pc, #456]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a36a:	781b      	ldrb	r3, [r3, #0]
 800a36c:	0619      	lsls	r1, r3, #24
 800a36e:	4b71      	ldr	r3, [pc, #452]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a370:	785b      	ldrb	r3, [r3, #1]
 800a372:	041b      	lsls	r3, r3, #16
 800a374:	4319      	orrs	r1, r3
 800a376:	4b6f      	ldr	r3, [pc, #444]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a378:	789b      	ldrb	r3, [r3, #2]
 800a37a:	021b      	lsls	r3, r3, #8
 800a37c:	430b      	orrs	r3, r1
 800a37e:	496d      	ldr	r1, [pc, #436]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a380:	78c9      	ldrb	r1, [r1, #3]
 800a382:	430b      	orrs	r3, r1
 800a384:	021b      	lsls	r3, r3, #8
 800a386:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a38a:	431a      	orrs	r2, r3
 800a38c:	4b69      	ldr	r3, [pc, #420]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a38e:	781b      	ldrb	r3, [r3, #0]
 800a390:	0619      	lsls	r1, r3, #24
 800a392:	4b68      	ldr	r3, [pc, #416]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a394:	785b      	ldrb	r3, [r3, #1]
 800a396:	041b      	lsls	r3, r3, #16
 800a398:	4319      	orrs	r1, r3
 800a39a:	4b66      	ldr	r3, [pc, #408]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a39c:	789b      	ldrb	r3, [r3, #2]
 800a39e:	021b      	lsls	r3, r3, #8
 800a3a0:	430b      	orrs	r3, r1
 800a3a2:	4964      	ldr	r1, [pc, #400]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a3a4:	78c9      	ldrb	r1, [r1, #3]
 800a3a6:	430b      	orrs	r3, r1
 800a3a8:	0a1b      	lsrs	r3, r3, #8
 800a3aa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a3ae:	431a      	orrs	r2, r3
 800a3b0:	4b60      	ldr	r3, [pc, #384]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a3b2:	781b      	ldrb	r3, [r3, #0]
 800a3b4:	0619      	lsls	r1, r3, #24
 800a3b6:	4b5f      	ldr	r3, [pc, #380]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a3b8:	785b      	ldrb	r3, [r3, #1]
 800a3ba:	041b      	lsls	r3, r3, #16
 800a3bc:	4319      	orrs	r1, r3
 800a3be:	4b5d      	ldr	r3, [pc, #372]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a3c0:	789b      	ldrb	r3, [r3, #2]
 800a3c2:	021b      	lsls	r3, r3, #8
 800a3c4:	430b      	orrs	r3, r1
 800a3c6:	495b      	ldr	r1, [pc, #364]	; (800a534 <MX_LWIP_Init+0x23c>)
 800a3c8:	78c9      	ldrb	r1, [r1, #3]
 800a3ca:	430b      	orrs	r3, r1
 800a3cc:	0e1b      	lsrs	r3, r3, #24
 800a3ce:	4313      	orrs	r3, r2
 800a3d0:	4a5b      	ldr	r2, [pc, #364]	; (800a540 <MX_LWIP_Init+0x248>)
 800a3d2:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800a3d4:	4b58      	ldr	r3, [pc, #352]	; (800a538 <MX_LWIP_Init+0x240>)
 800a3d6:	781b      	ldrb	r3, [r3, #0]
 800a3d8:	061a      	lsls	r2, r3, #24
 800a3da:	4b57      	ldr	r3, [pc, #348]	; (800a538 <MX_LWIP_Init+0x240>)
 800a3dc:	785b      	ldrb	r3, [r3, #1]
 800a3de:	041b      	lsls	r3, r3, #16
 800a3e0:	431a      	orrs	r2, r3
 800a3e2:	4b55      	ldr	r3, [pc, #340]	; (800a538 <MX_LWIP_Init+0x240>)
 800a3e4:	789b      	ldrb	r3, [r3, #2]
 800a3e6:	021b      	lsls	r3, r3, #8
 800a3e8:	4313      	orrs	r3, r2
 800a3ea:	4a53      	ldr	r2, [pc, #332]	; (800a538 <MX_LWIP_Init+0x240>)
 800a3ec:	78d2      	ldrb	r2, [r2, #3]
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	061a      	lsls	r2, r3, #24
 800a3f2:	4b51      	ldr	r3, [pc, #324]	; (800a538 <MX_LWIP_Init+0x240>)
 800a3f4:	781b      	ldrb	r3, [r3, #0]
 800a3f6:	0619      	lsls	r1, r3, #24
 800a3f8:	4b4f      	ldr	r3, [pc, #316]	; (800a538 <MX_LWIP_Init+0x240>)
 800a3fa:	785b      	ldrb	r3, [r3, #1]
 800a3fc:	041b      	lsls	r3, r3, #16
 800a3fe:	4319      	orrs	r1, r3
 800a400:	4b4d      	ldr	r3, [pc, #308]	; (800a538 <MX_LWIP_Init+0x240>)
 800a402:	789b      	ldrb	r3, [r3, #2]
 800a404:	021b      	lsls	r3, r3, #8
 800a406:	430b      	orrs	r3, r1
 800a408:	494b      	ldr	r1, [pc, #300]	; (800a538 <MX_LWIP_Init+0x240>)
 800a40a:	78c9      	ldrb	r1, [r1, #3]
 800a40c:	430b      	orrs	r3, r1
 800a40e:	021b      	lsls	r3, r3, #8
 800a410:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a414:	431a      	orrs	r2, r3
 800a416:	4b48      	ldr	r3, [pc, #288]	; (800a538 <MX_LWIP_Init+0x240>)
 800a418:	781b      	ldrb	r3, [r3, #0]
 800a41a:	0619      	lsls	r1, r3, #24
 800a41c:	4b46      	ldr	r3, [pc, #280]	; (800a538 <MX_LWIP_Init+0x240>)
 800a41e:	785b      	ldrb	r3, [r3, #1]
 800a420:	041b      	lsls	r3, r3, #16
 800a422:	4319      	orrs	r1, r3
 800a424:	4b44      	ldr	r3, [pc, #272]	; (800a538 <MX_LWIP_Init+0x240>)
 800a426:	789b      	ldrb	r3, [r3, #2]
 800a428:	021b      	lsls	r3, r3, #8
 800a42a:	430b      	orrs	r3, r1
 800a42c:	4942      	ldr	r1, [pc, #264]	; (800a538 <MX_LWIP_Init+0x240>)
 800a42e:	78c9      	ldrb	r1, [r1, #3]
 800a430:	430b      	orrs	r3, r1
 800a432:	0a1b      	lsrs	r3, r3, #8
 800a434:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a438:	431a      	orrs	r2, r3
 800a43a:	4b3f      	ldr	r3, [pc, #252]	; (800a538 <MX_LWIP_Init+0x240>)
 800a43c:	781b      	ldrb	r3, [r3, #0]
 800a43e:	0619      	lsls	r1, r3, #24
 800a440:	4b3d      	ldr	r3, [pc, #244]	; (800a538 <MX_LWIP_Init+0x240>)
 800a442:	785b      	ldrb	r3, [r3, #1]
 800a444:	041b      	lsls	r3, r3, #16
 800a446:	4319      	orrs	r1, r3
 800a448:	4b3b      	ldr	r3, [pc, #236]	; (800a538 <MX_LWIP_Init+0x240>)
 800a44a:	789b      	ldrb	r3, [r3, #2]
 800a44c:	021b      	lsls	r3, r3, #8
 800a44e:	430b      	orrs	r3, r1
 800a450:	4939      	ldr	r1, [pc, #228]	; (800a538 <MX_LWIP_Init+0x240>)
 800a452:	78c9      	ldrb	r1, [r1, #3]
 800a454:	430b      	orrs	r3, r1
 800a456:	0e1b      	lsrs	r3, r3, #24
 800a458:	4313      	orrs	r3, r2
 800a45a:	4a3a      	ldr	r2, [pc, #232]	; (800a544 <MX_LWIP_Init+0x24c>)
 800a45c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800a45e:	4b37      	ldr	r3, [pc, #220]	; (800a53c <MX_LWIP_Init+0x244>)
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	061a      	lsls	r2, r3, #24
 800a464:	4b35      	ldr	r3, [pc, #212]	; (800a53c <MX_LWIP_Init+0x244>)
 800a466:	785b      	ldrb	r3, [r3, #1]
 800a468:	041b      	lsls	r3, r3, #16
 800a46a:	431a      	orrs	r2, r3
 800a46c:	4b33      	ldr	r3, [pc, #204]	; (800a53c <MX_LWIP_Init+0x244>)
 800a46e:	789b      	ldrb	r3, [r3, #2]
 800a470:	021b      	lsls	r3, r3, #8
 800a472:	4313      	orrs	r3, r2
 800a474:	4a31      	ldr	r2, [pc, #196]	; (800a53c <MX_LWIP_Init+0x244>)
 800a476:	78d2      	ldrb	r2, [r2, #3]
 800a478:	4313      	orrs	r3, r2
 800a47a:	061a      	lsls	r2, r3, #24
 800a47c:	4b2f      	ldr	r3, [pc, #188]	; (800a53c <MX_LWIP_Init+0x244>)
 800a47e:	781b      	ldrb	r3, [r3, #0]
 800a480:	0619      	lsls	r1, r3, #24
 800a482:	4b2e      	ldr	r3, [pc, #184]	; (800a53c <MX_LWIP_Init+0x244>)
 800a484:	785b      	ldrb	r3, [r3, #1]
 800a486:	041b      	lsls	r3, r3, #16
 800a488:	4319      	orrs	r1, r3
 800a48a:	4b2c      	ldr	r3, [pc, #176]	; (800a53c <MX_LWIP_Init+0x244>)
 800a48c:	789b      	ldrb	r3, [r3, #2]
 800a48e:	021b      	lsls	r3, r3, #8
 800a490:	430b      	orrs	r3, r1
 800a492:	492a      	ldr	r1, [pc, #168]	; (800a53c <MX_LWIP_Init+0x244>)
 800a494:	78c9      	ldrb	r1, [r1, #3]
 800a496:	430b      	orrs	r3, r1
 800a498:	021b      	lsls	r3, r3, #8
 800a49a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a49e:	431a      	orrs	r2, r3
 800a4a0:	4b26      	ldr	r3, [pc, #152]	; (800a53c <MX_LWIP_Init+0x244>)
 800a4a2:	781b      	ldrb	r3, [r3, #0]
 800a4a4:	0619      	lsls	r1, r3, #24
 800a4a6:	4b25      	ldr	r3, [pc, #148]	; (800a53c <MX_LWIP_Init+0x244>)
 800a4a8:	785b      	ldrb	r3, [r3, #1]
 800a4aa:	041b      	lsls	r3, r3, #16
 800a4ac:	4319      	orrs	r1, r3
 800a4ae:	4b23      	ldr	r3, [pc, #140]	; (800a53c <MX_LWIP_Init+0x244>)
 800a4b0:	789b      	ldrb	r3, [r3, #2]
 800a4b2:	021b      	lsls	r3, r3, #8
 800a4b4:	430b      	orrs	r3, r1
 800a4b6:	4921      	ldr	r1, [pc, #132]	; (800a53c <MX_LWIP_Init+0x244>)
 800a4b8:	78c9      	ldrb	r1, [r1, #3]
 800a4ba:	430b      	orrs	r3, r1
 800a4bc:	0a1b      	lsrs	r3, r3, #8
 800a4be:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a4c2:	431a      	orrs	r2, r3
 800a4c4:	4b1d      	ldr	r3, [pc, #116]	; (800a53c <MX_LWIP_Init+0x244>)
 800a4c6:	781b      	ldrb	r3, [r3, #0]
 800a4c8:	0619      	lsls	r1, r3, #24
 800a4ca:	4b1c      	ldr	r3, [pc, #112]	; (800a53c <MX_LWIP_Init+0x244>)
 800a4cc:	785b      	ldrb	r3, [r3, #1]
 800a4ce:	041b      	lsls	r3, r3, #16
 800a4d0:	4319      	orrs	r1, r3
 800a4d2:	4b1a      	ldr	r3, [pc, #104]	; (800a53c <MX_LWIP_Init+0x244>)
 800a4d4:	789b      	ldrb	r3, [r3, #2]
 800a4d6:	021b      	lsls	r3, r3, #8
 800a4d8:	430b      	orrs	r3, r1
 800a4da:	4918      	ldr	r1, [pc, #96]	; (800a53c <MX_LWIP_Init+0x244>)
 800a4dc:	78c9      	ldrb	r1, [r1, #3]
 800a4de:	430b      	orrs	r3, r1
 800a4e0:	0e1b      	lsrs	r3, r3, #24
 800a4e2:	4313      	orrs	r3, r2
 800a4e4:	4a18      	ldr	r2, [pc, #96]	; (800a548 <MX_LWIP_Init+0x250>)
 800a4e6:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800a4e8:	4b18      	ldr	r3, [pc, #96]	; (800a54c <MX_LWIP_Init+0x254>)
 800a4ea:	9302      	str	r3, [sp, #8]
 800a4ec:	4b18      	ldr	r3, [pc, #96]	; (800a550 <MX_LWIP_Init+0x258>)
 800a4ee:	9301      	str	r3, [sp, #4]
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	9300      	str	r3, [sp, #0]
 800a4f4:	4b14      	ldr	r3, [pc, #80]	; (800a548 <MX_LWIP_Init+0x250>)
 800a4f6:	4a13      	ldr	r2, [pc, #76]	; (800a544 <MX_LWIP_Init+0x24c>)
 800a4f8:	4911      	ldr	r1, [pc, #68]	; (800a540 <MX_LWIP_Init+0x248>)
 800a4fa:	4816      	ldr	r0, [pc, #88]	; (800a554 <MX_LWIP_Init+0x25c>)
 800a4fc:	f002 fbf6 	bl	800ccec <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800a500:	4814      	ldr	r0, [pc, #80]	; (800a554 <MX_LWIP_Init+0x25c>)
 800a502:	f002 fccd 	bl	800cea0 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800a506:	4b13      	ldr	r3, [pc, #76]	; (800a554 <MX_LWIP_Init+0x25c>)
 800a508:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a50c:	089b      	lsrs	r3, r3, #2
 800a50e:	f003 0301 	and.w	r3, r3, #1
 800a512:	b2db      	uxtb	r3, r3
 800a514:	2b00      	cmp	r3, #0
 800a516:	d003      	beq.n	800a520 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800a518:	480e      	ldr	r0, [pc, #56]	; (800a554 <MX_LWIP_Init+0x25c>)
 800a51a:	f002 fccf 	bl	800cebc <netif_set_up>
 800a51e:	e002      	b.n	800a526 <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800a520:	480c      	ldr	r0, [pc, #48]	; (800a554 <MX_LWIP_Init+0x25c>)
 800a522:	f002 fd0f 	bl	800cf44 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800a526:	490c      	ldr	r1, [pc, #48]	; (800a558 <MX_LWIP_Init+0x260>)
 800a528:	480a      	ldr	r0, [pc, #40]	; (800a554 <MX_LWIP_Init+0x25c>)
 800a52a:	f002 fd2d 	bl	800cf88 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800a52e:	bf00      	nop
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}
 800a534:	20000edc 	.word	0x20000edc
 800a538:	20000ed8 	.word	0x20000ed8
 800a53c:	20000e9c 	.word	0x20000e9c
 800a540:	20000ed4 	.word	0x20000ed4
 800a544:	20000ee0 	.word	0x20000ee0
 800a548:	20000ee4 	.word	0x20000ee4
 800a54c:	080105dd 	.word	0x080105dd
 800a550:	0800a991 	.word	0x0800a991
 800a554:	20000ea0 	.word	0x20000ea0
 800a558:	0800a9fd 	.word	0x0800a9fd

0800a55c <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b08e      	sub	sp, #56	; 0x38
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a564:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a568:	2200      	movs	r2, #0
 800a56a:	601a      	str	r2, [r3, #0]
 800a56c:	605a      	str	r2, [r3, #4]
 800a56e:	609a      	str	r2, [r3, #8]
 800a570:	60da      	str	r2, [r3, #12]
 800a572:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	4a5d      	ldr	r2, [pc, #372]	; (800a6f0 <HAL_ETH_MspInit+0x194>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	f040 80b4 	bne.w	800a6e8 <HAL_ETH_MspInit+0x18c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800a580:	2300      	movs	r3, #0
 800a582:	623b      	str	r3, [r7, #32]
 800a584:	4b5b      	ldr	r3, [pc, #364]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a588:	4a5a      	ldr	r2, [pc, #360]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a58a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a58e:	6313      	str	r3, [r2, #48]	; 0x30
 800a590:	4b58      	ldr	r3, [pc, #352]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a594:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a598:	623b      	str	r3, [r7, #32]
 800a59a:	6a3b      	ldr	r3, [r7, #32]
 800a59c:	2300      	movs	r3, #0
 800a59e:	61fb      	str	r3, [r7, #28]
 800a5a0:	4b54      	ldr	r3, [pc, #336]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a5a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5a4:	4a53      	ldr	r2, [pc, #332]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a5a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a5aa:	6313      	str	r3, [r2, #48]	; 0x30
 800a5ac:	4b51      	ldr	r3, [pc, #324]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a5ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a5b4:	61fb      	str	r3, [r7, #28]
 800a5b6:	69fb      	ldr	r3, [r7, #28]
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	61bb      	str	r3, [r7, #24]
 800a5bc:	4b4d      	ldr	r3, [pc, #308]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a5be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5c0:	4a4c      	ldr	r2, [pc, #304]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a5c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a5c6:	6313      	str	r3, [r2, #48]	; 0x30
 800a5c8:	4b4a      	ldr	r3, [pc, #296]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a5ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a5d0:	61bb      	str	r3, [r7, #24]
 800a5d2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	617b      	str	r3, [r7, #20]
 800a5d8:	4b46      	ldr	r3, [pc, #280]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a5da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5dc:	4a45      	ldr	r2, [pc, #276]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a5de:	f043 0304 	orr.w	r3, r3, #4
 800a5e2:	6313      	str	r3, [r2, #48]	; 0x30
 800a5e4:	4b43      	ldr	r3, [pc, #268]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a5e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5e8:	f003 0304 	and.w	r3, r3, #4
 800a5ec:	617b      	str	r3, [r7, #20]
 800a5ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	613b      	str	r3, [r7, #16]
 800a5f4:	4b3f      	ldr	r3, [pc, #252]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a5f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5f8:	4a3e      	ldr	r2, [pc, #248]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a5fa:	f043 0301 	orr.w	r3, r3, #1
 800a5fe:	6313      	str	r3, [r2, #48]	; 0x30
 800a600:	4b3c      	ldr	r3, [pc, #240]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a604:	f003 0301 	and.w	r3, r3, #1
 800a608:	613b      	str	r3, [r7, #16]
 800a60a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a60c:	2300      	movs	r3, #0
 800a60e:	60fb      	str	r3, [r7, #12]
 800a610:	4b38      	ldr	r3, [pc, #224]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a614:	4a37      	ldr	r2, [pc, #220]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a616:	f043 0302 	orr.w	r3, r3, #2
 800a61a:	6313      	str	r3, [r2, #48]	; 0x30
 800a61c:	4b35      	ldr	r3, [pc, #212]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a61e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a620:	f003 0302 	and.w	r3, r3, #2
 800a624:	60fb      	str	r3, [r7, #12]
 800a626:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a628:	2300      	movs	r3, #0
 800a62a:	60bb      	str	r3, [r7, #8]
 800a62c:	4b31      	ldr	r3, [pc, #196]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a62e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a630:	4a30      	ldr	r2, [pc, #192]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a632:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a636:	6313      	str	r3, [r2, #48]	; 0x30
 800a638:	4b2e      	ldr	r3, [pc, #184]	; (800a6f4 <HAL_ETH_MspInit+0x198>)
 800a63a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a63c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a640:	60bb      	str	r3, [r7, #8]
 800a642:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800a644:	2332      	movs	r3, #50	; 0x32
 800a646:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a648:	2302      	movs	r3, #2
 800a64a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a64c:	2300      	movs	r3, #0
 800a64e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a650:	2303      	movs	r3, #3
 800a652:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a654:	230b      	movs	r3, #11
 800a656:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a658:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a65c:	4619      	mov	r1, r3
 800a65e:	4826      	ldr	r0, [pc, #152]	; (800a6f8 <HAL_ETH_MspInit+0x19c>)
 800a660:	f7f9 fb64 	bl	8003d2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800a664:	2386      	movs	r3, #134	; 0x86
 800a666:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a668:	2302      	movs	r3, #2
 800a66a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a66c:	2300      	movs	r3, #0
 800a66e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a670:	2303      	movs	r3, #3
 800a672:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a674:	230b      	movs	r3, #11
 800a676:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a678:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a67c:	4619      	mov	r1, r3
 800a67e:	481f      	ldr	r0, [pc, #124]	; (800a6fc <HAL_ETH_MspInit+0x1a0>)
 800a680:	f7f9 fb54 	bl	8003d2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800a684:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a688:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a68a:	2302      	movs	r3, #2
 800a68c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a68e:	2300      	movs	r3, #0
 800a690:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a692:	2303      	movs	r3, #3
 800a694:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a696:	230b      	movs	r3, #11
 800a698:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800a69a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a69e:	4619      	mov	r1, r3
 800a6a0:	4817      	ldr	r0, [pc, #92]	; (800a700 <HAL_ETH_MspInit+0x1a4>)
 800a6a2:	f7f9 fb43 	bl	8003d2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800a6a6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800a6aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6ac:	2302      	movs	r3, #2
 800a6ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a6b4:	2303      	movs	r3, #3
 800a6b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a6b8:	230b      	movs	r3, #11
 800a6ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a6bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a6c0:	4619      	mov	r1, r3
 800a6c2:	4810      	ldr	r0, [pc, #64]	; (800a704 <HAL_ETH_MspInit+0x1a8>)
 800a6c4:	f7f9 fb32 	bl	8003d2c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	2100      	movs	r1, #0
 800a6cc:	203d      	movs	r0, #61	; 0x3d
 800a6ce:	f7f7 fee2 	bl	8002496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800a6d2:	203d      	movs	r0, #61	; 0x3d
 800a6d4:	f7f7 fefb 	bl	80024ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 0, 0);
 800a6d8:	2200      	movs	r2, #0
 800a6da:	2100      	movs	r1, #0
 800a6dc:	203e      	movs	r0, #62	; 0x3e
 800a6de:	f7f7 feda 	bl	8002496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800a6e2:	203e      	movs	r0, #62	; 0x3e
 800a6e4:	f7f7 fef3 	bl	80024ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800a6e8:	bf00      	nop
 800a6ea:	3738      	adds	r7, #56	; 0x38
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}
 800a6f0:	40028000 	.word	0x40028000
 800a6f4:	40023800 	.word	0x40023800
 800a6f8:	40020800 	.word	0x40020800
 800a6fc:	40020000 	.word	0x40020000
 800a700:	40020400 	.word	0x40020400
 800a704:	40021800 	.word	0x40021800

0800a708 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b086      	sub	sp, #24
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800a710:	2300      	movs	r3, #0
 800a712:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a714:	4b49      	ldr	r3, [pc, #292]	; (800a83c <low_level_init+0x134>)
 800a716:	4a4a      	ldr	r2, [pc, #296]	; (800a840 <low_level_init+0x138>)
 800a718:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800a71a:	4b48      	ldr	r3, [pc, #288]	; (800a83c <low_level_init+0x134>)
 800a71c:	2201      	movs	r2, #1
 800a71e:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800a720:	4b46      	ldr	r3, [pc, #280]	; (800a83c <low_level_init+0x134>)
 800a722:	2200      	movs	r2, #0
 800a724:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800a726:	2300      	movs	r3, #0
 800a728:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800a72a:	2380      	movs	r3, #128	; 0x80
 800a72c:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800a72e:	23e1      	movs	r3, #225	; 0xe1
 800a730:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800a732:	2300      	movs	r3, #0
 800a734:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800a736:	2300      	movs	r3, #0
 800a738:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800a73a:	2300      	movs	r3, #0
 800a73c:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800a73e:	4a3f      	ldr	r2, [pc, #252]	; (800a83c <low_level_init+0x134>)
 800a740:	f107 0308 	add.w	r3, r7, #8
 800a744:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800a746:	4b3d      	ldr	r3, [pc, #244]	; (800a83c <low_level_init+0x134>)
 800a748:	2200      	movs	r2, #0
 800a74a:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800a74c:	4b3b      	ldr	r3, [pc, #236]	; (800a83c <low_level_init+0x134>)
 800a74e:	2200      	movs	r2, #0
 800a750:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800a752:	4b3a      	ldr	r3, [pc, #232]	; (800a83c <low_level_init+0x134>)
 800a754:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800a758:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a75a:	4838      	ldr	r0, [pc, #224]	; (800a83c <low_level_init+0x134>)
 800a75c:	f7f8 f9da 	bl	8002b14 <HAL_ETH_Init>
 800a760:	4603      	mov	r3, r0
 800a762:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800a764:	7dfb      	ldrb	r3, [r7, #23]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d108      	bne.n	800a77c <low_level_init+0x74>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a770:	f043 0304 	orr.w	r3, r3, #4
 800a774:	b2da      	uxtb	r2, r3
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800a77c:	2304      	movs	r3, #4
 800a77e:	4a31      	ldr	r2, [pc, #196]	; (800a844 <low_level_init+0x13c>)
 800a780:	4931      	ldr	r1, [pc, #196]	; (800a848 <low_level_init+0x140>)
 800a782:	482e      	ldr	r0, [pc, #184]	; (800a83c <low_level_init+0x134>)
 800a784:	f7f8 fb54 	bl	8002e30 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800a788:	2304      	movs	r3, #4
 800a78a:	4a30      	ldr	r2, [pc, #192]	; (800a84c <low_level_init+0x144>)
 800a78c:	4930      	ldr	r1, [pc, #192]	; (800a850 <low_level_init+0x148>)
 800a78e:	482b      	ldr	r0, [pc, #172]	; (800a83c <low_level_init+0x134>)
 800a790:	f7f8 fbb6 	bl	8002f00 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2206      	movs	r2, #6
 800a798:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a79c:	4b27      	ldr	r3, [pc, #156]	; (800a83c <low_level_init+0x134>)
 800a79e:	695b      	ldr	r3, [r3, #20]
 800a7a0:	781a      	ldrb	r2, [r3, #0]
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a7a8:	4b24      	ldr	r3, [pc, #144]	; (800a83c <low_level_init+0x134>)
 800a7aa:	695b      	ldr	r3, [r3, #20]
 800a7ac:	785a      	ldrb	r2, [r3, #1]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a7b4:	4b21      	ldr	r3, [pc, #132]	; (800a83c <low_level_init+0x134>)
 800a7b6:	695b      	ldr	r3, [r3, #20]
 800a7b8:	789a      	ldrb	r2, [r3, #2]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a7c0:	4b1e      	ldr	r3, [pc, #120]	; (800a83c <low_level_init+0x134>)
 800a7c2:	695b      	ldr	r3, [r3, #20]
 800a7c4:	78da      	ldrb	r2, [r3, #3]
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a7cc:	4b1b      	ldr	r3, [pc, #108]	; (800a83c <low_level_init+0x134>)
 800a7ce:	695b      	ldr	r3, [r3, #20]
 800a7d0:	791a      	ldrb	r2, [r3, #4]
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a7d8:	4b18      	ldr	r3, [pc, #96]	; (800a83c <low_level_init+0x134>)
 800a7da:	695b      	ldr	r3, [r3, #20]
 800a7dc:	795a      	ldrb	r2, [r3, #5]
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800a7ea:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a7f2:	f043 030a 	orr.w	r3, r3, #10
 800a7f6:	b2da      	uxtb	r2, r3
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800a7fe:	480f      	ldr	r0, [pc, #60]	; (800a83c <low_level_init+0x134>)
 800a800:	f7f8 fe24 	bl	800344c <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800a804:	f107 0310 	add.w	r3, r7, #16
 800a808:	461a      	mov	r2, r3
 800a80a:	211d      	movs	r1, #29
 800a80c:	480b      	ldr	r0, [pc, #44]	; (800a83c <low_level_init+0x134>)
 800a80e:	f7f8 fd4f 	bl	80032b0 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	f043 030b 	orr.w	r3, r3, #11
 800a818:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	461a      	mov	r2, r3
 800a81e:	211d      	movs	r1, #29
 800a820:	4806      	ldr	r0, [pc, #24]	; (800a83c <low_level_init+0x134>)
 800a822:	f7f8 fdad 	bl	8003380 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800a826:	f107 0310 	add.w	r3, r7, #16
 800a82a:	461a      	mov	r2, r3
 800a82c:	211d      	movs	r1, #29
 800a82e:	4803      	ldr	r0, [pc, #12]	; (800a83c <low_level_init+0x134>)
 800a830:	f7f8 fd3e 	bl	80032b0 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800a834:	bf00      	nop
 800a836:	3718      	adds	r7, #24
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}
 800a83c:	200027b8 	.word	0x200027b8
 800a840:	40028000 	.word	0x40028000
 800a844:	20002800 	.word	0x20002800
 800a848:	20000ee8 	.word	0x20000ee8
 800a84c:	20000f68 	.word	0x20000f68
 800a850:	20002738 	.word	0x20002738

0800a854 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b08a      	sub	sp, #40	; 0x28
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
 800a85c:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800a85e:	4b4b      	ldr	r3, [pc, #300]	; (800a98c <low_level_output+0x138>)
 800a860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a862:	689b      	ldr	r3, [r3, #8]
 800a864:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800a866:	2300      	movs	r3, #0
 800a868:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800a86a:	2300      	movs	r3, #0
 800a86c:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800a86e:	2300      	movs	r3, #0
 800a870:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800a872:	2300      	movs	r3, #0
 800a874:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800a876:	4b45      	ldr	r3, [pc, #276]	; (800a98c <low_level_output+0x138>)
 800a878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a87a:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800a87c:	2300      	movs	r3, #0
 800a87e:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	623b      	str	r3, [r7, #32]
 800a884:	e05a      	b.n	800a93c <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800a886:	69bb      	ldr	r3, [r7, #24]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	da03      	bge.n	800a896 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800a88e:	23f8      	movs	r3, #248	; 0xf8
 800a890:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800a894:	e05c      	b.n	800a950 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800a896:	6a3b      	ldr	r3, [r7, #32]
 800a898:	895b      	ldrh	r3, [r3, #10]
 800a89a:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800a89c:	2300      	movs	r3, #0
 800a89e:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800a8a0:	e02f      	b.n	800a902 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800a8a2:	69fa      	ldr	r2, [r7, #28]
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	18d0      	adds	r0, r2, r3
 800a8a8:	6a3b      	ldr	r3, [r7, #32]
 800a8aa:	685a      	ldr	r2, [r3, #4]
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	18d1      	adds	r1, r2, r3
 800a8b0:	693b      	ldr	r3, [r7, #16]
 800a8b2:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800a8b6:	3304      	adds	r3, #4
 800a8b8:	461a      	mov	r2, r3
 800a8ba:	f006 fe0e 	bl	80114da <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800a8be:	69bb      	ldr	r3, [r7, #24]
 800a8c0:	68db      	ldr	r3, [r3, #12]
 800a8c2:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800a8c4:	69bb      	ldr	r3, [r7, #24]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	da03      	bge.n	800a8d4 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800a8cc:	23f8      	movs	r3, #248	; 0xf8
 800a8ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800a8d2:	e03d      	b.n	800a950 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800a8d4:	69bb      	ldr	r3, [r7, #24]
 800a8d6:	689b      	ldr	r3, [r3, #8]
 800a8d8:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800a8da:	693a      	ldr	r2, [r7, #16]
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	4413      	add	r3, r2
 800a8e0:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800a8e4:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800a8e6:	68ba      	ldr	r2, [r7, #8]
 800a8e8:	693b      	ldr	r3, [r7, #16]
 800a8ea:	1ad3      	subs	r3, r2, r3
 800a8ec:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800a8f0:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800a8f2:	697a      	ldr	r2, [r7, #20]
 800a8f4:	693b      	ldr	r3, [r7, #16]
 800a8f6:	1ad3      	subs	r3, r2, r3
 800a8f8:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800a8fc:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800a8fe:	2300      	movs	r3, #0
 800a900:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800a902:	68fa      	ldr	r2, [r7, #12]
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	4413      	add	r3, r2
 800a908:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a90c:	4293      	cmp	r3, r2
 800a90e:	d8c8      	bhi.n	800a8a2 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800a910:	69fa      	ldr	r2, [r7, #28]
 800a912:	693b      	ldr	r3, [r7, #16]
 800a914:	18d0      	adds	r0, r2, r3
 800a916:	6a3b      	ldr	r3, [r7, #32]
 800a918:	685a      	ldr	r2, [r3, #4]
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	4413      	add	r3, r2
 800a91e:	68fa      	ldr	r2, [r7, #12]
 800a920:	4619      	mov	r1, r3
 800a922:	f006 fdda 	bl	80114da <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800a926:	693a      	ldr	r2, [r7, #16]
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	4413      	add	r3, r2
 800a92c:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800a92e:	697a      	ldr	r2, [r7, #20]
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	4413      	add	r3, r2
 800a934:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800a936:	6a3b      	ldr	r3, [r7, #32]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	623b      	str	r3, [r7, #32]
 800a93c:	6a3b      	ldr	r3, [r7, #32]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d1a1      	bne.n	800a886 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800a942:	6979      	ldr	r1, [r7, #20]
 800a944:	4811      	ldr	r0, [pc, #68]	; (800a98c <low_level_output+0x138>)
 800a946:	f7f8 fb47 	bl	8002fd8 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800a94a:	2300      	movs	r3, #0
 800a94c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800a950:	4b0e      	ldr	r3, [pc, #56]	; (800a98c <low_level_output+0x138>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a958:	3314      	adds	r3, #20
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f003 0320 	and.w	r3, r3, #32
 800a960:	2b00      	cmp	r3, #0
 800a962:	d00d      	beq.n	800a980 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800a964:	4b09      	ldr	r3, [pc, #36]	; (800a98c <low_level_output+0x138>)
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a96c:	3314      	adds	r3, #20
 800a96e:	2220      	movs	r2, #32
 800a970:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800a972:	4b06      	ldr	r3, [pc, #24]	; (800a98c <low_level_output+0x138>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a97a:	3304      	adds	r3, #4
 800a97c:	2200      	movs	r2, #0
 800a97e:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800a980:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800a984:	4618      	mov	r0, r3
 800a986:	3728      	adds	r7, #40	; 0x28
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}
 800a98c:	200027b8 	.word	0x200027b8

0800a990 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b082      	sub	sp, #8
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d106      	bne.n	800a9ac <ethernetif_init+0x1c>
 800a99e:	4b0e      	ldr	r3, [pc, #56]	; (800a9d8 <ethernetif_init+0x48>)
 800a9a0:	f240 2219 	movw	r2, #537	; 0x219
 800a9a4:	490d      	ldr	r1, [pc, #52]	; (800a9dc <ethernetif_init+0x4c>)
 800a9a6:	480e      	ldr	r0, [pc, #56]	; (800a9e0 <ethernetif_init+0x50>)
 800a9a8:	f006 fe50 	bl	801164c <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2273      	movs	r2, #115	; 0x73
 800a9b0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	2274      	movs	r2, #116	; 0x74
 800a9b8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	4a09      	ldr	r2, [pc, #36]	; (800a9e4 <ethernetif_init+0x54>)
 800a9c0:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	4a08      	ldr	r2, [pc, #32]	; (800a9e8 <ethernetif_init+0x58>)
 800a9c6:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f7ff fe9d 	bl	800a708 <low_level_init>

  return ERR_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3708      	adds	r7, #8
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}
 800a9d8:	0801285c 	.word	0x0801285c
 800a9dc:	08012878 	.word	0x08012878
 800a9e0:	08012888 	.word	0x08012888
 800a9e4:	0800ebd5 	.word	0x0800ebd5
 800a9e8:	0800a855 	.word	0x0800a855

0800a9ec <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a9f0:	f7f7 f880 	bl	8001af4 <HAL_GetTick>
 800a9f4:	4603      	mov	r3, r0
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	bd80      	pop	{r7, pc}
	...

0800a9fc <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b084      	sub	sp, #16
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800aa04:	2300      	movs	r3, #0
 800aa06:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800aa12:	089b      	lsrs	r3, r3, #2
 800aa14:	f003 0301 	and.w	r3, r3, #1
 800aa18:	b2db      	uxtb	r3, r3
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d05d      	beq.n	800aada <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800aa1e:	4b34      	ldr	r3, [pc, #208]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aa20:	685b      	ldr	r3, [r3, #4]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d03f      	beq.n	800aaa6 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800aa26:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800aa2a:	2100      	movs	r1, #0
 800aa2c:	4830      	ldr	r0, [pc, #192]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aa2e:	f7f8 fca7 	bl	8003380 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800aa32:	f7f7 f85f 	bl	8001af4 <HAL_GetTick>
 800aa36:	4603      	mov	r3, r0
 800aa38:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800aa3a:	f107 0308 	add.w	r3, r7, #8
 800aa3e:	461a      	mov	r2, r3
 800aa40:	2101      	movs	r1, #1
 800aa42:	482b      	ldr	r0, [pc, #172]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aa44:	f7f8 fc34 	bl	80032b0 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800aa48:	f7f7 f854 	bl	8001af4 <HAL_GetTick>
 800aa4c:	4602      	mov	r2, r0
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	1ad3      	subs	r3, r2, r3
 800aa52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aa56:	d828      	bhi.n	800aaaa <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	f003 0320 	and.w	r3, r3, #32
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d0eb      	beq.n	800aa3a <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800aa62:	f107 0308 	add.w	r3, r7, #8
 800aa66:	461a      	mov	r2, r3
 800aa68:	211f      	movs	r1, #31
 800aa6a:	4821      	ldr	r0, [pc, #132]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aa6c:	f7f8 fc20 	bl	80032b0 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	f003 0310 	and.w	r3, r3, #16
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d004      	beq.n	800aa84 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800aa7a:	4b1d      	ldr	r3, [pc, #116]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aa7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aa80:	60da      	str	r2, [r3, #12]
 800aa82:	e002      	b.n	800aa8a <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800aa84:	4b1a      	ldr	r3, [pc, #104]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aa86:	2200      	movs	r2, #0
 800aa88:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	f003 0304 	and.w	r3, r3, #4
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d003      	beq.n	800aa9c <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800aa94:	4b16      	ldr	r3, [pc, #88]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aa96:	2200      	movs	r2, #0
 800aa98:	609a      	str	r2, [r3, #8]
 800aa9a:	e016      	b.n	800aaca <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800aa9c:	4b14      	ldr	r3, [pc, #80]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aa9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800aaa2:	609a      	str	r2, [r3, #8]
 800aaa4:	e011      	b.n	800aaca <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800aaa6:	bf00      	nop
 800aaa8:	e000      	b.n	800aaac <ethernetif_update_config+0xb0>
          goto error;
 800aaaa:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800aaac:	4b10      	ldr	r3, [pc, #64]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aaae:	68db      	ldr	r3, [r3, #12]
 800aab0:	08db      	lsrs	r3, r3, #3
 800aab2:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800aab4:	4b0e      	ldr	r3, [pc, #56]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aab6:	689b      	ldr	r3, [r3, #8]
 800aab8:	085b      	lsrs	r3, r3, #1
 800aaba:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800aabc:	4313      	orrs	r3, r2
 800aabe:	b29b      	uxth	r3, r3
 800aac0:	461a      	mov	r2, r3
 800aac2:	2100      	movs	r1, #0
 800aac4:	480a      	ldr	r0, [pc, #40]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aac6:	f7f8 fc5b 	bl	8003380 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800aaca:	2100      	movs	r1, #0
 800aacc:	4808      	ldr	r0, [pc, #32]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aace:	f7f8 fd1b 	bl	8003508 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800aad2:	4807      	ldr	r0, [pc, #28]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aad4:	f7f8 fcba 	bl	800344c <HAL_ETH_Start>
 800aad8:	e002      	b.n	800aae0 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800aada:	4805      	ldr	r0, [pc, #20]	; (800aaf0 <ethernetif_update_config+0xf4>)
 800aadc:	f7f8 fce5 	bl	80034aa <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f000 f807 	bl	800aaf4 <ethernetif_notify_conn_changed>
}
 800aae6:	bf00      	nop
 800aae8:	3710      	adds	r7, #16
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}
 800aaee:	bf00      	nop
 800aaf0:	200027b8 	.word	0x200027b8

0800aaf4 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	b083      	sub	sp, #12
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800aafc:	bf00      	nop
 800aafe:	370c      	adds	r7, #12
 800ab00:	46bd      	mov	sp, r7
 800ab02:	bc80      	pop	{r7}
 800ab04:	4770      	bx	lr

0800ab06 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab06:	b580      	push	{r7, lr}
 800ab08:	b084      	sub	sp, #16
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	6078      	str	r0, [r7, #4]
 800ab0e:	460b      	mov	r3, r1
 800ab10:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800ab12:	2300      	movs	r3, #0
 800ab14:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	7c1b      	ldrb	r3, [r3, #16]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d115      	bne.n	800ab4a <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ab1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ab22:	2202      	movs	r2, #2
 800ab24:	2181      	movs	r1, #129	; 0x81
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	f006 fb3d 	bl	80111a6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ab32:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ab36:	2202      	movs	r2, #2
 800ab38:	2101      	movs	r1, #1
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f006 fb33 	bl	80111a6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2201      	movs	r2, #1
 800ab44:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800ab48:	e012      	b.n	800ab70 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ab4a:	2340      	movs	r3, #64	; 0x40
 800ab4c:	2202      	movs	r2, #2
 800ab4e:	2181      	movs	r1, #129	; 0x81
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f006 fb28 	bl	80111a6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	2201      	movs	r2, #1
 800ab5a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ab5c:	2340      	movs	r3, #64	; 0x40
 800ab5e:	2202      	movs	r2, #2
 800ab60:	2101      	movs	r1, #1
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f006 fb1f 	bl	80111a6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2201      	movs	r2, #1
 800ab6c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ab70:	2308      	movs	r3, #8
 800ab72:	2203      	movs	r2, #3
 800ab74:	2182      	movs	r1, #130	; 0x82
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f006 fb15 	bl	80111a6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2201      	movs	r2, #1
 800ab80:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ab82:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800ab86:	f006 fc89 	bl	801149c <malloc>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef)); // THIS LINE WAS ADDED
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab9a:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800ab9e:	2100      	movs	r1, #0
 800aba0:	4618      	mov	r0, r3
 800aba2:	f006 fca5 	bl	80114f0 <memset>
  if (pdev->pClassData == NULL)
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abac:	2b00      	cmp	r3, #0
 800abae:	d102      	bne.n	800abb6 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800abb0:	2301      	movs	r3, #1
 800abb2:	73fb      	strb	r3, [r7, #15]
 800abb4:	e026      	b.n	800ac04 <USBD_CDC_Init+0xfe>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abbc:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	2200      	movs	r2, #0
 800abcc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	2200      	movs	r2, #0
 800abd4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	7c1b      	ldrb	r3, [r3, #16]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d109      	bne.n	800abf4 <USBD_CDC_Init+0xee>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800abe6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800abea:	2101      	movs	r1, #1
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f006 fbca 	bl	8011386 <USBD_LL_PrepareReceive>
 800abf2:	e007      	b.n	800ac04 <USBD_CDC_Init+0xfe>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800abfa:	2340      	movs	r3, #64	; 0x40
 800abfc:	2101      	movs	r1, #1
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f006 fbc1 	bl	8011386 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800ac04:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac06:	4618      	mov	r0, r3
 800ac08:	3710      	adds	r7, #16
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}

0800ac0e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac0e:	b580      	push	{r7, lr}
 800ac10:	b084      	sub	sp, #16
 800ac12:	af00      	add	r7, sp, #0
 800ac14:	6078      	str	r0, [r7, #4]
 800ac16:	460b      	mov	r3, r1
 800ac18:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ac1e:	2181      	movs	r1, #129	; 0x81
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f006 fae6 	bl	80111f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2200      	movs	r2, #0
 800ac2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ac2c:	2101      	movs	r1, #1
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f006 fadf 	bl	80111f2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2200      	movs	r2, #0
 800ac38:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ac3c:	2182      	movs	r1, #130	; 0x82
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f006 fad7 	bl	80111f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2200      	movs	r2, #0
 800ac48:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d00e      	beq.n	800ac72 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ac5a:	685b      	ldr	r3, [r3, #4]
 800ac5c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac64:	4618      	mov	r0, r3
 800ac66:	f006 fc21 	bl	80114ac <free>
    pdev->pClassData = NULL;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800ac72:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac74:	4618      	mov	r0, r3
 800ac76:	3710      	adds	r7, #16
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	bd80      	pop	{r7, pc}

0800ac7c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b086      	sub	sp, #24
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
 800ac84:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac8c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800ac92:	2300      	movs	r3, #0
 800ac94:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800ac96:	2300      	movs	r3, #0
 800ac98:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	781b      	ldrb	r3, [r3, #0]
 800ac9e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d039      	beq.n	800ad1a <USBD_CDC_Setup+0x9e>
 800aca6:	2b20      	cmp	r3, #32
 800aca8:	d17c      	bne.n	800ada4 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800acaa:	683b      	ldr	r3, [r7, #0]
 800acac:	88db      	ldrh	r3, [r3, #6]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d029      	beq.n	800ad06 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	781b      	ldrb	r3, [r3, #0]
 800acb6:	b25b      	sxtb	r3, r3
 800acb8:	2b00      	cmp	r3, #0
 800acba:	da11      	bge.n	800ace0 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800acc2:	689b      	ldr	r3, [r3, #8]
 800acc4:	683a      	ldr	r2, [r7, #0]
 800acc6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800acc8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800acca:	683a      	ldr	r2, [r7, #0]
 800accc:	88d2      	ldrh	r2, [r2, #6]
 800acce:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800acd0:	6939      	ldr	r1, [r7, #16]
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	88db      	ldrh	r3, [r3, #6]
 800acd6:	461a      	mov	r2, r3
 800acd8:	6878      	ldr	r0, [r7, #4]
 800acda:	f001 fa31 	bl	800c140 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800acde:	e068      	b.n	800adb2 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	785a      	ldrb	r2, [r3, #1]
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	88db      	ldrh	r3, [r3, #6]
 800acee:	b2da      	uxtb	r2, r3
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800acf6:	6939      	ldr	r1, [r7, #16]
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	88db      	ldrh	r3, [r3, #6]
 800acfc:	461a      	mov	r2, r3
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f001 fa4c 	bl	800c19c <USBD_CtlPrepareRx>
      break;
 800ad04:	e055      	b.n	800adb2 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ad0c:	689b      	ldr	r3, [r3, #8]
 800ad0e:	683a      	ldr	r2, [r7, #0]
 800ad10:	7850      	ldrb	r0, [r2, #1]
 800ad12:	2200      	movs	r2, #0
 800ad14:	6839      	ldr	r1, [r7, #0]
 800ad16:	4798      	blx	r3
      break;
 800ad18:	e04b      	b.n	800adb2 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	785b      	ldrb	r3, [r3, #1]
 800ad1e:	2b0a      	cmp	r3, #10
 800ad20:	d017      	beq.n	800ad52 <USBD_CDC_Setup+0xd6>
 800ad22:	2b0b      	cmp	r3, #11
 800ad24:	d029      	beq.n	800ad7a <USBD_CDC_Setup+0xfe>
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d133      	bne.n	800ad92 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad30:	2b03      	cmp	r3, #3
 800ad32:	d107      	bne.n	800ad44 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800ad34:	f107 030c 	add.w	r3, r7, #12
 800ad38:	2202      	movs	r2, #2
 800ad3a:	4619      	mov	r1, r3
 800ad3c:	6878      	ldr	r0, [r7, #4]
 800ad3e:	f001 f9ff 	bl	800c140 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ad42:	e02e      	b.n	800ada2 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800ad44:	6839      	ldr	r1, [r7, #0]
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f001 f990 	bl	800c06c <USBD_CtlError>
            ret = USBD_FAIL;
 800ad4c:	2302      	movs	r3, #2
 800ad4e:	75fb      	strb	r3, [r7, #23]
          break;
 800ad50:	e027      	b.n	800ada2 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad58:	2b03      	cmp	r3, #3
 800ad5a:	d107      	bne.n	800ad6c <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800ad5c:	f107 030f 	add.w	r3, r7, #15
 800ad60:	2201      	movs	r2, #1
 800ad62:	4619      	mov	r1, r3
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f001 f9eb 	bl	800c140 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ad6a:	e01a      	b.n	800ada2 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800ad6c:	6839      	ldr	r1, [r7, #0]
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f001 f97c 	bl	800c06c <USBD_CtlError>
            ret = USBD_FAIL;
 800ad74:	2302      	movs	r3, #2
 800ad76:	75fb      	strb	r3, [r7, #23]
          break;
 800ad78:	e013      	b.n	800ada2 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad80:	2b03      	cmp	r3, #3
 800ad82:	d00d      	beq.n	800ada0 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800ad84:	6839      	ldr	r1, [r7, #0]
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f001 f970 	bl	800c06c <USBD_CtlError>
            ret = USBD_FAIL;
 800ad8c:	2302      	movs	r3, #2
 800ad8e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ad90:	e006      	b.n	800ada0 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800ad92:	6839      	ldr	r1, [r7, #0]
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f001 f969 	bl	800c06c <USBD_CtlError>
          ret = USBD_FAIL;
 800ad9a:	2302      	movs	r3, #2
 800ad9c:	75fb      	strb	r3, [r7, #23]
          break;
 800ad9e:	e000      	b.n	800ada2 <USBD_CDC_Setup+0x126>
          break;
 800ada0:	bf00      	nop
      }
      break;
 800ada2:	e006      	b.n	800adb2 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800ada4:	6839      	ldr	r1, [r7, #0]
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	f001 f960 	bl	800c06c <USBD_CtlError>
      ret = USBD_FAIL;
 800adac:	2302      	movs	r3, #2
 800adae:	75fb      	strb	r3, [r7, #23]
      break;
 800adb0:	bf00      	nop
  }

  return ret;
 800adb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800adb4:	4618      	mov	r0, r3
 800adb6:	3718      	adds	r7, #24
 800adb8:	46bd      	mov	sp, r7
 800adba:	bd80      	pop	{r7, pc}

0800adbc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b084      	sub	sp, #16
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
 800adc4:	460b      	mov	r3, r1
 800adc6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adce:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800add6:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d03a      	beq.n	800ae58 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800ade2:	78fa      	ldrb	r2, [r7, #3]
 800ade4:	6879      	ldr	r1, [r7, #4]
 800ade6:	4613      	mov	r3, r2
 800ade8:	009b      	lsls	r3, r3, #2
 800adea:	4413      	add	r3, r2
 800adec:	009b      	lsls	r3, r3, #2
 800adee:	440b      	add	r3, r1
 800adf0:	331c      	adds	r3, #28
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d029      	beq.n	800ae4c <USBD_CDC_DataIn+0x90>
 800adf8:	78fa      	ldrb	r2, [r7, #3]
 800adfa:	6879      	ldr	r1, [r7, #4]
 800adfc:	4613      	mov	r3, r2
 800adfe:	009b      	lsls	r3, r3, #2
 800ae00:	4413      	add	r3, r2
 800ae02:	009b      	lsls	r3, r3, #2
 800ae04:	440b      	add	r3, r1
 800ae06:	331c      	adds	r3, #28
 800ae08:	681a      	ldr	r2, [r3, #0]
 800ae0a:	78f9      	ldrb	r1, [r7, #3]
 800ae0c:	68b8      	ldr	r0, [r7, #8]
 800ae0e:	460b      	mov	r3, r1
 800ae10:	00db      	lsls	r3, r3, #3
 800ae12:	1a5b      	subs	r3, r3, r1
 800ae14:	009b      	lsls	r3, r3, #2
 800ae16:	4403      	add	r3, r0
 800ae18:	3344      	adds	r3, #68	; 0x44
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	fbb2 f1f3 	udiv	r1, r2, r3
 800ae20:	fb03 f301 	mul.w	r3, r3, r1
 800ae24:	1ad3      	subs	r3, r2, r3
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d110      	bne.n	800ae4c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800ae2a:	78fa      	ldrb	r2, [r7, #3]
 800ae2c:	6879      	ldr	r1, [r7, #4]
 800ae2e:	4613      	mov	r3, r2
 800ae30:	009b      	lsls	r3, r3, #2
 800ae32:	4413      	add	r3, r2
 800ae34:	009b      	lsls	r3, r3, #2
 800ae36:	440b      	add	r3, r1
 800ae38:	331c      	adds	r3, #28
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ae3e:	78f9      	ldrb	r1, [r7, #3]
 800ae40:	2300      	movs	r3, #0
 800ae42:	2200      	movs	r2, #0
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f006 fa7b 	bl	8011340 <USBD_LL_Transmit>
 800ae4a:	e003      	b.n	800ae54 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800ae54:	2300      	movs	r3, #0
 800ae56:	e000      	b.n	800ae5a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800ae58:	2302      	movs	r3, #2
  }
}
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	3710      	adds	r7, #16
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	bd80      	pop	{r7, pc}

0800ae62 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ae62:	b580      	push	{r7, lr}
 800ae64:	b084      	sub	sp, #16
 800ae66:	af00      	add	r7, sp, #0
 800ae68:	6078      	str	r0, [r7, #4]
 800ae6a:	460b      	mov	r3, r1
 800ae6c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae74:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ae76:	78fb      	ldrb	r3, [r7, #3]
 800ae78:	4619      	mov	r1, r3
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f006 faa6 	bl	80113cc <USBD_LL_GetRxDataSize>
 800ae80:	4602      	mov	r2, r0
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d00d      	beq.n	800aeae <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ae98:	68db      	ldr	r3, [r3, #12]
 800ae9a:	68fa      	ldr	r2, [r7, #12]
 800ae9c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800aea0:	68fa      	ldr	r2, [r7, #12]
 800aea2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800aea6:	4611      	mov	r1, r2
 800aea8:	4798      	blx	r3

    return USBD_OK;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	e000      	b.n	800aeb0 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800aeae:	2302      	movs	r3, #2
  }
}
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	3710      	adds	r7, #16
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	bd80      	pop	{r7, pc}

0800aeb8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b084      	sub	sp, #16
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aec6:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d015      	beq.n	800aefe <USBD_CDC_EP0_RxReady+0x46>
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800aed8:	2bff      	cmp	r3, #255	; 0xff
 800aeda:	d010      	beq.n	800aefe <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aee2:	689b      	ldr	r3, [r3, #8]
 800aee4:	68fa      	ldr	r2, [r7, #12]
 800aee6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800aeea:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800aeec:	68fa      	ldr	r2, [r7, #12]
 800aeee:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800aef2:	b292      	uxth	r2, r2
 800aef4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	22ff      	movs	r2, #255	; 0xff
 800aefa:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800aefe:	2300      	movs	r3, #0
}
 800af00:	4618      	mov	r0, r3
 800af02:	3710      	adds	r7, #16
 800af04:	46bd      	mov	sp, r7
 800af06:	bd80      	pop	{r7, pc}

0800af08 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800af08:	b480      	push	{r7}
 800af0a:	b083      	sub	sp, #12
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	2243      	movs	r2, #67	; 0x43
 800af14:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800af16:	4b03      	ldr	r3, [pc, #12]	; (800af24 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800af18:	4618      	mov	r0, r3
 800af1a:	370c      	adds	r7, #12
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bc80      	pop	{r7}
 800af20:	4770      	bx	lr
 800af22:	bf00      	nop
 800af24:	20000098 	.word	0x20000098

0800af28 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800af28:	b480      	push	{r7}
 800af2a:	b083      	sub	sp, #12
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	2243      	movs	r2, #67	; 0x43
 800af34:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800af36:	4b03      	ldr	r3, [pc, #12]	; (800af44 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800af38:	4618      	mov	r0, r3
 800af3a:	370c      	adds	r7, #12
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bc80      	pop	{r7}
 800af40:	4770      	bx	lr
 800af42:	bf00      	nop
 800af44:	20000054 	.word	0x20000054

0800af48 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800af48:	b480      	push	{r7}
 800af4a:	b083      	sub	sp, #12
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2243      	movs	r2, #67	; 0x43
 800af54:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800af56:	4b03      	ldr	r3, [pc, #12]	; (800af64 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800af58:	4618      	mov	r0, r3
 800af5a:	370c      	adds	r7, #12
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bc80      	pop	{r7}
 800af60:	4770      	bx	lr
 800af62:	bf00      	nop
 800af64:	200000dc 	.word	0x200000dc

0800af68 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800af68:	b480      	push	{r7}
 800af6a:	b083      	sub	sp, #12
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	220a      	movs	r2, #10
 800af74:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800af76:	4b03      	ldr	r3, [pc, #12]	; (800af84 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800af78:	4618      	mov	r0, r3
 800af7a:	370c      	adds	r7, #12
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bc80      	pop	{r7}
 800af80:	4770      	bx	lr
 800af82:	bf00      	nop
 800af84:	20000010 	.word	0x20000010

0800af88 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800af88:	b480      	push	{r7}
 800af8a:	b085      	sub	sp, #20
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
 800af90:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800af92:	2302      	movs	r3, #2
 800af94:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d005      	beq.n	800afa8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	683a      	ldr	r2, [r7, #0]
 800afa0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800afa4:	2300      	movs	r3, #0
 800afa6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800afa8:	7bfb      	ldrb	r3, [r7, #15]
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3714      	adds	r7, #20
 800afae:	46bd      	mov	sp, r7
 800afb0:	bc80      	pop	{r7}
 800afb2:	4770      	bx	lr

0800afb4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b087      	sub	sp, #28
 800afb8:	af00      	add	r7, sp, #0
 800afba:	60f8      	str	r0, [r7, #12]
 800afbc:	60b9      	str	r1, [r7, #8]
 800afbe:	4613      	mov	r3, r2
 800afc0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800afc8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	68ba      	ldr	r2, [r7, #8]
 800afce:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800afd2:	88fa      	ldrh	r2, [r7, #6]
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800afda:	2300      	movs	r3, #0
}
 800afdc:	4618      	mov	r0, r3
 800afde:	371c      	adds	r7, #28
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bc80      	pop	{r7}
 800afe4:	4770      	bx	lr

0800afe6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800afe6:	b480      	push	{r7}
 800afe8:	b085      	sub	sp, #20
 800afea:	af00      	add	r7, sp, #0
 800afec:	6078      	str	r0, [r7, #4]
 800afee:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aff6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	683a      	ldr	r2, [r7, #0]
 800affc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800b000:	2300      	movs	r3, #0
}
 800b002:	4618      	mov	r0, r3
 800b004:	3714      	adds	r7, #20
 800b006:	46bd      	mov	sp, r7
 800b008:	bc80      	pop	{r7}
 800b00a:	4770      	bx	lr

0800b00c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b084      	sub	sp, #16
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b01a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b022:	2b00      	cmp	r3, #0
 800b024:	d01c      	beq.n	800b060 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d115      	bne.n	800b05c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	2201      	movs	r2, #1
 800b034:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800b04e:	b29b      	uxth	r3, r3
 800b050:	2181      	movs	r1, #129	; 0x81
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f006 f974 	bl	8011340 <USBD_LL_Transmit>

      return USBD_OK;
 800b058:	2300      	movs	r3, #0
 800b05a:	e002      	b.n	800b062 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800b05c:	2301      	movs	r3, #1
 800b05e:	e000      	b.n	800b062 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800b060:	2302      	movs	r3, #2
  }
}
 800b062:	4618      	mov	r0, r3
 800b064:	3710      	adds	r7, #16
 800b066:	46bd      	mov	sp, r7
 800b068:	bd80      	pop	{r7, pc}

0800b06a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b06a:	b580      	push	{r7, lr}
 800b06c:	b084      	sub	sp, #16
 800b06e:	af00      	add	r7, sp, #0
 800b070:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b078:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b080:	2b00      	cmp	r3, #0
 800b082:	d017      	beq.n	800b0b4 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	7c1b      	ldrb	r3, [r3, #16]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d109      	bne.n	800b0a0 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b092:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b096:	2101      	movs	r1, #1
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f006 f974 	bl	8011386 <USBD_LL_PrepareReceive>
 800b09e:	e007      	b.n	800b0b0 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b0a6:	2340      	movs	r3, #64	; 0x40
 800b0a8:	2101      	movs	r1, #1
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f006 f96b 	bl	8011386 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	e000      	b.n	800b0b6 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800b0b4:	2302      	movs	r3, #2
  }
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	3710      	adds	r7, #16
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}

0800b0be <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b0be:	b580      	push	{r7, lr}
 800b0c0:	b084      	sub	sp, #16
 800b0c2:	af00      	add	r7, sp, #0
 800b0c4:	60f8      	str	r0, [r7, #12]
 800b0c6:	60b9      	str	r1, [r7, #8]
 800b0c8:	4613      	mov	r3, r2
 800b0ca:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d101      	bne.n	800b0d6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b0d2:	2302      	movs	r3, #2
 800b0d4:	e01a      	b.n	800b10c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d003      	beq.n	800b0e8 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b0e8:	68bb      	ldr	r3, [r7, #8]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d003      	beq.n	800b0f6 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	68ba      	ldr	r2, [r7, #8]
 800b0f2:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	2201      	movs	r2, #1
 800b0fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	79fa      	ldrb	r2, [r7, #7]
 800b102:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800b104:	68f8      	ldr	r0, [r7, #12]
 800b106:	f005 ffe9 	bl	80110dc <USBD_LL_Init>

  return USBD_OK;
 800b10a:	2300      	movs	r3, #0
}
 800b10c:	4618      	mov	r0, r3
 800b10e:	3710      	adds	r7, #16
 800b110:	46bd      	mov	sp, r7
 800b112:	bd80      	pop	{r7, pc}

0800b114 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b114:	b480      	push	{r7}
 800b116:	b085      	sub	sp, #20
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
 800b11c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800b11e:	2300      	movs	r3, #0
 800b120:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d006      	beq.n	800b136 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	683a      	ldr	r2, [r7, #0]
 800b12c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800b130:	2300      	movs	r3, #0
 800b132:	73fb      	strb	r3, [r7, #15]
 800b134:	e001      	b.n	800b13a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800b136:	2302      	movs	r3, #2
 800b138:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b13a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3714      	adds	r7, #20
 800b140:	46bd      	mov	sp, r7
 800b142:	bc80      	pop	{r7}
 800b144:	4770      	bx	lr

0800b146 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b146:	b580      	push	{r7, lr}
 800b148:	b082      	sub	sp, #8
 800b14a:	af00      	add	r7, sp, #0
 800b14c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f006 f80e 	bl	8011170 <USBD_LL_Start>

  return USBD_OK;
 800b154:	2300      	movs	r3, #0
}
 800b156:	4618      	mov	r0, r3
 800b158:	3708      	adds	r7, #8
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}

0800b15e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b15e:	b480      	push	{r7}
 800b160:	b083      	sub	sp, #12
 800b162:	af00      	add	r7, sp, #0
 800b164:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b166:	2300      	movs	r3, #0
}
 800b168:	4618      	mov	r0, r3
 800b16a:	370c      	adds	r7, #12
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bc80      	pop	{r7}
 800b170:	4770      	bx	lr

0800b172 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b172:	b580      	push	{r7, lr}
 800b174:	b084      	sub	sp, #16
 800b176:	af00      	add	r7, sp, #0
 800b178:	6078      	str	r0, [r7, #4]
 800b17a:	460b      	mov	r3, r1
 800b17c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b17e:	2302      	movs	r3, #2
 800b180:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d00c      	beq.n	800b1a6 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	78fa      	ldrb	r2, [r7, #3]
 800b196:	4611      	mov	r1, r2
 800b198:	6878      	ldr	r0, [r7, #4]
 800b19a:	4798      	blx	r3
 800b19c:	4603      	mov	r3, r0
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d101      	bne.n	800b1a6 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800b1a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3710      	adds	r7, #16
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}

0800b1b0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b082      	sub	sp, #8
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
 800b1b8:	460b      	mov	r3, r1
 800b1ba:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b1c2:	685b      	ldr	r3, [r3, #4]
 800b1c4:	78fa      	ldrb	r2, [r7, #3]
 800b1c6:	4611      	mov	r1, r2
 800b1c8:	6878      	ldr	r0, [r7, #4]
 800b1ca:	4798      	blx	r3

  return USBD_OK;
 800b1cc:	2300      	movs	r3, #0
}
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	3708      	adds	r7, #8
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}

0800b1d6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b1d6:	b580      	push	{r7, lr}
 800b1d8:	b082      	sub	sp, #8
 800b1da:	af00      	add	r7, sp, #0
 800b1dc:	6078      	str	r0, [r7, #4]
 800b1de:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b1e6:	6839      	ldr	r1, [r7, #0]
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	f000 ff03 	bl	800bff4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	2201      	movs	r2, #1
 800b1f2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b1fc:	461a      	mov	r2, r3
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b20a:	f003 031f 	and.w	r3, r3, #31
 800b20e:	2b01      	cmp	r3, #1
 800b210:	d00c      	beq.n	800b22c <USBD_LL_SetupStage+0x56>
 800b212:	2b01      	cmp	r3, #1
 800b214:	d302      	bcc.n	800b21c <USBD_LL_SetupStage+0x46>
 800b216:	2b02      	cmp	r3, #2
 800b218:	d010      	beq.n	800b23c <USBD_LL_SetupStage+0x66>
 800b21a:	e017      	b.n	800b24c <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b222:	4619      	mov	r1, r3
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f000 fa03 	bl	800b630 <USBD_StdDevReq>
      break;
 800b22a:	e01a      	b.n	800b262 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b232:	4619      	mov	r1, r3
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 fa65 	bl	800b704 <USBD_StdItfReq>
      break;
 800b23a:	e012      	b.n	800b262 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b242:	4619      	mov	r1, r3
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f000 faa3 	bl	800b790 <USBD_StdEPReq>
      break;
 800b24a:	e00a      	b.n	800b262 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b252:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b256:	b2db      	uxtb	r3, r3
 800b258:	4619      	mov	r1, r3
 800b25a:	6878      	ldr	r0, [r7, #4]
 800b25c:	f005 ffe8 	bl	8011230 <USBD_LL_StallEP>
      break;
 800b260:	bf00      	nop
  }

  return USBD_OK;
 800b262:	2300      	movs	r3, #0
}
 800b264:	4618      	mov	r0, r3
 800b266:	3708      	adds	r7, #8
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}

0800b26c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b086      	sub	sp, #24
 800b270:	af00      	add	r7, sp, #0
 800b272:	60f8      	str	r0, [r7, #12]
 800b274:	460b      	mov	r3, r1
 800b276:	607a      	str	r2, [r7, #4]
 800b278:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b27a:	7afb      	ldrb	r3, [r7, #11]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d14b      	bne.n	800b318 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b286:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b28e:	2b03      	cmp	r3, #3
 800b290:	d134      	bne.n	800b2fc <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800b292:	697b      	ldr	r3, [r7, #20]
 800b294:	68da      	ldr	r2, [r3, #12]
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	691b      	ldr	r3, [r3, #16]
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d919      	bls.n	800b2d2 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	68da      	ldr	r2, [r3, #12]
 800b2a2:	697b      	ldr	r3, [r7, #20]
 800b2a4:	691b      	ldr	r3, [r3, #16]
 800b2a6:	1ad2      	subs	r2, r2, r3
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	68da      	ldr	r2, [r3, #12]
 800b2b0:	697b      	ldr	r3, [r7, #20]
 800b2b2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d203      	bcs.n	800b2c0 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b2b8:	697b      	ldr	r3, [r7, #20]
 800b2ba:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800b2bc:	b29b      	uxth	r3, r3
 800b2be:	e002      	b.n	800b2c6 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b2c0:	697b      	ldr	r3, [r7, #20]
 800b2c2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b2c4:	b29b      	uxth	r3, r3
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	6879      	ldr	r1, [r7, #4]
 800b2ca:	68f8      	ldr	r0, [r7, #12]
 800b2cc:	f000 ff84 	bl	800c1d8 <USBD_CtlContinueRx>
 800b2d0:	e038      	b.n	800b344 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2d8:	691b      	ldr	r3, [r3, #16]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d00a      	beq.n	800b2f4 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b2e4:	2b03      	cmp	r3, #3
 800b2e6:	d105      	bne.n	800b2f4 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2ee:	691b      	ldr	r3, [r3, #16]
 800b2f0:	68f8      	ldr	r0, [r7, #12]
 800b2f2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800b2f4:	68f8      	ldr	r0, [r7, #12]
 800b2f6:	f000 ff81 	bl	800c1fc <USBD_CtlSendStatus>
 800b2fa:	e023      	b.n	800b344 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b302:	2b05      	cmp	r3, #5
 800b304:	d11e      	bne.n	800b344 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	2200      	movs	r2, #0
 800b30a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800b30e:	2100      	movs	r1, #0
 800b310:	68f8      	ldr	r0, [r7, #12]
 800b312:	f005 ff8d 	bl	8011230 <USBD_LL_StallEP>
 800b316:	e015      	b.n	800b344 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b31e:	699b      	ldr	r3, [r3, #24]
 800b320:	2b00      	cmp	r3, #0
 800b322:	d00d      	beq.n	800b340 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800b32a:	2b03      	cmp	r3, #3
 800b32c:	d108      	bne.n	800b340 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b334:	699b      	ldr	r3, [r3, #24]
 800b336:	7afa      	ldrb	r2, [r7, #11]
 800b338:	4611      	mov	r1, r2
 800b33a:	68f8      	ldr	r0, [r7, #12]
 800b33c:	4798      	blx	r3
 800b33e:	e001      	b.n	800b344 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b340:	2302      	movs	r3, #2
 800b342:	e000      	b.n	800b346 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800b344:	2300      	movs	r3, #0
}
 800b346:	4618      	mov	r0, r3
 800b348:	3718      	adds	r7, #24
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}

0800b34e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b34e:	b580      	push	{r7, lr}
 800b350:	b086      	sub	sp, #24
 800b352:	af00      	add	r7, sp, #0
 800b354:	60f8      	str	r0, [r7, #12]
 800b356:	460b      	mov	r3, r1
 800b358:	607a      	str	r2, [r7, #4]
 800b35a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b35c:	7afb      	ldrb	r3, [r7, #11]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d17f      	bne.n	800b462 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	3314      	adds	r3, #20
 800b366:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b36e:	2b02      	cmp	r3, #2
 800b370:	d15c      	bne.n	800b42c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800b372:	697b      	ldr	r3, [r7, #20]
 800b374:	68da      	ldr	r2, [r3, #12]
 800b376:	697b      	ldr	r3, [r7, #20]
 800b378:	691b      	ldr	r3, [r3, #16]
 800b37a:	429a      	cmp	r2, r3
 800b37c:	d915      	bls.n	800b3aa <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800b37e:	697b      	ldr	r3, [r7, #20]
 800b380:	68da      	ldr	r2, [r3, #12]
 800b382:	697b      	ldr	r3, [r7, #20]
 800b384:	691b      	ldr	r3, [r3, #16]
 800b386:	1ad2      	subs	r2, r2, r3
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800b38c:	697b      	ldr	r3, [r7, #20]
 800b38e:	68db      	ldr	r3, [r3, #12]
 800b390:	b29b      	uxth	r3, r3
 800b392:	461a      	mov	r2, r3
 800b394:	6879      	ldr	r1, [r7, #4]
 800b396:	68f8      	ldr	r0, [r7, #12]
 800b398:	f000 feee 	bl	800c178 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b39c:	2300      	movs	r3, #0
 800b39e:	2200      	movs	r2, #0
 800b3a0:	2100      	movs	r1, #0
 800b3a2:	68f8      	ldr	r0, [r7, #12]
 800b3a4:	f005 ffef 	bl	8011386 <USBD_LL_PrepareReceive>
 800b3a8:	e04e      	b.n	800b448 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b3aa:	697b      	ldr	r3, [r7, #20]
 800b3ac:	689b      	ldr	r3, [r3, #8]
 800b3ae:	697a      	ldr	r2, [r7, #20]
 800b3b0:	6912      	ldr	r2, [r2, #16]
 800b3b2:	fbb3 f1f2 	udiv	r1, r3, r2
 800b3b6:	fb02 f201 	mul.w	r2, r2, r1
 800b3ba:	1a9b      	subs	r3, r3, r2
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d11c      	bne.n	800b3fa <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800b3c0:	697b      	ldr	r3, [r7, #20]
 800b3c2:	689a      	ldr	r2, [r3, #8]
 800b3c4:	697b      	ldr	r3, [r7, #20]
 800b3c6:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b3c8:	429a      	cmp	r2, r3
 800b3ca:	d316      	bcc.n	800b3fa <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800b3cc:	697b      	ldr	r3, [r7, #20]
 800b3ce:	689a      	ldr	r2, [r3, #8]
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b3d6:	429a      	cmp	r2, r3
 800b3d8:	d20f      	bcs.n	800b3fa <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b3da:	2200      	movs	r2, #0
 800b3dc:	2100      	movs	r1, #0
 800b3de:	68f8      	ldr	r0, [r7, #12]
 800b3e0:	f000 feca 	bl	800c178 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	2100      	movs	r1, #0
 800b3f2:	68f8      	ldr	r0, [r7, #12]
 800b3f4:	f005 ffc7 	bl	8011386 <USBD_LL_PrepareReceive>
 800b3f8:	e026      	b.n	800b448 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b400:	68db      	ldr	r3, [r3, #12]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d00a      	beq.n	800b41c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b40c:	2b03      	cmp	r3, #3
 800b40e:	d105      	bne.n	800b41c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b416:	68db      	ldr	r3, [r3, #12]
 800b418:	68f8      	ldr	r0, [r7, #12]
 800b41a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800b41c:	2180      	movs	r1, #128	; 0x80
 800b41e:	68f8      	ldr	r0, [r7, #12]
 800b420:	f005 ff06 	bl	8011230 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800b424:	68f8      	ldr	r0, [r7, #12]
 800b426:	f000 fefc 	bl	800c222 <USBD_CtlReceiveStatus>
 800b42a:	e00d      	b.n	800b448 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b432:	2b04      	cmp	r3, #4
 800b434:	d004      	beq.n	800b440 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d103      	bne.n	800b448 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800b440:	2180      	movs	r1, #128	; 0x80
 800b442:	68f8      	ldr	r0, [r7, #12]
 800b444:	f005 fef4 	bl	8011230 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b44e:	2b01      	cmp	r3, #1
 800b450:	d11d      	bne.n	800b48e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800b452:	68f8      	ldr	r0, [r7, #12]
 800b454:	f7ff fe83 	bl	800b15e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	2200      	movs	r2, #0
 800b45c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b460:	e015      	b.n	800b48e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b468:	695b      	ldr	r3, [r3, #20]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d00d      	beq.n	800b48a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800b474:	2b03      	cmp	r3, #3
 800b476:	d108      	bne.n	800b48a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b47e:	695b      	ldr	r3, [r3, #20]
 800b480:	7afa      	ldrb	r2, [r7, #11]
 800b482:	4611      	mov	r1, r2
 800b484:	68f8      	ldr	r0, [r7, #12]
 800b486:	4798      	blx	r3
 800b488:	e001      	b.n	800b48e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b48a:	2302      	movs	r3, #2
 800b48c:	e000      	b.n	800b490 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800b48e:	2300      	movs	r3, #0
}
 800b490:	4618      	mov	r0, r3
 800b492:	3718      	adds	r7, #24
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}

0800b498 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b082      	sub	sp, #8
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b4a0:	2340      	movs	r3, #64	; 0x40
 800b4a2:	2200      	movs	r2, #0
 800b4a4:	2100      	movs	r1, #0
 800b4a6:	6878      	ldr	r0, [r7, #4]
 800b4a8:	f005 fe7d 	bl	80111a6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	2201      	movs	r2, #1
 800b4b0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2240      	movs	r2, #64	; 0x40
 800b4b8:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b4bc:	2340      	movs	r3, #64	; 0x40
 800b4be:	2200      	movs	r2, #0
 800b4c0:	2180      	movs	r1, #128	; 0x80
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f005 fe6f 	bl	80111a6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2201      	movs	r2, #1
 800b4cc:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2240      	movs	r2, #64	; 0x40
 800b4d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2200      	movs	r2, #0
 800b4e0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d009      	beq.n	800b510 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b502:	685b      	ldr	r3, [r3, #4]
 800b504:	687a      	ldr	r2, [r7, #4]
 800b506:	6852      	ldr	r2, [r2, #4]
 800b508:	b2d2      	uxtb	r2, r2
 800b50a:	4611      	mov	r1, r2
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	4798      	blx	r3
  }

  return USBD_OK;
 800b510:	2300      	movs	r3, #0
}
 800b512:	4618      	mov	r0, r3
 800b514:	3708      	adds	r7, #8
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}

0800b51a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b51a:	b480      	push	{r7}
 800b51c:	b083      	sub	sp, #12
 800b51e:	af00      	add	r7, sp, #0
 800b520:	6078      	str	r0, [r7, #4]
 800b522:	460b      	mov	r3, r1
 800b524:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	78fa      	ldrb	r2, [r7, #3]
 800b52a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b52c:	2300      	movs	r3, #0
}
 800b52e:	4618      	mov	r0, r3
 800b530:	370c      	adds	r7, #12
 800b532:	46bd      	mov	sp, r7
 800b534:	bc80      	pop	{r7}
 800b536:	4770      	bx	lr

0800b538 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b538:	b480      	push	{r7}
 800b53a:	b083      	sub	sp, #12
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2204      	movs	r2, #4
 800b550:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b554:	2300      	movs	r3, #0
}
 800b556:	4618      	mov	r0, r3
 800b558:	370c      	adds	r7, #12
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bc80      	pop	{r7}
 800b55e:	4770      	bx	lr

0800b560 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b560:	b480      	push	{r7}
 800b562:	b083      	sub	sp, #12
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b56e:	2b04      	cmp	r3, #4
 800b570:	d105      	bne.n	800b57e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b57e:	2300      	movs	r3, #0
}
 800b580:	4618      	mov	r0, r3
 800b582:	370c      	adds	r7, #12
 800b584:	46bd      	mov	sp, r7
 800b586:	bc80      	pop	{r7}
 800b588:	4770      	bx	lr

0800b58a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b58a:	b580      	push	{r7, lr}
 800b58c:	b082      	sub	sp, #8
 800b58e:	af00      	add	r7, sp, #0
 800b590:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b598:	2b03      	cmp	r3, #3
 800b59a:	d10b      	bne.n	800b5b4 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5a2:	69db      	ldr	r3, [r3, #28]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d005      	beq.n	800b5b4 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5ae:	69db      	ldr	r3, [r3, #28]
 800b5b0:	6878      	ldr	r0, [r7, #4]
 800b5b2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b5b4:	2300      	movs	r3, #0
}
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	3708      	adds	r7, #8
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bd80      	pop	{r7, pc}

0800b5be <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b5be:	b480      	push	{r7}
 800b5c0:	b083      	sub	sp, #12
 800b5c2:	af00      	add	r7, sp, #0
 800b5c4:	6078      	str	r0, [r7, #4]
 800b5c6:	460b      	mov	r3, r1
 800b5c8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800b5ca:	2300      	movs	r3, #0
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	370c      	adds	r7, #12
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bc80      	pop	{r7}
 800b5d4:	4770      	bx	lr

0800b5d6 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b5d6:	b480      	push	{r7}
 800b5d8:	b083      	sub	sp, #12
 800b5da:	af00      	add	r7, sp, #0
 800b5dc:	6078      	str	r0, [r7, #4]
 800b5de:	460b      	mov	r3, r1
 800b5e0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800b5e2:	2300      	movs	r3, #0
}
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	370c      	adds	r7, #12
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	bc80      	pop	{r7}
 800b5ec:	4770      	bx	lr

0800b5ee <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b5ee:	b480      	push	{r7}
 800b5f0:	b083      	sub	sp, #12
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b5f6:	2300      	movs	r3, #0
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	370c      	adds	r7, #12
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bc80      	pop	{r7}
 800b600:	4770      	bx	lr

0800b602 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b602:	b580      	push	{r7, lr}
 800b604:	b082      	sub	sp, #8
 800b606:	af00      	add	r7, sp, #0
 800b608:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2201      	movs	r2, #1
 800b60e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b618:	685b      	ldr	r3, [r3, #4]
 800b61a:	687a      	ldr	r2, [r7, #4]
 800b61c:	6852      	ldr	r2, [r2, #4]
 800b61e:	b2d2      	uxtb	r2, r2
 800b620:	4611      	mov	r1, r2
 800b622:	6878      	ldr	r0, [r7, #4]
 800b624:	4798      	blx	r3

  return USBD_OK;
 800b626:	2300      	movs	r3, #0
}
 800b628:	4618      	mov	r0, r3
 800b62a:	3708      	adds	r7, #8
 800b62c:	46bd      	mov	sp, r7
 800b62e:	bd80      	pop	{r7, pc}

0800b630 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b084      	sub	sp, #16
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
 800b638:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b63a:	2300      	movs	r3, #0
 800b63c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b63e:	683b      	ldr	r3, [r7, #0]
 800b640:	781b      	ldrb	r3, [r3, #0]
 800b642:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b646:	2b20      	cmp	r3, #32
 800b648:	d004      	beq.n	800b654 <USBD_StdDevReq+0x24>
 800b64a:	2b40      	cmp	r3, #64	; 0x40
 800b64c:	d002      	beq.n	800b654 <USBD_StdDevReq+0x24>
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d008      	beq.n	800b664 <USBD_StdDevReq+0x34>
 800b652:	e04c      	b.n	800b6ee <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b65a:	689b      	ldr	r3, [r3, #8]
 800b65c:	6839      	ldr	r1, [r7, #0]
 800b65e:	6878      	ldr	r0, [r7, #4]
 800b660:	4798      	blx	r3
      break;
 800b662:	e049      	b.n	800b6f8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	785b      	ldrb	r3, [r3, #1]
 800b668:	2b09      	cmp	r3, #9
 800b66a:	d83a      	bhi.n	800b6e2 <USBD_StdDevReq+0xb2>
 800b66c:	a201      	add	r2, pc, #4	; (adr r2, 800b674 <USBD_StdDevReq+0x44>)
 800b66e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b672:	bf00      	nop
 800b674:	0800b6c5 	.word	0x0800b6c5
 800b678:	0800b6d9 	.word	0x0800b6d9
 800b67c:	0800b6e3 	.word	0x0800b6e3
 800b680:	0800b6cf 	.word	0x0800b6cf
 800b684:	0800b6e3 	.word	0x0800b6e3
 800b688:	0800b6a7 	.word	0x0800b6a7
 800b68c:	0800b69d 	.word	0x0800b69d
 800b690:	0800b6e3 	.word	0x0800b6e3
 800b694:	0800b6bb 	.word	0x0800b6bb
 800b698:	0800b6b1 	.word	0x0800b6b1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b69c:	6839      	ldr	r1, [r7, #0]
 800b69e:	6878      	ldr	r0, [r7, #4]
 800b6a0:	f000 f9d4 	bl	800ba4c <USBD_GetDescriptor>
          break;
 800b6a4:	e022      	b.n	800b6ec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b6a6:	6839      	ldr	r1, [r7, #0]
 800b6a8:	6878      	ldr	r0, [r7, #4]
 800b6aa:	f000 fb37 	bl	800bd1c <USBD_SetAddress>
          break;
 800b6ae:	e01d      	b.n	800b6ec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800b6b0:	6839      	ldr	r1, [r7, #0]
 800b6b2:	6878      	ldr	r0, [r7, #4]
 800b6b4:	f000 fb74 	bl	800bda0 <USBD_SetConfig>
          break;
 800b6b8:	e018      	b.n	800b6ec <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b6ba:	6839      	ldr	r1, [r7, #0]
 800b6bc:	6878      	ldr	r0, [r7, #4]
 800b6be:	f000 fbfd 	bl	800bebc <USBD_GetConfig>
          break;
 800b6c2:	e013      	b.n	800b6ec <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b6c4:	6839      	ldr	r1, [r7, #0]
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f000 fc2c 	bl	800bf24 <USBD_GetStatus>
          break;
 800b6cc:	e00e      	b.n	800b6ec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b6ce:	6839      	ldr	r1, [r7, #0]
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f000 fc5a 	bl	800bf8a <USBD_SetFeature>
          break;
 800b6d6:	e009      	b.n	800b6ec <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b6d8:	6839      	ldr	r1, [r7, #0]
 800b6da:	6878      	ldr	r0, [r7, #4]
 800b6dc:	f000 fc69 	bl	800bfb2 <USBD_ClrFeature>
          break;
 800b6e0:	e004      	b.n	800b6ec <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800b6e2:	6839      	ldr	r1, [r7, #0]
 800b6e4:	6878      	ldr	r0, [r7, #4]
 800b6e6:	f000 fcc1 	bl	800c06c <USBD_CtlError>
          break;
 800b6ea:	bf00      	nop
      }
      break;
 800b6ec:	e004      	b.n	800b6f8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800b6ee:	6839      	ldr	r1, [r7, #0]
 800b6f0:	6878      	ldr	r0, [r7, #4]
 800b6f2:	f000 fcbb 	bl	800c06c <USBD_CtlError>
      break;
 800b6f6:	bf00      	nop
  }

  return ret;
 800b6f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	3710      	adds	r7, #16
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}
 800b702:	bf00      	nop

0800b704 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b084      	sub	sp, #16
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
 800b70c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b70e:	2300      	movs	r3, #0
 800b710:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	781b      	ldrb	r3, [r3, #0]
 800b716:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b71a:	2b20      	cmp	r3, #32
 800b71c:	d003      	beq.n	800b726 <USBD_StdItfReq+0x22>
 800b71e:	2b40      	cmp	r3, #64	; 0x40
 800b720:	d001      	beq.n	800b726 <USBD_StdItfReq+0x22>
 800b722:	2b00      	cmp	r3, #0
 800b724:	d12a      	bne.n	800b77c <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b72c:	3b01      	subs	r3, #1
 800b72e:	2b02      	cmp	r3, #2
 800b730:	d81d      	bhi.n	800b76e <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	889b      	ldrh	r3, [r3, #4]
 800b736:	b2db      	uxtb	r3, r3
 800b738:	2b01      	cmp	r3, #1
 800b73a:	d813      	bhi.n	800b764 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b742:	689b      	ldr	r3, [r3, #8]
 800b744:	6839      	ldr	r1, [r7, #0]
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	4798      	blx	r3
 800b74a:	4603      	mov	r3, r0
 800b74c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	88db      	ldrh	r3, [r3, #6]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d110      	bne.n	800b778 <USBD_StdItfReq+0x74>
 800b756:	7bfb      	ldrb	r3, [r7, #15]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d10d      	bne.n	800b778 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800b75c:	6878      	ldr	r0, [r7, #4]
 800b75e:	f000 fd4d 	bl	800c1fc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b762:	e009      	b.n	800b778 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800b764:	6839      	ldr	r1, [r7, #0]
 800b766:	6878      	ldr	r0, [r7, #4]
 800b768:	f000 fc80 	bl	800c06c <USBD_CtlError>
          break;
 800b76c:	e004      	b.n	800b778 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800b76e:	6839      	ldr	r1, [r7, #0]
 800b770:	6878      	ldr	r0, [r7, #4]
 800b772:	f000 fc7b 	bl	800c06c <USBD_CtlError>
          break;
 800b776:	e000      	b.n	800b77a <USBD_StdItfReq+0x76>
          break;
 800b778:	bf00      	nop
      }
      break;
 800b77a:	e004      	b.n	800b786 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800b77c:	6839      	ldr	r1, [r7, #0]
 800b77e:	6878      	ldr	r0, [r7, #4]
 800b780:	f000 fc74 	bl	800c06c <USBD_CtlError>
      break;
 800b784:	bf00      	nop
  }

  return USBD_OK;
 800b786:	2300      	movs	r3, #0
}
 800b788:	4618      	mov	r0, r3
 800b78a:	3710      	adds	r7, #16
 800b78c:	46bd      	mov	sp, r7
 800b78e:	bd80      	pop	{r7, pc}

0800b790 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b084      	sub	sp, #16
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
 800b798:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800b79a:	2300      	movs	r3, #0
 800b79c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800b79e:	683b      	ldr	r3, [r7, #0]
 800b7a0:	889b      	ldrh	r3, [r3, #4]
 800b7a2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	781b      	ldrb	r3, [r3, #0]
 800b7a8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b7ac:	2b20      	cmp	r3, #32
 800b7ae:	d004      	beq.n	800b7ba <USBD_StdEPReq+0x2a>
 800b7b0:	2b40      	cmp	r3, #64	; 0x40
 800b7b2:	d002      	beq.n	800b7ba <USBD_StdEPReq+0x2a>
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d008      	beq.n	800b7ca <USBD_StdEPReq+0x3a>
 800b7b8:	e13d      	b.n	800ba36 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b7c0:	689b      	ldr	r3, [r3, #8]
 800b7c2:	6839      	ldr	r1, [r7, #0]
 800b7c4:	6878      	ldr	r0, [r7, #4]
 800b7c6:	4798      	blx	r3
      break;
 800b7c8:	e13a      	b.n	800ba40 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	781b      	ldrb	r3, [r3, #0]
 800b7ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b7d2:	2b20      	cmp	r3, #32
 800b7d4:	d10a      	bne.n	800b7ec <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b7dc:	689b      	ldr	r3, [r3, #8]
 800b7de:	6839      	ldr	r1, [r7, #0]
 800b7e0:	6878      	ldr	r0, [r7, #4]
 800b7e2:	4798      	blx	r3
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	73fb      	strb	r3, [r7, #15]

        return ret;
 800b7e8:	7bfb      	ldrb	r3, [r7, #15]
 800b7ea:	e12a      	b.n	800ba42 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	785b      	ldrb	r3, [r3, #1]
 800b7f0:	2b01      	cmp	r3, #1
 800b7f2:	d03e      	beq.n	800b872 <USBD_StdEPReq+0xe2>
 800b7f4:	2b03      	cmp	r3, #3
 800b7f6:	d002      	beq.n	800b7fe <USBD_StdEPReq+0x6e>
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d070      	beq.n	800b8de <USBD_StdEPReq+0x14e>
 800b7fc:	e115      	b.n	800ba2a <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b804:	2b02      	cmp	r3, #2
 800b806:	d002      	beq.n	800b80e <USBD_StdEPReq+0x7e>
 800b808:	2b03      	cmp	r3, #3
 800b80a:	d015      	beq.n	800b838 <USBD_StdEPReq+0xa8>
 800b80c:	e02b      	b.n	800b866 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b80e:	7bbb      	ldrb	r3, [r7, #14]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d00c      	beq.n	800b82e <USBD_StdEPReq+0x9e>
 800b814:	7bbb      	ldrb	r3, [r7, #14]
 800b816:	2b80      	cmp	r3, #128	; 0x80
 800b818:	d009      	beq.n	800b82e <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b81a:	7bbb      	ldrb	r3, [r7, #14]
 800b81c:	4619      	mov	r1, r3
 800b81e:	6878      	ldr	r0, [r7, #4]
 800b820:	f005 fd06 	bl	8011230 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b824:	2180      	movs	r1, #128	; 0x80
 800b826:	6878      	ldr	r0, [r7, #4]
 800b828:	f005 fd02 	bl	8011230 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b82c:	e020      	b.n	800b870 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800b82e:	6839      	ldr	r1, [r7, #0]
 800b830:	6878      	ldr	r0, [r7, #4]
 800b832:	f000 fc1b 	bl	800c06c <USBD_CtlError>
              break;
 800b836:	e01b      	b.n	800b870 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	885b      	ldrh	r3, [r3, #2]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d10e      	bne.n	800b85e <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800b840:	7bbb      	ldrb	r3, [r7, #14]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d00b      	beq.n	800b85e <USBD_StdEPReq+0xce>
 800b846:	7bbb      	ldrb	r3, [r7, #14]
 800b848:	2b80      	cmp	r3, #128	; 0x80
 800b84a:	d008      	beq.n	800b85e <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	88db      	ldrh	r3, [r3, #6]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d104      	bne.n	800b85e <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800b854:	7bbb      	ldrb	r3, [r7, #14]
 800b856:	4619      	mov	r1, r3
 800b858:	6878      	ldr	r0, [r7, #4]
 800b85a:	f005 fce9 	bl	8011230 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	f000 fccc 	bl	800c1fc <USBD_CtlSendStatus>

              break;
 800b864:	e004      	b.n	800b870 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800b866:	6839      	ldr	r1, [r7, #0]
 800b868:	6878      	ldr	r0, [r7, #4]
 800b86a:	f000 fbff 	bl	800c06c <USBD_CtlError>
              break;
 800b86e:	bf00      	nop
          }
          break;
 800b870:	e0e0      	b.n	800ba34 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b878:	2b02      	cmp	r3, #2
 800b87a:	d002      	beq.n	800b882 <USBD_StdEPReq+0xf2>
 800b87c:	2b03      	cmp	r3, #3
 800b87e:	d015      	beq.n	800b8ac <USBD_StdEPReq+0x11c>
 800b880:	e026      	b.n	800b8d0 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b882:	7bbb      	ldrb	r3, [r7, #14]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d00c      	beq.n	800b8a2 <USBD_StdEPReq+0x112>
 800b888:	7bbb      	ldrb	r3, [r7, #14]
 800b88a:	2b80      	cmp	r3, #128	; 0x80
 800b88c:	d009      	beq.n	800b8a2 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b88e:	7bbb      	ldrb	r3, [r7, #14]
 800b890:	4619      	mov	r1, r3
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f005 fccc 	bl	8011230 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b898:	2180      	movs	r1, #128	; 0x80
 800b89a:	6878      	ldr	r0, [r7, #4]
 800b89c:	f005 fcc8 	bl	8011230 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b8a0:	e01c      	b.n	800b8dc <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800b8a2:	6839      	ldr	r1, [r7, #0]
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f000 fbe1 	bl	800c06c <USBD_CtlError>
              break;
 800b8aa:	e017      	b.n	800b8dc <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	885b      	ldrh	r3, [r3, #2]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d112      	bne.n	800b8da <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b8b4:	7bbb      	ldrb	r3, [r7, #14]
 800b8b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d004      	beq.n	800b8c8 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800b8be:	7bbb      	ldrb	r3, [r7, #14]
 800b8c0:	4619      	mov	r1, r3
 800b8c2:	6878      	ldr	r0, [r7, #4]
 800b8c4:	f005 fcd3 	bl	801126e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	f000 fc97 	bl	800c1fc <USBD_CtlSendStatus>
              }
              break;
 800b8ce:	e004      	b.n	800b8da <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800b8d0:	6839      	ldr	r1, [r7, #0]
 800b8d2:	6878      	ldr	r0, [r7, #4]
 800b8d4:	f000 fbca 	bl	800c06c <USBD_CtlError>
              break;
 800b8d8:	e000      	b.n	800b8dc <USBD_StdEPReq+0x14c>
              break;
 800b8da:	bf00      	nop
          }
          break;
 800b8dc:	e0aa      	b.n	800ba34 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8e4:	2b02      	cmp	r3, #2
 800b8e6:	d002      	beq.n	800b8ee <USBD_StdEPReq+0x15e>
 800b8e8:	2b03      	cmp	r3, #3
 800b8ea:	d032      	beq.n	800b952 <USBD_StdEPReq+0x1c2>
 800b8ec:	e097      	b.n	800ba1e <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b8ee:	7bbb      	ldrb	r3, [r7, #14]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d007      	beq.n	800b904 <USBD_StdEPReq+0x174>
 800b8f4:	7bbb      	ldrb	r3, [r7, #14]
 800b8f6:	2b80      	cmp	r3, #128	; 0x80
 800b8f8:	d004      	beq.n	800b904 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800b8fa:	6839      	ldr	r1, [r7, #0]
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f000 fbb5 	bl	800c06c <USBD_CtlError>
                break;
 800b902:	e091      	b.n	800ba28 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b904:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	da0b      	bge.n	800b924 <USBD_StdEPReq+0x194>
 800b90c:	7bbb      	ldrb	r3, [r7, #14]
 800b90e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b912:	4613      	mov	r3, r2
 800b914:	009b      	lsls	r3, r3, #2
 800b916:	4413      	add	r3, r2
 800b918:	009b      	lsls	r3, r3, #2
 800b91a:	3310      	adds	r3, #16
 800b91c:	687a      	ldr	r2, [r7, #4]
 800b91e:	4413      	add	r3, r2
 800b920:	3304      	adds	r3, #4
 800b922:	e00b      	b.n	800b93c <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b924:	7bbb      	ldrb	r3, [r7, #14]
 800b926:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b92a:	4613      	mov	r3, r2
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	4413      	add	r3, r2
 800b930:	009b      	lsls	r3, r3, #2
 800b932:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b936:	687a      	ldr	r2, [r7, #4]
 800b938:	4413      	add	r3, r2
 800b93a:	3304      	adds	r3, #4
 800b93c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	2200      	movs	r2, #0
 800b942:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	2202      	movs	r2, #2
 800b948:	4619      	mov	r1, r3
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	f000 fbf8 	bl	800c140 <USBD_CtlSendData>
              break;
 800b950:	e06a      	b.n	800ba28 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b952:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b956:	2b00      	cmp	r3, #0
 800b958:	da11      	bge.n	800b97e <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b95a:	7bbb      	ldrb	r3, [r7, #14]
 800b95c:	f003 020f 	and.w	r2, r3, #15
 800b960:	6879      	ldr	r1, [r7, #4]
 800b962:	4613      	mov	r3, r2
 800b964:	009b      	lsls	r3, r3, #2
 800b966:	4413      	add	r3, r2
 800b968:	009b      	lsls	r3, r3, #2
 800b96a:	440b      	add	r3, r1
 800b96c:	3318      	adds	r3, #24
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d117      	bne.n	800b9a4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800b974:	6839      	ldr	r1, [r7, #0]
 800b976:	6878      	ldr	r0, [r7, #4]
 800b978:	f000 fb78 	bl	800c06c <USBD_CtlError>
                  break;
 800b97c:	e054      	b.n	800ba28 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b97e:	7bbb      	ldrb	r3, [r7, #14]
 800b980:	f003 020f 	and.w	r2, r3, #15
 800b984:	6879      	ldr	r1, [r7, #4]
 800b986:	4613      	mov	r3, r2
 800b988:	009b      	lsls	r3, r3, #2
 800b98a:	4413      	add	r3, r2
 800b98c:	009b      	lsls	r3, r3, #2
 800b98e:	440b      	add	r3, r1
 800b990:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d104      	bne.n	800b9a4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800b99a:	6839      	ldr	r1, [r7, #0]
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f000 fb65 	bl	800c06c <USBD_CtlError>
                  break;
 800b9a2:	e041      	b.n	800ba28 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b9a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	da0b      	bge.n	800b9c4 <USBD_StdEPReq+0x234>
 800b9ac:	7bbb      	ldrb	r3, [r7, #14]
 800b9ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b9b2:	4613      	mov	r3, r2
 800b9b4:	009b      	lsls	r3, r3, #2
 800b9b6:	4413      	add	r3, r2
 800b9b8:	009b      	lsls	r3, r3, #2
 800b9ba:	3310      	adds	r3, #16
 800b9bc:	687a      	ldr	r2, [r7, #4]
 800b9be:	4413      	add	r3, r2
 800b9c0:	3304      	adds	r3, #4
 800b9c2:	e00b      	b.n	800b9dc <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b9c4:	7bbb      	ldrb	r3, [r7, #14]
 800b9c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b9ca:	4613      	mov	r3, r2
 800b9cc:	009b      	lsls	r3, r3, #2
 800b9ce:	4413      	add	r3, r2
 800b9d0:	009b      	lsls	r3, r3, #2
 800b9d2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b9d6:	687a      	ldr	r2, [r7, #4]
 800b9d8:	4413      	add	r3, r2
 800b9da:	3304      	adds	r3, #4
 800b9dc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b9de:	7bbb      	ldrb	r3, [r7, #14]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d002      	beq.n	800b9ea <USBD_StdEPReq+0x25a>
 800b9e4:	7bbb      	ldrb	r3, [r7, #14]
 800b9e6:	2b80      	cmp	r3, #128	; 0x80
 800b9e8:	d103      	bne.n	800b9f2 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800b9ea:	68bb      	ldr	r3, [r7, #8]
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	601a      	str	r2, [r3, #0]
 800b9f0:	e00e      	b.n	800ba10 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800b9f2:	7bbb      	ldrb	r3, [r7, #14]
 800b9f4:	4619      	mov	r1, r3
 800b9f6:	6878      	ldr	r0, [r7, #4]
 800b9f8:	f005 fc58 	bl	80112ac <USBD_LL_IsStallEP>
 800b9fc:	4603      	mov	r3, r0
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d003      	beq.n	800ba0a <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	2201      	movs	r2, #1
 800ba06:	601a      	str	r2, [r3, #0]
 800ba08:	e002      	b.n	800ba10 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	2202      	movs	r2, #2
 800ba14:	4619      	mov	r1, r3
 800ba16:	6878      	ldr	r0, [r7, #4]
 800ba18:	f000 fb92 	bl	800c140 <USBD_CtlSendData>
              break;
 800ba1c:	e004      	b.n	800ba28 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800ba1e:	6839      	ldr	r1, [r7, #0]
 800ba20:	6878      	ldr	r0, [r7, #4]
 800ba22:	f000 fb23 	bl	800c06c <USBD_CtlError>
              break;
 800ba26:	bf00      	nop
          }
          break;
 800ba28:	e004      	b.n	800ba34 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800ba2a:	6839      	ldr	r1, [r7, #0]
 800ba2c:	6878      	ldr	r0, [r7, #4]
 800ba2e:	f000 fb1d 	bl	800c06c <USBD_CtlError>
          break;
 800ba32:	bf00      	nop
      }
      break;
 800ba34:	e004      	b.n	800ba40 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800ba36:	6839      	ldr	r1, [r7, #0]
 800ba38:	6878      	ldr	r0, [r7, #4]
 800ba3a:	f000 fb17 	bl	800c06c <USBD_CtlError>
      break;
 800ba3e:	bf00      	nop
  }

  return ret;
 800ba40:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba42:	4618      	mov	r0, r3
 800ba44:	3710      	adds	r7, #16
 800ba46:	46bd      	mov	sp, r7
 800ba48:	bd80      	pop	{r7, pc}
	...

0800ba4c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b084      	sub	sp, #16
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
 800ba54:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ba56:	2300      	movs	r3, #0
 800ba58:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ba5e:	2300      	movs	r3, #0
 800ba60:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	885b      	ldrh	r3, [r3, #2]
 800ba66:	0a1b      	lsrs	r3, r3, #8
 800ba68:	b29b      	uxth	r3, r3
 800ba6a:	3b01      	subs	r3, #1
 800ba6c:	2b06      	cmp	r3, #6
 800ba6e:	f200 8128 	bhi.w	800bcc2 <USBD_GetDescriptor+0x276>
 800ba72:	a201      	add	r2, pc, #4	; (adr r2, 800ba78 <USBD_GetDescriptor+0x2c>)
 800ba74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba78:	0800ba95 	.word	0x0800ba95
 800ba7c:	0800baad 	.word	0x0800baad
 800ba80:	0800baed 	.word	0x0800baed
 800ba84:	0800bcc3 	.word	0x0800bcc3
 800ba88:	0800bcc3 	.word	0x0800bcc3
 800ba8c:	0800bc63 	.word	0x0800bc63
 800ba90:	0800bc8f 	.word	0x0800bc8f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	687a      	ldr	r2, [r7, #4]
 800ba9e:	7c12      	ldrb	r2, [r2, #16]
 800baa0:	f107 0108 	add.w	r1, r7, #8
 800baa4:	4610      	mov	r0, r2
 800baa6:	4798      	blx	r3
 800baa8:	60f8      	str	r0, [r7, #12]
      break;
 800baaa:	e112      	b.n	800bcd2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	7c1b      	ldrb	r3, [r3, #16]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d10d      	bne.n	800bad0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800baba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800babc:	f107 0208 	add.w	r2, r7, #8
 800bac0:	4610      	mov	r0, r2
 800bac2:	4798      	blx	r3
 800bac4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	3301      	adds	r3, #1
 800baca:	2202      	movs	r2, #2
 800bacc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bace:	e100      	b.n	800bcd2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bad8:	f107 0208 	add.w	r2, r7, #8
 800badc:	4610      	mov	r0, r2
 800bade:	4798      	blx	r3
 800bae0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	3301      	adds	r3, #1
 800bae6:	2202      	movs	r2, #2
 800bae8:	701a      	strb	r2, [r3, #0]
      break;
 800baea:	e0f2      	b.n	800bcd2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	885b      	ldrh	r3, [r3, #2]
 800baf0:	b2db      	uxtb	r3, r3
 800baf2:	2b05      	cmp	r3, #5
 800baf4:	f200 80ac 	bhi.w	800bc50 <USBD_GetDescriptor+0x204>
 800baf8:	a201      	add	r2, pc, #4	; (adr r2, 800bb00 <USBD_GetDescriptor+0xb4>)
 800bafa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bafe:	bf00      	nop
 800bb00:	0800bb19 	.word	0x0800bb19
 800bb04:	0800bb4d 	.word	0x0800bb4d
 800bb08:	0800bb81 	.word	0x0800bb81
 800bb0c:	0800bbb5 	.word	0x0800bbb5
 800bb10:	0800bbe9 	.word	0x0800bbe9
 800bb14:	0800bc1d 	.word	0x0800bc1d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bb1e:	685b      	ldr	r3, [r3, #4]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d00b      	beq.n	800bb3c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bb2a:	685b      	ldr	r3, [r3, #4]
 800bb2c:	687a      	ldr	r2, [r7, #4]
 800bb2e:	7c12      	ldrb	r2, [r2, #16]
 800bb30:	f107 0108 	add.w	r1, r7, #8
 800bb34:	4610      	mov	r0, r2
 800bb36:	4798      	blx	r3
 800bb38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb3a:	e091      	b.n	800bc60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bb3c:	6839      	ldr	r1, [r7, #0]
 800bb3e:	6878      	ldr	r0, [r7, #4]
 800bb40:	f000 fa94 	bl	800c06c <USBD_CtlError>
            err++;
 800bb44:	7afb      	ldrb	r3, [r7, #11]
 800bb46:	3301      	adds	r3, #1
 800bb48:	72fb      	strb	r3, [r7, #11]
          break;
 800bb4a:	e089      	b.n	800bc60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bb52:	689b      	ldr	r3, [r3, #8]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d00b      	beq.n	800bb70 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bb5e:	689b      	ldr	r3, [r3, #8]
 800bb60:	687a      	ldr	r2, [r7, #4]
 800bb62:	7c12      	ldrb	r2, [r2, #16]
 800bb64:	f107 0108 	add.w	r1, r7, #8
 800bb68:	4610      	mov	r0, r2
 800bb6a:	4798      	blx	r3
 800bb6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb6e:	e077      	b.n	800bc60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bb70:	6839      	ldr	r1, [r7, #0]
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	f000 fa7a 	bl	800c06c <USBD_CtlError>
            err++;
 800bb78:	7afb      	ldrb	r3, [r7, #11]
 800bb7a:	3301      	adds	r3, #1
 800bb7c:	72fb      	strb	r3, [r7, #11]
          break;
 800bb7e:	e06f      	b.n	800bc60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bb86:	68db      	ldr	r3, [r3, #12]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d00b      	beq.n	800bba4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bb92:	68db      	ldr	r3, [r3, #12]
 800bb94:	687a      	ldr	r2, [r7, #4]
 800bb96:	7c12      	ldrb	r2, [r2, #16]
 800bb98:	f107 0108 	add.w	r1, r7, #8
 800bb9c:	4610      	mov	r0, r2
 800bb9e:	4798      	blx	r3
 800bba0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bba2:	e05d      	b.n	800bc60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bba4:	6839      	ldr	r1, [r7, #0]
 800bba6:	6878      	ldr	r0, [r7, #4]
 800bba8:	f000 fa60 	bl	800c06c <USBD_CtlError>
            err++;
 800bbac:	7afb      	ldrb	r3, [r7, #11]
 800bbae:	3301      	adds	r3, #1
 800bbb0:	72fb      	strb	r3, [r7, #11]
          break;
 800bbb2:	e055      	b.n	800bc60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bbba:	691b      	ldr	r3, [r3, #16]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d00b      	beq.n	800bbd8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bbc6:	691b      	ldr	r3, [r3, #16]
 800bbc8:	687a      	ldr	r2, [r7, #4]
 800bbca:	7c12      	ldrb	r2, [r2, #16]
 800bbcc:	f107 0108 	add.w	r1, r7, #8
 800bbd0:	4610      	mov	r0, r2
 800bbd2:	4798      	blx	r3
 800bbd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bbd6:	e043      	b.n	800bc60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bbd8:	6839      	ldr	r1, [r7, #0]
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f000 fa46 	bl	800c06c <USBD_CtlError>
            err++;
 800bbe0:	7afb      	ldrb	r3, [r7, #11]
 800bbe2:	3301      	adds	r3, #1
 800bbe4:	72fb      	strb	r3, [r7, #11]
          break;
 800bbe6:	e03b      	b.n	800bc60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bbee:	695b      	ldr	r3, [r3, #20]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d00b      	beq.n	800bc0c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bbfa:	695b      	ldr	r3, [r3, #20]
 800bbfc:	687a      	ldr	r2, [r7, #4]
 800bbfe:	7c12      	ldrb	r2, [r2, #16]
 800bc00:	f107 0108 	add.w	r1, r7, #8
 800bc04:	4610      	mov	r0, r2
 800bc06:	4798      	blx	r3
 800bc08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc0a:	e029      	b.n	800bc60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bc0c:	6839      	ldr	r1, [r7, #0]
 800bc0e:	6878      	ldr	r0, [r7, #4]
 800bc10:	f000 fa2c 	bl	800c06c <USBD_CtlError>
            err++;
 800bc14:	7afb      	ldrb	r3, [r7, #11]
 800bc16:	3301      	adds	r3, #1
 800bc18:	72fb      	strb	r3, [r7, #11]
          break;
 800bc1a:	e021      	b.n	800bc60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bc22:	699b      	ldr	r3, [r3, #24]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d00b      	beq.n	800bc40 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bc2e:	699b      	ldr	r3, [r3, #24]
 800bc30:	687a      	ldr	r2, [r7, #4]
 800bc32:	7c12      	ldrb	r2, [r2, #16]
 800bc34:	f107 0108 	add.w	r1, r7, #8
 800bc38:	4610      	mov	r0, r2
 800bc3a:	4798      	blx	r3
 800bc3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc3e:	e00f      	b.n	800bc60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bc40:	6839      	ldr	r1, [r7, #0]
 800bc42:	6878      	ldr	r0, [r7, #4]
 800bc44:	f000 fa12 	bl	800c06c <USBD_CtlError>
            err++;
 800bc48:	7afb      	ldrb	r3, [r7, #11]
 800bc4a:	3301      	adds	r3, #1
 800bc4c:	72fb      	strb	r3, [r7, #11]
          break;
 800bc4e:	e007      	b.n	800bc60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800bc50:	6839      	ldr	r1, [r7, #0]
 800bc52:	6878      	ldr	r0, [r7, #4]
 800bc54:	f000 fa0a 	bl	800c06c <USBD_CtlError>
          err++;
 800bc58:	7afb      	ldrb	r3, [r7, #11]
 800bc5a:	3301      	adds	r3, #1
 800bc5c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800bc5e:	e038      	b.n	800bcd2 <USBD_GetDescriptor+0x286>
 800bc60:	e037      	b.n	800bcd2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	7c1b      	ldrb	r3, [r3, #16]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d109      	bne.n	800bc7e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc72:	f107 0208 	add.w	r2, r7, #8
 800bc76:	4610      	mov	r0, r2
 800bc78:	4798      	blx	r3
 800bc7a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bc7c:	e029      	b.n	800bcd2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bc7e:	6839      	ldr	r1, [r7, #0]
 800bc80:	6878      	ldr	r0, [r7, #4]
 800bc82:	f000 f9f3 	bl	800c06c <USBD_CtlError>
        err++;
 800bc86:	7afb      	ldrb	r3, [r7, #11]
 800bc88:	3301      	adds	r3, #1
 800bc8a:	72fb      	strb	r3, [r7, #11]
      break;
 800bc8c:	e021      	b.n	800bcd2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	7c1b      	ldrb	r3, [r3, #16]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d10d      	bne.n	800bcb2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc9e:	f107 0208 	add.w	r2, r7, #8
 800bca2:	4610      	mov	r0, r2
 800bca4:	4798      	blx	r3
 800bca6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	3301      	adds	r3, #1
 800bcac:	2207      	movs	r2, #7
 800bcae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bcb0:	e00f      	b.n	800bcd2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bcb2:	6839      	ldr	r1, [r7, #0]
 800bcb4:	6878      	ldr	r0, [r7, #4]
 800bcb6:	f000 f9d9 	bl	800c06c <USBD_CtlError>
        err++;
 800bcba:	7afb      	ldrb	r3, [r7, #11]
 800bcbc:	3301      	adds	r3, #1
 800bcbe:	72fb      	strb	r3, [r7, #11]
      break;
 800bcc0:	e007      	b.n	800bcd2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bcc2:	6839      	ldr	r1, [r7, #0]
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f000 f9d1 	bl	800c06c <USBD_CtlError>
      err++;
 800bcca:	7afb      	ldrb	r3, [r7, #11]
 800bccc:	3301      	adds	r3, #1
 800bcce:	72fb      	strb	r3, [r7, #11]
      break;
 800bcd0:	bf00      	nop
  }

  if (err != 0U)
 800bcd2:	7afb      	ldrb	r3, [r7, #11]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d11c      	bne.n	800bd12 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800bcd8:	893b      	ldrh	r3, [r7, #8]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d011      	beq.n	800bd02 <USBD_GetDescriptor+0x2b6>
 800bcde:	683b      	ldr	r3, [r7, #0]
 800bce0:	88db      	ldrh	r3, [r3, #6]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d00d      	beq.n	800bd02 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	88da      	ldrh	r2, [r3, #6]
 800bcea:	893b      	ldrh	r3, [r7, #8]
 800bcec:	4293      	cmp	r3, r2
 800bcee:	bf28      	it	cs
 800bcf0:	4613      	movcs	r3, r2
 800bcf2:	b29b      	uxth	r3, r3
 800bcf4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bcf6:	893b      	ldrh	r3, [r7, #8]
 800bcf8:	461a      	mov	r2, r3
 800bcfa:	68f9      	ldr	r1, [r7, #12]
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	f000 fa1f 	bl	800c140 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	88db      	ldrh	r3, [r3, #6]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d104      	bne.n	800bd14 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f000 fa76 	bl	800c1fc <USBD_CtlSendStatus>
 800bd10:	e000      	b.n	800bd14 <USBD_GetDescriptor+0x2c8>
    return;
 800bd12:	bf00      	nop
    }
  }
}
 800bd14:	3710      	adds	r7, #16
 800bd16:	46bd      	mov	sp, r7
 800bd18:	bd80      	pop	{r7, pc}
 800bd1a:	bf00      	nop

0800bd1c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b084      	sub	sp, #16
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
 800bd24:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	889b      	ldrh	r3, [r3, #4]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d130      	bne.n	800bd90 <USBD_SetAddress+0x74>
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	88db      	ldrh	r3, [r3, #6]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d12c      	bne.n	800bd90 <USBD_SetAddress+0x74>
 800bd36:	683b      	ldr	r3, [r7, #0]
 800bd38:	885b      	ldrh	r3, [r3, #2]
 800bd3a:	2b7f      	cmp	r3, #127	; 0x7f
 800bd3c:	d828      	bhi.n	800bd90 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	885b      	ldrh	r3, [r3, #2]
 800bd42:	b2db      	uxtb	r3, r3
 800bd44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd48:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd50:	2b03      	cmp	r3, #3
 800bd52:	d104      	bne.n	800bd5e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800bd54:	6839      	ldr	r1, [r7, #0]
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f000 f988 	bl	800c06c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd5c:	e01c      	b.n	800bd98 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	7bfa      	ldrb	r2, [r7, #15]
 800bd62:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bd66:	7bfb      	ldrb	r3, [r7, #15]
 800bd68:	4619      	mov	r1, r3
 800bd6a:	6878      	ldr	r0, [r7, #4]
 800bd6c:	f005 fac9 	bl	8011302 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800bd70:	6878      	ldr	r0, [r7, #4]
 800bd72:	f000 fa43 	bl	800c1fc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bd76:	7bfb      	ldrb	r3, [r7, #15]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d004      	beq.n	800bd86 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2202      	movs	r2, #2
 800bd80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd84:	e008      	b.n	800bd98 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	2201      	movs	r2, #1
 800bd8a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd8e:	e003      	b.n	800bd98 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bd90:	6839      	ldr	r1, [r7, #0]
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f000 f96a 	bl	800c06c <USBD_CtlError>
  }
}
 800bd98:	bf00      	nop
 800bd9a:	3710      	adds	r7, #16
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd80      	pop	{r7, pc}

0800bda0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b082      	sub	sp, #8
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
 800bda8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	885b      	ldrh	r3, [r3, #2]
 800bdae:	b2da      	uxtb	r2, r3
 800bdb0:	4b41      	ldr	r3, [pc, #260]	; (800beb8 <USBD_SetConfig+0x118>)
 800bdb2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bdb4:	4b40      	ldr	r3, [pc, #256]	; (800beb8 <USBD_SetConfig+0x118>)
 800bdb6:	781b      	ldrb	r3, [r3, #0]
 800bdb8:	2b01      	cmp	r3, #1
 800bdba:	d904      	bls.n	800bdc6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800bdbc:	6839      	ldr	r1, [r7, #0]
 800bdbe:	6878      	ldr	r0, [r7, #4]
 800bdc0:	f000 f954 	bl	800c06c <USBD_CtlError>
 800bdc4:	e075      	b.n	800beb2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdcc:	2b02      	cmp	r3, #2
 800bdce:	d002      	beq.n	800bdd6 <USBD_SetConfig+0x36>
 800bdd0:	2b03      	cmp	r3, #3
 800bdd2:	d023      	beq.n	800be1c <USBD_SetConfig+0x7c>
 800bdd4:	e062      	b.n	800be9c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800bdd6:	4b38      	ldr	r3, [pc, #224]	; (800beb8 <USBD_SetConfig+0x118>)
 800bdd8:	781b      	ldrb	r3, [r3, #0]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d01a      	beq.n	800be14 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800bdde:	4b36      	ldr	r3, [pc, #216]	; (800beb8 <USBD_SetConfig+0x118>)
 800bde0:	781b      	ldrb	r3, [r3, #0]
 800bde2:	461a      	mov	r2, r3
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2203      	movs	r2, #3
 800bdec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800bdf0:	4b31      	ldr	r3, [pc, #196]	; (800beb8 <USBD_SetConfig+0x118>)
 800bdf2:	781b      	ldrb	r3, [r3, #0]
 800bdf4:	4619      	mov	r1, r3
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	f7ff f9bb 	bl	800b172 <USBD_SetClassConfig>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	2b02      	cmp	r3, #2
 800be00:	d104      	bne.n	800be0c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800be02:	6839      	ldr	r1, [r7, #0]
 800be04:	6878      	ldr	r0, [r7, #4]
 800be06:	f000 f931 	bl	800c06c <USBD_CtlError>
            return;
 800be0a:	e052      	b.n	800beb2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f000 f9f5 	bl	800c1fc <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800be12:	e04e      	b.n	800beb2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800be14:	6878      	ldr	r0, [r7, #4]
 800be16:	f000 f9f1 	bl	800c1fc <USBD_CtlSendStatus>
        break;
 800be1a:	e04a      	b.n	800beb2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800be1c:	4b26      	ldr	r3, [pc, #152]	; (800beb8 <USBD_SetConfig+0x118>)
 800be1e:	781b      	ldrb	r3, [r3, #0]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d112      	bne.n	800be4a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	2202      	movs	r2, #2
 800be28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800be2c:	4b22      	ldr	r3, [pc, #136]	; (800beb8 <USBD_SetConfig+0x118>)
 800be2e:	781b      	ldrb	r3, [r3, #0]
 800be30:	461a      	mov	r2, r3
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800be36:	4b20      	ldr	r3, [pc, #128]	; (800beb8 <USBD_SetConfig+0x118>)
 800be38:	781b      	ldrb	r3, [r3, #0]
 800be3a:	4619      	mov	r1, r3
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f7ff f9b7 	bl	800b1b0 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800be42:	6878      	ldr	r0, [r7, #4]
 800be44:	f000 f9da 	bl	800c1fc <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800be48:	e033      	b.n	800beb2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800be4a:	4b1b      	ldr	r3, [pc, #108]	; (800beb8 <USBD_SetConfig+0x118>)
 800be4c:	781b      	ldrb	r3, [r3, #0]
 800be4e:	461a      	mov	r2, r3
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	685b      	ldr	r3, [r3, #4]
 800be54:	429a      	cmp	r2, r3
 800be56:	d01d      	beq.n	800be94 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	685b      	ldr	r3, [r3, #4]
 800be5c:	b2db      	uxtb	r3, r3
 800be5e:	4619      	mov	r1, r3
 800be60:	6878      	ldr	r0, [r7, #4]
 800be62:	f7ff f9a5 	bl	800b1b0 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800be66:	4b14      	ldr	r3, [pc, #80]	; (800beb8 <USBD_SetConfig+0x118>)
 800be68:	781b      	ldrb	r3, [r3, #0]
 800be6a:	461a      	mov	r2, r3
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800be70:	4b11      	ldr	r3, [pc, #68]	; (800beb8 <USBD_SetConfig+0x118>)
 800be72:	781b      	ldrb	r3, [r3, #0]
 800be74:	4619      	mov	r1, r3
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f7ff f97b 	bl	800b172 <USBD_SetClassConfig>
 800be7c:	4603      	mov	r3, r0
 800be7e:	2b02      	cmp	r3, #2
 800be80:	d104      	bne.n	800be8c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800be82:	6839      	ldr	r1, [r7, #0]
 800be84:	6878      	ldr	r0, [r7, #4]
 800be86:	f000 f8f1 	bl	800c06c <USBD_CtlError>
            return;
 800be8a:	e012      	b.n	800beb2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800be8c:	6878      	ldr	r0, [r7, #4]
 800be8e:	f000 f9b5 	bl	800c1fc <USBD_CtlSendStatus>
        break;
 800be92:	e00e      	b.n	800beb2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800be94:	6878      	ldr	r0, [r7, #4]
 800be96:	f000 f9b1 	bl	800c1fc <USBD_CtlSendStatus>
        break;
 800be9a:	e00a      	b.n	800beb2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800be9c:	6839      	ldr	r1, [r7, #0]
 800be9e:	6878      	ldr	r0, [r7, #4]
 800bea0:	f000 f8e4 	bl	800c06c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800bea4:	4b04      	ldr	r3, [pc, #16]	; (800beb8 <USBD_SetConfig+0x118>)
 800bea6:	781b      	ldrb	r3, [r3, #0]
 800bea8:	4619      	mov	r1, r3
 800beaa:	6878      	ldr	r0, [r7, #4]
 800beac:	f7ff f980 	bl	800b1b0 <USBD_ClrClassConfig>
        break;
 800beb0:	bf00      	nop
    }
  }
}
 800beb2:	3708      	adds	r7, #8
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bd80      	pop	{r7, pc}
 800beb8:	2000040c 	.word	0x2000040c

0800bebc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b082      	sub	sp, #8
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
 800bec4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	88db      	ldrh	r3, [r3, #6]
 800beca:	2b01      	cmp	r3, #1
 800becc:	d004      	beq.n	800bed8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bece:	6839      	ldr	r1, [r7, #0]
 800bed0:	6878      	ldr	r0, [r7, #4]
 800bed2:	f000 f8cb 	bl	800c06c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bed6:	e021      	b.n	800bf1c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bede:	2b01      	cmp	r3, #1
 800bee0:	db17      	blt.n	800bf12 <USBD_GetConfig+0x56>
 800bee2:	2b02      	cmp	r3, #2
 800bee4:	dd02      	ble.n	800beec <USBD_GetConfig+0x30>
 800bee6:	2b03      	cmp	r3, #3
 800bee8:	d00b      	beq.n	800bf02 <USBD_GetConfig+0x46>
 800beea:	e012      	b.n	800bf12 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2200      	movs	r2, #0
 800bef0:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	3308      	adds	r3, #8
 800bef6:	2201      	movs	r2, #1
 800bef8:	4619      	mov	r1, r3
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f000 f920 	bl	800c140 <USBD_CtlSendData>
        break;
 800bf00:	e00c      	b.n	800bf1c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	3304      	adds	r3, #4
 800bf06:	2201      	movs	r2, #1
 800bf08:	4619      	mov	r1, r3
 800bf0a:	6878      	ldr	r0, [r7, #4]
 800bf0c:	f000 f918 	bl	800c140 <USBD_CtlSendData>
        break;
 800bf10:	e004      	b.n	800bf1c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800bf12:	6839      	ldr	r1, [r7, #0]
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f000 f8a9 	bl	800c06c <USBD_CtlError>
        break;
 800bf1a:	bf00      	nop
}
 800bf1c:	bf00      	nop
 800bf1e:	3708      	adds	r7, #8
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}

0800bf24 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b082      	sub	sp, #8
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
 800bf2c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf34:	3b01      	subs	r3, #1
 800bf36:	2b02      	cmp	r3, #2
 800bf38:	d81e      	bhi.n	800bf78 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	88db      	ldrh	r3, [r3, #6]
 800bf3e:	2b02      	cmp	r3, #2
 800bf40:	d004      	beq.n	800bf4c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800bf42:	6839      	ldr	r1, [r7, #0]
 800bf44:	6878      	ldr	r0, [r7, #4]
 800bf46:	f000 f891 	bl	800c06c <USBD_CtlError>
        break;
 800bf4a:	e01a      	b.n	800bf82 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2201      	movs	r2, #1
 800bf50:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d005      	beq.n	800bf68 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	68db      	ldr	r3, [r3, #12]
 800bf60:	f043 0202 	orr.w	r2, r3, #2
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	330c      	adds	r3, #12
 800bf6c:	2202      	movs	r2, #2
 800bf6e:	4619      	mov	r1, r3
 800bf70:	6878      	ldr	r0, [r7, #4]
 800bf72:	f000 f8e5 	bl	800c140 <USBD_CtlSendData>
      break;
 800bf76:	e004      	b.n	800bf82 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800bf78:	6839      	ldr	r1, [r7, #0]
 800bf7a:	6878      	ldr	r0, [r7, #4]
 800bf7c:	f000 f876 	bl	800c06c <USBD_CtlError>
      break;
 800bf80:	bf00      	nop
  }
}
 800bf82:	bf00      	nop
 800bf84:	3708      	adds	r7, #8
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}

0800bf8a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800bf8a:	b580      	push	{r7, lr}
 800bf8c:	b082      	sub	sp, #8
 800bf8e:	af00      	add	r7, sp, #0
 800bf90:	6078      	str	r0, [r7, #4]
 800bf92:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	885b      	ldrh	r3, [r3, #2]
 800bf98:	2b01      	cmp	r3, #1
 800bf9a:	d106      	bne.n	800bfaa <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2201      	movs	r2, #1
 800bfa0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800bfa4:	6878      	ldr	r0, [r7, #4]
 800bfa6:	f000 f929 	bl	800c1fc <USBD_CtlSendStatus>
  }
}
 800bfaa:	bf00      	nop
 800bfac:	3708      	adds	r7, #8
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bd80      	pop	{r7, pc}

0800bfb2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800bfb2:	b580      	push	{r7, lr}
 800bfb4:	b082      	sub	sp, #8
 800bfb6:	af00      	add	r7, sp, #0
 800bfb8:	6078      	str	r0, [r7, #4]
 800bfba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bfc2:	3b01      	subs	r3, #1
 800bfc4:	2b02      	cmp	r3, #2
 800bfc6:	d80b      	bhi.n	800bfe0 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	885b      	ldrh	r3, [r3, #2]
 800bfcc:	2b01      	cmp	r3, #1
 800bfce:	d10c      	bne.n	800bfea <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	f000 f90f 	bl	800c1fc <USBD_CtlSendStatus>
      }
      break;
 800bfde:	e004      	b.n	800bfea <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800bfe0:	6839      	ldr	r1, [r7, #0]
 800bfe2:	6878      	ldr	r0, [r7, #4]
 800bfe4:	f000 f842 	bl	800c06c <USBD_CtlError>
      break;
 800bfe8:	e000      	b.n	800bfec <USBD_ClrFeature+0x3a>
      break;
 800bfea:	bf00      	nop
  }
}
 800bfec:	bf00      	nop
 800bfee:	3708      	adds	r7, #8
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}

0800bff4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bff4:	b480      	push	{r7}
 800bff6:	b083      	sub	sp, #12
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
 800bffc:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	781a      	ldrb	r2, [r3, #0]
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	785a      	ldrb	r2, [r3, #1]
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	3302      	adds	r3, #2
 800c012:	781b      	ldrb	r3, [r3, #0]
 800c014:	b29a      	uxth	r2, r3
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	3303      	adds	r3, #3
 800c01a:	781b      	ldrb	r3, [r3, #0]
 800c01c:	b29b      	uxth	r3, r3
 800c01e:	021b      	lsls	r3, r3, #8
 800c020:	b29b      	uxth	r3, r3
 800c022:	4413      	add	r3, r2
 800c024:	b29a      	uxth	r2, r3
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800c02a:	683b      	ldr	r3, [r7, #0]
 800c02c:	3304      	adds	r3, #4
 800c02e:	781b      	ldrb	r3, [r3, #0]
 800c030:	b29a      	uxth	r2, r3
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	3305      	adds	r3, #5
 800c036:	781b      	ldrb	r3, [r3, #0]
 800c038:	b29b      	uxth	r3, r3
 800c03a:	021b      	lsls	r3, r3, #8
 800c03c:	b29b      	uxth	r3, r3
 800c03e:	4413      	add	r3, r2
 800c040:	b29a      	uxth	r2, r3
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800c046:	683b      	ldr	r3, [r7, #0]
 800c048:	3306      	adds	r3, #6
 800c04a:	781b      	ldrb	r3, [r3, #0]
 800c04c:	b29a      	uxth	r2, r3
 800c04e:	683b      	ldr	r3, [r7, #0]
 800c050:	3307      	adds	r3, #7
 800c052:	781b      	ldrb	r3, [r3, #0]
 800c054:	b29b      	uxth	r3, r3
 800c056:	021b      	lsls	r3, r3, #8
 800c058:	b29b      	uxth	r3, r3
 800c05a:	4413      	add	r3, r2
 800c05c:	b29a      	uxth	r2, r3
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	80da      	strh	r2, [r3, #6]

}
 800c062:	bf00      	nop
 800c064:	370c      	adds	r7, #12
 800c066:	46bd      	mov	sp, r7
 800c068:	bc80      	pop	{r7}
 800c06a:	4770      	bx	lr

0800c06c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b082      	sub	sp, #8
 800c070:	af00      	add	r7, sp, #0
 800c072:	6078      	str	r0, [r7, #4]
 800c074:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800c076:	2180      	movs	r1, #128	; 0x80
 800c078:	6878      	ldr	r0, [r7, #4]
 800c07a:	f005 f8d9 	bl	8011230 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800c07e:	2100      	movs	r1, #0
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	f005 f8d5 	bl	8011230 <USBD_LL_StallEP>
}
 800c086:	bf00      	nop
 800c088:	3708      	adds	r7, #8
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bd80      	pop	{r7, pc}

0800c08e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c08e:	b580      	push	{r7, lr}
 800c090:	b086      	sub	sp, #24
 800c092:	af00      	add	r7, sp, #0
 800c094:	60f8      	str	r0, [r7, #12]
 800c096:	60b9      	str	r1, [r7, #8]
 800c098:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c09a:	2300      	movs	r3, #0
 800c09c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d032      	beq.n	800c10a <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800c0a4:	68f8      	ldr	r0, [r7, #12]
 800c0a6:	f000 f834 	bl	800c112 <USBD_GetLen>
 800c0aa:	4603      	mov	r3, r0
 800c0ac:	3301      	adds	r3, #1
 800c0ae:	b29b      	uxth	r3, r3
 800c0b0:	005b      	lsls	r3, r3, #1
 800c0b2:	b29a      	uxth	r2, r3
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800c0b8:	7dfb      	ldrb	r3, [r7, #23]
 800c0ba:	1c5a      	adds	r2, r3, #1
 800c0bc:	75fa      	strb	r2, [r7, #23]
 800c0be:	461a      	mov	r2, r3
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	4413      	add	r3, r2
 800c0c4:	687a      	ldr	r2, [r7, #4]
 800c0c6:	7812      	ldrb	r2, [r2, #0]
 800c0c8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800c0ca:	7dfb      	ldrb	r3, [r7, #23]
 800c0cc:	1c5a      	adds	r2, r3, #1
 800c0ce:	75fa      	strb	r2, [r7, #23]
 800c0d0:	461a      	mov	r2, r3
 800c0d2:	68bb      	ldr	r3, [r7, #8]
 800c0d4:	4413      	add	r3, r2
 800c0d6:	2203      	movs	r2, #3
 800c0d8:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800c0da:	e012      	b.n	800c102 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	1c5a      	adds	r2, r3, #1
 800c0e0:	60fa      	str	r2, [r7, #12]
 800c0e2:	7dfa      	ldrb	r2, [r7, #23]
 800c0e4:	1c51      	adds	r1, r2, #1
 800c0e6:	75f9      	strb	r1, [r7, #23]
 800c0e8:	4611      	mov	r1, r2
 800c0ea:	68ba      	ldr	r2, [r7, #8]
 800c0ec:	440a      	add	r2, r1
 800c0ee:	781b      	ldrb	r3, [r3, #0]
 800c0f0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800c0f2:	7dfb      	ldrb	r3, [r7, #23]
 800c0f4:	1c5a      	adds	r2, r3, #1
 800c0f6:	75fa      	strb	r2, [r7, #23]
 800c0f8:	461a      	mov	r2, r3
 800c0fa:	68bb      	ldr	r3, [r7, #8]
 800c0fc:	4413      	add	r3, r2
 800c0fe:	2200      	movs	r2, #0
 800c100:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	781b      	ldrb	r3, [r3, #0]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d1e8      	bne.n	800c0dc <USBD_GetString+0x4e>
    }
  }
}
 800c10a:	bf00      	nop
 800c10c:	3718      	adds	r7, #24
 800c10e:	46bd      	mov	sp, r7
 800c110:	bd80      	pop	{r7, pc}

0800c112 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c112:	b480      	push	{r7}
 800c114:	b085      	sub	sp, #20
 800c116:	af00      	add	r7, sp, #0
 800c118:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c11a:	2300      	movs	r3, #0
 800c11c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800c11e:	e005      	b.n	800c12c <USBD_GetLen+0x1a>
  {
    len++;
 800c120:	7bfb      	ldrb	r3, [r7, #15]
 800c122:	3301      	adds	r3, #1
 800c124:	73fb      	strb	r3, [r7, #15]
    buf++;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	3301      	adds	r3, #1
 800c12a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	781b      	ldrb	r3, [r3, #0]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d1f5      	bne.n	800c120 <USBD_GetLen+0xe>
  }

  return len;
 800c134:	7bfb      	ldrb	r3, [r7, #15]
}
 800c136:	4618      	mov	r0, r3
 800c138:	3714      	adds	r7, #20
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bc80      	pop	{r7}
 800c13e:	4770      	bx	lr

0800c140 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b084      	sub	sp, #16
 800c144:	af00      	add	r7, sp, #0
 800c146:	60f8      	str	r0, [r7, #12]
 800c148:	60b9      	str	r1, [r7, #8]
 800c14a:	4613      	mov	r3, r2
 800c14c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	2202      	movs	r2, #2
 800c152:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c156:	88fa      	ldrh	r2, [r7, #6]
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800c15c:	88fa      	ldrh	r2, [r7, #6]
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c162:	88fb      	ldrh	r3, [r7, #6]
 800c164:	68ba      	ldr	r2, [r7, #8]
 800c166:	2100      	movs	r1, #0
 800c168:	68f8      	ldr	r0, [r7, #12]
 800c16a:	f005 f8e9 	bl	8011340 <USBD_LL_Transmit>

  return USBD_OK;
 800c16e:	2300      	movs	r3, #0
}
 800c170:	4618      	mov	r0, r3
 800c172:	3710      	adds	r7, #16
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}

0800c178 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b084      	sub	sp, #16
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	60f8      	str	r0, [r7, #12]
 800c180:	60b9      	str	r1, [r7, #8]
 800c182:	4613      	mov	r3, r2
 800c184:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c186:	88fb      	ldrh	r3, [r7, #6]
 800c188:	68ba      	ldr	r2, [r7, #8]
 800c18a:	2100      	movs	r1, #0
 800c18c:	68f8      	ldr	r0, [r7, #12]
 800c18e:	f005 f8d7 	bl	8011340 <USBD_LL_Transmit>

  return USBD_OK;
 800c192:	2300      	movs	r3, #0
}
 800c194:	4618      	mov	r0, r3
 800c196:	3710      	adds	r7, #16
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}

0800c19c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b084      	sub	sp, #16
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	60f8      	str	r0, [r7, #12]
 800c1a4:	60b9      	str	r1, [r7, #8]
 800c1a6:	4613      	mov	r3, r2
 800c1a8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	2203      	movs	r2, #3
 800c1ae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c1b2:	88fa      	ldrh	r2, [r7, #6]
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800c1ba:	88fa      	ldrh	r2, [r7, #6]
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c1c2:	88fb      	ldrh	r3, [r7, #6]
 800c1c4:	68ba      	ldr	r2, [r7, #8]
 800c1c6:	2100      	movs	r1, #0
 800c1c8:	68f8      	ldr	r0, [r7, #12]
 800c1ca:	f005 f8dc 	bl	8011386 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c1ce:	2300      	movs	r3, #0
}
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	3710      	adds	r7, #16
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	bd80      	pop	{r7, pc}

0800c1d8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b084      	sub	sp, #16
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	60b9      	str	r1, [r7, #8]
 800c1e2:	4613      	mov	r3, r2
 800c1e4:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c1e6:	88fb      	ldrh	r3, [r7, #6]
 800c1e8:	68ba      	ldr	r2, [r7, #8]
 800c1ea:	2100      	movs	r1, #0
 800c1ec:	68f8      	ldr	r0, [r7, #12]
 800c1ee:	f005 f8ca 	bl	8011386 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c1f2:	2300      	movs	r3, #0
}
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	3710      	adds	r7, #16
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	bd80      	pop	{r7, pc}

0800c1fc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b082      	sub	sp, #8
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2204      	movs	r2, #4
 800c208:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c20c:	2300      	movs	r3, #0
 800c20e:	2200      	movs	r2, #0
 800c210:	2100      	movs	r1, #0
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	f005 f894 	bl	8011340 <USBD_LL_Transmit>

  return USBD_OK;
 800c218:	2300      	movs	r3, #0
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	3708      	adds	r7, #8
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}

0800c222 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c222:	b580      	push	{r7, lr}
 800c224:	b082      	sub	sp, #8
 800c226:	af00      	add	r7, sp, #0
 800c228:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	2205      	movs	r2, #5
 800c22e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c232:	2300      	movs	r3, #0
 800c234:	2200      	movs	r2, #0
 800c236:	2100      	movs	r1, #0
 800c238:	6878      	ldr	r0, [r7, #4]
 800c23a:	f005 f8a4 	bl	8011386 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c23e:	2300      	movs	r3, #0
}
 800c240:	4618      	mov	r0, r3
 800c242:	3708      	adds	r7, #8
 800c244:	46bd      	mov	sp, r7
 800c246:	bd80      	pop	{r7, pc}

0800c248 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c248:	b480      	push	{r7}
 800c24a:	b087      	sub	sp, #28
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	60f8      	str	r0, [r7, #12]
 800c250:	60b9      	str	r1, [r7, #8]
 800c252:	4613      	mov	r3, r2
 800c254:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c256:	2301      	movs	r3, #1
 800c258:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c25a:	2300      	movs	r3, #0
 800c25c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800c25e:	4b1e      	ldr	r3, [pc, #120]	; (800c2d8 <FATFS_LinkDriverEx+0x90>)
 800c260:	7a5b      	ldrb	r3, [r3, #9]
 800c262:	b2db      	uxtb	r3, r3
 800c264:	2b01      	cmp	r3, #1
 800c266:	d831      	bhi.n	800c2cc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c268:	4b1b      	ldr	r3, [pc, #108]	; (800c2d8 <FATFS_LinkDriverEx+0x90>)
 800c26a:	7a5b      	ldrb	r3, [r3, #9]
 800c26c:	b2db      	uxtb	r3, r3
 800c26e:	461a      	mov	r2, r3
 800c270:	4b19      	ldr	r3, [pc, #100]	; (800c2d8 <FATFS_LinkDriverEx+0x90>)
 800c272:	2100      	movs	r1, #0
 800c274:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800c276:	4b18      	ldr	r3, [pc, #96]	; (800c2d8 <FATFS_LinkDriverEx+0x90>)
 800c278:	7a5b      	ldrb	r3, [r3, #9]
 800c27a:	b2db      	uxtb	r3, r3
 800c27c:	4a16      	ldr	r2, [pc, #88]	; (800c2d8 <FATFS_LinkDriverEx+0x90>)
 800c27e:	009b      	lsls	r3, r3, #2
 800c280:	4413      	add	r3, r2
 800c282:	68fa      	ldr	r2, [r7, #12]
 800c284:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800c286:	4b14      	ldr	r3, [pc, #80]	; (800c2d8 <FATFS_LinkDriverEx+0x90>)
 800c288:	7a5b      	ldrb	r3, [r3, #9]
 800c28a:	b2db      	uxtb	r3, r3
 800c28c:	461a      	mov	r2, r3
 800c28e:	4b12      	ldr	r3, [pc, #72]	; (800c2d8 <FATFS_LinkDriverEx+0x90>)
 800c290:	4413      	add	r3, r2
 800c292:	79fa      	ldrb	r2, [r7, #7]
 800c294:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c296:	4b10      	ldr	r3, [pc, #64]	; (800c2d8 <FATFS_LinkDriverEx+0x90>)
 800c298:	7a5b      	ldrb	r3, [r3, #9]
 800c29a:	b2db      	uxtb	r3, r3
 800c29c:	1c5a      	adds	r2, r3, #1
 800c29e:	b2d1      	uxtb	r1, r2
 800c2a0:	4a0d      	ldr	r2, [pc, #52]	; (800c2d8 <FATFS_LinkDriverEx+0x90>)
 800c2a2:	7251      	strb	r1, [r2, #9]
 800c2a4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c2a6:	7dbb      	ldrb	r3, [r7, #22]
 800c2a8:	3330      	adds	r3, #48	; 0x30
 800c2aa:	b2da      	uxtb	r2, r3
 800c2ac:	68bb      	ldr	r3, [r7, #8]
 800c2ae:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	3301      	adds	r3, #1
 800c2b4:	223a      	movs	r2, #58	; 0x3a
 800c2b6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	3302      	adds	r3, #2
 800c2bc:	222f      	movs	r2, #47	; 0x2f
 800c2be:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	3303      	adds	r3, #3
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800c2cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	371c      	adds	r7, #28
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	bc80      	pop	{r7}
 800c2d6:	4770      	bx	lr
 800c2d8:	20000410 	.word	0x20000410

0800c2dc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b082      	sub	sp, #8
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
 800c2e4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	6839      	ldr	r1, [r7, #0]
 800c2ea:	6878      	ldr	r0, [r7, #4]
 800c2ec:	f7ff ffac 	bl	800c248 <FATFS_LinkDriverEx>
 800c2f0:	4603      	mov	r3, r0
}
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	3708      	adds	r7, #8
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	bd80      	pop	{r7, pc}
	...

0800c2fc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b082      	sub	sp, #8
 800c300:	af00      	add	r7, sp, #0
 800c302:	4603      	mov	r3, r0
 800c304:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c306:	4b0b      	ldr	r3, [pc, #44]	; (800c334 <SD_initialize+0x38>)
 800c308:	2201      	movs	r2, #1
 800c30a:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800c30c:	f7fd ff1c 	bl	800a148 <BSP_SD_Init>
 800c310:	4603      	mov	r3, r0
 800c312:	2b00      	cmp	r3, #0
 800c314:	d107      	bne.n	800c326 <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c316:	4b07      	ldr	r3, [pc, #28]	; (800c334 <SD_initialize+0x38>)
 800c318:	781b      	ldrb	r3, [r3, #0]
 800c31a:	b2db      	uxtb	r3, r3
 800c31c:	f023 0301 	bic.w	r3, r3, #1
 800c320:	b2da      	uxtb	r2, r3
 800c322:	4b04      	ldr	r3, [pc, #16]	; (800c334 <SD_initialize+0x38>)
 800c324:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c326:	4b03      	ldr	r3, [pc, #12]	; (800c334 <SD_initialize+0x38>)
 800c328:	781b      	ldrb	r3, [r3, #0]
 800c32a:	b2db      	uxtb	r3, r3
}
 800c32c:	4618      	mov	r0, r3
 800c32e:	3708      	adds	r7, #8
 800c330:	46bd      	mov	sp, r7
 800c332:	bd80      	pop	{r7, pc}
 800c334:	2000011f 	.word	0x2000011f

0800c338 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b082      	sub	sp, #8
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	4603      	mov	r3, r0
 800c340:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c342:	4b0b      	ldr	r3, [pc, #44]	; (800c370 <SD_status+0x38>)
 800c344:	2201      	movs	r2, #1
 800c346:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800c348:	f7fd ff60 	bl	800a20c <BSP_SD_GetCardState>
 800c34c:	4603      	mov	r3, r0
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d107      	bne.n	800c362 <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c352:	4b07      	ldr	r3, [pc, #28]	; (800c370 <SD_status+0x38>)
 800c354:	781b      	ldrb	r3, [r3, #0]
 800c356:	b2db      	uxtb	r3, r3
 800c358:	f023 0301 	bic.w	r3, r3, #1
 800c35c:	b2da      	uxtb	r2, r3
 800c35e:	4b04      	ldr	r3, [pc, #16]	; (800c370 <SD_status+0x38>)
 800c360:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800c362:	4b03      	ldr	r3, [pc, #12]	; (800c370 <SD_status+0x38>)
 800c364:	781b      	ldrb	r3, [r3, #0]
 800c366:	b2db      	uxtb	r3, r3
}
 800c368:	4618      	mov	r0, r3
 800c36a:	3708      	adds	r7, #8
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bd80      	pop	{r7, pc}
 800c370:	2000011f 	.word	0x2000011f

0800c374 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b086      	sub	sp, #24
 800c378:	af00      	add	r7, sp, #0
 800c37a:	60b9      	str	r1, [r7, #8]
 800c37c:	607a      	str	r2, [r7, #4]
 800c37e:	603b      	str	r3, [r7, #0]
 800c380:	4603      	mov	r3, r0
 800c382:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c384:	2301      	movs	r3, #1
 800c386:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800c388:	4b0f      	ldr	r3, [pc, #60]	; (800c3c8 <SD_read+0x54>)
 800c38a:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800c38c:	4b0f      	ldr	r3, [pc, #60]	; (800c3cc <SD_read+0x58>)
 800c38e:	683a      	ldr	r2, [r7, #0]
 800c390:	6879      	ldr	r1, [r7, #4]
 800c392:	68b8      	ldr	r0, [r7, #8]
 800c394:	f7fd fefe 	bl	800a194 <BSP_SD_ReadBlocks>
 800c398:	4603      	mov	r3, r0
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d10e      	bne.n	800c3bc <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c39e:	e006      	b.n	800c3ae <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800c3a0:	693b      	ldr	r3, [r7, #16]
 800c3a2:	1e5a      	subs	r2, r3, #1
 800c3a4:	613a      	str	r2, [r7, #16]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d101      	bne.n	800c3ae <SD_read+0x3a>
      {
        return RES_ERROR;
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	e007      	b.n	800c3be <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c3ae:	f7fd ff2d 	bl	800a20c <BSP_SD_GetCardState>
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d1f3      	bne.n	800c3a0 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800c3bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3be:	4618      	mov	r0, r3
 800c3c0:	3718      	adds	r7, #24
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	bd80      	pop	{r7, pc}
 800c3c6:	bf00      	nop
 800c3c8:	000186a0 	.word	0x000186a0
 800c3cc:	05f5e100 	.word	0x05f5e100

0800c3d0 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b086      	sub	sp, #24
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	60b9      	str	r1, [r7, #8]
 800c3d8:	607a      	str	r2, [r7, #4]
 800c3da:	603b      	str	r3, [r7, #0]
 800c3dc:	4603      	mov	r3, r0
 800c3de:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c3e0:	2301      	movs	r3, #1
 800c3e2:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800c3e4:	4b0f      	ldr	r3, [pc, #60]	; (800c424 <SD_write+0x54>)
 800c3e6:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800c3e8:	4b0f      	ldr	r3, [pc, #60]	; (800c428 <SD_write+0x58>)
 800c3ea:	683a      	ldr	r2, [r7, #0]
 800c3ec:	6879      	ldr	r1, [r7, #4]
 800c3ee:	68b8      	ldr	r0, [r7, #8]
 800c3f0:	f7fd feee 	bl	800a1d0 <BSP_SD_WriteBlocks>
 800c3f4:	4603      	mov	r3, r0
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d10e      	bne.n	800c418 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c3fa:	e006      	b.n	800c40a <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800c3fc:	693b      	ldr	r3, [r7, #16]
 800c3fe:	1e5a      	subs	r2, r3, #1
 800c400:	613a      	str	r2, [r7, #16]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d101      	bne.n	800c40a <SD_write+0x3a>
      {
        return RES_ERROR;
 800c406:	2301      	movs	r3, #1
 800c408:	e007      	b.n	800c41a <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c40a:	f7fd feff 	bl	800a20c <BSP_SD_GetCardState>
 800c40e:	4603      	mov	r3, r0
 800c410:	2b00      	cmp	r3, #0
 800c412:	d1f3      	bne.n	800c3fc <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800c414:	2300      	movs	r3, #0
 800c416:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800c418:	7dfb      	ldrb	r3, [r7, #23]
}
 800c41a:	4618      	mov	r0, r3
 800c41c:	3718      	adds	r7, #24
 800c41e:	46bd      	mov	sp, r7
 800c420:	bd80      	pop	{r7, pc}
 800c422:	bf00      	nop
 800c424:	000186a0 	.word	0x000186a0
 800c428:	05f5e100 	.word	0x05f5e100

0800c42c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b08c      	sub	sp, #48	; 0x30
 800c430:	af00      	add	r7, sp, #0
 800c432:	4603      	mov	r3, r0
 800c434:	603a      	str	r2, [r7, #0]
 800c436:	71fb      	strb	r3, [r7, #7]
 800c438:	460b      	mov	r3, r1
 800c43a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c43c:	2301      	movs	r3, #1
 800c43e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c442:	4b24      	ldr	r3, [pc, #144]	; (800c4d4 <SD_ioctl+0xa8>)
 800c444:	781b      	ldrb	r3, [r3, #0]
 800c446:	b2db      	uxtb	r3, r3
 800c448:	f003 0301 	and.w	r3, r3, #1
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d001      	beq.n	800c454 <SD_ioctl+0x28>
 800c450:	2303      	movs	r3, #3
 800c452:	e03b      	b.n	800c4cc <SD_ioctl+0xa0>
  
  switch (cmd)
 800c454:	79bb      	ldrb	r3, [r7, #6]
 800c456:	2b03      	cmp	r3, #3
 800c458:	d833      	bhi.n	800c4c2 <SD_ioctl+0x96>
 800c45a:	a201      	add	r2, pc, #4	; (adr r2, 800c460 <SD_ioctl+0x34>)
 800c45c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c460:	0800c471 	.word	0x0800c471
 800c464:	0800c479 	.word	0x0800c479
 800c468:	0800c491 	.word	0x0800c491
 800c46c:	0800c4ab 	.word	0x0800c4ab
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c470:	2300      	movs	r3, #0
 800c472:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c476:	e027      	b.n	800c4c8 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c478:	f107 030c 	add.w	r3, r7, #12
 800c47c:	4618      	mov	r0, r3
 800c47e:	f7fd fed5 	bl	800a22c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c482:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c484:	683b      	ldr	r3, [r7, #0]
 800c486:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c488:	2300      	movs	r3, #0
 800c48a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c48e:	e01b      	b.n	800c4c8 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c490:	f107 030c 	add.w	r3, r7, #12
 800c494:	4618      	mov	r0, r3
 800c496:	f7fd fec9 	bl	800a22c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c49a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c49c:	b29a      	uxth	r2, r3
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c4a8:	e00e      	b.n	800c4c8 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c4aa:	f107 030c 	add.w	r3, r7, #12
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	f7fd febc 	bl	800a22c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800c4b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c4c0:	e002      	b.n	800c4c8 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800c4c2:	2304      	movs	r3, #4
 800c4c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800c4c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	3730      	adds	r7, #48	; 0x30
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	bd80      	pop	{r7, pc}
 800c4d4:	2000011f 	.word	0x2000011f

0800c4d8 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800c4d8:	b480      	push	{r7}
 800c4da:	b083      	sub	sp, #12
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	4603      	mov	r3, r0
 800c4e0:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800c4e2:	88fb      	ldrh	r3, [r7, #6]
 800c4e4:	ba5b      	rev16	r3, r3
 800c4e6:	b29b      	uxth	r3, r3
}
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	370c      	adds	r7, #12
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	bc80      	pop	{r7}
 800c4f0:	4770      	bx	lr

0800c4f2 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800c4f2:	b580      	push	{r7, lr}
 800c4f4:	b082      	sub	sp, #8
 800c4f6:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800c4fc:	f000 f8a4 	bl	800c648 <mem_init>
  memp_init();
 800c500:	f000 fb34 	bl	800cb6c <memp_init>
  pbuf_init();
  netif_init();
 800c504:	f000 fbec 	bl	800cce0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800c508:	f001 fb9c 	bl	800dc44 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800c50c:	f001 face 	bl	800daac <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800c510:	bf00      	nop
 800c512:	3708      	adds	r7, #8
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}

0800c518 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b084      	sub	sp, #16
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c520:	4b40      	ldr	r3, [pc, #256]	; (800c624 <plug_holes+0x10c>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	687a      	ldr	r2, [r7, #4]
 800c526:	429a      	cmp	r2, r3
 800c528:	d206      	bcs.n	800c538 <plug_holes+0x20>
 800c52a:	4b3f      	ldr	r3, [pc, #252]	; (800c628 <plug_holes+0x110>)
 800c52c:	f240 125d 	movw	r2, #349	; 0x15d
 800c530:	493e      	ldr	r1, [pc, #248]	; (800c62c <plug_holes+0x114>)
 800c532:	483f      	ldr	r0, [pc, #252]	; (800c630 <plug_holes+0x118>)
 800c534:	f005 f88a 	bl	801164c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800c538:	4b3e      	ldr	r3, [pc, #248]	; (800c634 <plug_holes+0x11c>)
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	687a      	ldr	r2, [r7, #4]
 800c53e:	429a      	cmp	r2, r3
 800c540:	d306      	bcc.n	800c550 <plug_holes+0x38>
 800c542:	4b39      	ldr	r3, [pc, #228]	; (800c628 <plug_holes+0x110>)
 800c544:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800c548:	493b      	ldr	r1, [pc, #236]	; (800c638 <plug_holes+0x120>)
 800c54a:	4839      	ldr	r0, [pc, #228]	; (800c630 <plug_holes+0x118>)
 800c54c:	f005 f87e 	bl	801164c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	791b      	ldrb	r3, [r3, #4]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d006      	beq.n	800c566 <plug_holes+0x4e>
 800c558:	4b33      	ldr	r3, [pc, #204]	; (800c628 <plug_holes+0x110>)
 800c55a:	f240 125f 	movw	r2, #351	; 0x15f
 800c55e:	4937      	ldr	r1, [pc, #220]	; (800c63c <plug_holes+0x124>)
 800c560:	4833      	ldr	r0, [pc, #204]	; (800c630 <plug_holes+0x118>)
 800c562:	f005 f873 	bl	801164c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	881b      	ldrh	r3, [r3, #0]
 800c56a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c56e:	d906      	bls.n	800c57e <plug_holes+0x66>
 800c570:	4b2d      	ldr	r3, [pc, #180]	; (800c628 <plug_holes+0x110>)
 800c572:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800c576:	4932      	ldr	r1, [pc, #200]	; (800c640 <plug_holes+0x128>)
 800c578:	482d      	ldr	r0, [pc, #180]	; (800c630 <plug_holes+0x118>)
 800c57a:	f005 f867 	bl	801164c <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800c57e:	4b29      	ldr	r3, [pc, #164]	; (800c624 <plug_holes+0x10c>)
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	687a      	ldr	r2, [r7, #4]
 800c584:	8812      	ldrh	r2, [r2, #0]
 800c586:	4413      	add	r3, r2
 800c588:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800c58a:	687a      	ldr	r2, [r7, #4]
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	429a      	cmp	r2, r3
 800c590:	d01f      	beq.n	800c5d2 <plug_holes+0xba>
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	791b      	ldrb	r3, [r3, #4]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d11b      	bne.n	800c5d2 <plug_holes+0xba>
 800c59a:	4b26      	ldr	r3, [pc, #152]	; (800c634 <plug_holes+0x11c>)
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	68fa      	ldr	r2, [r7, #12]
 800c5a0:	429a      	cmp	r2, r3
 800c5a2:	d016      	beq.n	800c5d2 <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800c5a4:	4b27      	ldr	r3, [pc, #156]	; (800c644 <plug_holes+0x12c>)
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	68fa      	ldr	r2, [r7, #12]
 800c5aa:	429a      	cmp	r2, r3
 800c5ac:	d102      	bne.n	800c5b4 <plug_holes+0x9c>
      lfree = mem;
 800c5ae:	4a25      	ldr	r2, [pc, #148]	; (800c644 <plug_holes+0x12c>)
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	881a      	ldrh	r2, [r3, #0]
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	4a19      	ldr	r2, [pc, #100]	; (800c624 <plug_holes+0x10c>)
 800c5c0:	6812      	ldr	r2, [r2, #0]
 800c5c2:	1a99      	subs	r1, r3, r2
 800c5c4:	4b17      	ldr	r3, [pc, #92]	; (800c624 <plug_holes+0x10c>)
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	68fa      	ldr	r2, [r7, #12]
 800c5ca:	8812      	ldrh	r2, [r2, #0]
 800c5cc:	4413      	add	r3, r2
 800c5ce:	b28a      	uxth	r2, r1
 800c5d0:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800c5d2:	4b14      	ldr	r3, [pc, #80]	; (800c624 <plug_holes+0x10c>)
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	687a      	ldr	r2, [r7, #4]
 800c5d8:	8852      	ldrh	r2, [r2, #2]
 800c5da:	4413      	add	r3, r2
 800c5dc:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800c5de:	68ba      	ldr	r2, [r7, #8]
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	429a      	cmp	r2, r3
 800c5e4:	d01a      	beq.n	800c61c <plug_holes+0x104>
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	791b      	ldrb	r3, [r3, #4]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d116      	bne.n	800c61c <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800c5ee:	4b15      	ldr	r3, [pc, #84]	; (800c644 <plug_holes+0x12c>)
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	687a      	ldr	r2, [r7, #4]
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d102      	bne.n	800c5fe <plug_holes+0xe6>
      lfree = pmem;
 800c5f8:	4a12      	ldr	r2, [pc, #72]	; (800c644 <plug_holes+0x12c>)
 800c5fa:	68bb      	ldr	r3, [r7, #8]
 800c5fc:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	881a      	ldrh	r2, [r3, #0]
 800c602:	68bb      	ldr	r3, [r7, #8]
 800c604:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800c606:	68bb      	ldr	r3, [r7, #8]
 800c608:	4a06      	ldr	r2, [pc, #24]	; (800c624 <plug_holes+0x10c>)
 800c60a:	6812      	ldr	r2, [r2, #0]
 800c60c:	1a99      	subs	r1, r3, r2
 800c60e:	4b05      	ldr	r3, [pc, #20]	; (800c624 <plug_holes+0x10c>)
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	687a      	ldr	r2, [r7, #4]
 800c614:	8812      	ldrh	r2, [r2, #0]
 800c616:	4413      	add	r3, r2
 800c618:	b28a      	uxth	r2, r1
 800c61a:	805a      	strh	r2, [r3, #2]
  }
}
 800c61c:	bf00      	nop
 800c61e:	3710      	adds	r7, #16
 800c620:	46bd      	mov	sp, r7
 800c622:	bd80      	pop	{r7, pc}
 800c624:	2000041c 	.word	0x2000041c
 800c628:	080128b0 	.word	0x080128b0
 800c62c:	080128e0 	.word	0x080128e0
 800c630:	080128f8 	.word	0x080128f8
 800c634:	20000420 	.word	0x20000420
 800c638:	08012920 	.word	0x08012920
 800c63c:	0801293c 	.word	0x0801293c
 800c640:	08012958 	.word	0x08012958
 800c644:	20000424 	.word	0x20000424

0800c648 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800c648:	b480      	push	{r7}
 800c64a:	b083      	sub	sp, #12
 800c64c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800c64e:	4b18      	ldr	r3, [pc, #96]	; (800c6b0 <mem_init+0x68>)
 800c650:	3303      	adds	r3, #3
 800c652:	f023 0303 	bic.w	r3, r3, #3
 800c656:	461a      	mov	r2, r3
 800c658:	4b16      	ldr	r3, [pc, #88]	; (800c6b4 <mem_init+0x6c>)
 800c65a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800c65c:	4b15      	ldr	r3, [pc, #84]	; (800c6b4 <mem_init+0x6c>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c668:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	2200      	movs	r2, #0
 800c66e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	2200      	movs	r2, #0
 800c674:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800c676:	4b0f      	ldr	r3, [pc, #60]	; (800c6b4 <mem_init+0x6c>)
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800c67e:	4a0e      	ldr	r2, [pc, #56]	; (800c6b8 <mem_init+0x70>)
 800c680:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800c682:	4b0d      	ldr	r3, [pc, #52]	; (800c6b8 <mem_init+0x70>)
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	2201      	movs	r2, #1
 800c688:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800c68a:	4b0b      	ldr	r3, [pc, #44]	; (800c6b8 <mem_init+0x70>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c692:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800c694:	4b08      	ldr	r3, [pc, #32]	; (800c6b8 <mem_init+0x70>)
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c69c:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800c69e:	4b05      	ldr	r3, [pc, #20]	; (800c6b4 <mem_init+0x6c>)
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	4a06      	ldr	r2, [pc, #24]	; (800c6bc <mem_init+0x74>)
 800c6a4:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800c6a6:	bf00      	nop
 800c6a8:	370c      	adds	r7, #12
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bc80      	pop	{r7}
 800c6ae:	4770      	bx	lr
 800c6b0:	20003fe8 	.word	0x20003fe8
 800c6b4:	2000041c 	.word	0x2000041c
 800c6b8:	20000420 	.word	0x20000420
 800c6bc:	20000424 	.word	0x20000424

0800c6c0 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b084      	sub	sp, #16
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d043      	beq.n	800c756 <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	f003 0303 	and.w	r3, r3, #3
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d006      	beq.n	800c6e6 <mem_free+0x26>
 800c6d8:	4b22      	ldr	r3, [pc, #136]	; (800c764 <mem_free+0xa4>)
 800c6da:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800c6de:	4922      	ldr	r1, [pc, #136]	; (800c768 <mem_free+0xa8>)
 800c6e0:	4822      	ldr	r0, [pc, #136]	; (800c76c <mem_free+0xac>)
 800c6e2:	f004 ffb3 	bl	801164c <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800c6e6:	4b22      	ldr	r3, [pc, #136]	; (800c770 <mem_free+0xb0>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	687a      	ldr	r2, [r7, #4]
 800c6ec:	429a      	cmp	r2, r3
 800c6ee:	d304      	bcc.n	800c6fa <mem_free+0x3a>
 800c6f0:	4b20      	ldr	r3, [pc, #128]	; (800c774 <mem_free+0xb4>)
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	687a      	ldr	r2, [r7, #4]
 800c6f6:	429a      	cmp	r2, r3
 800c6f8:	d306      	bcc.n	800c708 <mem_free+0x48>
 800c6fa:	4b1a      	ldr	r3, [pc, #104]	; (800c764 <mem_free+0xa4>)
 800c6fc:	f240 12af 	movw	r2, #431	; 0x1af
 800c700:	491d      	ldr	r1, [pc, #116]	; (800c778 <mem_free+0xb8>)
 800c702:	481a      	ldr	r0, [pc, #104]	; (800c76c <mem_free+0xac>)
 800c704:	f004 ffa2 	bl	801164c <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800c708:	4b19      	ldr	r3, [pc, #100]	; (800c770 <mem_free+0xb0>)
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	687a      	ldr	r2, [r7, #4]
 800c70e:	429a      	cmp	r2, r3
 800c710:	d323      	bcc.n	800c75a <mem_free+0x9a>
 800c712:	4b18      	ldr	r3, [pc, #96]	; (800c774 <mem_free+0xb4>)
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	687a      	ldr	r2, [r7, #4]
 800c718:	429a      	cmp	r2, r3
 800c71a:	d21e      	bcs.n	800c75a <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	3b08      	subs	r3, #8
 800c720:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	791b      	ldrb	r3, [r3, #4]
 800c726:	2b00      	cmp	r3, #0
 800c728:	d106      	bne.n	800c738 <mem_free+0x78>
 800c72a:	4b0e      	ldr	r3, [pc, #56]	; (800c764 <mem_free+0xa4>)
 800c72c:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800c730:	4912      	ldr	r1, [pc, #72]	; (800c77c <mem_free+0xbc>)
 800c732:	480e      	ldr	r0, [pc, #56]	; (800c76c <mem_free+0xac>)
 800c734:	f004 ff8a 	bl	801164c <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	2200      	movs	r2, #0
 800c73c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800c73e:	4b10      	ldr	r3, [pc, #64]	; (800c780 <mem_free+0xc0>)
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	68fa      	ldr	r2, [r7, #12]
 800c744:	429a      	cmp	r2, r3
 800c746:	d202      	bcs.n	800c74e <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800c748:	4a0d      	ldr	r2, [pc, #52]	; (800c780 <mem_free+0xc0>)
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800c74e:	68f8      	ldr	r0, [r7, #12]
 800c750:	f7ff fee2 	bl	800c518 <plug_holes>
 800c754:	e002      	b.n	800c75c <mem_free+0x9c>
    return;
 800c756:	bf00      	nop
 800c758:	e000      	b.n	800c75c <mem_free+0x9c>
    return;
 800c75a:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800c75c:	3710      	adds	r7, #16
 800c75e:	46bd      	mov	sp, r7
 800c760:	bd80      	pop	{r7, pc}
 800c762:	bf00      	nop
 800c764:	080128b0 	.word	0x080128b0
 800c768:	08012984 	.word	0x08012984
 800c76c:	080128f8 	.word	0x080128f8
 800c770:	2000041c 	.word	0x2000041c
 800c774:	20000420 	.word	0x20000420
 800c778:	080129a8 	.word	0x080129a8
 800c77c:	080129c0 	.word	0x080129c0
 800c780:	20000424 	.word	0x20000424

0800c784 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800c784:	b580      	push	{r7, lr}
 800c786:	b086      	sub	sp, #24
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
 800c78c:	460b      	mov	r3, r1
 800c78e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800c790:	887b      	ldrh	r3, [r7, #2]
 800c792:	3303      	adds	r3, #3
 800c794:	b29b      	uxth	r3, r3
 800c796:	f023 0303 	bic.w	r3, r3, #3
 800c79a:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800c79c:	887b      	ldrh	r3, [r7, #2]
 800c79e:	2b0b      	cmp	r3, #11
 800c7a0:	d801      	bhi.n	800c7a6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800c7a2:	230c      	movs	r3, #12
 800c7a4:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800c7a6:	887b      	ldrh	r3, [r7, #2]
 800c7a8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c7ac:	d901      	bls.n	800c7b2 <mem_trim+0x2e>
    return NULL;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	e0b1      	b.n	800c916 <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800c7b2:	4b5b      	ldr	r3, [pc, #364]	; (800c920 <mem_trim+0x19c>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	687a      	ldr	r2, [r7, #4]
 800c7b8:	429a      	cmp	r2, r3
 800c7ba:	d304      	bcc.n	800c7c6 <mem_trim+0x42>
 800c7bc:	4b59      	ldr	r3, [pc, #356]	; (800c924 <mem_trim+0x1a0>)
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	687a      	ldr	r2, [r7, #4]
 800c7c2:	429a      	cmp	r2, r3
 800c7c4:	d306      	bcc.n	800c7d4 <mem_trim+0x50>
 800c7c6:	4b58      	ldr	r3, [pc, #352]	; (800c928 <mem_trim+0x1a4>)
 800c7c8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800c7cc:	4957      	ldr	r1, [pc, #348]	; (800c92c <mem_trim+0x1a8>)
 800c7ce:	4858      	ldr	r0, [pc, #352]	; (800c930 <mem_trim+0x1ac>)
 800c7d0:	f004 ff3c 	bl	801164c <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800c7d4:	4b52      	ldr	r3, [pc, #328]	; (800c920 <mem_trim+0x19c>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	687a      	ldr	r2, [r7, #4]
 800c7da:	429a      	cmp	r2, r3
 800c7dc:	d304      	bcc.n	800c7e8 <mem_trim+0x64>
 800c7de:	4b51      	ldr	r3, [pc, #324]	; (800c924 <mem_trim+0x1a0>)
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	687a      	ldr	r2, [r7, #4]
 800c7e4:	429a      	cmp	r2, r3
 800c7e6:	d301      	bcc.n	800c7ec <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	e094      	b.n	800c916 <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	3b08      	subs	r3, #8
 800c7f0:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800c7f2:	697b      	ldr	r3, [r7, #20]
 800c7f4:	4a4a      	ldr	r2, [pc, #296]	; (800c920 <mem_trim+0x19c>)
 800c7f6:	6812      	ldr	r2, [r2, #0]
 800c7f8:	1a9b      	subs	r3, r3, r2
 800c7fa:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800c7fc:	697b      	ldr	r3, [r7, #20]
 800c7fe:	881a      	ldrh	r2, [r3, #0]
 800c800:	8a7b      	ldrh	r3, [r7, #18]
 800c802:	1ad3      	subs	r3, r2, r3
 800c804:	b29b      	uxth	r3, r3
 800c806:	3b08      	subs	r3, #8
 800c808:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800c80a:	887a      	ldrh	r2, [r7, #2]
 800c80c:	8a3b      	ldrh	r3, [r7, #16]
 800c80e:	429a      	cmp	r2, r3
 800c810:	d906      	bls.n	800c820 <mem_trim+0x9c>
 800c812:	4b45      	ldr	r3, [pc, #276]	; (800c928 <mem_trim+0x1a4>)
 800c814:	f240 2206 	movw	r2, #518	; 0x206
 800c818:	4946      	ldr	r1, [pc, #280]	; (800c934 <mem_trim+0x1b0>)
 800c81a:	4845      	ldr	r0, [pc, #276]	; (800c930 <mem_trim+0x1ac>)
 800c81c:	f004 ff16 	bl	801164c <iprintf>
  if (newsize > size) {
 800c820:	887a      	ldrh	r2, [r7, #2]
 800c822:	8a3b      	ldrh	r3, [r7, #16]
 800c824:	429a      	cmp	r2, r3
 800c826:	d901      	bls.n	800c82c <mem_trim+0xa8>
    /* not supported */
    return NULL;
 800c828:	2300      	movs	r3, #0
 800c82a:	e074      	b.n	800c916 <mem_trim+0x192>
  }
  if (newsize == size) {
 800c82c:	887a      	ldrh	r2, [r7, #2]
 800c82e:	8a3b      	ldrh	r3, [r7, #16]
 800c830:	429a      	cmp	r2, r3
 800c832:	d101      	bne.n	800c838 <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	e06e      	b.n	800c916 <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800c838:	4b39      	ldr	r3, [pc, #228]	; (800c920 <mem_trim+0x19c>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	697a      	ldr	r2, [r7, #20]
 800c83e:	8812      	ldrh	r2, [r2, #0]
 800c840:	4413      	add	r3, r2
 800c842:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	791b      	ldrb	r3, [r3, #4]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d131      	bne.n	800c8b0 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	881b      	ldrh	r3, [r3, #0]
 800c850:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800c852:	8a7a      	ldrh	r2, [r7, #18]
 800c854:	887b      	ldrh	r3, [r7, #2]
 800c856:	4413      	add	r3, r2
 800c858:	b29b      	uxth	r3, r3
 800c85a:	3308      	adds	r3, #8
 800c85c:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 800c85e:	4b36      	ldr	r3, [pc, #216]	; (800c938 <mem_trim+0x1b4>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	68fa      	ldr	r2, [r7, #12]
 800c864:	429a      	cmp	r2, r3
 800c866:	d105      	bne.n	800c874 <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800c868:	4b2d      	ldr	r3, [pc, #180]	; (800c920 <mem_trim+0x19c>)
 800c86a:	681a      	ldr	r2, [r3, #0]
 800c86c:	897b      	ldrh	r3, [r7, #10]
 800c86e:	4413      	add	r3, r2
 800c870:	4a31      	ldr	r2, [pc, #196]	; (800c938 <mem_trim+0x1b4>)
 800c872:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800c874:	4b2a      	ldr	r3, [pc, #168]	; (800c920 <mem_trim+0x19c>)
 800c876:	681a      	ldr	r2, [r3, #0]
 800c878:	897b      	ldrh	r3, [r7, #10]
 800c87a:	4413      	add	r3, r2
 800c87c:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	2200      	movs	r2, #0
 800c882:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	893a      	ldrh	r2, [r7, #8]
 800c888:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	8a7a      	ldrh	r2, [r7, #18]
 800c88e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800c890:	697b      	ldr	r3, [r7, #20]
 800c892:	897a      	ldrh	r2, [r7, #10]
 800c894:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	881b      	ldrh	r3, [r3, #0]
 800c89a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c89e:	d039      	beq.n	800c914 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800c8a0:	4b1f      	ldr	r3, [pc, #124]	; (800c920 <mem_trim+0x19c>)
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	68fa      	ldr	r2, [r7, #12]
 800c8a6:	8812      	ldrh	r2, [r2, #0]
 800c8a8:	4413      	add	r3, r2
 800c8aa:	897a      	ldrh	r2, [r7, #10]
 800c8ac:	805a      	strh	r2, [r3, #2]
 800c8ae:	e031      	b.n	800c914 <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800c8b0:	887b      	ldrh	r3, [r7, #2]
 800c8b2:	f103 0214 	add.w	r2, r3, #20
 800c8b6:	8a3b      	ldrh	r3, [r7, #16]
 800c8b8:	429a      	cmp	r2, r3
 800c8ba:	d82b      	bhi.n	800c914 <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800c8bc:	8a7a      	ldrh	r2, [r7, #18]
 800c8be:	887b      	ldrh	r3, [r7, #2]
 800c8c0:	4413      	add	r3, r2
 800c8c2:	b29b      	uxth	r3, r3
 800c8c4:	3308      	adds	r3, #8
 800c8c6:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800c8c8:	4b15      	ldr	r3, [pc, #84]	; (800c920 <mem_trim+0x19c>)
 800c8ca:	681a      	ldr	r2, [r3, #0]
 800c8cc:	897b      	ldrh	r3, [r7, #10]
 800c8ce:	4413      	add	r3, r2
 800c8d0:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 800c8d2:	4b19      	ldr	r3, [pc, #100]	; (800c938 <mem_trim+0x1b4>)
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	68fa      	ldr	r2, [r7, #12]
 800c8d8:	429a      	cmp	r2, r3
 800c8da:	d202      	bcs.n	800c8e2 <mem_trim+0x15e>
      lfree = mem2;
 800c8dc:	4a16      	ldr	r2, [pc, #88]	; (800c938 <mem_trim+0x1b4>)
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800c8e8:	697b      	ldr	r3, [r7, #20]
 800c8ea:	881a      	ldrh	r2, [r3, #0]
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	8a7a      	ldrh	r2, [r7, #18]
 800c8f4:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800c8f6:	697b      	ldr	r3, [r7, #20]
 800c8f8:	897a      	ldrh	r2, [r7, #10]
 800c8fa:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	881b      	ldrh	r3, [r3, #0]
 800c900:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c904:	d006      	beq.n	800c914 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800c906:	4b06      	ldr	r3, [pc, #24]	; (800c920 <mem_trim+0x19c>)
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	68fa      	ldr	r2, [r7, #12]
 800c90c:	8812      	ldrh	r2, [r2, #0]
 800c90e:	4413      	add	r3, r2
 800c910:	897a      	ldrh	r2, [r7, #10]
 800c912:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800c914:	687b      	ldr	r3, [r7, #4]
}
 800c916:	4618      	mov	r0, r3
 800c918:	3718      	adds	r7, #24
 800c91a:	46bd      	mov	sp, r7
 800c91c:	bd80      	pop	{r7, pc}
 800c91e:	bf00      	nop
 800c920:	2000041c 	.word	0x2000041c
 800c924:	20000420 	.word	0x20000420
 800c928:	080128b0 	.word	0x080128b0
 800c92c:	080129d4 	.word	0x080129d4
 800c930:	080128f8 	.word	0x080128f8
 800c934:	080129ec 	.word	0x080129ec
 800c938:	20000424 	.word	0x20000424

0800c93c <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b088      	sub	sp, #32
 800c940:	af00      	add	r7, sp, #0
 800c942:	4603      	mov	r3, r0
 800c944:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800c946:	88fb      	ldrh	r3, [r7, #6]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d101      	bne.n	800c950 <mem_malloc+0x14>
    return NULL;
 800c94c:	2300      	movs	r3, #0
 800c94e:	e0c8      	b.n	800cae2 <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800c950:	88fb      	ldrh	r3, [r7, #6]
 800c952:	3303      	adds	r3, #3
 800c954:	b29b      	uxth	r3, r3
 800c956:	f023 0303 	bic.w	r3, r3, #3
 800c95a:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800c95c:	88fb      	ldrh	r3, [r7, #6]
 800c95e:	2b0b      	cmp	r3, #11
 800c960:	d801      	bhi.n	800c966 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800c962:	230c      	movs	r3, #12
 800c964:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800c966:	88fb      	ldrh	r3, [r7, #6]
 800c968:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c96c:	d901      	bls.n	800c972 <mem_malloc+0x36>
    return NULL;
 800c96e:	2300      	movs	r3, #0
 800c970:	e0b7      	b.n	800cae2 <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800c972:	4b5e      	ldr	r3, [pc, #376]	; (800caec <mem_malloc+0x1b0>)
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	461a      	mov	r2, r3
 800c978:	4b5d      	ldr	r3, [pc, #372]	; (800caf0 <mem_malloc+0x1b4>)
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	1ad3      	subs	r3, r2, r3
 800c97e:	83fb      	strh	r3, [r7, #30]
 800c980:	e0a7      	b.n	800cad2 <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800c982:	4b5b      	ldr	r3, [pc, #364]	; (800caf0 <mem_malloc+0x1b4>)
 800c984:	681a      	ldr	r2, [r3, #0]
 800c986:	8bfb      	ldrh	r3, [r7, #30]
 800c988:	4413      	add	r3, r2
 800c98a:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800c98c:	697b      	ldr	r3, [r7, #20]
 800c98e:	791b      	ldrb	r3, [r3, #4]
 800c990:	2b00      	cmp	r3, #0
 800c992:	f040 8098 	bne.w	800cac6 <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800c996:	697b      	ldr	r3, [r7, #20]
 800c998:	881b      	ldrh	r3, [r3, #0]
 800c99a:	461a      	mov	r2, r3
 800c99c:	8bfb      	ldrh	r3, [r7, #30]
 800c99e:	1ad3      	subs	r3, r2, r3
 800c9a0:	f1a3 0208 	sub.w	r2, r3, #8
 800c9a4:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800c9a6:	429a      	cmp	r2, r3
 800c9a8:	f0c0 808d 	bcc.w	800cac6 <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	881b      	ldrh	r3, [r3, #0]
 800c9b0:	461a      	mov	r2, r3
 800c9b2:	8bfb      	ldrh	r3, [r7, #30]
 800c9b4:	1ad3      	subs	r3, r2, r3
 800c9b6:	f1a3 0208 	sub.w	r2, r3, #8
 800c9ba:	88fb      	ldrh	r3, [r7, #6]
 800c9bc:	3314      	adds	r3, #20
 800c9be:	429a      	cmp	r2, r3
 800c9c0:	d327      	bcc.n	800ca12 <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800c9c2:	8bfa      	ldrh	r2, [r7, #30]
 800c9c4:	88fb      	ldrh	r3, [r7, #6]
 800c9c6:	4413      	add	r3, r2
 800c9c8:	b29b      	uxth	r3, r3
 800c9ca:	3308      	adds	r3, #8
 800c9cc:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800c9ce:	4b48      	ldr	r3, [pc, #288]	; (800caf0 <mem_malloc+0x1b4>)
 800c9d0:	681a      	ldr	r2, [r3, #0]
 800c9d2:	8a7b      	ldrh	r3, [r7, #18]
 800c9d4:	4413      	add	r3, r2
 800c9d6:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	2200      	movs	r2, #0
 800c9dc:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800c9de:	697b      	ldr	r3, [r7, #20]
 800c9e0:	881a      	ldrh	r2, [r3, #0]
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	8bfa      	ldrh	r2, [r7, #30]
 800c9ea:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800c9ec:	697b      	ldr	r3, [r7, #20]
 800c9ee:	8a7a      	ldrh	r2, [r7, #18]
 800c9f0:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800c9f2:	697b      	ldr	r3, [r7, #20]
 800c9f4:	2201      	movs	r2, #1
 800c9f6:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	881b      	ldrh	r3, [r3, #0]
 800c9fc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ca00:	d00a      	beq.n	800ca18 <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800ca02:	4b3b      	ldr	r3, [pc, #236]	; (800caf0 <mem_malloc+0x1b4>)
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	68fa      	ldr	r2, [r7, #12]
 800ca08:	8812      	ldrh	r2, [r2, #0]
 800ca0a:	4413      	add	r3, r2
 800ca0c:	8a7a      	ldrh	r2, [r7, #18]
 800ca0e:	805a      	strh	r2, [r3, #2]
 800ca10:	e002      	b.n	800ca18 <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800ca12:	697b      	ldr	r3, [r7, #20]
 800ca14:	2201      	movs	r2, #1
 800ca16:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800ca18:	4b34      	ldr	r3, [pc, #208]	; (800caec <mem_malloc+0x1b0>)
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	697a      	ldr	r2, [r7, #20]
 800ca1e:	429a      	cmp	r2, r3
 800ca20:	d127      	bne.n	800ca72 <mem_malloc+0x136>
          struct mem *cur = lfree;
 800ca22:	4b32      	ldr	r3, [pc, #200]	; (800caec <mem_malloc+0x1b0>)
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800ca28:	e005      	b.n	800ca36 <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800ca2a:	4b31      	ldr	r3, [pc, #196]	; (800caf0 <mem_malloc+0x1b4>)
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	69ba      	ldr	r2, [r7, #24]
 800ca30:	8812      	ldrh	r2, [r2, #0]
 800ca32:	4413      	add	r3, r2
 800ca34:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800ca36:	69bb      	ldr	r3, [r7, #24]
 800ca38:	791b      	ldrb	r3, [r3, #4]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d004      	beq.n	800ca48 <mem_malloc+0x10c>
 800ca3e:	4b2d      	ldr	r3, [pc, #180]	; (800caf4 <mem_malloc+0x1b8>)
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	69ba      	ldr	r2, [r7, #24]
 800ca44:	429a      	cmp	r2, r3
 800ca46:	d1f0      	bne.n	800ca2a <mem_malloc+0xee>
          }
          lfree = cur;
 800ca48:	4a28      	ldr	r2, [pc, #160]	; (800caec <mem_malloc+0x1b0>)
 800ca4a:	69bb      	ldr	r3, [r7, #24]
 800ca4c:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800ca4e:	4b27      	ldr	r3, [pc, #156]	; (800caec <mem_malloc+0x1b0>)
 800ca50:	681a      	ldr	r2, [r3, #0]
 800ca52:	4b28      	ldr	r3, [pc, #160]	; (800caf4 <mem_malloc+0x1b8>)
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	429a      	cmp	r2, r3
 800ca58:	d00b      	beq.n	800ca72 <mem_malloc+0x136>
 800ca5a:	4b24      	ldr	r3, [pc, #144]	; (800caec <mem_malloc+0x1b0>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	791b      	ldrb	r3, [r3, #4]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d006      	beq.n	800ca72 <mem_malloc+0x136>
 800ca64:	4b24      	ldr	r3, [pc, #144]	; (800caf8 <mem_malloc+0x1bc>)
 800ca66:	f240 22cf 	movw	r2, #719	; 0x2cf
 800ca6a:	4924      	ldr	r1, [pc, #144]	; (800cafc <mem_malloc+0x1c0>)
 800ca6c:	4824      	ldr	r0, [pc, #144]	; (800cb00 <mem_malloc+0x1c4>)
 800ca6e:	f004 fded 	bl	801164c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ca72:	88fa      	ldrh	r2, [r7, #6]
 800ca74:	697b      	ldr	r3, [r7, #20]
 800ca76:	4413      	add	r3, r2
 800ca78:	3308      	adds	r3, #8
 800ca7a:	4a1e      	ldr	r2, [pc, #120]	; (800caf4 <mem_malloc+0x1b8>)
 800ca7c:	6812      	ldr	r2, [r2, #0]
 800ca7e:	4293      	cmp	r3, r2
 800ca80:	d906      	bls.n	800ca90 <mem_malloc+0x154>
 800ca82:	4b1d      	ldr	r3, [pc, #116]	; (800caf8 <mem_malloc+0x1bc>)
 800ca84:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800ca88:	491e      	ldr	r1, [pc, #120]	; (800cb04 <mem_malloc+0x1c8>)
 800ca8a:	481d      	ldr	r0, [pc, #116]	; (800cb00 <mem_malloc+0x1c4>)
 800ca8c:	f004 fdde 	bl	801164c <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ca90:	697b      	ldr	r3, [r7, #20]
 800ca92:	f003 0303 	and.w	r3, r3, #3
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d006      	beq.n	800caa8 <mem_malloc+0x16c>
 800ca9a:	4b17      	ldr	r3, [pc, #92]	; (800caf8 <mem_malloc+0x1bc>)
 800ca9c:	f240 22d6 	movw	r2, #726	; 0x2d6
 800caa0:	4919      	ldr	r1, [pc, #100]	; (800cb08 <mem_malloc+0x1cc>)
 800caa2:	4817      	ldr	r0, [pc, #92]	; (800cb00 <mem_malloc+0x1c4>)
 800caa4:	f004 fdd2 	bl	801164c <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800caa8:	697b      	ldr	r3, [r7, #20]
 800caaa:	f003 0303 	and.w	r3, r3, #3
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d006      	beq.n	800cac0 <mem_malloc+0x184>
 800cab2:	4b11      	ldr	r3, [pc, #68]	; (800caf8 <mem_malloc+0x1bc>)
 800cab4:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800cab8:	4914      	ldr	r1, [pc, #80]	; (800cb0c <mem_malloc+0x1d0>)
 800caba:	4811      	ldr	r0, [pc, #68]	; (800cb00 <mem_malloc+0x1c4>)
 800cabc:	f004 fdc6 	bl	801164c <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800cac0:	697b      	ldr	r3, [r7, #20]
 800cac2:	3308      	adds	r3, #8
 800cac4:	e00d      	b.n	800cae2 <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800cac6:	4b0a      	ldr	r3, [pc, #40]	; (800caf0 <mem_malloc+0x1b4>)
 800cac8:	681a      	ldr	r2, [r3, #0]
 800caca:	8bfb      	ldrh	r3, [r7, #30]
 800cacc:	4413      	add	r3, r2
 800cace:	881b      	ldrh	r3, [r3, #0]
 800cad0:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800cad2:	8bfa      	ldrh	r2, [r7, #30]
 800cad4:	88fb      	ldrh	r3, [r7, #6]
 800cad6:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800cada:	429a      	cmp	r2, r3
 800cadc:	f4ff af51 	bcc.w	800c982 <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 800cae0:	2300      	movs	r3, #0
}
 800cae2:	4618      	mov	r0, r3
 800cae4:	3720      	adds	r7, #32
 800cae6:	46bd      	mov	sp, r7
 800cae8:	bd80      	pop	{r7, pc}
 800caea:	bf00      	nop
 800caec:	20000424 	.word	0x20000424
 800caf0:	2000041c 	.word	0x2000041c
 800caf4:	20000420 	.word	0x20000420
 800caf8:	080128b0 	.word	0x080128b0
 800cafc:	08012a0c 	.word	0x08012a0c
 800cb00:	080128f8 	.word	0x080128f8
 800cb04:	08012a28 	.word	0x08012a28
 800cb08:	08012a58 	.word	0x08012a58
 800cb0c:	08012a88 	.word	0x08012a88

0800cb10 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800cb10:	b480      	push	{r7}
 800cb12:	b085      	sub	sp, #20
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	689b      	ldr	r3, [r3, #8]
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	685b      	ldr	r3, [r3, #4]
 800cb24:	3303      	adds	r3, #3
 800cb26:	f023 0303 	bic.w	r3, r3, #3
 800cb2a:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	60fb      	str	r3, [r7, #12]
 800cb30:	e011      	b.n	800cb56 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	689b      	ldr	r3, [r3, #8]
 800cb36:	681a      	ldr	r2, [r3, #0]
 800cb38:	68bb      	ldr	r3, [r7, #8]
 800cb3a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	689b      	ldr	r3, [r3, #8]
 800cb40:	68ba      	ldr	r2, [r7, #8]
 800cb42:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	881b      	ldrh	r3, [r3, #0]
 800cb48:	461a      	mov	r2, r3
 800cb4a:	68bb      	ldr	r3, [r7, #8]
 800cb4c:	4413      	add	r3, r2
 800cb4e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	3301      	adds	r3, #1
 800cb54:	60fb      	str	r3, [r7, #12]
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	885b      	ldrh	r3, [r3, #2]
 800cb5a:	461a      	mov	r2, r3
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	4293      	cmp	r3, r2
 800cb60:	dbe7      	blt.n	800cb32 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800cb62:	bf00      	nop
 800cb64:	3714      	adds	r7, #20
 800cb66:	46bd      	mov	sp, r7
 800cb68:	bc80      	pop	{r7}
 800cb6a:	4770      	bx	lr

0800cb6c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b082      	sub	sp, #8
 800cb70:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800cb72:	2300      	movs	r3, #0
 800cb74:	80fb      	strh	r3, [r7, #6]
 800cb76:	e009      	b.n	800cb8c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800cb78:	88fb      	ldrh	r3, [r7, #6]
 800cb7a:	4a08      	ldr	r2, [pc, #32]	; (800cb9c <memp_init+0x30>)
 800cb7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb80:	4618      	mov	r0, r3
 800cb82:	f7ff ffc5 	bl	800cb10 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800cb86:	88fb      	ldrh	r3, [r7, #6]
 800cb88:	3301      	adds	r3, #1
 800cb8a:	80fb      	strh	r3, [r7, #6]
 800cb8c:	88fb      	ldrh	r3, [r7, #6]
 800cb8e:	2b05      	cmp	r3, #5
 800cb90:	d9f2      	bls.n	800cb78 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800cb92:	bf00      	nop
 800cb94:	3708      	adds	r7, #8
 800cb96:	46bd      	mov	sp, r7
 800cb98:	bd80      	pop	{r7, pc}
 800cb9a:	bf00      	nop
 800cb9c:	080139b4 	.word	0x080139b4

0800cba0 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800cba0:	b580      	push	{r7, lr}
 800cba2:	b084      	sub	sp, #16
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	689b      	ldr	r3, [r3, #8]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d012      	beq.n	800cbdc <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	689b      	ldr	r3, [r3, #8]
 800cbba:	68fa      	ldr	r2, [r7, #12]
 800cbbc:	6812      	ldr	r2, [r2, #0]
 800cbbe:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	f003 0303 	and.w	r3, r3, #3
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d006      	beq.n	800cbd8 <do_memp_malloc_pool+0x38>
 800cbca:	4b07      	ldr	r3, [pc, #28]	; (800cbe8 <do_memp_malloc_pool+0x48>)
 800cbcc:	f240 1249 	movw	r2, #329	; 0x149
 800cbd0:	4906      	ldr	r1, [pc, #24]	; (800cbec <do_memp_malloc_pool+0x4c>)
 800cbd2:	4807      	ldr	r0, [pc, #28]	; (800cbf0 <do_memp_malloc_pool+0x50>)
 800cbd4:	f004 fd3a 	bl	801164c <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	e000      	b.n	800cbde <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 800cbdc:	2300      	movs	r3, #0
}
 800cbde:	4618      	mov	r0, r3
 800cbe0:	3710      	adds	r7, #16
 800cbe2:	46bd      	mov	sp, r7
 800cbe4:	bd80      	pop	{r7, pc}
 800cbe6:	bf00      	nop
 800cbe8:	08012aac 	.word	0x08012aac
 800cbec:	08012adc 	.word	0x08012adc
 800cbf0:	08012b00 	.word	0x08012b00

0800cbf4 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b084      	sub	sp, #16
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	4603      	mov	r3, r0
 800cbfc:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800cbfe:	79fb      	ldrb	r3, [r7, #7]
 800cc00:	2b05      	cmp	r3, #5
 800cc02:	d908      	bls.n	800cc16 <memp_malloc+0x22>
 800cc04:	4b0a      	ldr	r3, [pc, #40]	; (800cc30 <memp_malloc+0x3c>)
 800cc06:	f240 1287 	movw	r2, #391	; 0x187
 800cc0a:	490a      	ldr	r1, [pc, #40]	; (800cc34 <memp_malloc+0x40>)
 800cc0c:	480a      	ldr	r0, [pc, #40]	; (800cc38 <memp_malloc+0x44>)
 800cc0e:	f004 fd1d 	bl	801164c <iprintf>
 800cc12:	2300      	movs	r3, #0
 800cc14:	e008      	b.n	800cc28 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800cc16:	79fb      	ldrb	r3, [r7, #7]
 800cc18:	4a08      	ldr	r2, [pc, #32]	; (800cc3c <memp_malloc+0x48>)
 800cc1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f7ff ffbe 	bl	800cba0 <do_memp_malloc_pool>
 800cc24:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800cc26:	68fb      	ldr	r3, [r7, #12]
}
 800cc28:	4618      	mov	r0, r3
 800cc2a:	3710      	adds	r7, #16
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	bd80      	pop	{r7, pc}
 800cc30:	08012aac 	.word	0x08012aac
 800cc34:	08012b3c 	.word	0x08012b3c
 800cc38:	08012b00 	.word	0x08012b00
 800cc3c:	080139b4 	.word	0x080139b4

0800cc40 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800cc40:	b580      	push	{r7, lr}
 800cc42:	b084      	sub	sp, #16
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	6078      	str	r0, [r7, #4]
 800cc48:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	f003 0303 	and.w	r3, r3, #3
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d006      	beq.n	800cc62 <do_memp_free_pool+0x22>
 800cc54:	4b0a      	ldr	r3, [pc, #40]	; (800cc80 <do_memp_free_pool+0x40>)
 800cc56:	f240 129d 	movw	r2, #413	; 0x19d
 800cc5a:	490a      	ldr	r1, [pc, #40]	; (800cc84 <do_memp_free_pool+0x44>)
 800cc5c:	480a      	ldr	r0, [pc, #40]	; (800cc88 <do_memp_free_pool+0x48>)
 800cc5e:	f004 fcf5 	bl	801164c <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	689b      	ldr	r3, [r3, #8]
 800cc6a:	681a      	ldr	r2, [r3, #0]
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	689b      	ldr	r3, [r3, #8]
 800cc74:	68fa      	ldr	r2, [r7, #12]
 800cc76:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800cc78:	bf00      	nop
 800cc7a:	3710      	adds	r7, #16
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bd80      	pop	{r7, pc}
 800cc80:	08012aac 	.word	0x08012aac
 800cc84:	08012b5c 	.word	0x08012b5c
 800cc88:	08012b00 	.word	0x08012b00

0800cc8c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b082      	sub	sp, #8
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	4603      	mov	r3, r0
 800cc94:	6039      	str	r1, [r7, #0]
 800cc96:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800cc98:	79fb      	ldrb	r3, [r7, #7]
 800cc9a:	2b05      	cmp	r3, #5
 800cc9c:	d907      	bls.n	800ccae <memp_free+0x22>
 800cc9e:	4b0c      	ldr	r3, [pc, #48]	; (800ccd0 <memp_free+0x44>)
 800cca0:	f240 12db 	movw	r2, #475	; 0x1db
 800cca4:	490b      	ldr	r1, [pc, #44]	; (800ccd4 <memp_free+0x48>)
 800cca6:	480c      	ldr	r0, [pc, #48]	; (800ccd8 <memp_free+0x4c>)
 800cca8:	f004 fcd0 	bl	801164c <iprintf>
 800ccac:	e00c      	b.n	800ccc8 <memp_free+0x3c>

  if (mem == NULL) {
 800ccae:	683b      	ldr	r3, [r7, #0]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d008      	beq.n	800ccc6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800ccb4:	79fb      	ldrb	r3, [r7, #7]
 800ccb6:	4a09      	ldr	r2, [pc, #36]	; (800ccdc <memp_free+0x50>)
 800ccb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ccbc:	6839      	ldr	r1, [r7, #0]
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	f7ff ffbe 	bl	800cc40 <do_memp_free_pool>
 800ccc4:	e000      	b.n	800ccc8 <memp_free+0x3c>
    return;
 800ccc6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800ccc8:	3708      	adds	r7, #8
 800ccca:	46bd      	mov	sp, r7
 800cccc:	bd80      	pop	{r7, pc}
 800ccce:	bf00      	nop
 800ccd0:	08012aac 	.word	0x08012aac
 800ccd4:	08012b7c 	.word	0x08012b7c
 800ccd8:	08012b00 	.word	0x08012b00
 800ccdc:	080139b4 	.word	0x080139b4

0800cce0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800cce0:	b480      	push	{r7}
 800cce2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800cce4:	bf00      	nop
 800cce6:	46bd      	mov	sp, r7
 800cce8:	bc80      	pop	{r7}
 800ccea:	4770      	bx	lr

0800ccec <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800ccec:	b580      	push	{r7, lr}
 800ccee:	b084      	sub	sp, #16
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	60f8      	str	r0, [r7, #12]
 800ccf4:	60b9      	str	r1, [r7, #8]
 800ccf6:	607a      	str	r2, [r7, #4]
 800ccf8:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 800ccfa:	69fb      	ldr	r3, [r7, #28]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d105      	bne.n	800cd0c <netif_add+0x20>
 800cd00:	4b21      	ldr	r3, [pc, #132]	; (800cd88 <netif_add+0x9c>)
 800cd02:	22fb      	movs	r2, #251	; 0xfb
 800cd04:	4921      	ldr	r1, [pc, #132]	; (800cd8c <netif_add+0xa0>)
 800cd06:	4822      	ldr	r0, [pc, #136]	; (800cd90 <netif_add+0xa4>)
 800cd08:	f004 fca0 	bl	801164c <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	2200      	movs	r2, #0
 800cd16:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	2200      	movs	r2, #0
 800cd22:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	2203      	movs	r2, #3
 800cd2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	2200      	movs	r2, #0
 800cd32:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	69ba      	ldr	r2, [r7, #24]
 800cd38:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 800cd3a:	4b16      	ldr	r3, [pc, #88]	; (800cd94 <netif_add+0xa8>)
 800cd3c:	781b      	ldrb	r3, [r3, #0]
 800cd3e:	1c5a      	adds	r2, r3, #1
 800cd40:	b2d1      	uxtb	r1, r2
 800cd42:	4a14      	ldr	r2, [pc, #80]	; (800cd94 <netif_add+0xa8>)
 800cd44:	7011      	strb	r1, [r2, #0]
 800cd46:	68fa      	ldr	r2, [r7, #12]
 800cd48:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	6a3a      	ldr	r2, [r7, #32]
 800cd50:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800cd52:	683b      	ldr	r3, [r7, #0]
 800cd54:	687a      	ldr	r2, [r7, #4]
 800cd56:	68b9      	ldr	r1, [r7, #8]
 800cd58:	68f8      	ldr	r0, [r7, #12]
 800cd5a:	f000 f81f 	bl	800cd9c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800cd5e:	69fb      	ldr	r3, [r7, #28]
 800cd60:	68f8      	ldr	r0, [r7, #12]
 800cd62:	4798      	blx	r3
 800cd64:	4603      	mov	r3, r0
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d001      	beq.n	800cd6e <netif_add+0x82>
    return NULL;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	e007      	b.n	800cd7e <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800cd6e:	4b0a      	ldr	r3, [pc, #40]	; (800cd98 <netif_add+0xac>)
 800cd70:	681a      	ldr	r2, [r3, #0]
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800cd76:	4a08      	ldr	r2, [pc, #32]	; (800cd98 <netif_add+0xac>)
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800cd7c:	68fb      	ldr	r3, [r7, #12]
}
 800cd7e:	4618      	mov	r0, r3
 800cd80:	3710      	adds	r7, #16
 800cd82:	46bd      	mov	sp, r7
 800cd84:	bd80      	pop	{r7, pc}
 800cd86:	bf00      	nop
 800cd88:	08012b98 	.word	0x08012b98
 800cd8c:	08012bcc 	.word	0x08012bcc
 800cd90:	08012be4 	.word	0x08012be4
 800cd94:	20000440 	.word	0x20000440
 800cd98:	20006ffc 	.word	0x20006ffc

0800cd9c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b084      	sub	sp, #16
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	60f8      	str	r0, [r7, #12]
 800cda4:	60b9      	str	r1, [r7, #8]
 800cda6:	607a      	str	r2, [r7, #4]
 800cda8:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 800cdaa:	68bb      	ldr	r3, [r7, #8]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d003      	beq.n	800cdb8 <netif_set_addr+0x1c>
 800cdb0:	68bb      	ldr	r3, [r7, #8]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d10c      	bne.n	800cdd2 <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 800cdb8:	68b9      	ldr	r1, [r7, #8]
 800cdba:	68f8      	ldr	r0, [r7, #12]
 800cdbc:	f000 f81a 	bl	800cdf4 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800cdc0:	6879      	ldr	r1, [r7, #4]
 800cdc2:	68f8      	ldr	r0, [r7, #12]
 800cdc4:	f000 f859 	bl	800ce7a <netif_set_netmask>
    netif_set_gw(netif, gw);
 800cdc8:	6839      	ldr	r1, [r7, #0]
 800cdca:	68f8      	ldr	r0, [r7, #12]
 800cdcc:	f000 f842 	bl	800ce54 <netif_set_gw>
 800cdd0:	e00b      	b.n	800cdea <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 800cdd2:	6879      	ldr	r1, [r7, #4]
 800cdd4:	68f8      	ldr	r0, [r7, #12]
 800cdd6:	f000 f850 	bl	800ce7a <netif_set_netmask>
    netif_set_gw(netif, gw);
 800cdda:	6839      	ldr	r1, [r7, #0]
 800cddc:	68f8      	ldr	r0, [r7, #12]
 800cdde:	f000 f839 	bl	800ce54 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800cde2:	68b9      	ldr	r1, [r7, #8]
 800cde4:	68f8      	ldr	r0, [r7, #12]
 800cde6:	f000 f805 	bl	800cdf4 <netif_set_ipaddr>
  }
}
 800cdea:	bf00      	nop
 800cdec:	3710      	adds	r7, #16
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	bd80      	pop	{r7, pc}
	...

0800cdf4 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b084      	sub	sp, #16
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
 800cdfc:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d003      	beq.n	800ce0c <netif_set_ipaddr+0x18>
 800ce04:	683b      	ldr	r3, [r7, #0]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	60fb      	str	r3, [r7, #12]
 800ce0a:	e002      	b.n	800ce12 <netif_set_ipaddr+0x1e>
 800ce0c:	4b10      	ldr	r3, [pc, #64]	; (800ce50 <netif_set_ipaddr+0x5c>)
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800ce12:	68fa      	ldr	r2, [r7, #12]
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	3304      	adds	r3, #4
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	429a      	cmp	r2, r3
 800ce1c:	d014      	beq.n	800ce48 <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	3304      	adds	r3, #4
 800ce22:	f107 020c 	add.w	r2, r7, #12
 800ce26:	4611      	mov	r1, r2
 800ce28:	4618      	mov	r0, r3
 800ce2a:	f001 fa87 	bl	800e33c <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800ce2e:	683b      	ldr	r3, [r7, #0]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d002      	beq.n	800ce3a <netif_set_ipaddr+0x46>
 800ce34:	683b      	ldr	r3, [r7, #0]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	e000      	b.n	800ce3c <netif_set_ipaddr+0x48>
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	687a      	ldr	r2, [r7, #4]
 800ce3e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800ce40:	2101      	movs	r1, #1
 800ce42:	6878      	ldr	r0, [r7, #4]
 800ce44:	f000 f85d 	bl	800cf02 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 800ce48:	bf00      	nop
 800ce4a:	3710      	adds	r7, #16
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}
 800ce50:	080139dc 	.word	0x080139dc

0800ce54 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 800ce54:	b480      	push	{r7}
 800ce56:	b083      	sub	sp, #12
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
 800ce5c:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d002      	beq.n	800ce6a <netif_set_gw+0x16>
 800ce64:	683b      	ldr	r3, [r7, #0]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	e000      	b.n	800ce6c <netif_set_gw+0x18>
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	687a      	ldr	r2, [r7, #4]
 800ce6e:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 800ce70:	bf00      	nop
 800ce72:	370c      	adds	r7, #12
 800ce74:	46bd      	mov	sp, r7
 800ce76:	bc80      	pop	{r7}
 800ce78:	4770      	bx	lr

0800ce7a <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800ce7a:	b480      	push	{r7}
 800ce7c:	b083      	sub	sp, #12
 800ce7e:	af00      	add	r7, sp, #0
 800ce80:	6078      	str	r0, [r7, #4]
 800ce82:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d002      	beq.n	800ce90 <netif_set_netmask+0x16>
 800ce8a:	683b      	ldr	r3, [r7, #0]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	e000      	b.n	800ce92 <netif_set_netmask+0x18>
 800ce90:	2300      	movs	r3, #0
 800ce92:	687a      	ldr	r2, [r7, #4]
 800ce94:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 800ce96:	bf00      	nop
 800ce98:	370c      	adds	r7, #12
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bc80      	pop	{r7}
 800ce9e:	4770      	bx	lr

0800cea0 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800cea0:	b480      	push	{r7}
 800cea2:	b083      	sub	sp, #12
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800cea8:	4a03      	ldr	r2, [pc, #12]	; (800ceb8 <netif_set_default+0x18>)
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800ceae:	bf00      	nop
 800ceb0:	370c      	adds	r7, #12
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	bc80      	pop	{r7}
 800ceb6:	4770      	bx	lr
 800ceb8:	20007000 	.word	0x20007000

0800cebc <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800cebc:	b580      	push	{r7, lr}
 800cebe:	b082      	sub	sp, #8
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ceca:	f003 0301 	and.w	r3, r3, #1
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d113      	bne.n	800cefa <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ced8:	f043 0301 	orr.w	r3, r3, #1
 800cedc:	b2da      	uxtb	r2, r3
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ceea:	f003 0304 	and.w	r3, r3, #4
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d003      	beq.n	800cefa <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800cef2:	2103      	movs	r1, #3
 800cef4:	6878      	ldr	r0, [r7, #4]
 800cef6:	f000 f804 	bl	800cf02 <netif_issue_reports>
    }
  }
}
 800cefa:	bf00      	nop
 800cefc:	3708      	adds	r7, #8
 800cefe:	46bd      	mov	sp, r7
 800cf00:	bd80      	pop	{r7, pc}

0800cf02 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 800cf02:	b580      	push	{r7, lr}
 800cf04:	b082      	sub	sp, #8
 800cf06:	af00      	add	r7, sp, #0
 800cf08:	6078      	str	r0, [r7, #4]
 800cf0a:	460b      	mov	r3, r1
 800cf0c:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800cf0e:	78fb      	ldrb	r3, [r7, #3]
 800cf10:	f003 0301 	and.w	r3, r3, #1
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d011      	beq.n	800cf3c <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	3304      	adds	r3, #4
 800cf1c:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d00c      	beq.n	800cf3c <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cf28:	f003 0308 	and.w	r3, r3, #8
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d005      	beq.n	800cf3c <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	3304      	adds	r3, #4
 800cf34:	4619      	mov	r1, r3
 800cf36:	6878      	ldr	r0, [r7, #4]
 800cf38:	f002 f932 	bl	800f1a0 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800cf3c:	bf00      	nop
 800cf3e:	3708      	adds	r7, #8
 800cf40:	46bd      	mov	sp, r7
 800cf42:	bd80      	pop	{r7, pc}

0800cf44 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b082      	sub	sp, #8
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cf52:	f003 0301 	and.w	r3, r3, #1
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d012      	beq.n	800cf80 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cf60:	f023 0301 	bic.w	r3, r3, #1
 800cf64:	b2da      	uxtb	r2, r3
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cf72:	f003 0308 	and.w	r3, r3, #8
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d002      	beq.n	800cf80 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 800cf7a:	6878      	ldr	r0, [r7, #4]
 800cf7c:	f001 fcd6 	bl	800e92c <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800cf80:	bf00      	nop
 800cf82:	3708      	adds	r7, #8
 800cf84:	46bd      	mov	sp, r7
 800cf86:	bd80      	pop	{r7, pc}

0800cf88 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800cf88:	b480      	push	{r7}
 800cf8a:	b083      	sub	sp, #12
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
 800cf90:	6039      	str	r1, [r7, #0]
  if (netif) {
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d002      	beq.n	800cf9e <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	683a      	ldr	r2, [r7, #0]
 800cf9c:	61da      	str	r2, [r3, #28]
  }
}
 800cf9e:	bf00      	nop
 800cfa0:	370c      	adds	r7, #12
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	bc80      	pop	{r7}
 800cfa6:	4770      	bx	lr

0800cfa8 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b088      	sub	sp, #32
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	4603      	mov	r3, r0
 800cfb0:	71fb      	strb	r3, [r7, #7]
 800cfb2:	460b      	mov	r3, r1
 800cfb4:	80bb      	strh	r3, [r7, #4]
 800cfb6:	4613      	mov	r3, r2
 800cfb8:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 800cfba:	79fb      	ldrb	r3, [r7, #7]
 800cfbc:	2b04      	cmp	r3, #4
 800cfbe:	d81c      	bhi.n	800cffa <pbuf_alloc+0x52>
 800cfc0:	a201      	add	r2, pc, #4	; (adr r2, 800cfc8 <pbuf_alloc+0x20>)
 800cfc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfc6:	bf00      	nop
 800cfc8:	0800cfdd 	.word	0x0800cfdd
 800cfcc:	0800cfe3 	.word	0x0800cfe3
 800cfd0:	0800cfe9 	.word	0x0800cfe9
 800cfd4:	0800cfef 	.word	0x0800cfef
 800cfd8:	0800cff5 	.word	0x0800cff5
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800cfdc:	2336      	movs	r3, #54	; 0x36
 800cfde:	82fb      	strh	r3, [r7, #22]
    break;
 800cfe0:	e014      	b.n	800d00c <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800cfe2:	2322      	movs	r3, #34	; 0x22
 800cfe4:	82fb      	strh	r3, [r7, #22]
    break;
 800cfe6:	e011      	b.n	800d00c <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800cfe8:	230e      	movs	r3, #14
 800cfea:	82fb      	strh	r3, [r7, #22]
    break;
 800cfec:	e00e      	b.n	800d00c <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800cfee:	2300      	movs	r3, #0
 800cff0:	82fb      	strh	r3, [r7, #22]
    break;
 800cff2:	e00b      	b.n	800d00c <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 800cff4:	2300      	movs	r3, #0
 800cff6:	82fb      	strh	r3, [r7, #22]
    break;
 800cff8:	e008      	b.n	800d00c <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800cffa:	4ba3      	ldr	r3, [pc, #652]	; (800d288 <pbuf_alloc+0x2e0>)
 800cffc:	f44f 728b 	mov.w	r2, #278	; 0x116
 800d000:	49a2      	ldr	r1, [pc, #648]	; (800d28c <pbuf_alloc+0x2e4>)
 800d002:	48a3      	ldr	r0, [pc, #652]	; (800d290 <pbuf_alloc+0x2e8>)
 800d004:	f004 fb22 	bl	801164c <iprintf>
    return NULL;
 800d008:	2300      	movs	r3, #0
 800d00a:	e159      	b.n	800d2c0 <pbuf_alloc+0x318>
  }

  switch (type) {
 800d00c:	79bb      	ldrb	r3, [r7, #6]
 800d00e:	2b03      	cmp	r3, #3
 800d010:	f200 8130 	bhi.w	800d274 <pbuf_alloc+0x2cc>
 800d014:	a201      	add	r2, pc, #4	; (adr r2, 800d01c <pbuf_alloc+0x74>)
 800d016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d01a:	bf00      	nop
 800d01c:	0800d1b5 	.word	0x0800d1b5
 800d020:	0800d241 	.word	0x0800d241
 800d024:	0800d241 	.word	0x0800d241
 800d028:	0800d02d 	.word	0x0800d02d
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800d02c:	2005      	movs	r0, #5
 800d02e:	f7ff fde1 	bl	800cbf4 <memp_malloc>
 800d032:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 800d034:	69fb      	ldr	r3, [r7, #28]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d101      	bne.n	800d03e <pbuf_alloc+0x96>
      PBUF_POOL_IS_EMPTY();
      return NULL;
 800d03a:	2300      	movs	r3, #0
 800d03c:	e140      	b.n	800d2c0 <pbuf_alloc+0x318>
    }
    p->type = type;
 800d03e:	69fb      	ldr	r3, [r7, #28]
 800d040:	79ba      	ldrb	r2, [r7, #6]
 800d042:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 800d044:	69fb      	ldr	r3, [r7, #28]
 800d046:	2200      	movs	r2, #0
 800d048:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800d04a:	8afb      	ldrh	r3, [r7, #22]
 800d04c:	3310      	adds	r3, #16
 800d04e:	69fa      	ldr	r2, [r7, #28]
 800d050:	4413      	add	r3, r2
 800d052:	3303      	adds	r3, #3
 800d054:	f023 0303 	bic.w	r3, r3, #3
 800d058:	461a      	mov	r2, r3
 800d05a:	69fb      	ldr	r3, [r7, #28]
 800d05c:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 800d05e:	69fb      	ldr	r3, [r7, #28]
 800d060:	685b      	ldr	r3, [r3, #4]
 800d062:	f003 0303 	and.w	r3, r3, #3
 800d066:	2b00      	cmp	r3, #0
 800d068:	d006      	beq.n	800d078 <pbuf_alloc+0xd0>
 800d06a:	4b87      	ldr	r3, [pc, #540]	; (800d288 <pbuf_alloc+0x2e0>)
 800d06c:	f240 1229 	movw	r2, #297	; 0x129
 800d070:	4988      	ldr	r1, [pc, #544]	; (800d294 <pbuf_alloc+0x2ec>)
 800d072:	4887      	ldr	r0, [pc, #540]	; (800d290 <pbuf_alloc+0x2e8>)
 800d074:	f004 faea 	bl	801164c <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 800d078:	69fb      	ldr	r3, [r7, #28]
 800d07a:	88ba      	ldrh	r2, [r7, #4]
 800d07c:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800d07e:	8afb      	ldrh	r3, [r7, #22]
 800d080:	3303      	adds	r3, #3
 800d082:	f023 0303 	bic.w	r3, r3, #3
 800d086:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 800d08a:	88bb      	ldrh	r3, [r7, #4]
 800d08c:	4293      	cmp	r3, r2
 800d08e:	bf28      	it	cs
 800d090:	4613      	movcs	r3, r2
 800d092:	b29a      	uxth	r2, r3
 800d094:	69fb      	ldr	r3, [r7, #28]
 800d096:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800d098:	69fb      	ldr	r3, [r7, #28]
 800d09a:	685b      	ldr	r3, [r3, #4]
 800d09c:	69fa      	ldr	r2, [r7, #28]
 800d09e:	8952      	ldrh	r2, [r2, #10]
 800d0a0:	441a      	add	r2, r3
 800d0a2:	69fb      	ldr	r3, [r7, #28]
 800d0a4:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d0a8:	429a      	cmp	r2, r3
 800d0aa:	d906      	bls.n	800d0ba <pbuf_alloc+0x112>
 800d0ac:	4b76      	ldr	r3, [pc, #472]	; (800d288 <pbuf_alloc+0x2e0>)
 800d0ae:	f44f 7298 	mov.w	r2, #304	; 0x130
 800d0b2:	4979      	ldr	r1, [pc, #484]	; (800d298 <pbuf_alloc+0x2f0>)
 800d0b4:	4876      	ldr	r0, [pc, #472]	; (800d290 <pbuf_alloc+0x2e8>)
 800d0b6:	f004 fac9 	bl	801164c <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800d0ba:	8afb      	ldrh	r3, [r7, #22]
 800d0bc:	3303      	adds	r3, #3
 800d0be:	f023 0303 	bic.w	r3, r3, #3
 800d0c2:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800d0c6:	d106      	bne.n	800d0d6 <pbuf_alloc+0x12e>
 800d0c8:	4b6f      	ldr	r3, [pc, #444]	; (800d288 <pbuf_alloc+0x2e0>)
 800d0ca:	f44f 7299 	mov.w	r2, #306	; 0x132
 800d0ce:	4973      	ldr	r1, [pc, #460]	; (800d29c <pbuf_alloc+0x2f4>)
 800d0d0:	486f      	ldr	r0, [pc, #444]	; (800d290 <pbuf_alloc+0x2e8>)
 800d0d2:	f004 fabb 	bl	801164c <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 800d0d6:	69fb      	ldr	r3, [r7, #28]
 800d0d8:	2201      	movs	r2, #1
 800d0da:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 800d0dc:	69fb      	ldr	r3, [r7, #28]
 800d0de:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 800d0e0:	88bb      	ldrh	r3, [r7, #4]
 800d0e2:	69fa      	ldr	r2, [r7, #28]
 800d0e4:	8952      	ldrh	r2, [r2, #10]
 800d0e6:	1a9b      	subs	r3, r3, r2
 800d0e8:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 800d0ea:	e05f      	b.n	800d1ac <pbuf_alloc+0x204>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800d0ec:	2005      	movs	r0, #5
 800d0ee:	f7ff fd81 	bl	800cbf4 <memp_malloc>
 800d0f2:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d104      	bne.n	800d104 <pbuf_alloc+0x15c>
        PBUF_POOL_IS_EMPTY();
        /* free chain so far allocated */
        pbuf_free(p);
 800d0fa:	69f8      	ldr	r0, [r7, #28]
 800d0fc:	f000 fac2 	bl	800d684 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 800d100:	2300      	movs	r3, #0
 800d102:	e0dd      	b.n	800d2c0 <pbuf_alloc+0x318>
      }
      q->type = type;
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	79ba      	ldrb	r2, [r7, #6]
 800d108:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	2200      	movs	r2, #0
 800d10e:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	2200      	movs	r2, #0
 800d114:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 800d116:	69bb      	ldr	r3, [r7, #24]
 800d118:	68fa      	ldr	r2, [r7, #12]
 800d11a:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800d11c:	693b      	ldr	r3, [r7, #16]
 800d11e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800d122:	4293      	cmp	r3, r2
 800d124:	dd06      	ble.n	800d134 <pbuf_alloc+0x18c>
 800d126:	4b58      	ldr	r3, [pc, #352]	; (800d288 <pbuf_alloc+0x2e0>)
 800d128:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800d12c:	495c      	ldr	r1, [pc, #368]	; (800d2a0 <pbuf_alloc+0x2f8>)
 800d12e:	4858      	ldr	r0, [pc, #352]	; (800d290 <pbuf_alloc+0x2e8>)
 800d130:	f004 fa8c 	bl	801164c <iprintf>
      q->tot_len = (u16_t)rem_len;
 800d134:	693b      	ldr	r3, [r7, #16]
 800d136:	b29a      	uxth	r2, r3
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800d13c:	693b      	ldr	r3, [r7, #16]
 800d13e:	b29b      	uxth	r3, r3
 800d140:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800d144:	bf28      	it	cs
 800d146:	f44f 7314 	movcs.w	r3, #592	; 0x250
 800d14a:	b29a      	uxth	r2, r3
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	f103 0210 	add.w	r2, r3, #16
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	685b      	ldr	r3, [r3, #4]
 800d15e:	f003 0303 	and.w	r3, r3, #3
 800d162:	2b00      	cmp	r3, #0
 800d164:	d006      	beq.n	800d174 <pbuf_alloc+0x1cc>
 800d166:	4b48      	ldr	r3, [pc, #288]	; (800d288 <pbuf_alloc+0x2e0>)
 800d168:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800d16c:	494d      	ldr	r1, [pc, #308]	; (800d2a4 <pbuf_alloc+0x2fc>)
 800d16e:	4848      	ldr	r0, [pc, #288]	; (800d290 <pbuf_alloc+0x2e8>)
 800d170:	f004 fa6c 	bl	801164c <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800d174:	69fb      	ldr	r3, [r7, #28]
 800d176:	685b      	ldr	r3, [r3, #4]
 800d178:	69fa      	ldr	r2, [r7, #28]
 800d17a:	8952      	ldrh	r2, [r2, #10]
 800d17c:	441a      	add	r2, r3
 800d17e:	69fb      	ldr	r3, [r7, #28]
 800d180:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d184:	429a      	cmp	r2, r3
 800d186:	d906      	bls.n	800d196 <pbuf_alloc+0x1ee>
 800d188:	4b3f      	ldr	r3, [pc, #252]	; (800d288 <pbuf_alloc+0x2e0>)
 800d18a:	f240 1255 	movw	r2, #341	; 0x155
 800d18e:	4942      	ldr	r1, [pc, #264]	; (800d298 <pbuf_alloc+0x2f0>)
 800d190:	483f      	ldr	r0, [pc, #252]	; (800d290 <pbuf_alloc+0x2e8>)
 800d192:	f004 fa5b 	bl	801164c <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	2201      	movs	r2, #1
 800d19a:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	895b      	ldrh	r3, [r3, #10]
 800d1a0:	461a      	mov	r2, r3
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	1a9b      	subs	r3, r3, r2
 800d1a6:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 800d1ac:	693b      	ldr	r3, [r7, #16]
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	dc9c      	bgt.n	800d0ec <pbuf_alloc+0x144>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 800d1b2:	e07e      	b.n	800d2b2 <pbuf_alloc+0x30a>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800d1b4:	8afb      	ldrh	r3, [r7, #22]
 800d1b6:	3313      	adds	r3, #19
 800d1b8:	b29b      	uxth	r3, r3
 800d1ba:	f023 0303 	bic.w	r3, r3, #3
 800d1be:	b29a      	uxth	r2, r3
 800d1c0:	88bb      	ldrh	r3, [r7, #4]
 800d1c2:	3303      	adds	r3, #3
 800d1c4:	b29b      	uxth	r3, r3
 800d1c6:	f023 0303 	bic.w	r3, r3, #3
 800d1ca:	b29b      	uxth	r3, r3
 800d1cc:	4413      	add	r3, r2
 800d1ce:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800d1d0:	897a      	ldrh	r2, [r7, #10]
 800d1d2:	88bb      	ldrh	r3, [r7, #4]
 800d1d4:	3303      	adds	r3, #3
 800d1d6:	f023 0303 	bic.w	r3, r3, #3
 800d1da:	429a      	cmp	r2, r3
 800d1dc:	d201      	bcs.n	800d1e2 <pbuf_alloc+0x23a>
        return NULL;
 800d1de:	2300      	movs	r3, #0
 800d1e0:	e06e      	b.n	800d2c0 <pbuf_alloc+0x318>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 800d1e2:	897b      	ldrh	r3, [r7, #10]
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	f7ff fba9 	bl	800c93c <mem_malloc>
 800d1ea:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 800d1ec:	69fb      	ldr	r3, [r7, #28]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d101      	bne.n	800d1f6 <pbuf_alloc+0x24e>
      return NULL;
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	e064      	b.n	800d2c0 <pbuf_alloc+0x318>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800d1f6:	8afb      	ldrh	r3, [r7, #22]
 800d1f8:	3310      	adds	r3, #16
 800d1fa:	69fa      	ldr	r2, [r7, #28]
 800d1fc:	4413      	add	r3, r2
 800d1fe:	3303      	adds	r3, #3
 800d200:	f023 0303 	bic.w	r3, r3, #3
 800d204:	461a      	mov	r2, r3
 800d206:	69fb      	ldr	r3, [r7, #28]
 800d208:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800d20a:	69fb      	ldr	r3, [r7, #28]
 800d20c:	88ba      	ldrh	r2, [r7, #4]
 800d20e:	811a      	strh	r2, [r3, #8]
 800d210:	69fb      	ldr	r3, [r7, #28]
 800d212:	891a      	ldrh	r2, [r3, #8]
 800d214:	69fb      	ldr	r3, [r7, #28]
 800d216:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800d218:	69fb      	ldr	r3, [r7, #28]
 800d21a:	2200      	movs	r2, #0
 800d21c:	601a      	str	r2, [r3, #0]
    p->type = type;
 800d21e:	69fb      	ldr	r3, [r7, #28]
 800d220:	79ba      	ldrb	r2, [r7, #6]
 800d222:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800d224:	69fb      	ldr	r3, [r7, #28]
 800d226:	685b      	ldr	r3, [r3, #4]
 800d228:	f003 0303 	and.w	r3, r3, #3
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d03f      	beq.n	800d2b0 <pbuf_alloc+0x308>
 800d230:	4b15      	ldr	r3, [pc, #84]	; (800d288 <pbuf_alloc+0x2e0>)
 800d232:	f240 1277 	movw	r2, #375	; 0x177
 800d236:	491c      	ldr	r1, [pc, #112]	; (800d2a8 <pbuf_alloc+0x300>)
 800d238:	4815      	ldr	r0, [pc, #84]	; (800d290 <pbuf_alloc+0x2e8>)
 800d23a:	f004 fa07 	bl	801164c <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 800d23e:	e037      	b.n	800d2b0 <pbuf_alloc+0x308>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800d240:	2004      	movs	r0, #4
 800d242:	f7ff fcd7 	bl	800cbf4 <memp_malloc>
 800d246:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 800d248:	69fb      	ldr	r3, [r7, #28]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d101      	bne.n	800d252 <pbuf_alloc+0x2aa>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 800d24e:	2300      	movs	r3, #0
 800d250:	e036      	b.n	800d2c0 <pbuf_alloc+0x318>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 800d252:	69fb      	ldr	r3, [r7, #28]
 800d254:	2200      	movs	r2, #0
 800d256:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800d258:	69fb      	ldr	r3, [r7, #28]
 800d25a:	88ba      	ldrh	r2, [r7, #4]
 800d25c:	811a      	strh	r2, [r3, #8]
 800d25e:	69fb      	ldr	r3, [r7, #28]
 800d260:	891a      	ldrh	r2, [r3, #8]
 800d262:	69fb      	ldr	r3, [r7, #28]
 800d264:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800d266:	69fb      	ldr	r3, [r7, #28]
 800d268:	2200      	movs	r2, #0
 800d26a:	601a      	str	r2, [r3, #0]
    p->type = type;
 800d26c:	69fb      	ldr	r3, [r7, #28]
 800d26e:	79ba      	ldrb	r2, [r7, #6]
 800d270:	731a      	strb	r2, [r3, #12]
    break;
 800d272:	e01e      	b.n	800d2b2 <pbuf_alloc+0x30a>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800d274:	4b04      	ldr	r3, [pc, #16]	; (800d288 <pbuf_alloc+0x2e0>)
 800d276:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800d27a:	490c      	ldr	r1, [pc, #48]	; (800d2ac <pbuf_alloc+0x304>)
 800d27c:	4804      	ldr	r0, [pc, #16]	; (800d290 <pbuf_alloc+0x2e8>)
 800d27e:	f004 f9e5 	bl	801164c <iprintf>
    return NULL;
 800d282:	2300      	movs	r3, #0
 800d284:	e01c      	b.n	800d2c0 <pbuf_alloc+0x318>
 800d286:	bf00      	nop
 800d288:	08012c0c 	.word	0x08012c0c
 800d28c:	08012c3c 	.word	0x08012c3c
 800d290:	08012c58 	.word	0x08012c58
 800d294:	08012c80 	.word	0x08012c80
 800d298:	08012cb0 	.word	0x08012cb0
 800d29c:	08012ce4 	.word	0x08012ce4
 800d2a0:	08012d18 	.word	0x08012d18
 800d2a4:	08012d2c 	.word	0x08012d2c
 800d2a8:	08012d5c 	.word	0x08012d5c
 800d2ac:	08012d88 	.word	0x08012d88
    break;
 800d2b0:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 800d2b2:	69fb      	ldr	r3, [r7, #28]
 800d2b4:	2201      	movs	r2, #1
 800d2b6:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 800d2b8:	69fb      	ldr	r3, [r7, #28]
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800d2be:	69fb      	ldr	r3, [r7, #28]
}
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	3720      	adds	r7, #32
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	bd80      	pop	{r7, pc}

0800d2c8 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b084      	sub	sp, #16
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	603b      	str	r3, [r7, #0]
 800d2d0:	4603      	mov	r3, r0
 800d2d2:	71fb      	strb	r3, [r7, #7]
 800d2d4:	460b      	mov	r3, r1
 800d2d6:	80bb      	strh	r3, [r7, #4]
 800d2d8:	4613      	mov	r3, r2
 800d2da:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 800d2dc:	79fb      	ldrb	r3, [r7, #7]
 800d2de:	2b04      	cmp	r3, #4
 800d2e0:	d81b      	bhi.n	800d31a <pbuf_alloced_custom+0x52>
 800d2e2:	a201      	add	r2, pc, #4	; (adr r2, 800d2e8 <pbuf_alloced_custom+0x20>)
 800d2e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2e8:	0800d2fd 	.word	0x0800d2fd
 800d2ec:	0800d303 	.word	0x0800d303
 800d2f0:	0800d309 	.word	0x0800d309
 800d2f4:	0800d30f 	.word	0x0800d30f
 800d2f8:	0800d315 	.word	0x0800d315
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800d2fc:	2336      	movs	r3, #54	; 0x36
 800d2fe:	81fb      	strh	r3, [r7, #14]
    break;
 800d300:	e014      	b.n	800d32c <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800d302:	2322      	movs	r3, #34	; 0x22
 800d304:	81fb      	strh	r3, [r7, #14]
    break;
 800d306:	e011      	b.n	800d32c <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800d308:	230e      	movs	r3, #14
 800d30a:	81fb      	strh	r3, [r7, #14]
    break;
 800d30c:	e00e      	b.n	800d32c <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800d30e:	2300      	movs	r3, #0
 800d310:	81fb      	strh	r3, [r7, #14]
    break;
 800d312:	e00b      	b.n	800d32c <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 800d314:	2300      	movs	r3, #0
 800d316:	81fb      	strh	r3, [r7, #14]
    break;
 800d318:	e008      	b.n	800d32c <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800d31a:	4b1d      	ldr	r3, [pc, #116]	; (800d390 <pbuf_alloced_custom+0xc8>)
 800d31c:	f240 12c5 	movw	r2, #453	; 0x1c5
 800d320:	491c      	ldr	r1, [pc, #112]	; (800d394 <pbuf_alloced_custom+0xcc>)
 800d322:	481d      	ldr	r0, [pc, #116]	; (800d398 <pbuf_alloced_custom+0xd0>)
 800d324:	f004 f992 	bl	801164c <iprintf>
    return NULL;
 800d328:	2300      	movs	r3, #0
 800d32a:	e02d      	b.n	800d388 <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800d32c:	89fb      	ldrh	r3, [r7, #14]
 800d32e:	3303      	adds	r3, #3
 800d330:	f023 0203 	bic.w	r2, r3, #3
 800d334:	88bb      	ldrh	r3, [r7, #4]
 800d336:	441a      	add	r2, r3
 800d338:	8bbb      	ldrh	r3, [r7, #28]
 800d33a:	429a      	cmp	r2, r3
 800d33c:	d901      	bls.n	800d342 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800d33e:	2300      	movs	r3, #0
 800d340:	e022      	b.n	800d388 <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 800d342:	683b      	ldr	r3, [r7, #0]
 800d344:	2200      	movs	r2, #0
 800d346:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 800d348:	69bb      	ldr	r3, [r7, #24]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d008      	beq.n	800d360 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800d34e:	89fb      	ldrh	r3, [r7, #14]
 800d350:	3303      	adds	r3, #3
 800d352:	f023 0303 	bic.w	r3, r3, #3
 800d356:	69ba      	ldr	r2, [r7, #24]
 800d358:	441a      	add	r2, r3
 800d35a:	683b      	ldr	r3, [r7, #0]
 800d35c:	605a      	str	r2, [r3, #4]
 800d35e:	e002      	b.n	800d366 <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	2200      	movs	r2, #0
 800d364:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800d366:	683b      	ldr	r3, [r7, #0]
 800d368:	2202      	movs	r2, #2
 800d36a:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 800d36c:	683b      	ldr	r3, [r7, #0]
 800d36e:	88ba      	ldrh	r2, [r7, #4]
 800d370:	811a      	strh	r2, [r3, #8]
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	891a      	ldrh	r2, [r3, #8]
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	79ba      	ldrb	r2, [r7, #6]
 800d37e:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	2201      	movs	r2, #1
 800d384:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 800d386:	683b      	ldr	r3, [r7, #0]
}
 800d388:	4618      	mov	r0, r3
 800d38a:	3710      	adds	r7, #16
 800d38c:	46bd      	mov	sp, r7
 800d38e:	bd80      	pop	{r7, pc}
 800d390:	08012c0c 	.word	0x08012c0c
 800d394:	08012da4 	.word	0x08012da4
 800d398:	08012c58 	.word	0x08012c58

0800d39c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800d39c:	b580      	push	{r7, lr}
 800d39e:	b086      	sub	sp, #24
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	6078      	str	r0, [r7, #4]
 800d3a4:	460b      	mov	r3, r1
 800d3a6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d106      	bne.n	800d3bc <pbuf_realloc+0x20>
 800d3ae:	4b4b      	ldr	r3, [pc, #300]	; (800d4dc <pbuf_realloc+0x140>)
 800d3b0:	f240 12f3 	movw	r2, #499	; 0x1f3
 800d3b4:	494a      	ldr	r1, [pc, #296]	; (800d4e0 <pbuf_realloc+0x144>)
 800d3b6:	484b      	ldr	r0, [pc, #300]	; (800d4e4 <pbuf_realloc+0x148>)
 800d3b8:	f004 f948 	bl	801164c <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	7b1b      	ldrb	r3, [r3, #12]
 800d3c0:	2b03      	cmp	r3, #3
 800d3c2:	d012      	beq.n	800d3ea <pbuf_realloc+0x4e>
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	7b1b      	ldrb	r3, [r3, #12]
 800d3c8:	2b01      	cmp	r3, #1
 800d3ca:	d00e      	beq.n	800d3ea <pbuf_realloc+0x4e>
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	7b1b      	ldrb	r3, [r3, #12]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d00a      	beq.n	800d3ea <pbuf_realloc+0x4e>
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	7b1b      	ldrb	r3, [r3, #12]
 800d3d8:	2b02      	cmp	r3, #2
 800d3da:	d006      	beq.n	800d3ea <pbuf_realloc+0x4e>
 800d3dc:	4b3f      	ldr	r3, [pc, #252]	; (800d4dc <pbuf_realloc+0x140>)
 800d3de:	f240 12f7 	movw	r2, #503	; 0x1f7
 800d3e2:	4941      	ldr	r1, [pc, #260]	; (800d4e8 <pbuf_realloc+0x14c>)
 800d3e4:	483f      	ldr	r0, [pc, #252]	; (800d4e4 <pbuf_realloc+0x148>)
 800d3e6:	f004 f931 	bl	801164c <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	891b      	ldrh	r3, [r3, #8]
 800d3ee:	887a      	ldrh	r2, [r7, #2]
 800d3f0:	429a      	cmp	r2, r3
 800d3f2:	d26f      	bcs.n	800d4d4 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 800d3f4:	887b      	ldrh	r3, [r7, #2]
 800d3f6:	687a      	ldr	r2, [r7, #4]
 800d3f8:	8912      	ldrh	r2, [r2, #8]
 800d3fa:	1a9b      	subs	r3, r3, r2
 800d3fc:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800d3fe:	887b      	ldrh	r3, [r7, #2]
 800d400:	827b      	strh	r3, [r7, #18]
  q = p;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800d406:	e025      	b.n	800d454 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 800d408:	697b      	ldr	r3, [r7, #20]
 800d40a:	895b      	ldrh	r3, [r3, #10]
 800d40c:	8a7a      	ldrh	r2, [r7, #18]
 800d40e:	1ad3      	subs	r3, r2, r3
 800d410:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800d418:	4293      	cmp	r3, r2
 800d41a:	dd06      	ble.n	800d42a <pbuf_realloc+0x8e>
 800d41c:	4b2f      	ldr	r3, [pc, #188]	; (800d4dc <pbuf_realloc+0x140>)
 800d41e:	f240 220b 	movw	r2, #523	; 0x20b
 800d422:	4932      	ldr	r1, [pc, #200]	; (800d4ec <pbuf_realloc+0x150>)
 800d424:	482f      	ldr	r0, [pc, #188]	; (800d4e4 <pbuf_realloc+0x148>)
 800d426:	f004 f911 	bl	801164c <iprintf>
    q->tot_len += (u16_t)grow;
 800d42a:	697b      	ldr	r3, [r7, #20]
 800d42c:	891a      	ldrh	r2, [r3, #8]
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	b29b      	uxth	r3, r3
 800d432:	4413      	add	r3, r2
 800d434:	b29a      	uxth	r2, r3
 800d436:	697b      	ldr	r3, [r7, #20]
 800d438:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800d43a:	697b      	ldr	r3, [r7, #20]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800d440:	697b      	ldr	r3, [r7, #20]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d106      	bne.n	800d454 <pbuf_realloc+0xb8>
 800d446:	4b25      	ldr	r3, [pc, #148]	; (800d4dc <pbuf_realloc+0x140>)
 800d448:	f240 220f 	movw	r2, #527	; 0x20f
 800d44c:	4928      	ldr	r1, [pc, #160]	; (800d4f0 <pbuf_realloc+0x154>)
 800d44e:	4825      	ldr	r0, [pc, #148]	; (800d4e4 <pbuf_realloc+0x148>)
 800d450:	f004 f8fc 	bl	801164c <iprintf>
  while (rem_len > q->len) {
 800d454:	697b      	ldr	r3, [r7, #20]
 800d456:	895b      	ldrh	r3, [r3, #10]
 800d458:	8a7a      	ldrh	r2, [r7, #18]
 800d45a:	429a      	cmp	r2, r3
 800d45c:	d8d4      	bhi.n	800d408 <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800d45e:	697b      	ldr	r3, [r7, #20]
 800d460:	7b1b      	ldrb	r3, [r3, #12]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d122      	bne.n	800d4ac <pbuf_realloc+0x110>
 800d466:	697b      	ldr	r3, [r7, #20]
 800d468:	895b      	ldrh	r3, [r3, #10]
 800d46a:	8a7a      	ldrh	r2, [r7, #18]
 800d46c:	429a      	cmp	r2, r3
 800d46e:	d01d      	beq.n	800d4ac <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800d470:	697b      	ldr	r3, [r7, #20]
 800d472:	7b5b      	ldrb	r3, [r3, #13]
 800d474:	f003 0302 	and.w	r3, r3, #2
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d117      	bne.n	800d4ac <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800d47c:	697b      	ldr	r3, [r7, #20]
 800d47e:	685b      	ldr	r3, [r3, #4]
 800d480:	461a      	mov	r2, r3
 800d482:	697b      	ldr	r3, [r7, #20]
 800d484:	1ad3      	subs	r3, r2, r3
 800d486:	b29a      	uxth	r2, r3
 800d488:	8a7b      	ldrh	r3, [r7, #18]
 800d48a:	4413      	add	r3, r2
 800d48c:	b29b      	uxth	r3, r3
 800d48e:	4619      	mov	r1, r3
 800d490:	6978      	ldr	r0, [r7, #20]
 800d492:	f7ff f977 	bl	800c784 <mem_trim>
 800d496:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800d498:	697b      	ldr	r3, [r7, #20]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d106      	bne.n	800d4ac <pbuf_realloc+0x110>
 800d49e:	4b0f      	ldr	r3, [pc, #60]	; (800d4dc <pbuf_realloc+0x140>)
 800d4a0:	f240 221d 	movw	r2, #541	; 0x21d
 800d4a4:	4913      	ldr	r1, [pc, #76]	; (800d4f4 <pbuf_realloc+0x158>)
 800d4a6:	480f      	ldr	r0, [pc, #60]	; (800d4e4 <pbuf_realloc+0x148>)
 800d4a8:	f004 f8d0 	bl	801164c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800d4ac:	697b      	ldr	r3, [r7, #20]
 800d4ae:	8a7a      	ldrh	r2, [r7, #18]
 800d4b0:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800d4b2:	697b      	ldr	r3, [r7, #20]
 800d4b4:	895a      	ldrh	r2, [r3, #10]
 800d4b6:	697b      	ldr	r3, [r7, #20]
 800d4b8:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800d4ba:	697b      	ldr	r3, [r7, #20]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d004      	beq.n	800d4cc <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800d4c2:	697b      	ldr	r3, [r7, #20]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	f000 f8dc 	bl	800d684 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800d4cc:	697b      	ldr	r3, [r7, #20]
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	601a      	str	r2, [r3, #0]
 800d4d2:	e000      	b.n	800d4d6 <pbuf_realloc+0x13a>
    return;
 800d4d4:	bf00      	nop

}
 800d4d6:	3718      	adds	r7, #24
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	bd80      	pop	{r7, pc}
 800d4dc:	08012c0c 	.word	0x08012c0c
 800d4e0:	08012dc8 	.word	0x08012dc8
 800d4e4:	08012c58 	.word	0x08012c58
 800d4e8:	08012de0 	.word	0x08012de0
 800d4ec:	08012dfc 	.word	0x08012dfc
 800d4f0:	08012e10 	.word	0x08012e10
 800d4f4:	08012e28 	.word	0x08012e28

0800d4f8 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800d4f8:	b580      	push	{r7, lr}
 800d4fa:	b084      	sub	sp, #16
 800d4fc:	af00      	add	r7, sp, #0
 800d4fe:	6078      	str	r0, [r7, #4]
 800d500:	460b      	mov	r3, r1
 800d502:	807b      	strh	r3, [r7, #2]
 800d504:	4613      	mov	r3, r2
 800d506:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d106      	bne.n	800d51c <pbuf_header_impl+0x24>
 800d50e:	4b46      	ldr	r3, [pc, #280]	; (800d628 <pbuf_header_impl+0x130>)
 800d510:	f240 223f 	movw	r2, #575	; 0x23f
 800d514:	4945      	ldr	r1, [pc, #276]	; (800d62c <pbuf_header_impl+0x134>)
 800d516:	4846      	ldr	r0, [pc, #280]	; (800d630 <pbuf_header_impl+0x138>)
 800d518:	f004 f898 	bl	801164c <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 800d51c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d520:	2b00      	cmp	r3, #0
 800d522:	d002      	beq.n	800d52a <pbuf_header_impl+0x32>
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d101      	bne.n	800d52e <pbuf_header_impl+0x36>
    return 0;
 800d52a:	2300      	movs	r3, #0
 800d52c:	e078      	b.n	800d620 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 800d52e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d532:	2b00      	cmp	r3, #0
 800d534:	da10      	bge.n	800d558 <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 800d536:	887b      	ldrh	r3, [r7, #2]
 800d538:	425b      	negs	r3, r3
 800d53a:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	895b      	ldrh	r3, [r3, #10]
 800d540:	89fa      	ldrh	r2, [r7, #14]
 800d542:	429a      	cmp	r2, r3
 800d544:	d90a      	bls.n	800d55c <pbuf_header_impl+0x64>
 800d546:	4b38      	ldr	r3, [pc, #224]	; (800d628 <pbuf_header_impl+0x130>)
 800d548:	f240 2247 	movw	r2, #583	; 0x247
 800d54c:	4939      	ldr	r1, [pc, #228]	; (800d634 <pbuf_header_impl+0x13c>)
 800d54e:	4838      	ldr	r0, [pc, #224]	; (800d630 <pbuf_header_impl+0x138>)
 800d550:	f004 f87c 	bl	801164c <iprintf>
 800d554:	2301      	movs	r3, #1
 800d556:	e063      	b.n	800d620 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 800d558:	887b      	ldrh	r3, [r7, #2]
 800d55a:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	7b1b      	ldrb	r3, [r3, #12]
 800d560:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	685b      	ldr	r3, [r3, #4]
 800d566:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800d568:	89bb      	ldrh	r3, [r7, #12]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d002      	beq.n	800d574 <pbuf_header_impl+0x7c>
 800d56e:	89bb      	ldrh	r3, [r7, #12]
 800d570:	2b03      	cmp	r3, #3
 800d572:	d112      	bne.n	800d59a <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	685a      	ldr	r2, [r3, #4]
 800d578:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d57c:	425b      	negs	r3, r3
 800d57e:	441a      	add	r2, r3
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	685a      	ldr	r2, [r3, #4]
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	3310      	adds	r3, #16
 800d58c:	429a      	cmp	r2, r3
 800d58e:	d238      	bcs.n	800d602 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	68ba      	ldr	r2, [r7, #8]
 800d594:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 800d596:	2301      	movs	r3, #1
 800d598:	e042      	b.n	800d620 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800d59a:	89bb      	ldrh	r3, [r7, #12]
 800d59c:	2b02      	cmp	r3, #2
 800d59e:	d002      	beq.n	800d5a6 <pbuf_header_impl+0xae>
 800d5a0:	89bb      	ldrh	r3, [r7, #12]
 800d5a2:	2b01      	cmp	r3, #1
 800d5a4:	d124      	bne.n	800d5f0 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800d5a6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	da0d      	bge.n	800d5ca <pbuf_header_impl+0xd2>
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	895b      	ldrh	r3, [r3, #10]
 800d5b2:	89fa      	ldrh	r2, [r7, #14]
 800d5b4:	429a      	cmp	r2, r3
 800d5b6:	d808      	bhi.n	800d5ca <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	685a      	ldr	r2, [r3, #4]
 800d5bc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d5c0:	425b      	negs	r3, r3
 800d5c2:	441a      	add	r2, r3
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	605a      	str	r2, [r3, #4]
 800d5c8:	e011      	b.n	800d5ee <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 800d5ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	dd0b      	ble.n	800d5ea <pbuf_header_impl+0xf2>
 800d5d2:	787b      	ldrb	r3, [r7, #1]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d008      	beq.n	800d5ea <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	685a      	ldr	r2, [r3, #4]
 800d5dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d5e0:	425b      	negs	r3, r3
 800d5e2:	441a      	add	r2, r3
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	605a      	str	r2, [r3, #4]
 800d5e8:	e001      	b.n	800d5ee <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	e018      	b.n	800d620 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800d5ee:	e008      	b.n	800d602 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 800d5f0:	4b0d      	ldr	r3, [pc, #52]	; (800d628 <pbuf_header_impl+0x130>)
 800d5f2:	f240 2277 	movw	r2, #631	; 0x277
 800d5f6:	4910      	ldr	r1, [pc, #64]	; (800d638 <pbuf_header_impl+0x140>)
 800d5f8:	480d      	ldr	r0, [pc, #52]	; (800d630 <pbuf_header_impl+0x138>)
 800d5fa:	f004 f827 	bl	801164c <iprintf>
    return 1;
 800d5fe:	2301      	movs	r3, #1
 800d600:	e00e      	b.n	800d620 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	895a      	ldrh	r2, [r3, #10]
 800d606:	887b      	ldrh	r3, [r7, #2]
 800d608:	4413      	add	r3, r2
 800d60a:	b29a      	uxth	r2, r3
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	891a      	ldrh	r2, [r3, #8]
 800d614:	887b      	ldrh	r3, [r7, #2]
 800d616:	4413      	add	r3, r2
 800d618:	b29a      	uxth	r2, r3
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 800d61e:	2300      	movs	r3, #0
}
 800d620:	4618      	mov	r0, r3
 800d622:	3710      	adds	r7, #16
 800d624:	46bd      	mov	sp, r7
 800d626:	bd80      	pop	{r7, pc}
 800d628:	08012c0c 	.word	0x08012c0c
 800d62c:	08012e44 	.word	0x08012e44
 800d630:	08012c58 	.word	0x08012c58
 800d634:	08012e50 	.word	0x08012e50
 800d638:	08012e70 	.word	0x08012e70

0800d63c <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b082      	sub	sp, #8
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
 800d644:	460b      	mov	r3, r1
 800d646:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 800d648:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d64c:	2200      	movs	r2, #0
 800d64e:	4619      	mov	r1, r3
 800d650:	6878      	ldr	r0, [r7, #4]
 800d652:	f7ff ff51 	bl	800d4f8 <pbuf_header_impl>
 800d656:	4603      	mov	r3, r0
}
 800d658:	4618      	mov	r0, r3
 800d65a:	3708      	adds	r7, #8
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}

0800d660 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b082      	sub	sp, #8
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
 800d668:	460b      	mov	r3, r1
 800d66a:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 800d66c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d670:	2201      	movs	r2, #1
 800d672:	4619      	mov	r1, r3
 800d674:	6878      	ldr	r0, [r7, #4]
 800d676:	f7ff ff3f 	bl	800d4f8 <pbuf_header_impl>
 800d67a:	4603      	mov	r3, r0
}
 800d67c:	4618      	mov	r0, r3
 800d67e:	3708      	adds	r7, #8
 800d680:	46bd      	mov	sp, r7
 800d682:	bd80      	pop	{r7, pc}

0800d684 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b086      	sub	sp, #24
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d10b      	bne.n	800d6aa <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	2b00      	cmp	r3, #0
 800d696:	d106      	bne.n	800d6a6 <pbuf_free+0x22>
 800d698:	4b3e      	ldr	r3, [pc, #248]	; (800d794 <pbuf_free+0x110>)
 800d69a:	f240 22d2 	movw	r2, #722	; 0x2d2
 800d69e:	493e      	ldr	r1, [pc, #248]	; (800d798 <pbuf_free+0x114>)
 800d6a0:	483e      	ldr	r0, [pc, #248]	; (800d79c <pbuf_free+0x118>)
 800d6a2:	f003 ffd3 	bl	801164c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	e070      	b.n	800d78c <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	7b1b      	ldrb	r3, [r3, #12]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d012      	beq.n	800d6d8 <pbuf_free+0x54>
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	7b1b      	ldrb	r3, [r3, #12]
 800d6b6:	2b01      	cmp	r3, #1
 800d6b8:	d00e      	beq.n	800d6d8 <pbuf_free+0x54>
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	7b1b      	ldrb	r3, [r3, #12]
 800d6be:	2b02      	cmp	r3, #2
 800d6c0:	d00a      	beq.n	800d6d8 <pbuf_free+0x54>
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	7b1b      	ldrb	r3, [r3, #12]
 800d6c6:	2b03      	cmp	r3, #3
 800d6c8:	d006      	beq.n	800d6d8 <pbuf_free+0x54>
 800d6ca:	4b32      	ldr	r3, [pc, #200]	; (800d794 <pbuf_free+0x110>)
 800d6cc:	f240 22de 	movw	r2, #734	; 0x2de
 800d6d0:	4933      	ldr	r1, [pc, #204]	; (800d7a0 <pbuf_free+0x11c>)
 800d6d2:	4832      	ldr	r0, [pc, #200]	; (800d79c <pbuf_free+0x118>)
 800d6d4:	f003 ffba 	bl	801164c <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 800d6d8:	2300      	movs	r3, #0
 800d6da:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800d6dc:	e052      	b.n	800d784 <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	89db      	ldrh	r3, [r3, #14]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d106      	bne.n	800d6f4 <pbuf_free+0x70>
 800d6e6:	4b2b      	ldr	r3, [pc, #172]	; (800d794 <pbuf_free+0x110>)
 800d6e8:	f240 22eb 	movw	r2, #747	; 0x2eb
 800d6ec:	492d      	ldr	r1, [pc, #180]	; (800d7a4 <pbuf_free+0x120>)
 800d6ee:	482b      	ldr	r0, [pc, #172]	; (800d79c <pbuf_free+0x118>)
 800d6f0:	f003 ffac 	bl	801164c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	89db      	ldrh	r3, [r3, #14]
 800d6f8:	3b01      	subs	r3, #1
 800d6fa:	b29a      	uxth	r2, r3
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	81da      	strh	r2, [r3, #14]
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	89db      	ldrh	r3, [r3, #14]
 800d704:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800d706:	8abb      	ldrh	r3, [r7, #20]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d139      	bne.n	800d780 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	7b1b      	ldrb	r3, [r3, #12]
 800d716:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	7b5b      	ldrb	r3, [r3, #13]
 800d71c:	f003 0302 	and.w	r3, r3, #2
 800d720:	2b00      	cmp	r3, #0
 800d722:	d011      	beq.n	800d748 <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800d728:	68bb      	ldr	r3, [r7, #8]
 800d72a:	691b      	ldr	r3, [r3, #16]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d106      	bne.n	800d73e <pbuf_free+0xba>
 800d730:	4b18      	ldr	r3, [pc, #96]	; (800d794 <pbuf_free+0x110>)
 800d732:	f240 22f9 	movw	r2, #761	; 0x2f9
 800d736:	491c      	ldr	r1, [pc, #112]	; (800d7a8 <pbuf_free+0x124>)
 800d738:	4818      	ldr	r0, [pc, #96]	; (800d79c <pbuf_free+0x118>)
 800d73a:	f003 ff87 	bl	801164c <iprintf>
        pc->custom_free_function(p);
 800d73e:	68bb      	ldr	r3, [r7, #8]
 800d740:	691b      	ldr	r3, [r3, #16]
 800d742:	6878      	ldr	r0, [r7, #4]
 800d744:	4798      	blx	r3
 800d746:	e015      	b.n	800d774 <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 800d748:	89fb      	ldrh	r3, [r7, #14]
 800d74a:	2b03      	cmp	r3, #3
 800d74c:	d104      	bne.n	800d758 <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 800d74e:	6879      	ldr	r1, [r7, #4]
 800d750:	2005      	movs	r0, #5
 800d752:	f7ff fa9b 	bl	800cc8c <memp_free>
 800d756:	e00d      	b.n	800d774 <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 800d758:	89fb      	ldrh	r3, [r7, #14]
 800d75a:	2b01      	cmp	r3, #1
 800d75c:	d002      	beq.n	800d764 <pbuf_free+0xe0>
 800d75e:	89fb      	ldrh	r3, [r7, #14]
 800d760:	2b02      	cmp	r3, #2
 800d762:	d104      	bne.n	800d76e <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 800d764:	6879      	ldr	r1, [r7, #4]
 800d766:	2004      	movs	r0, #4
 800d768:	f7ff fa90 	bl	800cc8c <memp_free>
 800d76c:	e002      	b.n	800d774 <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 800d76e:	6878      	ldr	r0, [r7, #4]
 800d770:	f7fe ffa6 	bl	800c6c0 <mem_free>
        }
      }
      count++;
 800d774:	7dfb      	ldrb	r3, [r7, #23]
 800d776:	3301      	adds	r3, #1
 800d778:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800d77a:	693b      	ldr	r3, [r7, #16]
 800d77c:	607b      	str	r3, [r7, #4]
 800d77e:	e001      	b.n	800d784 <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 800d780:	2300      	movs	r3, #0
 800d782:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d1a9      	bne.n	800d6de <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800d78a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d78c:	4618      	mov	r0, r3
 800d78e:	3718      	adds	r7, #24
 800d790:	46bd      	mov	sp, r7
 800d792:	bd80      	pop	{r7, pc}
 800d794:	08012c0c 	.word	0x08012c0c
 800d798:	08012e44 	.word	0x08012e44
 800d79c:	08012c58 	.word	0x08012c58
 800d7a0:	08012e80 	.word	0x08012e80
 800d7a4:	08012e98 	.word	0x08012e98
 800d7a8:	08012eb0 	.word	0x08012eb0

0800d7ac <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800d7ac:	b480      	push	{r7}
 800d7ae:	b085      	sub	sp, #20
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800d7b4:	2300      	movs	r3, #0
 800d7b6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800d7b8:	e005      	b.n	800d7c6 <pbuf_clen+0x1a>
    ++len;
 800d7ba:	89fb      	ldrh	r3, [r7, #14]
 800d7bc:	3301      	adds	r3, #1
 800d7be:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d1f6      	bne.n	800d7ba <pbuf_clen+0xe>
  }
  return len;
 800d7cc:	89fb      	ldrh	r3, [r7, #14]
}
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	3714      	adds	r7, #20
 800d7d2:	46bd      	mov	sp, r7
 800d7d4:	bc80      	pop	{r7}
 800d7d6:	4770      	bx	lr

0800d7d8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b082      	sub	sp, #8
 800d7dc:	af00      	add	r7, sp, #0
 800d7de:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d010      	beq.n	800d808 <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	89db      	ldrh	r3, [r3, #14]
 800d7ea:	3301      	adds	r3, #1
 800d7ec:	b29a      	uxth	r2, r3
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	89db      	ldrh	r3, [r3, #14]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d106      	bne.n	800d808 <pbuf_ref+0x30>
 800d7fa:	4b05      	ldr	r3, [pc, #20]	; (800d810 <pbuf_ref+0x38>)
 800d7fc:	f240 3239 	movw	r2, #825	; 0x339
 800d800:	4904      	ldr	r1, [pc, #16]	; (800d814 <pbuf_ref+0x3c>)
 800d802:	4805      	ldr	r0, [pc, #20]	; (800d818 <pbuf_ref+0x40>)
 800d804:	f003 ff22 	bl	801164c <iprintf>
  }
}
 800d808:	bf00      	nop
 800d80a:	3708      	adds	r7, #8
 800d80c:	46bd      	mov	sp, r7
 800d80e:	bd80      	pop	{r7, pc}
 800d810:	08012c0c 	.word	0x08012c0c
 800d814:	08012ed4 	.word	0x08012ed4
 800d818:	08012c58 	.word	0x08012c58

0800d81c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b084      	sub	sp, #16
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
 800d824:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d002      	beq.n	800d832 <pbuf_cat+0x16>
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d107      	bne.n	800d842 <pbuf_cat+0x26>
 800d832:	4b20      	ldr	r3, [pc, #128]	; (800d8b4 <pbuf_cat+0x98>)
 800d834:	f240 324d 	movw	r2, #845	; 0x34d
 800d838:	491f      	ldr	r1, [pc, #124]	; (800d8b8 <pbuf_cat+0x9c>)
 800d83a:	4820      	ldr	r0, [pc, #128]	; (800d8bc <pbuf_cat+0xa0>)
 800d83c:	f003 ff06 	bl	801164c <iprintf>
 800d840:	e034      	b.n	800d8ac <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	60fb      	str	r3, [r7, #12]
 800d846:	e00a      	b.n	800d85e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	891a      	ldrh	r2, [r3, #8]
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	891b      	ldrh	r3, [r3, #8]
 800d850:	4413      	add	r3, r2
 800d852:	b29a      	uxth	r2, r3
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	60fb      	str	r3, [r7, #12]
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d1f0      	bne.n	800d848 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	891a      	ldrh	r2, [r3, #8]
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	895b      	ldrh	r3, [r3, #10]
 800d86e:	429a      	cmp	r2, r3
 800d870:	d006      	beq.n	800d880 <pbuf_cat+0x64>
 800d872:	4b10      	ldr	r3, [pc, #64]	; (800d8b4 <pbuf_cat+0x98>)
 800d874:	f240 3255 	movw	r2, #853	; 0x355
 800d878:	4911      	ldr	r1, [pc, #68]	; (800d8c0 <pbuf_cat+0xa4>)
 800d87a:	4810      	ldr	r0, [pc, #64]	; (800d8bc <pbuf_cat+0xa0>)
 800d87c:	f003 fee6 	bl	801164c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d006      	beq.n	800d896 <pbuf_cat+0x7a>
 800d888:	4b0a      	ldr	r3, [pc, #40]	; (800d8b4 <pbuf_cat+0x98>)
 800d88a:	f240 3256 	movw	r2, #854	; 0x356
 800d88e:	490d      	ldr	r1, [pc, #52]	; (800d8c4 <pbuf_cat+0xa8>)
 800d890:	480a      	ldr	r0, [pc, #40]	; (800d8bc <pbuf_cat+0xa0>)
 800d892:	f003 fedb 	bl	801164c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	891a      	ldrh	r2, [r3, #8]
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	891b      	ldrh	r3, [r3, #8]
 800d89e:	4413      	add	r3, r2
 800d8a0:	b29a      	uxth	r2, r3
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	683a      	ldr	r2, [r7, #0]
 800d8aa:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800d8ac:	3710      	adds	r7, #16
 800d8ae:	46bd      	mov	sp, r7
 800d8b0:	bd80      	pop	{r7, pc}
 800d8b2:	bf00      	nop
 800d8b4:	08012c0c 	.word	0x08012c0c
 800d8b8:	08012ee8 	.word	0x08012ee8
 800d8bc:	08012c58 	.word	0x08012c58
 800d8c0:	08012f20 	.word	0x08012f20
 800d8c4:	08012f50 	.word	0x08012f50

0800d8c8 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	b082      	sub	sp, #8
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
 800d8d0:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800d8d2:	6839      	ldr	r1, [r7, #0]
 800d8d4:	6878      	ldr	r0, [r7, #4]
 800d8d6:	f7ff ffa1 	bl	800d81c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800d8da:	6838      	ldr	r0, [r7, #0]
 800d8dc:	f7ff ff7c 	bl	800d7d8 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800d8e0:	bf00      	nop
 800d8e2:	3708      	adds	r7, #8
 800d8e4:	46bd      	mov	sp, r7
 800d8e6:	bd80      	pop	{r7, pc}

0800d8e8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b084      	sub	sp, #16
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]
 800d8f0:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	81fb      	strh	r3, [r7, #14]
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d008      	beq.n	800d912 <pbuf_copy+0x2a>
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d005      	beq.n	800d912 <pbuf_copy+0x2a>
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	891a      	ldrh	r2, [r3, #8]
 800d90a:	683b      	ldr	r3, [r7, #0]
 800d90c:	891b      	ldrh	r3, [r3, #8]
 800d90e:	429a      	cmp	r2, r3
 800d910:	d209      	bcs.n	800d926 <pbuf_copy+0x3e>
 800d912:	4b54      	ldr	r3, [pc, #336]	; (800da64 <pbuf_copy+0x17c>)
 800d914:	f240 32bd 	movw	r2, #957	; 0x3bd
 800d918:	4953      	ldr	r1, [pc, #332]	; (800da68 <pbuf_copy+0x180>)
 800d91a:	4854      	ldr	r0, [pc, #336]	; (800da6c <pbuf_copy+0x184>)
 800d91c:	f003 fe96 	bl	801164c <iprintf>
 800d920:	f06f 030f 	mvn.w	r3, #15
 800d924:	e099      	b.n	800da5a <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	895b      	ldrh	r3, [r3, #10]
 800d92a:	461a      	mov	r2, r3
 800d92c:	89fb      	ldrh	r3, [r7, #14]
 800d92e:	1ad2      	subs	r2, r2, r3
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	895b      	ldrh	r3, [r3, #10]
 800d934:	4619      	mov	r1, r3
 800d936:	89bb      	ldrh	r3, [r7, #12]
 800d938:	1acb      	subs	r3, r1, r3
 800d93a:	429a      	cmp	r2, r3
 800d93c:	db05      	blt.n	800d94a <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	895a      	ldrh	r2, [r3, #10]
 800d942:	89bb      	ldrh	r3, [r7, #12]
 800d944:	1ad3      	subs	r3, r2, r3
 800d946:	817b      	strh	r3, [r7, #10]
 800d948:	e004      	b.n	800d954 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	895a      	ldrh	r2, [r3, #10]
 800d94e:	89fb      	ldrh	r3, [r7, #14]
 800d950:	1ad3      	subs	r3, r2, r3
 800d952:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	685a      	ldr	r2, [r3, #4]
 800d958:	89fb      	ldrh	r3, [r7, #14]
 800d95a:	18d0      	adds	r0, r2, r3
 800d95c:	683b      	ldr	r3, [r7, #0]
 800d95e:	685a      	ldr	r2, [r3, #4]
 800d960:	89bb      	ldrh	r3, [r7, #12]
 800d962:	4413      	add	r3, r2
 800d964:	897a      	ldrh	r2, [r7, #10]
 800d966:	4619      	mov	r1, r3
 800d968:	f003 fdb7 	bl	80114da <memcpy>
    offset_to += len;
 800d96c:	89fa      	ldrh	r2, [r7, #14]
 800d96e:	897b      	ldrh	r3, [r7, #10]
 800d970:	4413      	add	r3, r2
 800d972:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 800d974:	89ba      	ldrh	r2, [r7, #12]
 800d976:	897b      	ldrh	r3, [r7, #10]
 800d978:	4413      	add	r3, r2
 800d97a:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	895b      	ldrh	r3, [r3, #10]
 800d980:	89fa      	ldrh	r2, [r7, #14]
 800d982:	429a      	cmp	r2, r3
 800d984:	d906      	bls.n	800d994 <pbuf_copy+0xac>
 800d986:	4b37      	ldr	r3, [pc, #220]	; (800da64 <pbuf_copy+0x17c>)
 800d988:	f240 32cd 	movw	r2, #973	; 0x3cd
 800d98c:	4938      	ldr	r1, [pc, #224]	; (800da70 <pbuf_copy+0x188>)
 800d98e:	4837      	ldr	r0, [pc, #220]	; (800da6c <pbuf_copy+0x184>)
 800d990:	f003 fe5c 	bl	801164c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800d994:	683b      	ldr	r3, [r7, #0]
 800d996:	895b      	ldrh	r3, [r3, #10]
 800d998:	89ba      	ldrh	r2, [r7, #12]
 800d99a:	429a      	cmp	r2, r3
 800d99c:	d906      	bls.n	800d9ac <pbuf_copy+0xc4>
 800d99e:	4b31      	ldr	r3, [pc, #196]	; (800da64 <pbuf_copy+0x17c>)
 800d9a0:	f240 32ce 	movw	r2, #974	; 0x3ce
 800d9a4:	4933      	ldr	r1, [pc, #204]	; (800da74 <pbuf_copy+0x18c>)
 800d9a6:	4831      	ldr	r0, [pc, #196]	; (800da6c <pbuf_copy+0x184>)
 800d9a8:	f003 fe50 	bl	801164c <iprintf>
    if (offset_from >= p_from->len) {
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	895b      	ldrh	r3, [r3, #10]
 800d9b0:	89ba      	ldrh	r2, [r7, #12]
 800d9b2:	429a      	cmp	r2, r3
 800d9b4:	d304      	bcc.n	800d9c0 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 800d9ba:	683b      	ldr	r3, [r7, #0]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	895b      	ldrh	r3, [r3, #10]
 800d9c4:	89fa      	ldrh	r2, [r7, #14]
 800d9c6:	429a      	cmp	r2, r3
 800d9c8:	d114      	bne.n	800d9f4 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d10c      	bne.n	800d9f4 <pbuf_copy+0x10c>
 800d9da:	683b      	ldr	r3, [r7, #0]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d009      	beq.n	800d9f4 <pbuf_copy+0x10c>
 800d9e0:	4b20      	ldr	r3, [pc, #128]	; (800da64 <pbuf_copy+0x17c>)
 800d9e2:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800d9e6:	4924      	ldr	r1, [pc, #144]	; (800da78 <pbuf_copy+0x190>)
 800d9e8:	4820      	ldr	r0, [pc, #128]	; (800da6c <pbuf_copy+0x184>)
 800d9ea:	f003 fe2f 	bl	801164c <iprintf>
 800d9ee:	f06f 030f 	mvn.w	r3, #15
 800d9f2:	e032      	b.n	800da5a <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800d9f4:	683b      	ldr	r3, [r7, #0]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d013      	beq.n	800da22 <pbuf_copy+0x13a>
 800d9fa:	683b      	ldr	r3, [r7, #0]
 800d9fc:	895a      	ldrh	r2, [r3, #10]
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	891b      	ldrh	r3, [r3, #8]
 800da02:	429a      	cmp	r2, r3
 800da04:	d10d      	bne.n	800da22 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800da06:	683b      	ldr	r3, [r7, #0]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d009      	beq.n	800da22 <pbuf_copy+0x13a>
 800da0e:	4b15      	ldr	r3, [pc, #84]	; (800da64 <pbuf_copy+0x17c>)
 800da10:	f240 32de 	movw	r2, #990	; 0x3de
 800da14:	4919      	ldr	r1, [pc, #100]	; (800da7c <pbuf_copy+0x194>)
 800da16:	4815      	ldr	r0, [pc, #84]	; (800da6c <pbuf_copy+0x184>)
 800da18:	f003 fe18 	bl	801164c <iprintf>
 800da1c:	f06f 0305 	mvn.w	r3, #5
 800da20:	e01b      	b.n	800da5a <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d013      	beq.n	800da50 <pbuf_copy+0x168>
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	895a      	ldrh	r2, [r3, #10]
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	891b      	ldrh	r3, [r3, #8]
 800da30:	429a      	cmp	r2, r3
 800da32:	d10d      	bne.n	800da50 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d009      	beq.n	800da50 <pbuf_copy+0x168>
 800da3c:	4b09      	ldr	r3, [pc, #36]	; (800da64 <pbuf_copy+0x17c>)
 800da3e:	f240 32e3 	movw	r2, #995	; 0x3e3
 800da42:	490e      	ldr	r1, [pc, #56]	; (800da7c <pbuf_copy+0x194>)
 800da44:	4809      	ldr	r0, [pc, #36]	; (800da6c <pbuf_copy+0x184>)
 800da46:	f003 fe01 	bl	801164c <iprintf>
 800da4a:	f06f 0305 	mvn.w	r3, #5
 800da4e:	e004      	b.n	800da5a <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	2b00      	cmp	r3, #0
 800da54:	f47f af67 	bne.w	800d926 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800da58:	2300      	movs	r3, #0
}
 800da5a:	4618      	mov	r0, r3
 800da5c:	3710      	adds	r7, #16
 800da5e:	46bd      	mov	sp, r7
 800da60:	bd80      	pop	{r7, pc}
 800da62:	bf00      	nop
 800da64:	08012c0c 	.word	0x08012c0c
 800da68:	08012f9c 	.word	0x08012f9c
 800da6c:	08012c58 	.word	0x08012c58
 800da70:	08012fcc 	.word	0x08012fcc
 800da74:	08012fe4 	.word	0x08012fe4
 800da78:	08013000 	.word	0x08013000
 800da7c:	08013010 	.word	0x08013010

0800da80 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b084      	sub	sp, #16
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	685b      	ldr	r3, [r3, #4]
 800da90:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	687a      	ldr	r2, [r7, #4]
 800da98:	4903      	ldr	r1, [pc, #12]	; (800daa8 <cyclic_timer+0x28>)
 800da9a:	4618      	mov	r0, r3
 800da9c:	f000 f82e 	bl	800dafc <sys_timeout>
}
 800daa0:	bf00      	nop
 800daa2:	3710      	adds	r7, #16
 800daa4:	46bd      	mov	sp, r7
 800daa6:	bd80      	pop	{r7, pc}
 800daa8:	0800da81 	.word	0x0800da81

0800daac <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b082      	sub	sp, #8
 800dab0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800dab2:	2300      	movs	r3, #0
 800dab4:	607b      	str	r3, [r7, #4]
 800dab6:	e00e      	b.n	800dad6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 800dab8:	4a0d      	ldr	r2, [pc, #52]	; (800daf0 <sys_timeouts_init+0x44>)
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	00db      	lsls	r3, r3, #3
 800dac4:	4a0a      	ldr	r2, [pc, #40]	; (800daf0 <sys_timeouts_init+0x44>)
 800dac6:	4413      	add	r3, r2
 800dac8:	461a      	mov	r2, r3
 800daca:	490a      	ldr	r1, [pc, #40]	; (800daf4 <sys_timeouts_init+0x48>)
 800dacc:	f000 f816 	bl	800dafc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	3301      	adds	r3, #1
 800dad4:	607b      	str	r3, [r7, #4]
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	2b01      	cmp	r3, #1
 800dada:	d9ed      	bls.n	800dab8 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 800dadc:	f7fc ff86 	bl	800a9ec <sys_now>
 800dae0:	4602      	mov	r2, r0
 800dae2:	4b05      	ldr	r3, [pc, #20]	; (800daf8 <sys_timeouts_init+0x4c>)
 800dae4:	601a      	str	r2, [r3, #0]
}
 800dae6:	bf00      	nop
 800dae8:	3708      	adds	r7, #8
 800daea:	46bd      	mov	sp, r7
 800daec:	bd80      	pop	{r7, pc}
 800daee:	bf00      	nop
 800daf0:	080139cc 	.word	0x080139cc
 800daf4:	0800da81 	.word	0x0800da81
 800daf8:	20000448 	.word	0x20000448

0800dafc <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800dafc:	b580      	push	{r7, lr}
 800dafe:	b088      	sub	sp, #32
 800db00:	af00      	add	r7, sp, #0
 800db02:	60f8      	str	r0, [r7, #12]
 800db04:	60b9      	str	r1, [r7, #8]
 800db06:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800db08:	2003      	movs	r0, #3
 800db0a:	f7ff f873 	bl	800cbf4 <memp_malloc>
 800db0e:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 800db10:	697b      	ldr	r3, [r7, #20]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d10a      	bne.n	800db2c <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800db16:	697b      	ldr	r3, [r7, #20]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	f040 8084 	bne.w	800dc26 <sys_timeout+0x12a>
 800db1e:	4b44      	ldr	r3, [pc, #272]	; (800dc30 <sys_timeout+0x134>)
 800db20:	22d4      	movs	r2, #212	; 0xd4
 800db22:	4944      	ldr	r1, [pc, #272]	; (800dc34 <sys_timeout+0x138>)
 800db24:	4844      	ldr	r0, [pc, #272]	; (800dc38 <sys_timeout+0x13c>)
 800db26:	f003 fd91 	bl	801164c <iprintf>
    return;
 800db2a:	e07c      	b.n	800dc26 <sys_timeout+0x12a>
  }

  now = sys_now();
 800db2c:	f7fc ff5e 	bl	800a9ec <sys_now>
 800db30:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 800db32:	4b42      	ldr	r3, [pc, #264]	; (800dc3c <sys_timeout+0x140>)
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	2b00      	cmp	r3, #0
 800db38:	d105      	bne.n	800db46 <sys_timeout+0x4a>
    diff = 0;
 800db3a:	2300      	movs	r3, #0
 800db3c:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 800db3e:	4a40      	ldr	r2, [pc, #256]	; (800dc40 <sys_timeout+0x144>)
 800db40:	693b      	ldr	r3, [r7, #16]
 800db42:	6013      	str	r3, [r2, #0]
 800db44:	e004      	b.n	800db50 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 800db46:	4b3e      	ldr	r3, [pc, #248]	; (800dc40 <sys_timeout+0x144>)
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	693a      	ldr	r2, [r7, #16]
 800db4c:	1ad3      	subs	r3, r2, r3
 800db4e:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 800db50:	697b      	ldr	r3, [r7, #20]
 800db52:	2200      	movs	r2, #0
 800db54:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800db56:	697b      	ldr	r3, [r7, #20]
 800db58:	68ba      	ldr	r2, [r7, #8]
 800db5a:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800db5c:	697b      	ldr	r3, [r7, #20]
 800db5e:	687a      	ldr	r2, [r7, #4]
 800db60:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 800db62:	68fa      	ldr	r2, [r7, #12]
 800db64:	69bb      	ldr	r3, [r7, #24]
 800db66:	441a      	add	r2, r3
 800db68:	697b      	ldr	r3, [r7, #20]
 800db6a:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800db6c:	4b33      	ldr	r3, [pc, #204]	; (800dc3c <sys_timeout+0x140>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d103      	bne.n	800db7c <sys_timeout+0x80>
    next_timeout = timeout;
 800db74:	4a31      	ldr	r2, [pc, #196]	; (800dc3c <sys_timeout+0x140>)
 800db76:	697b      	ldr	r3, [r7, #20]
 800db78:	6013      	str	r3, [r2, #0]
    return;
 800db7a:	e055      	b.n	800dc28 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 800db7c:	4b2f      	ldr	r3, [pc, #188]	; (800dc3c <sys_timeout+0x140>)
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	685b      	ldr	r3, [r3, #4]
 800db82:	68fa      	ldr	r2, [r7, #12]
 800db84:	429a      	cmp	r2, r3
 800db86:	d20f      	bcs.n	800dba8 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 800db88:	4b2c      	ldr	r3, [pc, #176]	; (800dc3c <sys_timeout+0x140>)
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	6859      	ldr	r1, [r3, #4]
 800db8e:	4b2b      	ldr	r3, [pc, #172]	; (800dc3c <sys_timeout+0x140>)
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	68fa      	ldr	r2, [r7, #12]
 800db94:	1a8a      	subs	r2, r1, r2
 800db96:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 800db98:	4b28      	ldr	r3, [pc, #160]	; (800dc3c <sys_timeout+0x140>)
 800db9a:	681a      	ldr	r2, [r3, #0]
 800db9c:	697b      	ldr	r3, [r7, #20]
 800db9e:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800dba0:	4a26      	ldr	r2, [pc, #152]	; (800dc3c <sys_timeout+0x140>)
 800dba2:	697b      	ldr	r3, [r7, #20]
 800dba4:	6013      	str	r3, [r2, #0]
 800dba6:	e03f      	b.n	800dc28 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800dba8:	4b24      	ldr	r3, [pc, #144]	; (800dc3c <sys_timeout+0x140>)
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	61fb      	str	r3, [r7, #28]
 800dbae:	e036      	b.n	800dc1e <sys_timeout+0x122>
      timeout->time -= t->time;
 800dbb0:	697b      	ldr	r3, [r7, #20]
 800dbb2:	685a      	ldr	r2, [r3, #4]
 800dbb4:	69fb      	ldr	r3, [r7, #28]
 800dbb6:	685b      	ldr	r3, [r3, #4]
 800dbb8:	1ad2      	subs	r2, r2, r3
 800dbba:	697b      	ldr	r3, [r7, #20]
 800dbbc:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 800dbbe:	69fb      	ldr	r3, [r7, #28]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d006      	beq.n	800dbd4 <sys_timeout+0xd8>
 800dbc6:	69fb      	ldr	r3, [r7, #28]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	685a      	ldr	r2, [r3, #4]
 800dbcc:	697b      	ldr	r3, [r7, #20]
 800dbce:	685b      	ldr	r3, [r3, #4]
 800dbd0:	429a      	cmp	r2, r3
 800dbd2:	d921      	bls.n	800dc18 <sys_timeout+0x11c>
        if (t->next != NULL) {
 800dbd4:	69fb      	ldr	r3, [r7, #28]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d009      	beq.n	800dbf0 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 800dbdc:	69fb      	ldr	r3, [r7, #28]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	6859      	ldr	r1, [r3, #4]
 800dbe2:	697b      	ldr	r3, [r7, #20]
 800dbe4:	685a      	ldr	r2, [r3, #4]
 800dbe6:	69fb      	ldr	r3, [r7, #28]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	1a8a      	subs	r2, r1, r2
 800dbec:	605a      	str	r2, [r3, #4]
 800dbee:	e00b      	b.n	800dc08 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 800dbf0:	697b      	ldr	r3, [r7, #20]
 800dbf2:	685b      	ldr	r3, [r3, #4]
 800dbf4:	68fa      	ldr	r2, [r7, #12]
 800dbf6:	429a      	cmp	r2, r3
 800dbf8:	d206      	bcs.n	800dc08 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 800dbfa:	4b10      	ldr	r3, [pc, #64]	; (800dc3c <sys_timeout+0x140>)
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	685a      	ldr	r2, [r3, #4]
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	441a      	add	r2, r3
 800dc04:	697b      	ldr	r3, [r7, #20]
 800dc06:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 800dc08:	69fb      	ldr	r3, [r7, #28]
 800dc0a:	681a      	ldr	r2, [r3, #0]
 800dc0c:	697b      	ldr	r3, [r7, #20]
 800dc0e:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800dc10:	69fb      	ldr	r3, [r7, #28]
 800dc12:	697a      	ldr	r2, [r7, #20]
 800dc14:	601a      	str	r2, [r3, #0]
        break;
 800dc16:	e007      	b.n	800dc28 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 800dc18:	69fb      	ldr	r3, [r7, #28]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	61fb      	str	r3, [r7, #28]
 800dc1e:	69fb      	ldr	r3, [r7, #28]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d1c5      	bne.n	800dbb0 <sys_timeout+0xb4>
 800dc24:	e000      	b.n	800dc28 <sys_timeout+0x12c>
    return;
 800dc26:	bf00      	nop
      }
    }
  }
}
 800dc28:	3720      	adds	r7, #32
 800dc2a:	46bd      	mov	sp, r7
 800dc2c:	bd80      	pop	{r7, pc}
 800dc2e:	bf00      	nop
 800dc30:	08013118 	.word	0x08013118
 800dc34:	0801314c 	.word	0x0801314c
 800dc38:	0801318c 	.word	0x0801318c
 800dc3c:	20000444 	.word	0x20000444
 800dc40:	20000448 	.word	0x20000448

0800dc44 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800dc44:	b480      	push	{r7}
 800dc46:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 800dc48:	bf00      	nop
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	bc80      	pop	{r7}
 800dc4e:	4770      	bx	lr

0800dc50 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 800dc50:	b480      	push	{r7}
 800dc52:	b083      	sub	sp, #12
 800dc54:	af00      	add	r7, sp, #0
  u16_t n = 0;
 800dc56:	2300      	movs	r3, #0
 800dc58:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800dc5a:	4b17      	ldr	r3, [pc, #92]	; (800dcb8 <udp_new_port+0x68>)
 800dc5c:	881b      	ldrh	r3, [r3, #0]
 800dc5e:	1c5a      	adds	r2, r3, #1
 800dc60:	b291      	uxth	r1, r2
 800dc62:	4a15      	ldr	r2, [pc, #84]	; (800dcb8 <udp_new_port+0x68>)
 800dc64:	8011      	strh	r1, [r2, #0]
 800dc66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dc6a:	4293      	cmp	r3, r2
 800dc6c:	d103      	bne.n	800dc76 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800dc6e:	4b12      	ldr	r3, [pc, #72]	; (800dcb8 <udp_new_port+0x68>)
 800dc70:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800dc74:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800dc76:	4b11      	ldr	r3, [pc, #68]	; (800dcbc <udp_new_port+0x6c>)
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	603b      	str	r3, [r7, #0]
 800dc7c:	e011      	b.n	800dca2 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 800dc7e:	683b      	ldr	r3, [r7, #0]
 800dc80:	8a5a      	ldrh	r2, [r3, #18]
 800dc82:	4b0d      	ldr	r3, [pc, #52]	; (800dcb8 <udp_new_port+0x68>)
 800dc84:	881b      	ldrh	r3, [r3, #0]
 800dc86:	429a      	cmp	r2, r3
 800dc88:	d108      	bne.n	800dc9c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800dc8a:	88fb      	ldrh	r3, [r7, #6]
 800dc8c:	3301      	adds	r3, #1
 800dc8e:	80fb      	strh	r3, [r7, #6]
 800dc90:	88fb      	ldrh	r3, [r7, #6]
 800dc92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800dc96:	d3e0      	bcc.n	800dc5a <udp_new_port+0xa>
        return 0;
 800dc98:	2300      	movs	r3, #0
 800dc9a:	e007      	b.n	800dcac <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	68db      	ldr	r3, [r3, #12]
 800dca0:	603b      	str	r3, [r7, #0]
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d1ea      	bne.n	800dc7e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800dca8:	4b03      	ldr	r3, [pc, #12]	; (800dcb8 <udp_new_port+0x68>)
 800dcaa:	881b      	ldrh	r3, [r3, #0]
}
 800dcac:	4618      	mov	r0, r3
 800dcae:	370c      	adds	r7, #12
 800dcb0:	46bd      	mov	sp, r7
 800dcb2:	bc80      	pop	{r7}
 800dcb4:	4770      	bx	lr
 800dcb6:	bf00      	nop
 800dcb8:	20000120 	.word	0x20000120
 800dcbc:	20007004 	.word	0x20007004

0800dcc0 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800dcc0:	b480      	push	{r7}
 800dcc2:	b085      	sub	sp, #20
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	60f8      	str	r0, [r7, #12]
 800dcc8:	60b9      	str	r1, [r7, #8]
 800dcca:	4613      	mov	r3, r2
 800dccc:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800dcce:	79fb      	ldrb	r3, [r7, #7]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d018      	beq.n	800dd06 <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d013      	beq.n	800dd02 <udp_input_local_match+0x42>
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d00f      	beq.n	800dd02 <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800dce2:	4b13      	ldr	r3, [pc, #76]	; (800dd30 <udp_input_local_match+0x70>)
 800dce4:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800dce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcea:	d00a      	beq.n	800dd02 <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	681a      	ldr	r2, [r3, #0]
 800dcf0:	4b0f      	ldr	r3, [pc, #60]	; (800dd30 <udp_input_local_match+0x70>)
 800dcf2:	695b      	ldr	r3, [r3, #20]
 800dcf4:	405a      	eors	r2, r3
 800dcf6:	68bb      	ldr	r3, [r7, #8]
 800dcf8:	3308      	adds	r3, #8
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d110      	bne.n	800dd24 <udp_input_local_match+0x64>
          return 1;
 800dd02:	2301      	movs	r3, #1
 800dd04:	e00f      	b.n	800dd26 <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d009      	beq.n	800dd20 <udp_input_local_match+0x60>
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d005      	beq.n	800dd20 <udp_input_local_match+0x60>
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	681a      	ldr	r2, [r3, #0]
 800dd18:	4b05      	ldr	r3, [pc, #20]	; (800dd30 <udp_input_local_match+0x70>)
 800dd1a:	695b      	ldr	r3, [r3, #20]
 800dd1c:	429a      	cmp	r2, r3
 800dd1e:	d101      	bne.n	800dd24 <udp_input_local_match+0x64>
      return 1;
 800dd20:	2301      	movs	r3, #1
 800dd22:	e000      	b.n	800dd26 <udp_input_local_match+0x66>
    }
  }

  return 0;
 800dd24:	2300      	movs	r3, #0
}
 800dd26:	4618      	mov	r0, r3
 800dd28:	3714      	adds	r7, #20
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	bc80      	pop	{r7}
 800dd2e:	4770      	bx	lr
 800dd30:	20003fd0 	.word	0x20003fd0

0800dd34 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800dd34:	b590      	push	{r4, r7, lr}
 800dd36:	b08d      	sub	sp, #52	; 0x34
 800dd38:	af02      	add	r7, sp, #8
 800dd3a:	6078      	str	r0, [r7, #4]
 800dd3c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800dd3e:	2300      	movs	r3, #0
 800dd40:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	895b      	ldrh	r3, [r3, #10]
 800dd46:	2b07      	cmp	r3, #7
 800dd48:	d803      	bhi.n	800dd52 <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800dd4a:	6878      	ldr	r0, [r7, #4]
 800dd4c:	f7ff fc9a 	bl	800d684 <pbuf_free>
    goto end;
 800dd50:	e0c6      	b.n	800dee0 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	685b      	ldr	r3, [r3, #4]
 800dd56:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800dd58:	4b63      	ldr	r3, [pc, #396]	; (800dee8 <udp_input+0x1b4>)
 800dd5a:	695a      	ldr	r2, [r3, #20]
 800dd5c:	4b62      	ldr	r3, [pc, #392]	; (800dee8 <udp_input+0x1b4>)
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	4619      	mov	r1, r3
 800dd62:	4610      	mov	r0, r2
 800dd64:	f001 fe2e 	bl	800f9c4 <ip4_addr_isbroadcast_u32>
 800dd68:	4603      	mov	r3, r0
 800dd6a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800dd6c:	697b      	ldr	r3, [r7, #20]
 800dd6e:	881b      	ldrh	r3, [r3, #0]
 800dd70:	b29b      	uxth	r3, r3
 800dd72:	4618      	mov	r0, r3
 800dd74:	f7fe fbb0 	bl	800c4d8 <lwip_htons>
 800dd78:	4603      	mov	r3, r0
 800dd7a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800dd7c:	697b      	ldr	r3, [r7, #20]
 800dd7e:	885b      	ldrh	r3, [r3, #2]
 800dd80:	b29b      	uxth	r3, r3
 800dd82:	4618      	mov	r0, r3
 800dd84:	f7fe fba8 	bl	800c4d8 <lwip_htons>
 800dd88:	4603      	mov	r3, r0
 800dd8a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 800dd90:	2300      	movs	r3, #0
 800dd92:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 800dd94:	2300      	movs	r3, #0
 800dd96:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800dd98:	4b54      	ldr	r3, [pc, #336]	; (800deec <udp_input+0x1b8>)
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	627b      	str	r3, [r7, #36]	; 0x24
 800dd9e:	e03b      	b.n	800de18 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800dda0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dda2:	8a5b      	ldrh	r3, [r3, #18]
 800dda4:	89fa      	ldrh	r2, [r7, #14]
 800dda6:	429a      	cmp	r2, r3
 800dda8:	d131      	bne.n	800de0e <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800ddaa:	7cfb      	ldrb	r3, [r7, #19]
 800ddac:	461a      	mov	r2, r3
 800ddae:	6839      	ldr	r1, [r7, #0]
 800ddb0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ddb2:	f7ff ff85 	bl	800dcc0 <udp_input_local_match>
 800ddb6:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d028      	beq.n	800de0e <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 800ddbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddbe:	7c1b      	ldrb	r3, [r3, #16]
 800ddc0:	f003 0304 	and.w	r3, r3, #4
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d104      	bne.n	800ddd2 <udp_input+0x9e>
 800ddc8:	69fb      	ldr	r3, [r7, #28]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d101      	bne.n	800ddd2 <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 800ddce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddd0:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800ddd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddd4:	8a9b      	ldrh	r3, [r3, #20]
 800ddd6:	8a3a      	ldrh	r2, [r7, #16]
 800ddd8:	429a      	cmp	r2, r3
 800ddda:	d118      	bne.n	800de0e <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800dddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddde:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d005      	beq.n	800ddf0 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800dde4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dde6:	685a      	ldr	r2, [r3, #4]
 800dde8:	4b3f      	ldr	r3, [pc, #252]	; (800dee8 <udp_input+0x1b4>)
 800ddea:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800ddec:	429a      	cmp	r2, r3
 800ddee:	d10e      	bne.n	800de0e <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800ddf0:	6a3b      	ldr	r3, [r7, #32]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d014      	beq.n	800de20 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800ddf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddf8:	68da      	ldr	r2, [r3, #12]
 800ddfa:	6a3b      	ldr	r3, [r7, #32]
 800ddfc:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800ddfe:	4b3b      	ldr	r3, [pc, #236]	; (800deec <udp_input+0x1b8>)
 800de00:	681a      	ldr	r2, [r3, #0]
 800de02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de04:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800de06:	4a39      	ldr	r2, [pc, #228]	; (800deec <udp_input+0x1b8>)
 800de08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de0a:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800de0c:	e008      	b.n	800de20 <udp_input+0xec>
      }
    }

    prev = pcb;
 800de0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de10:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800de12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de14:	68db      	ldr	r3, [r3, #12]
 800de16:	627b      	str	r3, [r7, #36]	; 0x24
 800de18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d1c0      	bne.n	800dda0 <udp_input+0x6c>
 800de1e:	e000      	b.n	800de22 <udp_input+0xee>
        break;
 800de20:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800de22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de24:	2b00      	cmp	r3, #0
 800de26:	d101      	bne.n	800de2c <udp_input+0xf8>
    pcb = uncon_pcb;
 800de28:	69fb      	ldr	r3, [r7, #28]
 800de2a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800de2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d002      	beq.n	800de38 <udp_input+0x104>
    for_us = 1;
 800de32:	2301      	movs	r3, #1
 800de34:	76fb      	strb	r3, [r7, #27]
 800de36:	e00a      	b.n	800de4e <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800de38:	683b      	ldr	r3, [r7, #0]
 800de3a:	3304      	adds	r3, #4
 800de3c:	681a      	ldr	r2, [r3, #0]
 800de3e:	4b2a      	ldr	r3, [pc, #168]	; (800dee8 <udp_input+0x1b4>)
 800de40:	695b      	ldr	r3, [r3, #20]
 800de42:	429a      	cmp	r2, r3
 800de44:	bf0c      	ite	eq
 800de46:	2301      	moveq	r3, #1
 800de48:	2300      	movne	r3, #0
 800de4a:	b2db      	uxtb	r3, r3
 800de4c:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800de4e:	7efb      	ldrb	r3, [r7, #27]
 800de50:	2b00      	cmp	r3, #0
 800de52:	d042      	beq.n	800deda <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 800de54:	f06f 0107 	mvn.w	r1, #7
 800de58:	6878      	ldr	r0, [r7, #4]
 800de5a:	f7ff fbef 	bl	800d63c <pbuf_header>
 800de5e:	4603      	mov	r3, r0
 800de60:	2b00      	cmp	r3, #0
 800de62:	d00a      	beq.n	800de7a <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 800de64:	4b22      	ldr	r3, [pc, #136]	; (800def0 <udp_input+0x1bc>)
 800de66:	f240 1255 	movw	r2, #341	; 0x155
 800de6a:	4922      	ldr	r1, [pc, #136]	; (800def4 <udp_input+0x1c0>)
 800de6c:	4822      	ldr	r0, [pc, #136]	; (800def8 <udp_input+0x1c4>)
 800de6e:	f003 fbed 	bl	801164c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800de72:	6878      	ldr	r0, [r7, #4]
 800de74:	f7ff fc06 	bl	800d684 <pbuf_free>
      goto end;
 800de78:	e032      	b.n	800dee0 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 800de7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d012      	beq.n	800dea6 <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800de80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de82:	699b      	ldr	r3, [r3, #24]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d00a      	beq.n	800de9e <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800de88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de8a:	699c      	ldr	r4, [r3, #24]
 800de8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de8e:	69d8      	ldr	r0, [r3, #28]
 800de90:	8a3b      	ldrh	r3, [r7, #16]
 800de92:	9300      	str	r3, [sp, #0]
 800de94:	4b19      	ldr	r3, [pc, #100]	; (800defc <udp_input+0x1c8>)
 800de96:	687a      	ldr	r2, [r7, #4]
 800de98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800de9a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800de9c:	e021      	b.n	800dee2 <udp_input+0x1ae>
        pbuf_free(p);
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f7ff fbf0 	bl	800d684 <pbuf_free>
        goto end;
 800dea4:	e01c      	b.n	800dee0 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800dea6:	7cfb      	ldrb	r3, [r7, #19]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d112      	bne.n	800ded2 <udp_input+0x19e>
 800deac:	4b0e      	ldr	r3, [pc, #56]	; (800dee8 <udp_input+0x1b4>)
 800deae:	695b      	ldr	r3, [r3, #20]
 800deb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800deb4:	2be0      	cmp	r3, #224	; 0xe0
 800deb6:	d00c      	beq.n	800ded2 <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800deb8:	4b0b      	ldr	r3, [pc, #44]	; (800dee8 <udp_input+0x1b4>)
 800deba:	899b      	ldrh	r3, [r3, #12]
 800debc:	3308      	adds	r3, #8
 800debe:	b29b      	uxth	r3, r3
 800dec0:	b21b      	sxth	r3, r3
 800dec2:	4619      	mov	r1, r3
 800dec4:	6878      	ldr	r0, [r7, #4]
 800dec6:	f7ff fbcb 	bl	800d660 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800deca:	2103      	movs	r1, #3
 800decc:	6878      	ldr	r0, [r7, #4]
 800dece:	f001 fa7f 	bl	800f3d0 <icmp_dest_unreach>
      pbuf_free(p);
 800ded2:	6878      	ldr	r0, [r7, #4]
 800ded4:	f7ff fbd6 	bl	800d684 <pbuf_free>
  return;
 800ded8:	e003      	b.n	800dee2 <udp_input+0x1ae>
    pbuf_free(p);
 800deda:	6878      	ldr	r0, [r7, #4]
 800dedc:	f7ff fbd2 	bl	800d684 <pbuf_free>
  return;
 800dee0:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800dee2:	372c      	adds	r7, #44	; 0x2c
 800dee4:	46bd      	mov	sp, r7
 800dee6:	bd90      	pop	{r4, r7, pc}
 800dee8:	20003fd0 	.word	0x20003fd0
 800deec:	20007004 	.word	0x20007004
 800def0:	080131b4 	.word	0x080131b4
 800def4:	080131e4 	.word	0x080131e4
 800def8:	080131f8 	.word	0x080131f8
 800defc:	20003fe0 	.word	0x20003fe0

0800df00 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 800df00:	b580      	push	{r7, lr}
 800df02:	b082      	sub	sp, #8
 800df04:	af00      	add	r7, sp, #0
 800df06:	6078      	str	r0, [r7, #4]
 800df08:	6039      	str	r1, [r7, #0]
  if ((pcb == NULL) || IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d102      	bne.n	800df16 <udp_send+0x16>
    return ERR_VAL;
 800df10:	f06f 0305 	mvn.w	r3, #5
 800df14:	e008      	b.n	800df28 <udp_send+0x28>
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	1d1a      	adds	r2, r3, #4
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	8a9b      	ldrh	r3, [r3, #20]
 800df1e:	6839      	ldr	r1, [r7, #0]
 800df20:	6878      	ldr	r0, [r7, #4]
 800df22:	f000 f805 	bl	800df30 <udp_sendto>
 800df26:	4603      	mov	r3, r0
}
 800df28:	4618      	mov	r0, r3
 800df2a:	3708      	adds	r7, #8
 800df2c:	46bd      	mov	sp, r7
 800df2e:	bd80      	pop	{r7, pc}

0800df30 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b088      	sub	sp, #32
 800df34:	af02      	add	r7, sp, #8
 800df36:	60f8      	str	r0, [r7, #12]
 800df38:	60b9      	str	r1, [r7, #8]
 800df3a:	607a      	str	r2, [r7, #4]
 800df3c:	807b      	strh	r3, [r7, #2]
udp_sendto_chksum(struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *dst_ip,
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;
  const ip_addr_t *dst_ip_route = dst_ip;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	617b      	str	r3, [r7, #20]

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d002      	beq.n	800df4e <udp_sendto+0x1e>
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d102      	bne.n	800df54 <udp_sendto+0x24>
    return ERR_VAL;
 800df4e:	f06f 0305 	mvn.w	r3, #5
 800df52:	e013      	b.n	800df7c <udp_sendto+0x4c>
  /* find the outgoing network interface for this packet */
  if(IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    /* Don't call ip_route() with IP_ANY_TYPE */
    netif = ip_route(IP46_ADDR_ANY(IP_GET_TYPE(dst_ip_route)), dst_ip_route);
  } else {
    netif = ip_route(&pcb->local_ip, dst_ip_route);
 800df54:	6978      	ldr	r0, [r7, #20]
 800df56:	f001 fac3 	bl	800f4e0 <ip4_route>
 800df5a:	6138      	str	r0, [r7, #16]
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 800df5c:	693b      	ldr	r3, [r7, #16]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d102      	bne.n	800df68 <udp_sendto+0x38>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 800df62:	f06f 0303 	mvn.w	r3, #3
 800df66:	e009      	b.n	800df7c <udp_sendto+0x4c>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 800df68:	887a      	ldrh	r2, [r7, #2]
 800df6a:	693b      	ldr	r3, [r7, #16]
 800df6c:	9300      	str	r3, [sp, #0]
 800df6e:	4613      	mov	r3, r2
 800df70:	687a      	ldr	r2, [r7, #4]
 800df72:	68b9      	ldr	r1, [r7, #8]
 800df74:	68f8      	ldr	r0, [r7, #12]
 800df76:	f000 f805 	bl	800df84 <udp_sendto_if>
 800df7a:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800df7c:	4618      	mov	r0, r3
 800df7e:	3718      	adds	r7, #24
 800df80:	46bd      	mov	sp, r7
 800df82:	bd80      	pop	{r7, pc}

0800df84 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b088      	sub	sp, #32
 800df88:	af02      	add	r7, sp, #8
 800df8a:	60f8      	str	r0, [r7, #12]
 800df8c:	60b9      	str	r1, [r7, #8]
 800df8e:	607a      	str	r2, [r7, #4]
 800df90:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d002      	beq.n	800df9e <udp_sendto_if+0x1a>
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d102      	bne.n	800dfa4 <udp_sendto_if+0x20>
    return ERR_VAL;
 800df9e:	f06f 0305 	mvn.w	r3, #5
 800dfa2:	e028      	b.n	800dff6 <udp_sendto_if+0x72>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d009      	beq.n	800dfbe <udp_sendto_if+0x3a>
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d005      	beq.n	800dfbe <udp_sendto_if+0x3a>
      ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800dfba:	2be0      	cmp	r3, #224	; 0xe0
 800dfbc:	d103      	bne.n	800dfc6 <udp_sendto_if+0x42>
    /* if the local_ip is any or multicast
     * use the outgoing network interface IP address as source address */
    src_ip = netif_ip_addr4(netif);
 800dfbe:	6a3b      	ldr	r3, [r7, #32]
 800dfc0:	3304      	adds	r3, #4
 800dfc2:	617b      	str	r3, [r7, #20]
 800dfc4:	e00b      	b.n	800dfde <udp_sendto_if+0x5a>
  } else {
    /* check if UDP PCB local IP address is correct
     * this could be an old address if netif->ip_addr has changed */
    if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	681a      	ldr	r2, [r3, #0]
 800dfca:	6a3b      	ldr	r3, [r7, #32]
 800dfcc:	3304      	adds	r3, #4
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	429a      	cmp	r2, r3
 800dfd2:	d002      	beq.n	800dfda <udp_sendto_if+0x56>
      /* local_ip doesn't match, drop the packet */
      return ERR_RTE;
 800dfd4:	f06f 0303 	mvn.w	r3, #3
 800dfd8:	e00d      	b.n	800dff6 <udp_sendto_if+0x72>
    }
    /* use UDP PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	617b      	str	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 800dfde:	887a      	ldrh	r2, [r7, #2]
 800dfe0:	697b      	ldr	r3, [r7, #20]
 800dfe2:	9301      	str	r3, [sp, #4]
 800dfe4:	6a3b      	ldr	r3, [r7, #32]
 800dfe6:	9300      	str	r3, [sp, #0]
 800dfe8:	4613      	mov	r3, r2
 800dfea:	687a      	ldr	r2, [r7, #4]
 800dfec:	68b9      	ldr	r1, [r7, #8]
 800dfee:	68f8      	ldr	r0, [r7, #12]
 800dff0:	f000 f806 	bl	800e000 <udp_sendto_if_src>
 800dff4:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800dff6:	4618      	mov	r0, r3
 800dff8:	3718      	adds	r7, #24
 800dffa:	46bd      	mov	sp, r7
 800dffc:	bd80      	pop	{r7, pc}
	...

0800e000 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b08c      	sub	sp, #48	; 0x30
 800e004:	af04      	add	r7, sp, #16
 800e006:	60f8      	str	r0, [r7, #12]
 800e008:	60b9      	str	r1, [r7, #8]
 800e00a:	607a      	str	r2, [r7, #4]
 800e00c:	807b      	strh	r3, [r7, #2]
  err_t err;
  struct pbuf *q; /* q will be sent down the stack */
  u8_t ip_proto;
  u8_t ttl;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) ||
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	2b00      	cmp	r3, #0
 800e012:	d002      	beq.n	800e01a <udp_sendto_if_src+0x1a>
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d102      	bne.n	800e020 <udp_sendto_if_src+0x20>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
    return ERR_VAL;
 800e01a:	f06f 0305 	mvn.w	r3, #5
 800e01e:	e07e      	b.n	800e11e <udp_sendto_if_src+0x11e>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	8a5b      	ldrh	r3, [r3, #18]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d10f      	bne.n	800e048 <udp_sendto_if_src+0x48>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800e028:	68f9      	ldr	r1, [r7, #12]
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	8a5b      	ldrh	r3, [r3, #18]
 800e02e:	461a      	mov	r2, r3
 800e030:	68f8      	ldr	r0, [r7, #12]
 800e032:	f000 f87f 	bl	800e134 <udp_bind>
 800e036:	4603      	mov	r3, r0
 800e038:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 800e03a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d002      	beq.n	800e048 <udp_sendto_if_src+0x48>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 800e042:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e046:	e06a      	b.n	800e11e <udp_sendto_if_src+0x11e>
    }
  }

  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_header(p, UDP_HLEN)) {
 800e048:	2108      	movs	r1, #8
 800e04a:	68b8      	ldr	r0, [r7, #8]
 800e04c:	f7ff faf6 	bl	800d63c <pbuf_header>
 800e050:	4603      	mov	r3, r0
 800e052:	2b00      	cmp	r3, #0
 800e054:	d014      	beq.n	800e080 <udp_sendto_if_src+0x80>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 800e056:	2200      	movs	r2, #0
 800e058:	2108      	movs	r1, #8
 800e05a:	2001      	movs	r0, #1
 800e05c:	f7fe ffa4 	bl	800cfa8 <pbuf_alloc>
 800e060:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 800e062:	69fb      	ldr	r3, [r7, #28]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d102      	bne.n	800e06e <udp_sendto_if_src+0x6e>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 800e068:	f04f 33ff 	mov.w	r3, #4294967295
 800e06c:	e057      	b.n	800e11e <udp_sendto_if_src+0x11e>
    }
    if (p->tot_len != 0) {
 800e06e:	68bb      	ldr	r3, [r7, #8]
 800e070:	891b      	ldrh	r3, [r3, #8]
 800e072:	2b00      	cmp	r3, #0
 800e074:	d006      	beq.n	800e084 <udp_sendto_if_src+0x84>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 800e076:	68b9      	ldr	r1, [r7, #8]
 800e078:	69f8      	ldr	r0, [r7, #28]
 800e07a:	f7ff fc25 	bl	800d8c8 <pbuf_chain>
 800e07e:	e001      	b.n	800e084 <udp_sendto_if_src+0x84>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 800e080:	68bb      	ldr	r3, [r7, #8]
 800e082:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 800e084:	69fb      	ldr	r3, [r7, #28]
 800e086:	895b      	ldrh	r3, [r3, #10]
 800e088:	2b07      	cmp	r3, #7
 800e08a:	d806      	bhi.n	800e09a <udp_sendto_if_src+0x9a>
 800e08c:	4b26      	ldr	r3, [pc, #152]	; (800e128 <udp_sendto_if_src+0x128>)
 800e08e:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800e092:	4926      	ldr	r1, [pc, #152]	; (800e12c <udp_sendto_if_src+0x12c>)
 800e094:	4826      	ldr	r0, [pc, #152]	; (800e130 <udp_sendto_if_src+0x130>)
 800e096:	f003 fad9 	bl	801164c <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 800e09a:	69fb      	ldr	r3, [r7, #28]
 800e09c:	685b      	ldr	r3, [r3, #4]
 800e09e:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	8a5b      	ldrh	r3, [r3, #18]
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	f7fe fa17 	bl	800c4d8 <lwip_htons>
 800e0aa:	4603      	mov	r3, r0
 800e0ac:	461a      	mov	r2, r3
 800e0ae:	697b      	ldr	r3, [r7, #20]
 800e0b0:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 800e0b2:	887b      	ldrh	r3, [r7, #2]
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	f7fe fa0f 	bl	800c4d8 <lwip_htons>
 800e0ba:	4603      	mov	r3, r0
 800e0bc:	461a      	mov	r2, r3
 800e0be:	697b      	ldr	r3, [r7, #20]
 800e0c0:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 800e0c2:	697b      	ldr	r3, [r7, #20]
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	719a      	strb	r2, [r3, #6]
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 800e0cc:	69fb      	ldr	r3, [r7, #28]
 800e0ce:	891b      	ldrh	r3, [r3, #8]
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	f7fe fa01 	bl	800c4d8 <lwip_htons>
 800e0d6:	4603      	mov	r3, r0
 800e0d8:	461a      	mov	r2, r3
 800e0da:	697b      	ldr	r3, [r7, #20]
 800e0dc:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 800e0de:	2311      	movs	r3, #17
 800e0e0:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	7a9b      	ldrb	r3, [r3, #10]
 800e0e6:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	7a5b      	ldrb	r3, [r3, #9]
 800e0ec:	7cb9      	ldrb	r1, [r7, #18]
 800e0ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e0f0:	9202      	str	r2, [sp, #8]
 800e0f2:	7cfa      	ldrb	r2, [r7, #19]
 800e0f4:	9201      	str	r2, [sp, #4]
 800e0f6:	9300      	str	r3, [sp, #0]
 800e0f8:	460b      	mov	r3, r1
 800e0fa:	687a      	ldr	r2, [r7, #4]
 800e0fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e0fe:	69f8      	ldr	r0, [r7, #28]
 800e100:	f001 fbb8 	bl	800f874 <ip4_output_if_src>
 800e104:	4603      	mov	r3, r0
 800e106:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 800e108:	69fa      	ldr	r2, [r7, #28]
 800e10a:	68bb      	ldr	r3, [r7, #8]
 800e10c:	429a      	cmp	r2, r3
 800e10e:	d004      	beq.n	800e11a <udp_sendto_if_src+0x11a>
    /* free the header pbuf */
    pbuf_free(q);
 800e110:	69f8      	ldr	r0, [r7, #28]
 800e112:	f7ff fab7 	bl	800d684 <pbuf_free>
    q = NULL;
 800e116:	2300      	movs	r3, #0
 800e118:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 800e11a:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800e11e:	4618      	mov	r0, r3
 800e120:	3720      	adds	r7, #32
 800e122:	46bd      	mov	sp, r7
 800e124:	bd80      	pop	{r7, pc}
 800e126:	bf00      	nop
 800e128:	080131b4 	.word	0x080131b4
 800e12c:	08013220 	.word	0x08013220
 800e130:	080131f8 	.word	0x080131f8

0800e134 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800e134:	b580      	push	{r7, lr}
 800e136:	b086      	sub	sp, #24
 800e138:	af00      	add	r7, sp, #0
 800e13a:	60f8      	str	r0, [r7, #12]
 800e13c:	60b9      	str	r1, [r7, #8]
 800e13e:	4613      	mov	r3, r2
 800e140:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800e142:	68bb      	ldr	r3, [r7, #8]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d101      	bne.n	800e14c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 800e148:	4b30      	ldr	r3, [pc, #192]	; (800e20c <udp_bind+0xd8>)
 800e14a:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d002      	beq.n	800e158 <udp_bind+0x24>
 800e152:	68bb      	ldr	r3, [r7, #8]
 800e154:	2b00      	cmp	r3, #0
 800e156:	d102      	bne.n	800e15e <udp_bind+0x2a>
    return ERR_VAL;
 800e158:	f06f 0305 	mvn.w	r3, #5
 800e15c:	e052      	b.n	800e204 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 800e15e:	2300      	movs	r3, #0
 800e160:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e162:	4b2b      	ldr	r3, [pc, #172]	; (800e210 <udp_bind+0xdc>)
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	617b      	str	r3, [r7, #20]
 800e168:	e009      	b.n	800e17e <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 800e16a:	68fa      	ldr	r2, [r7, #12]
 800e16c:	697b      	ldr	r3, [r7, #20]
 800e16e:	429a      	cmp	r2, r3
 800e170:	d102      	bne.n	800e178 <udp_bind+0x44>
      rebind = 1;
 800e172:	2301      	movs	r3, #1
 800e174:	74fb      	strb	r3, [r7, #19]
      break;
 800e176:	e005      	b.n	800e184 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e178:	697b      	ldr	r3, [r7, #20]
 800e17a:	68db      	ldr	r3, [r3, #12]
 800e17c:	617b      	str	r3, [r7, #20]
 800e17e:	697b      	ldr	r3, [r7, #20]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d1f2      	bne.n	800e16a <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 800e184:	88fb      	ldrh	r3, [r7, #6]
 800e186:	2b00      	cmp	r3, #0
 800e188:	d109      	bne.n	800e19e <udp_bind+0x6a>
    port = udp_new_port();
 800e18a:	f7ff fd61 	bl	800dc50 <udp_new_port>
 800e18e:	4603      	mov	r3, r0
 800e190:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800e192:	88fb      	ldrh	r3, [r7, #6]
 800e194:	2b00      	cmp	r3, #0
 800e196:	d11e      	bne.n	800e1d6 <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 800e198:	f06f 0307 	mvn.w	r3, #7
 800e19c:	e032      	b.n	800e204 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e19e:	4b1c      	ldr	r3, [pc, #112]	; (800e210 <udp_bind+0xdc>)
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	617b      	str	r3, [r7, #20]
 800e1a4:	e014      	b.n	800e1d0 <udp_bind+0x9c>
      if (pcb != ipcb) {
 800e1a6:	68fa      	ldr	r2, [r7, #12]
 800e1a8:	697b      	ldr	r3, [r7, #20]
 800e1aa:	429a      	cmp	r2, r3
 800e1ac:	d00d      	beq.n	800e1ca <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 800e1ae:	697b      	ldr	r3, [r7, #20]
 800e1b0:	8a5b      	ldrh	r3, [r3, #18]
 800e1b2:	88fa      	ldrh	r2, [r7, #6]
 800e1b4:	429a      	cmp	r2, r3
 800e1b6:	d108      	bne.n	800e1ca <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 800e1b8:	697b      	ldr	r3, [r7, #20]
 800e1ba:	681a      	ldr	r2, [r3, #0]
 800e1bc:	68bb      	ldr	r3, [r7, #8]
 800e1be:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 800e1c0:	429a      	cmp	r2, r3
 800e1c2:	d102      	bne.n	800e1ca <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 800e1c4:	f06f 0307 	mvn.w	r3, #7
 800e1c8:	e01c      	b.n	800e204 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e1ca:	697b      	ldr	r3, [r7, #20]
 800e1cc:	68db      	ldr	r3, [r3, #12]
 800e1ce:	617b      	str	r3, [r7, #20]
 800e1d0:	697b      	ldr	r3, [r7, #20]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d1e7      	bne.n	800e1a6 <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800e1d6:	68bb      	ldr	r3, [r7, #8]
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d002      	beq.n	800e1e2 <udp_bind+0xae>
 800e1dc:	68bb      	ldr	r3, [r7, #8]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	e000      	b.n	800e1e4 <udp_bind+0xb0>
 800e1e2:	2300      	movs	r3, #0
 800e1e4:	68fa      	ldr	r2, [r7, #12]
 800e1e6:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	88fa      	ldrh	r2, [r7, #6]
 800e1ec:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 800e1ee:	7cfb      	ldrb	r3, [r7, #19]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d106      	bne.n	800e202 <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800e1f4:	4b06      	ldr	r3, [pc, #24]	; (800e210 <udp_bind+0xdc>)
 800e1f6:	681a      	ldr	r2, [r3, #0]
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 800e1fc:	4a04      	ldr	r2, [pc, #16]	; (800e210 <udp_bind+0xdc>)
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800e202:	2300      	movs	r3, #0
}
 800e204:	4618      	mov	r0, r3
 800e206:	3718      	adds	r7, #24
 800e208:	46bd      	mov	sp, r7
 800e20a:	bd80      	pop	{r7, pc}
 800e20c:	080139dc 	.word	0x080139dc
 800e210:	20007004 	.word	0x20007004

0800e214 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800e214:	b580      	push	{r7, lr}
 800e216:	b086      	sub	sp, #24
 800e218:	af00      	add	r7, sp, #0
 800e21a:	60f8      	str	r0, [r7, #12]
 800e21c:	60b9      	str	r1, [r7, #8]
 800e21e:	4613      	mov	r3, r2
 800e220:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  if ((pcb == NULL) || (ipaddr == NULL)) {
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d002      	beq.n	800e22e <udp_connect+0x1a>
 800e228:	68bb      	ldr	r3, [r7, #8]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d102      	bne.n	800e234 <udp_connect+0x20>
    return ERR_VAL;
 800e22e:	f06f 0305 	mvn.w	r3, #5
 800e232:	e03e      	b.n	800e2b2 <udp_connect+0x9e>
  }

  if (pcb->local_port == 0) {
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	8a5b      	ldrh	r3, [r3, #18]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d10f      	bne.n	800e25c <udp_connect+0x48>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800e23c:	68f9      	ldr	r1, [r7, #12]
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	8a5b      	ldrh	r3, [r3, #18]
 800e242:	461a      	mov	r2, r3
 800e244:	68f8      	ldr	r0, [r7, #12]
 800e246:	f7ff ff75 	bl	800e134 <udp_bind>
 800e24a:	4603      	mov	r3, r0
 800e24c:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800e24e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e252:	2b00      	cmp	r3, #0
 800e254:	d002      	beq.n	800e25c <udp_connect+0x48>
      return err;
 800e256:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e25a:	e02a      	b.n	800e2b2 <udp_connect+0x9e>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 800e25c:	68bb      	ldr	r3, [r7, #8]
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d002      	beq.n	800e268 <udp_connect+0x54>
 800e262:	68bb      	ldr	r3, [r7, #8]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	e000      	b.n	800e26a <udp_connect+0x56>
 800e268:	2300      	movs	r3, #0
 800e26a:	68fa      	ldr	r2, [r7, #12]
 800e26c:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	88fa      	ldrh	r2, [r7, #6]
 800e272:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	7c1b      	ldrb	r3, [r3, #16]
 800e278:	f043 0304 	orr.w	r3, r3, #4
 800e27c:	b2da      	uxtb	r2, r3
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                      &pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e282:	4b0e      	ldr	r3, [pc, #56]	; (800e2bc <udp_connect+0xa8>)
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	617b      	str	r3, [r7, #20]
 800e288:	e008      	b.n	800e29c <udp_connect+0x88>
    if (pcb == ipcb) {
 800e28a:	68fa      	ldr	r2, [r7, #12]
 800e28c:	697b      	ldr	r3, [r7, #20]
 800e28e:	429a      	cmp	r2, r3
 800e290:	d101      	bne.n	800e296 <udp_connect+0x82>
      /* already on the list, just return */
      return ERR_OK;
 800e292:	2300      	movs	r3, #0
 800e294:	e00d      	b.n	800e2b2 <udp_connect+0x9e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e296:	697b      	ldr	r3, [r7, #20]
 800e298:	68db      	ldr	r3, [r3, #12]
 800e29a:	617b      	str	r3, [r7, #20]
 800e29c:	697b      	ldr	r3, [r7, #20]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d1f3      	bne.n	800e28a <udp_connect+0x76>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 800e2a2:	4b06      	ldr	r3, [pc, #24]	; (800e2bc <udp_connect+0xa8>)
 800e2a4:	681a      	ldr	r2, [r3, #0]
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 800e2aa:	4a04      	ldr	r2, [pc, #16]	; (800e2bc <udp_connect+0xa8>)
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 800e2b0:	2300      	movs	r3, #0
}
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	3718      	adds	r7, #24
 800e2b6:	46bd      	mov	sp, r7
 800e2b8:	bd80      	pop	{r7, pc}
 800e2ba:	bf00      	nop
 800e2bc:	20007004 	.word	0x20007004

0800e2c0 <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 800e2c0:	b480      	push	{r7}
 800e2c2:	b083      	sub	sp, #12
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	2200      	movs	r2, #0
 800e2d2:	829a      	strh	r2, [r3, #20]
  /* mark PCB as unconnected */
  pcb->flags &= ~UDP_FLAGS_CONNECTED;
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	7c1b      	ldrb	r3, [r3, #16]
 800e2d8:	f023 0304 	bic.w	r3, r3, #4
 800e2dc:	b2da      	uxtb	r2, r3
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	741a      	strb	r2, [r3, #16]
}
 800e2e2:	bf00      	nop
 800e2e4:	370c      	adds	r7, #12
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	bc80      	pop	{r7}
 800e2ea:	4770      	bx	lr

0800e2ec <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 800e2ec:	b480      	push	{r7}
 800e2ee:	b085      	sub	sp, #20
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	60f8      	str	r0, [r7, #12]
 800e2f4:	60b9      	str	r1, [r7, #8]
 800e2f6:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	68ba      	ldr	r2, [r7, #8]
 800e2fc:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	687a      	ldr	r2, [r7, #4]
 800e302:	61da      	str	r2, [r3, #28]
}
 800e304:	bf00      	nop
 800e306:	3714      	adds	r7, #20
 800e308:	46bd      	mov	sp, r7
 800e30a:	bc80      	pop	{r7}
 800e30c:	4770      	bx	lr

0800e30e <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 800e30e:	b580      	push	{r7, lr}
 800e310:	b082      	sub	sp, #8
 800e312:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 800e314:	2000      	movs	r0, #0
 800e316:	f7fe fc6d 	bl	800cbf4 <memp_malloc>
 800e31a:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d007      	beq.n	800e332 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 800e322:	2220      	movs	r2, #32
 800e324:	2100      	movs	r1, #0
 800e326:	6878      	ldr	r0, [r7, #4]
 800e328:	f003 f8e2 	bl	80114f0 <memset>
    pcb->ttl = UDP_TTL;
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	22ff      	movs	r2, #255	; 0xff
 800e330:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 800e332:	687b      	ldr	r3, [r7, #4]
}
 800e334:	4618      	mov	r0, r3
 800e336:	3708      	adds	r7, #8
 800e338:	46bd      	mov	sp, r7
 800e33a:	bd80      	pop	{r7, pc}

0800e33c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800e33c:	b480      	push	{r7}
 800e33e:	b085      	sub	sp, #20
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
 800e344:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d01e      	beq.n	800e38a <udp_netif_ip_addr_changed+0x4e>
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d01a      	beq.n	800e38a <udp_netif_ip_addr_changed+0x4e>
 800e354:	683b      	ldr	r3, [r7, #0]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d017      	beq.n	800e38a <udp_netif_ip_addr_changed+0x4e>
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d013      	beq.n	800e38a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800e362:	4b0c      	ldr	r3, [pc, #48]	; (800e394 <udp_netif_ip_addr_changed+0x58>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	60fb      	str	r3, [r7, #12]
 800e368:	e00c      	b.n	800e384 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	681a      	ldr	r2, [r3, #0]
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	429a      	cmp	r2, r3
 800e374:	d103      	bne.n	800e37e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800e376:	683b      	ldr	r3, [r7, #0]
 800e378:	681a      	ldr	r2, [r3, #0]
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	68db      	ldr	r3, [r3, #12]
 800e382:	60fb      	str	r3, [r7, #12]
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	2b00      	cmp	r3, #0
 800e388:	d1ef      	bne.n	800e36a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800e38a:	bf00      	nop
 800e38c:	3714      	adds	r7, #20
 800e38e:	46bd      	mov	sp, r7
 800e390:	bc80      	pop	{r7}
 800e392:	4770      	bx	lr
 800e394:	20007004 	.word	0x20007004

0800e398 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b082      	sub	sp, #8
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800e3a0:	4915      	ldr	r1, [pc, #84]	; (800e3f8 <etharp_free_entry+0x60>)
 800e3a2:	687a      	ldr	r2, [r7, #4]
 800e3a4:	4613      	mov	r3, r2
 800e3a6:	005b      	lsls	r3, r3, #1
 800e3a8:	4413      	add	r3, r2
 800e3aa:	00db      	lsls	r3, r3, #3
 800e3ac:	440b      	add	r3, r1
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d013      	beq.n	800e3dc <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800e3b4:	4910      	ldr	r1, [pc, #64]	; (800e3f8 <etharp_free_entry+0x60>)
 800e3b6:	687a      	ldr	r2, [r7, #4]
 800e3b8:	4613      	mov	r3, r2
 800e3ba:	005b      	lsls	r3, r3, #1
 800e3bc:	4413      	add	r3, r2
 800e3be:	00db      	lsls	r3, r3, #3
 800e3c0:	440b      	add	r3, r1
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	f7ff f95d 	bl	800d684 <pbuf_free>
    arp_table[i].q = NULL;
 800e3ca:	490b      	ldr	r1, [pc, #44]	; (800e3f8 <etharp_free_entry+0x60>)
 800e3cc:	687a      	ldr	r2, [r7, #4]
 800e3ce:	4613      	mov	r3, r2
 800e3d0:	005b      	lsls	r3, r3, #1
 800e3d2:	4413      	add	r3, r2
 800e3d4:	00db      	lsls	r3, r3, #3
 800e3d6:	440b      	add	r3, r1
 800e3d8:	2200      	movs	r2, #0
 800e3da:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800e3dc:	4906      	ldr	r1, [pc, #24]	; (800e3f8 <etharp_free_entry+0x60>)
 800e3de:	687a      	ldr	r2, [r7, #4]
 800e3e0:	4613      	mov	r3, r2
 800e3e2:	005b      	lsls	r3, r3, #1
 800e3e4:	4413      	add	r3, r2
 800e3e6:	00db      	lsls	r3, r3, #3
 800e3e8:	440b      	add	r3, r1
 800e3ea:	3314      	adds	r3, #20
 800e3ec:	2200      	movs	r2, #0
 800e3ee:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800e3f0:	bf00      	nop
 800e3f2:	3708      	adds	r7, #8
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}
 800e3f8:	2000044c 	.word	0x2000044c

0800e3fc <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800e3fc:	b580      	push	{r7, lr}
 800e3fe:	b082      	sub	sp, #8
 800e400:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e402:	2300      	movs	r3, #0
 800e404:	71fb      	strb	r3, [r7, #7]
 800e406:	e096      	b.n	800e536 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800e408:	79fa      	ldrb	r2, [r7, #7]
 800e40a:	494f      	ldr	r1, [pc, #316]	; (800e548 <etharp_tmr+0x14c>)
 800e40c:	4613      	mov	r3, r2
 800e40e:	005b      	lsls	r3, r3, #1
 800e410:	4413      	add	r3, r2
 800e412:	00db      	lsls	r3, r3, #3
 800e414:	440b      	add	r3, r1
 800e416:	3314      	adds	r3, #20
 800e418:	781b      	ldrb	r3, [r3, #0]
 800e41a:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 800e41c:	79bb      	ldrb	r3, [r7, #6]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	f000 8086 	beq.w	800e530 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 800e424:	79fa      	ldrb	r2, [r7, #7]
 800e426:	4948      	ldr	r1, [pc, #288]	; (800e548 <etharp_tmr+0x14c>)
 800e428:	4613      	mov	r3, r2
 800e42a:	005b      	lsls	r3, r3, #1
 800e42c:	4413      	add	r3, r2
 800e42e:	00db      	lsls	r3, r3, #3
 800e430:	440b      	add	r3, r1
 800e432:	3312      	adds	r3, #18
 800e434:	881b      	ldrh	r3, [r3, #0]
 800e436:	3301      	adds	r3, #1
 800e438:	b298      	uxth	r0, r3
 800e43a:	4943      	ldr	r1, [pc, #268]	; (800e548 <etharp_tmr+0x14c>)
 800e43c:	4613      	mov	r3, r2
 800e43e:	005b      	lsls	r3, r3, #1
 800e440:	4413      	add	r3, r2
 800e442:	00db      	lsls	r3, r3, #3
 800e444:	440b      	add	r3, r1
 800e446:	3312      	adds	r3, #18
 800e448:	4602      	mov	r2, r0
 800e44a:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800e44c:	79fa      	ldrb	r2, [r7, #7]
 800e44e:	493e      	ldr	r1, [pc, #248]	; (800e548 <etharp_tmr+0x14c>)
 800e450:	4613      	mov	r3, r2
 800e452:	005b      	lsls	r3, r3, #1
 800e454:	4413      	add	r3, r2
 800e456:	00db      	lsls	r3, r3, #3
 800e458:	440b      	add	r3, r1
 800e45a:	3312      	adds	r3, #18
 800e45c:	881b      	ldrh	r3, [r3, #0]
 800e45e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800e462:	d215      	bcs.n	800e490 <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800e464:	79fa      	ldrb	r2, [r7, #7]
 800e466:	4938      	ldr	r1, [pc, #224]	; (800e548 <etharp_tmr+0x14c>)
 800e468:	4613      	mov	r3, r2
 800e46a:	005b      	lsls	r3, r3, #1
 800e46c:	4413      	add	r3, r2
 800e46e:	00db      	lsls	r3, r3, #3
 800e470:	440b      	add	r3, r1
 800e472:	3314      	adds	r3, #20
 800e474:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800e476:	2b01      	cmp	r3, #1
 800e478:	d10f      	bne.n	800e49a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800e47a:	79fa      	ldrb	r2, [r7, #7]
 800e47c:	4932      	ldr	r1, [pc, #200]	; (800e548 <etharp_tmr+0x14c>)
 800e47e:	4613      	mov	r3, r2
 800e480:	005b      	lsls	r3, r3, #1
 800e482:	4413      	add	r3, r2
 800e484:	00db      	lsls	r3, r3, #3
 800e486:	440b      	add	r3, r1
 800e488:	3312      	adds	r3, #18
 800e48a:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800e48c:	2b04      	cmp	r3, #4
 800e48e:	d904      	bls.n	800e49a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800e490:	79fb      	ldrb	r3, [r7, #7]
 800e492:	4618      	mov	r0, r3
 800e494:	f7ff ff80 	bl	800e398 <etharp_free_entry>
 800e498:	e04a      	b.n	800e530 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800e49a:	79fa      	ldrb	r2, [r7, #7]
 800e49c:	492a      	ldr	r1, [pc, #168]	; (800e548 <etharp_tmr+0x14c>)
 800e49e:	4613      	mov	r3, r2
 800e4a0:	005b      	lsls	r3, r3, #1
 800e4a2:	4413      	add	r3, r2
 800e4a4:	00db      	lsls	r3, r3, #3
 800e4a6:	440b      	add	r3, r1
 800e4a8:	3314      	adds	r3, #20
 800e4aa:	781b      	ldrb	r3, [r3, #0]
 800e4ac:	2b03      	cmp	r3, #3
 800e4ae:	d10a      	bne.n	800e4c6 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800e4b0:	79fa      	ldrb	r2, [r7, #7]
 800e4b2:	4925      	ldr	r1, [pc, #148]	; (800e548 <etharp_tmr+0x14c>)
 800e4b4:	4613      	mov	r3, r2
 800e4b6:	005b      	lsls	r3, r3, #1
 800e4b8:	4413      	add	r3, r2
 800e4ba:	00db      	lsls	r3, r3, #3
 800e4bc:	440b      	add	r3, r1
 800e4be:	3314      	adds	r3, #20
 800e4c0:	2204      	movs	r2, #4
 800e4c2:	701a      	strb	r2, [r3, #0]
 800e4c4:	e034      	b.n	800e530 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800e4c6:	79fa      	ldrb	r2, [r7, #7]
 800e4c8:	491f      	ldr	r1, [pc, #124]	; (800e548 <etharp_tmr+0x14c>)
 800e4ca:	4613      	mov	r3, r2
 800e4cc:	005b      	lsls	r3, r3, #1
 800e4ce:	4413      	add	r3, r2
 800e4d0:	00db      	lsls	r3, r3, #3
 800e4d2:	440b      	add	r3, r1
 800e4d4:	3314      	adds	r3, #20
 800e4d6:	781b      	ldrb	r3, [r3, #0]
 800e4d8:	2b04      	cmp	r3, #4
 800e4da:	d10a      	bne.n	800e4f2 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800e4dc:	79fa      	ldrb	r2, [r7, #7]
 800e4de:	491a      	ldr	r1, [pc, #104]	; (800e548 <etharp_tmr+0x14c>)
 800e4e0:	4613      	mov	r3, r2
 800e4e2:	005b      	lsls	r3, r3, #1
 800e4e4:	4413      	add	r3, r2
 800e4e6:	00db      	lsls	r3, r3, #3
 800e4e8:	440b      	add	r3, r1
 800e4ea:	3314      	adds	r3, #20
 800e4ec:	2202      	movs	r2, #2
 800e4ee:	701a      	strb	r2, [r3, #0]
 800e4f0:	e01e      	b.n	800e530 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800e4f2:	79fa      	ldrb	r2, [r7, #7]
 800e4f4:	4914      	ldr	r1, [pc, #80]	; (800e548 <etharp_tmr+0x14c>)
 800e4f6:	4613      	mov	r3, r2
 800e4f8:	005b      	lsls	r3, r3, #1
 800e4fa:	4413      	add	r3, r2
 800e4fc:	00db      	lsls	r3, r3, #3
 800e4fe:	440b      	add	r3, r1
 800e500:	3314      	adds	r3, #20
 800e502:	781b      	ldrb	r3, [r3, #0]
 800e504:	2b01      	cmp	r3, #1
 800e506:	d113      	bne.n	800e530 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800e508:	79fa      	ldrb	r2, [r7, #7]
 800e50a:	490f      	ldr	r1, [pc, #60]	; (800e548 <etharp_tmr+0x14c>)
 800e50c:	4613      	mov	r3, r2
 800e50e:	005b      	lsls	r3, r3, #1
 800e510:	4413      	add	r3, r2
 800e512:	00db      	lsls	r3, r3, #3
 800e514:	440b      	add	r3, r1
 800e516:	3308      	adds	r3, #8
 800e518:	6818      	ldr	r0, [r3, #0]
 800e51a:	79fa      	ldrb	r2, [r7, #7]
 800e51c:	4613      	mov	r3, r2
 800e51e:	005b      	lsls	r3, r3, #1
 800e520:	4413      	add	r3, r2
 800e522:	00db      	lsls	r3, r3, #3
 800e524:	4a08      	ldr	r2, [pc, #32]	; (800e548 <etharp_tmr+0x14c>)
 800e526:	4413      	add	r3, r2
 800e528:	3304      	adds	r3, #4
 800e52a:	4619      	mov	r1, r3
 800e52c:	f000 fe38 	bl	800f1a0 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e530:	79fb      	ldrb	r3, [r7, #7]
 800e532:	3301      	adds	r3, #1
 800e534:	71fb      	strb	r3, [r7, #7]
 800e536:	79fb      	ldrb	r3, [r7, #7]
 800e538:	2b09      	cmp	r3, #9
 800e53a:	f67f af65 	bls.w	800e408 <etharp_tmr+0xc>
      }
    }
  }
}
 800e53e:	bf00      	nop
 800e540:	3708      	adds	r7, #8
 800e542:	46bd      	mov	sp, r7
 800e544:	bd80      	pop	{r7, pc}
 800e546:	bf00      	nop
 800e548:	2000044c 	.word	0x2000044c

0800e54c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b088      	sub	sp, #32
 800e550:	af00      	add	r7, sp, #0
 800e552:	60f8      	str	r0, [r7, #12]
 800e554:	460b      	mov	r3, r1
 800e556:	607a      	str	r2, [r7, #4]
 800e558:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800e55a:	230a      	movs	r3, #10
 800e55c:	77fb      	strb	r3, [r7, #31]
 800e55e:	230a      	movs	r3, #10
 800e560:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 800e562:	230a      	movs	r3, #10
 800e564:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 800e566:	2300      	movs	r3, #0
 800e568:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 800e56a:	230a      	movs	r3, #10
 800e56c:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800e56e:	2300      	movs	r3, #0
 800e570:	833b      	strh	r3, [r7, #24]
 800e572:	2300      	movs	r3, #0
 800e574:	82fb      	strh	r3, [r7, #22]
 800e576:	2300      	movs	r3, #0
 800e578:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e57a:	2300      	movs	r3, #0
 800e57c:	773b      	strb	r3, [r7, #28]
 800e57e:	e093      	b.n	800e6a8 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 800e580:	7f3a      	ldrb	r2, [r7, #28]
 800e582:	4990      	ldr	r1, [pc, #576]	; (800e7c4 <etharp_find_entry+0x278>)
 800e584:	4613      	mov	r3, r2
 800e586:	005b      	lsls	r3, r3, #1
 800e588:	4413      	add	r3, r2
 800e58a:	00db      	lsls	r3, r3, #3
 800e58c:	440b      	add	r3, r1
 800e58e:	3314      	adds	r3, #20
 800e590:	781b      	ldrb	r3, [r3, #0]
 800e592:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800e594:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e598:	2b0a      	cmp	r3, #10
 800e59a:	d105      	bne.n	800e5a8 <etharp_find_entry+0x5c>
 800e59c:	7cfb      	ldrb	r3, [r7, #19]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d102      	bne.n	800e5a8 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 800e5a2:	7f3b      	ldrb	r3, [r7, #28]
 800e5a4:	777b      	strb	r3, [r7, #29]
 800e5a6:	e07c      	b.n	800e6a2 <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 800e5a8:	7cfb      	ldrb	r3, [r7, #19]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d079      	beq.n	800e6a2 <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800e5ae:	7cfb      	ldrb	r3, [r7, #19]
 800e5b0:	2b01      	cmp	r3, #1
 800e5b2:	d009      	beq.n	800e5c8 <etharp_find_entry+0x7c>
 800e5b4:	7cfb      	ldrb	r3, [r7, #19]
 800e5b6:	2b01      	cmp	r3, #1
 800e5b8:	d806      	bhi.n	800e5c8 <etharp_find_entry+0x7c>
 800e5ba:	4b83      	ldr	r3, [pc, #524]	; (800e7c8 <etharp_find_entry+0x27c>)
 800e5bc:	f44f 7293 	mov.w	r2, #294	; 0x126
 800e5c0:	4982      	ldr	r1, [pc, #520]	; (800e7cc <etharp_find_entry+0x280>)
 800e5c2:	4883      	ldr	r0, [pc, #524]	; (800e7d0 <etharp_find_entry+0x284>)
 800e5c4:	f003 f842 	bl	801164c <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d00f      	beq.n	800e5ee <etharp_find_entry+0xa2>
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	6819      	ldr	r1, [r3, #0]
 800e5d2:	7f3a      	ldrb	r2, [r7, #28]
 800e5d4:	487b      	ldr	r0, [pc, #492]	; (800e7c4 <etharp_find_entry+0x278>)
 800e5d6:	4613      	mov	r3, r2
 800e5d8:	005b      	lsls	r3, r3, #1
 800e5da:	4413      	add	r3, r2
 800e5dc:	00db      	lsls	r3, r3, #3
 800e5de:	4403      	add	r3, r0
 800e5e0:	3304      	adds	r3, #4
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	4299      	cmp	r1, r3
 800e5e6:	d102      	bne.n	800e5ee <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 800e5e8:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800e5ec:	e0e5      	b.n	800e7ba <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800e5ee:	7cfb      	ldrb	r3, [r7, #19]
 800e5f0:	2b01      	cmp	r3, #1
 800e5f2:	d13b      	bne.n	800e66c <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800e5f4:	7f3a      	ldrb	r2, [r7, #28]
 800e5f6:	4973      	ldr	r1, [pc, #460]	; (800e7c4 <etharp_find_entry+0x278>)
 800e5f8:	4613      	mov	r3, r2
 800e5fa:	005b      	lsls	r3, r3, #1
 800e5fc:	4413      	add	r3, r2
 800e5fe:	00db      	lsls	r3, r3, #3
 800e600:	440b      	add	r3, r1
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	2b00      	cmp	r3, #0
 800e606:	d018      	beq.n	800e63a <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 800e608:	7f3a      	ldrb	r2, [r7, #28]
 800e60a:	496e      	ldr	r1, [pc, #440]	; (800e7c4 <etharp_find_entry+0x278>)
 800e60c:	4613      	mov	r3, r2
 800e60e:	005b      	lsls	r3, r3, #1
 800e610:	4413      	add	r3, r2
 800e612:	00db      	lsls	r3, r3, #3
 800e614:	440b      	add	r3, r1
 800e616:	3312      	adds	r3, #18
 800e618:	881b      	ldrh	r3, [r3, #0]
 800e61a:	8b3a      	ldrh	r2, [r7, #24]
 800e61c:	429a      	cmp	r2, r3
 800e61e:	d840      	bhi.n	800e6a2 <etharp_find_entry+0x156>
            old_queue = i;
 800e620:	7f3b      	ldrb	r3, [r7, #28]
 800e622:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 800e624:	7f3a      	ldrb	r2, [r7, #28]
 800e626:	4967      	ldr	r1, [pc, #412]	; (800e7c4 <etharp_find_entry+0x278>)
 800e628:	4613      	mov	r3, r2
 800e62a:	005b      	lsls	r3, r3, #1
 800e62c:	4413      	add	r3, r2
 800e62e:	00db      	lsls	r3, r3, #3
 800e630:	440b      	add	r3, r1
 800e632:	3312      	adds	r3, #18
 800e634:	881b      	ldrh	r3, [r3, #0]
 800e636:	833b      	strh	r3, [r7, #24]
 800e638:	e033      	b.n	800e6a2 <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800e63a:	7f3a      	ldrb	r2, [r7, #28]
 800e63c:	4961      	ldr	r1, [pc, #388]	; (800e7c4 <etharp_find_entry+0x278>)
 800e63e:	4613      	mov	r3, r2
 800e640:	005b      	lsls	r3, r3, #1
 800e642:	4413      	add	r3, r2
 800e644:	00db      	lsls	r3, r3, #3
 800e646:	440b      	add	r3, r1
 800e648:	3312      	adds	r3, #18
 800e64a:	881b      	ldrh	r3, [r3, #0]
 800e64c:	8afa      	ldrh	r2, [r7, #22]
 800e64e:	429a      	cmp	r2, r3
 800e650:	d827      	bhi.n	800e6a2 <etharp_find_entry+0x156>
            old_pending = i;
 800e652:	7f3b      	ldrb	r3, [r7, #28]
 800e654:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 800e656:	7f3a      	ldrb	r2, [r7, #28]
 800e658:	495a      	ldr	r1, [pc, #360]	; (800e7c4 <etharp_find_entry+0x278>)
 800e65a:	4613      	mov	r3, r2
 800e65c:	005b      	lsls	r3, r3, #1
 800e65e:	4413      	add	r3, r2
 800e660:	00db      	lsls	r3, r3, #3
 800e662:	440b      	add	r3, r1
 800e664:	3312      	adds	r3, #18
 800e666:	881b      	ldrh	r3, [r3, #0]
 800e668:	82fb      	strh	r3, [r7, #22]
 800e66a:	e01a      	b.n	800e6a2 <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800e66c:	7cfb      	ldrb	r3, [r7, #19]
 800e66e:	2b01      	cmp	r3, #1
 800e670:	d917      	bls.n	800e6a2 <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800e672:	7f3a      	ldrb	r2, [r7, #28]
 800e674:	4953      	ldr	r1, [pc, #332]	; (800e7c4 <etharp_find_entry+0x278>)
 800e676:	4613      	mov	r3, r2
 800e678:	005b      	lsls	r3, r3, #1
 800e67a:	4413      	add	r3, r2
 800e67c:	00db      	lsls	r3, r3, #3
 800e67e:	440b      	add	r3, r1
 800e680:	3312      	adds	r3, #18
 800e682:	881b      	ldrh	r3, [r3, #0]
 800e684:	8aba      	ldrh	r2, [r7, #20]
 800e686:	429a      	cmp	r2, r3
 800e688:	d80b      	bhi.n	800e6a2 <etharp_find_entry+0x156>
            old_stable = i;
 800e68a:	7f3b      	ldrb	r3, [r7, #28]
 800e68c:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 800e68e:	7f3a      	ldrb	r2, [r7, #28]
 800e690:	494c      	ldr	r1, [pc, #304]	; (800e7c4 <etharp_find_entry+0x278>)
 800e692:	4613      	mov	r3, r2
 800e694:	005b      	lsls	r3, r3, #1
 800e696:	4413      	add	r3, r2
 800e698:	00db      	lsls	r3, r3, #3
 800e69a:	440b      	add	r3, r1
 800e69c:	3312      	adds	r3, #18
 800e69e:	881b      	ldrh	r3, [r3, #0]
 800e6a0:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e6a2:	7f3b      	ldrb	r3, [r7, #28]
 800e6a4:	3301      	adds	r3, #1
 800e6a6:	773b      	strb	r3, [r7, #28]
 800e6a8:	7f3b      	ldrb	r3, [r7, #28]
 800e6aa:	2b09      	cmp	r3, #9
 800e6ac:	f67f af68 	bls.w	800e580 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800e6b0:	7afb      	ldrb	r3, [r7, #11]
 800e6b2:	f003 0302 	and.w	r3, r3, #2
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d108      	bne.n	800e6cc <etharp_find_entry+0x180>
 800e6ba:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e6be:	2b0a      	cmp	r3, #10
 800e6c0:	d107      	bne.n	800e6d2 <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800e6c2:	7afb      	ldrb	r3, [r7, #11]
 800e6c4:	f003 0301 	and.w	r3, r3, #1
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d102      	bne.n	800e6d2 <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 800e6cc:	f04f 33ff 	mov.w	r3, #4294967295
 800e6d0:	e073      	b.n	800e7ba <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800e6d2:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e6d6:	2b09      	cmp	r3, #9
 800e6d8:	dc02      	bgt.n	800e6e0 <etharp_find_entry+0x194>
    i = empty;
 800e6da:	7f7b      	ldrb	r3, [r7, #29]
 800e6dc:	773b      	strb	r3, [r7, #28]
 800e6de:	e036      	b.n	800e74e <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800e6e0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800e6e4:	2b09      	cmp	r3, #9
 800e6e6:	dc13      	bgt.n	800e710 <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 800e6e8:	7fbb      	ldrb	r3, [r7, #30]
 800e6ea:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800e6ec:	7f3a      	ldrb	r2, [r7, #28]
 800e6ee:	4935      	ldr	r1, [pc, #212]	; (800e7c4 <etharp_find_entry+0x278>)
 800e6f0:	4613      	mov	r3, r2
 800e6f2:	005b      	lsls	r3, r3, #1
 800e6f4:	4413      	add	r3, r2
 800e6f6:	00db      	lsls	r3, r3, #3
 800e6f8:	440b      	add	r3, r1
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d018      	beq.n	800e732 <etharp_find_entry+0x1e6>
 800e700:	4b31      	ldr	r3, [pc, #196]	; (800e7c8 <etharp_find_entry+0x27c>)
 800e702:	f240 126f 	movw	r2, #367	; 0x16f
 800e706:	4933      	ldr	r1, [pc, #204]	; (800e7d4 <etharp_find_entry+0x288>)
 800e708:	4831      	ldr	r0, [pc, #196]	; (800e7d0 <etharp_find_entry+0x284>)
 800e70a:	f002 ff9f 	bl	801164c <iprintf>
 800e70e:	e010      	b.n	800e732 <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800e710:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e714:	2b09      	cmp	r3, #9
 800e716:	dc02      	bgt.n	800e71e <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 800e718:	7ffb      	ldrb	r3, [r7, #31]
 800e71a:	773b      	strb	r3, [r7, #28]
 800e71c:	e009      	b.n	800e732 <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800e71e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e722:	2b09      	cmp	r3, #9
 800e724:	dc02      	bgt.n	800e72c <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800e726:	7efb      	ldrb	r3, [r7, #27]
 800e728:	773b      	strb	r3, [r7, #28]
 800e72a:	e002      	b.n	800e732 <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 800e72c:	f04f 33ff 	mov.w	r3, #4294967295
 800e730:	e043      	b.n	800e7ba <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800e732:	7f3b      	ldrb	r3, [r7, #28]
 800e734:	2b09      	cmp	r3, #9
 800e736:	d906      	bls.n	800e746 <etharp_find_entry+0x1fa>
 800e738:	4b23      	ldr	r3, [pc, #140]	; (800e7c8 <etharp_find_entry+0x27c>)
 800e73a:	f240 1281 	movw	r2, #385	; 0x181
 800e73e:	4926      	ldr	r1, [pc, #152]	; (800e7d8 <etharp_find_entry+0x28c>)
 800e740:	4823      	ldr	r0, [pc, #140]	; (800e7d0 <etharp_find_entry+0x284>)
 800e742:	f002 ff83 	bl	801164c <iprintf>
    etharp_free_entry(i);
 800e746:	7f3b      	ldrb	r3, [r7, #28]
 800e748:	4618      	mov	r0, r3
 800e74a:	f7ff fe25 	bl	800e398 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800e74e:	7f3b      	ldrb	r3, [r7, #28]
 800e750:	2b09      	cmp	r3, #9
 800e752:	d906      	bls.n	800e762 <etharp_find_entry+0x216>
 800e754:	4b1c      	ldr	r3, [pc, #112]	; (800e7c8 <etharp_find_entry+0x27c>)
 800e756:	f240 1285 	movw	r2, #389	; 0x185
 800e75a:	491f      	ldr	r1, [pc, #124]	; (800e7d8 <etharp_find_entry+0x28c>)
 800e75c:	481c      	ldr	r0, [pc, #112]	; (800e7d0 <etharp_find_entry+0x284>)
 800e75e:	f002 ff75 	bl	801164c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800e762:	7f3a      	ldrb	r2, [r7, #28]
 800e764:	4917      	ldr	r1, [pc, #92]	; (800e7c4 <etharp_find_entry+0x278>)
 800e766:	4613      	mov	r3, r2
 800e768:	005b      	lsls	r3, r3, #1
 800e76a:	4413      	add	r3, r2
 800e76c:	00db      	lsls	r3, r3, #3
 800e76e:	440b      	add	r3, r1
 800e770:	3314      	adds	r3, #20
 800e772:	781b      	ldrb	r3, [r3, #0]
 800e774:	2b00      	cmp	r3, #0
 800e776:	d006      	beq.n	800e786 <etharp_find_entry+0x23a>
 800e778:	4b13      	ldr	r3, [pc, #76]	; (800e7c8 <etharp_find_entry+0x27c>)
 800e77a:	f240 1287 	movw	r2, #391	; 0x187
 800e77e:	4917      	ldr	r1, [pc, #92]	; (800e7dc <etharp_find_entry+0x290>)
 800e780:	4813      	ldr	r0, [pc, #76]	; (800e7d0 <etharp_find_entry+0x284>)
 800e782:	f002 ff63 	bl	801164c <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d00a      	beq.n	800e7a2 <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800e78c:	7f3a      	ldrb	r2, [r7, #28]
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	6819      	ldr	r1, [r3, #0]
 800e792:	480c      	ldr	r0, [pc, #48]	; (800e7c4 <etharp_find_entry+0x278>)
 800e794:	4613      	mov	r3, r2
 800e796:	005b      	lsls	r3, r3, #1
 800e798:	4413      	add	r3, r2
 800e79a:	00db      	lsls	r3, r3, #3
 800e79c:	4403      	add	r3, r0
 800e79e:	3304      	adds	r3, #4
 800e7a0:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800e7a2:	7f3a      	ldrb	r2, [r7, #28]
 800e7a4:	4907      	ldr	r1, [pc, #28]	; (800e7c4 <etharp_find_entry+0x278>)
 800e7a6:	4613      	mov	r3, r2
 800e7a8:	005b      	lsls	r3, r3, #1
 800e7aa:	4413      	add	r3, r2
 800e7ac:	00db      	lsls	r3, r3, #3
 800e7ae:	440b      	add	r3, r1
 800e7b0:	3312      	adds	r3, #18
 800e7b2:	2200      	movs	r2, #0
 800e7b4:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 800e7b6:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 800e7ba:	4618      	mov	r0, r3
 800e7bc:	3720      	adds	r7, #32
 800e7be:	46bd      	mov	sp, r7
 800e7c0:	bd80      	pop	{r7, pc}
 800e7c2:	bf00      	nop
 800e7c4:	2000044c 	.word	0x2000044c
 800e7c8:	08013250 	.word	0x08013250
 800e7cc:	08013288 	.word	0x08013288
 800e7d0:	080132c8 	.word	0x080132c8
 800e7d4:	080132f0 	.word	0x080132f0
 800e7d8:	08013308 	.word	0x08013308
 800e7dc:	0801331c 	.word	0x0801331c

0800e7e0 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800e7e0:	b580      	push	{r7, lr}
 800e7e2:	b088      	sub	sp, #32
 800e7e4:	af02      	add	r7, sp, #8
 800e7e6:	60f8      	str	r0, [r7, #12]
 800e7e8:	60b9      	str	r1, [r7, #8]
 800e7ea:	607a      	str	r2, [r7, #4]
 800e7ec:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e7f4:	2b06      	cmp	r3, #6
 800e7f6:	d006      	beq.n	800e806 <etharp_update_arp_entry+0x26>
 800e7f8:	4b48      	ldr	r3, [pc, #288]	; (800e91c <etharp_update_arp_entry+0x13c>)
 800e7fa:	f240 12ab 	movw	r2, #427	; 0x1ab
 800e7fe:	4948      	ldr	r1, [pc, #288]	; (800e920 <etharp_update_arp_entry+0x140>)
 800e800:	4848      	ldr	r0, [pc, #288]	; (800e924 <etharp_update_arp_entry+0x144>)
 800e802:	f002 ff23 	bl	801164c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800e806:	68bb      	ldr	r3, [r7, #8]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d012      	beq.n	800e832 <etharp_update_arp_entry+0x52>
 800e80c:	68bb      	ldr	r3, [r7, #8]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d00e      	beq.n	800e832 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800e814:	68bb      	ldr	r3, [r7, #8]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	68f9      	ldr	r1, [r7, #12]
 800e81a:	4618      	mov	r0, r3
 800e81c:	f001 f8d2 	bl	800f9c4 <ip4_addr_isbroadcast_u32>
 800e820:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800e822:	2b00      	cmp	r3, #0
 800e824:	d105      	bne.n	800e832 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800e826:	68bb      	ldr	r3, [r7, #8]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800e82e:	2be0      	cmp	r3, #224	; 0xe0
 800e830:	d102      	bne.n	800e838 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800e832:	f06f 030f 	mvn.w	r3, #15
 800e836:	e06c      	b.n	800e912 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800e838:	78fb      	ldrb	r3, [r7, #3]
 800e83a:	68fa      	ldr	r2, [r7, #12]
 800e83c:	4619      	mov	r1, r3
 800e83e:	68b8      	ldr	r0, [r7, #8]
 800e840:	f7ff fe84 	bl	800e54c <etharp_find_entry>
 800e844:	4603      	mov	r3, r0
 800e846:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 800e848:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	da02      	bge.n	800e856 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800e850:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e854:	e05d      	b.n	800e912 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800e856:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800e85a:	4933      	ldr	r1, [pc, #204]	; (800e928 <etharp_update_arp_entry+0x148>)
 800e85c:	4613      	mov	r3, r2
 800e85e:	005b      	lsls	r3, r3, #1
 800e860:	4413      	add	r3, r2
 800e862:	00db      	lsls	r3, r3, #3
 800e864:	440b      	add	r3, r1
 800e866:	3314      	adds	r3, #20
 800e868:	2202      	movs	r2, #2
 800e86a:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800e86c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800e870:	492d      	ldr	r1, [pc, #180]	; (800e928 <etharp_update_arp_entry+0x148>)
 800e872:	4613      	mov	r3, r2
 800e874:	005b      	lsls	r3, r3, #1
 800e876:	4413      	add	r3, r2
 800e878:	00db      	lsls	r3, r3, #3
 800e87a:	440b      	add	r3, r1
 800e87c:	3308      	adds	r3, #8
 800e87e:	68fa      	ldr	r2, [r7, #12]
 800e880:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800e882:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800e886:	4613      	mov	r3, r2
 800e888:	005b      	lsls	r3, r3, #1
 800e88a:	4413      	add	r3, r2
 800e88c:	00db      	lsls	r3, r3, #3
 800e88e:	3308      	adds	r3, #8
 800e890:	4a25      	ldr	r2, [pc, #148]	; (800e928 <etharp_update_arp_entry+0x148>)
 800e892:	4413      	add	r3, r2
 800e894:	3304      	adds	r3, #4
 800e896:	2206      	movs	r2, #6
 800e898:	6879      	ldr	r1, [r7, #4]
 800e89a:	4618      	mov	r0, r3
 800e89c:	f002 fe1d 	bl	80114da <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800e8a0:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800e8a4:	4920      	ldr	r1, [pc, #128]	; (800e928 <etharp_update_arp_entry+0x148>)
 800e8a6:	4613      	mov	r3, r2
 800e8a8:	005b      	lsls	r3, r3, #1
 800e8aa:	4413      	add	r3, r2
 800e8ac:	00db      	lsls	r3, r3, #3
 800e8ae:	440b      	add	r3, r1
 800e8b0:	3312      	adds	r3, #18
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800e8b6:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800e8ba:	491b      	ldr	r1, [pc, #108]	; (800e928 <etharp_update_arp_entry+0x148>)
 800e8bc:	4613      	mov	r3, r2
 800e8be:	005b      	lsls	r3, r3, #1
 800e8c0:	4413      	add	r3, r2
 800e8c2:	00db      	lsls	r3, r3, #3
 800e8c4:	440b      	add	r3, r1
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d021      	beq.n	800e910 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800e8cc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800e8d0:	4915      	ldr	r1, [pc, #84]	; (800e928 <etharp_update_arp_entry+0x148>)
 800e8d2:	4613      	mov	r3, r2
 800e8d4:	005b      	lsls	r3, r3, #1
 800e8d6:	4413      	add	r3, r2
 800e8d8:	00db      	lsls	r3, r3, #3
 800e8da:	440b      	add	r3, r1
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800e8e0:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800e8e4:	4910      	ldr	r1, [pc, #64]	; (800e928 <etharp_update_arp_entry+0x148>)
 800e8e6:	4613      	mov	r3, r2
 800e8e8:	005b      	lsls	r3, r3, #1
 800e8ea:	4413      	add	r3, r2
 800e8ec:	00db      	lsls	r3, r3, #3
 800e8ee:	440b      	add	r3, r1
 800e8f0:	2200      	movs	r2, #0
 800e8f2:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	f103 0229 	add.w	r2, r3, #41	; 0x29
 800e8fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e8fe:	9300      	str	r3, [sp, #0]
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	6939      	ldr	r1, [r7, #16]
 800e904:	68f8      	ldr	r0, [r7, #12]
 800e906:	f001 fefd 	bl	8010704 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800e90a:	6938      	ldr	r0, [r7, #16]
 800e90c:	f7fe feba 	bl	800d684 <pbuf_free>
  }
  return ERR_OK;
 800e910:	2300      	movs	r3, #0
}
 800e912:	4618      	mov	r0, r3
 800e914:	3718      	adds	r7, #24
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}
 800e91a:	bf00      	nop
 800e91c:	08013250 	.word	0x08013250
 800e920:	08013348 	.word	0x08013348
 800e924:	080132c8 	.word	0x080132c8
 800e928:	2000044c 	.word	0x2000044c

0800e92c <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800e92c:	b580      	push	{r7, lr}
 800e92e:	b084      	sub	sp, #16
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e934:	2300      	movs	r3, #0
 800e936:	73fb      	strb	r3, [r7, #15]
 800e938:	e01f      	b.n	800e97a <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 800e93a:	7bfa      	ldrb	r2, [r7, #15]
 800e93c:	4912      	ldr	r1, [pc, #72]	; (800e988 <etharp_cleanup_netif+0x5c>)
 800e93e:	4613      	mov	r3, r2
 800e940:	005b      	lsls	r3, r3, #1
 800e942:	4413      	add	r3, r2
 800e944:	00db      	lsls	r3, r3, #3
 800e946:	440b      	add	r3, r1
 800e948:	3314      	adds	r3, #20
 800e94a:	781b      	ldrb	r3, [r3, #0]
 800e94c:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800e94e:	7bbb      	ldrb	r3, [r7, #14]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d00f      	beq.n	800e974 <etharp_cleanup_netif+0x48>
 800e954:	7bfa      	ldrb	r2, [r7, #15]
 800e956:	490c      	ldr	r1, [pc, #48]	; (800e988 <etharp_cleanup_netif+0x5c>)
 800e958:	4613      	mov	r3, r2
 800e95a:	005b      	lsls	r3, r3, #1
 800e95c:	4413      	add	r3, r2
 800e95e:	00db      	lsls	r3, r3, #3
 800e960:	440b      	add	r3, r1
 800e962:	3308      	adds	r3, #8
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	687a      	ldr	r2, [r7, #4]
 800e968:	429a      	cmp	r2, r3
 800e96a:	d103      	bne.n	800e974 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 800e96c:	7bfb      	ldrb	r3, [r7, #15]
 800e96e:	4618      	mov	r0, r3
 800e970:	f7ff fd12 	bl	800e398 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e974:	7bfb      	ldrb	r3, [r7, #15]
 800e976:	3301      	adds	r3, #1
 800e978:	73fb      	strb	r3, [r7, #15]
 800e97a:	7bfb      	ldrb	r3, [r7, #15]
 800e97c:	2b09      	cmp	r3, #9
 800e97e:	d9dc      	bls.n	800e93a <etharp_cleanup_netif+0xe>
    }
  }
}
 800e980:	bf00      	nop
 800e982:	3710      	adds	r7, #16
 800e984:	46bd      	mov	sp, r7
 800e986:	bd80      	pop	{r7, pc}
 800e988:	2000044c 	.word	0x2000044c

0800e98c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800e98c:	b5b0      	push	{r4, r5, r7, lr}
 800e98e:	b08a      	sub	sp, #40	; 0x28
 800e990:	af04      	add	r7, sp, #16
 800e992:	6078      	str	r0, [r7, #4]
 800e994:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800e996:	683b      	ldr	r3, [r7, #0]
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d107      	bne.n	800e9ac <etharp_input+0x20>
 800e99c:	4b3d      	ldr	r3, [pc, #244]	; (800ea94 <etharp_input+0x108>)
 800e99e:	f44f 7222 	mov.w	r2, #648	; 0x288
 800e9a2:	493d      	ldr	r1, [pc, #244]	; (800ea98 <etharp_input+0x10c>)
 800e9a4:	483d      	ldr	r0, [pc, #244]	; (800ea9c <etharp_input+0x110>)
 800e9a6:	f002 fe51 	bl	801164c <iprintf>
 800e9aa:	e06f      	b.n	800ea8c <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	685b      	ldr	r3, [r3, #4]
 800e9b0:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800e9b2:	693b      	ldr	r3, [r7, #16]
 800e9b4:	881b      	ldrh	r3, [r3, #0]
 800e9b6:	b29b      	uxth	r3, r3
 800e9b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e9bc:	d10c      	bne.n	800e9d8 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800e9be:	693b      	ldr	r3, [r7, #16]
 800e9c0:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800e9c2:	2b06      	cmp	r3, #6
 800e9c4:	d108      	bne.n	800e9d8 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800e9c6:	693b      	ldr	r3, [r7, #16]
 800e9c8:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800e9ca:	2b04      	cmp	r3, #4
 800e9cc:	d104      	bne.n	800e9d8 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800e9ce:	693b      	ldr	r3, [r7, #16]
 800e9d0:	885b      	ldrh	r3, [r3, #2]
 800e9d2:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800e9d4:	2b08      	cmp	r3, #8
 800e9d6:	d003      	beq.n	800e9e0 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800e9d8:	6878      	ldr	r0, [r7, #4]
 800e9da:	f7fe fe53 	bl	800d684 <pbuf_free>
    return;
 800e9de:	e055      	b.n	800ea8c <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800e9e0:	693b      	ldr	r3, [r7, #16]
 800e9e2:	330e      	adds	r3, #14
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 800e9e8:	693b      	ldr	r3, [r7, #16]
 800e9ea:	3318      	adds	r3, #24
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	3304      	adds	r3, #4
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d102      	bne.n	800ea00 <etharp_input+0x74>
    for_us = 0;
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	75fb      	strb	r3, [r7, #23]
 800e9fe:	e009      	b.n	800ea14 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800ea00:	68ba      	ldr	r2, [r7, #8]
 800ea02:	683b      	ldr	r3, [r7, #0]
 800ea04:	3304      	adds	r3, #4
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	429a      	cmp	r2, r3
 800ea0a:	bf0c      	ite	eq
 800ea0c:	2301      	moveq	r3, #1
 800ea0e:	2300      	movne	r3, #0
 800ea10:	b2db      	uxtb	r3, r3
 800ea12:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800ea14:	693b      	ldr	r3, [r7, #16]
 800ea16:	f103 0208 	add.w	r2, r3, #8
 800ea1a:	7dfb      	ldrb	r3, [r7, #23]
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d001      	beq.n	800ea24 <etharp_input+0x98>
 800ea20:	2301      	movs	r3, #1
 800ea22:	e000      	b.n	800ea26 <etharp_input+0x9a>
 800ea24:	2302      	movs	r3, #2
 800ea26:	f107 010c 	add.w	r1, r7, #12
 800ea2a:	6838      	ldr	r0, [r7, #0]
 800ea2c:	f7ff fed8 	bl	800e7e0 <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800ea30:	693b      	ldr	r3, [r7, #16]
 800ea32:	88db      	ldrh	r3, [r3, #6]
 800ea34:	b29b      	uxth	r3, r3
 800ea36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ea3a:	d003      	beq.n	800ea44 <etharp_input+0xb8>
 800ea3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ea40:	d01e      	beq.n	800ea80 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 800ea42:	e020      	b.n	800ea86 <etharp_input+0xfa>
    if (for_us) {
 800ea44:	7dfb      	ldrb	r3, [r7, #23]
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d01c      	beq.n	800ea84 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800ea4a:	683b      	ldr	r3, [r7, #0]
 800ea4c:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800ea50:	693b      	ldr	r3, [r7, #16]
 800ea52:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	f103 0529 	add.w	r5, r3, #41	; 0x29
 800ea5c:	683b      	ldr	r3, [r7, #0]
 800ea5e:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 800ea60:	693a      	ldr	r2, [r7, #16]
 800ea62:	3208      	adds	r2, #8
      etharp_raw(netif,
 800ea64:	2102      	movs	r1, #2
 800ea66:	9103      	str	r1, [sp, #12]
 800ea68:	f107 010c 	add.w	r1, r7, #12
 800ea6c:	9102      	str	r1, [sp, #8]
 800ea6e:	9201      	str	r2, [sp, #4]
 800ea70:	9300      	str	r3, [sp, #0]
 800ea72:	462b      	mov	r3, r5
 800ea74:	4622      	mov	r2, r4
 800ea76:	4601      	mov	r1, r0
 800ea78:	6838      	ldr	r0, [r7, #0]
 800ea7a:	f000 fae3 	bl	800f044 <etharp_raw>
    break;
 800ea7e:	e001      	b.n	800ea84 <etharp_input+0xf8>
    break;
 800ea80:	bf00      	nop
 800ea82:	e000      	b.n	800ea86 <etharp_input+0xfa>
    break;
 800ea84:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800ea86:	6878      	ldr	r0, [r7, #4]
 800ea88:	f7fe fdfc 	bl	800d684 <pbuf_free>
}
 800ea8c:	3718      	adds	r7, #24
 800ea8e:	46bd      	mov	sp, r7
 800ea90:	bdb0      	pop	{r4, r5, r7, pc}
 800ea92:	bf00      	nop
 800ea94:	08013250 	.word	0x08013250
 800ea98:	080133a0 	.word	0x080133a0
 800ea9c:	080132c8 	.word	0x080132c8

0800eaa0 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 800eaa0:	b580      	push	{r7, lr}
 800eaa2:	b086      	sub	sp, #24
 800eaa4:	af02      	add	r7, sp, #8
 800eaa6:	60f8      	str	r0, [r7, #12]
 800eaa8:	60b9      	str	r1, [r7, #8]
 800eaaa:	4613      	mov	r3, r2
 800eaac:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800eaae:	79fa      	ldrb	r2, [r7, #7]
 800eab0:	4944      	ldr	r1, [pc, #272]	; (800ebc4 <etharp_output_to_arp_index+0x124>)
 800eab2:	4613      	mov	r3, r2
 800eab4:	005b      	lsls	r3, r3, #1
 800eab6:	4413      	add	r3, r2
 800eab8:	00db      	lsls	r3, r3, #3
 800eaba:	440b      	add	r3, r1
 800eabc:	3314      	adds	r3, #20
 800eabe:	781b      	ldrb	r3, [r3, #0]
 800eac0:	2b01      	cmp	r3, #1
 800eac2:	d806      	bhi.n	800ead2 <etharp_output_to_arp_index+0x32>
 800eac4:	4b40      	ldr	r3, [pc, #256]	; (800ebc8 <etharp_output_to_arp_index+0x128>)
 800eac6:	f240 22ed 	movw	r2, #749	; 0x2ed
 800eaca:	4940      	ldr	r1, [pc, #256]	; (800ebcc <etharp_output_to_arp_index+0x12c>)
 800eacc:	4840      	ldr	r0, [pc, #256]	; (800ebd0 <etharp_output_to_arp_index+0x130>)
 800eace:	f002 fdbd 	bl	801164c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800ead2:	79fa      	ldrb	r2, [r7, #7]
 800ead4:	493b      	ldr	r1, [pc, #236]	; (800ebc4 <etharp_output_to_arp_index+0x124>)
 800ead6:	4613      	mov	r3, r2
 800ead8:	005b      	lsls	r3, r3, #1
 800eada:	4413      	add	r3, r2
 800eadc:	00db      	lsls	r3, r3, #3
 800eade:	440b      	add	r3, r1
 800eae0:	3314      	adds	r3, #20
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	2b02      	cmp	r3, #2
 800eae6:	d153      	bne.n	800eb90 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800eae8:	79fa      	ldrb	r2, [r7, #7]
 800eaea:	4936      	ldr	r1, [pc, #216]	; (800ebc4 <etharp_output_to_arp_index+0x124>)
 800eaec:	4613      	mov	r3, r2
 800eaee:	005b      	lsls	r3, r3, #1
 800eaf0:	4413      	add	r3, r2
 800eaf2:	00db      	lsls	r3, r3, #3
 800eaf4:	440b      	add	r3, r1
 800eaf6:	3312      	adds	r3, #18
 800eaf8:	881b      	ldrh	r3, [r3, #0]
 800eafa:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800eafe:	d919      	bls.n	800eb34 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800eb00:	79fa      	ldrb	r2, [r7, #7]
 800eb02:	4613      	mov	r3, r2
 800eb04:	005b      	lsls	r3, r3, #1
 800eb06:	4413      	add	r3, r2
 800eb08:	00db      	lsls	r3, r3, #3
 800eb0a:	4a2e      	ldr	r2, [pc, #184]	; (800ebc4 <etharp_output_to_arp_index+0x124>)
 800eb0c:	4413      	add	r3, r2
 800eb0e:	3304      	adds	r3, #4
 800eb10:	4619      	mov	r1, r3
 800eb12:	68f8      	ldr	r0, [r7, #12]
 800eb14:	f000 fb44 	bl	800f1a0 <etharp_request>
 800eb18:	4603      	mov	r3, r0
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d138      	bne.n	800eb90 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800eb1e:	79fa      	ldrb	r2, [r7, #7]
 800eb20:	4928      	ldr	r1, [pc, #160]	; (800ebc4 <etharp_output_to_arp_index+0x124>)
 800eb22:	4613      	mov	r3, r2
 800eb24:	005b      	lsls	r3, r3, #1
 800eb26:	4413      	add	r3, r2
 800eb28:	00db      	lsls	r3, r3, #3
 800eb2a:	440b      	add	r3, r1
 800eb2c:	3314      	adds	r3, #20
 800eb2e:	2203      	movs	r2, #3
 800eb30:	701a      	strb	r2, [r3, #0]
 800eb32:	e02d      	b.n	800eb90 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800eb34:	79fa      	ldrb	r2, [r7, #7]
 800eb36:	4923      	ldr	r1, [pc, #140]	; (800ebc4 <etharp_output_to_arp_index+0x124>)
 800eb38:	4613      	mov	r3, r2
 800eb3a:	005b      	lsls	r3, r3, #1
 800eb3c:	4413      	add	r3, r2
 800eb3e:	00db      	lsls	r3, r3, #3
 800eb40:	440b      	add	r3, r1
 800eb42:	3312      	adds	r3, #18
 800eb44:	881b      	ldrh	r3, [r3, #0]
 800eb46:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800eb4a:	d321      	bcc.n	800eb90 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800eb4c:	79fa      	ldrb	r2, [r7, #7]
 800eb4e:	4613      	mov	r3, r2
 800eb50:	005b      	lsls	r3, r3, #1
 800eb52:	4413      	add	r3, r2
 800eb54:	00db      	lsls	r3, r3, #3
 800eb56:	4a1b      	ldr	r2, [pc, #108]	; (800ebc4 <etharp_output_to_arp_index+0x124>)
 800eb58:	4413      	add	r3, r2
 800eb5a:	1d19      	adds	r1, r3, #4
 800eb5c:	79fa      	ldrb	r2, [r7, #7]
 800eb5e:	4613      	mov	r3, r2
 800eb60:	005b      	lsls	r3, r3, #1
 800eb62:	4413      	add	r3, r2
 800eb64:	00db      	lsls	r3, r3, #3
 800eb66:	3308      	adds	r3, #8
 800eb68:	4a16      	ldr	r2, [pc, #88]	; (800ebc4 <etharp_output_to_arp_index+0x124>)
 800eb6a:	4413      	add	r3, r2
 800eb6c:	3304      	adds	r3, #4
 800eb6e:	461a      	mov	r2, r3
 800eb70:	68f8      	ldr	r0, [r7, #12]
 800eb72:	f000 faf3 	bl	800f15c <etharp_request_dst>
 800eb76:	4603      	mov	r3, r0
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d109      	bne.n	800eb90 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800eb7c:	79fa      	ldrb	r2, [r7, #7]
 800eb7e:	4911      	ldr	r1, [pc, #68]	; (800ebc4 <etharp_output_to_arp_index+0x124>)
 800eb80:	4613      	mov	r3, r2
 800eb82:	005b      	lsls	r3, r3, #1
 800eb84:	4413      	add	r3, r2
 800eb86:	00db      	lsls	r3, r3, #3
 800eb88:	440b      	add	r3, r1
 800eb8a:	3314      	adds	r3, #20
 800eb8c:	2203      	movs	r2, #3
 800eb8e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	f103 0129 	add.w	r1, r3, #41	; 0x29
 800eb96:	79fa      	ldrb	r2, [r7, #7]
 800eb98:	4613      	mov	r3, r2
 800eb9a:	005b      	lsls	r3, r3, #1
 800eb9c:	4413      	add	r3, r2
 800eb9e:	00db      	lsls	r3, r3, #3
 800eba0:	3308      	adds	r3, #8
 800eba2:	4a08      	ldr	r2, [pc, #32]	; (800ebc4 <etharp_output_to_arp_index+0x124>)
 800eba4:	4413      	add	r3, r2
 800eba6:	1d1a      	adds	r2, r3, #4
 800eba8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ebac:	9300      	str	r3, [sp, #0]
 800ebae:	4613      	mov	r3, r2
 800ebb0:	460a      	mov	r2, r1
 800ebb2:	68b9      	ldr	r1, [r7, #8]
 800ebb4:	68f8      	ldr	r0, [r7, #12]
 800ebb6:	f001 fda5 	bl	8010704 <ethernet_output>
 800ebba:	4603      	mov	r3, r0
}
 800ebbc:	4618      	mov	r0, r3
 800ebbe:	3710      	adds	r7, #16
 800ebc0:	46bd      	mov	sp, r7
 800ebc2:	bd80      	pop	{r7, pc}
 800ebc4:	2000044c 	.word	0x2000044c
 800ebc8:	08013250 	.word	0x08013250
 800ebcc:	080133c0 	.word	0x080133c0
 800ebd0:	080132c8 	.word	0x080132c8

0800ebd4 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b08a      	sub	sp, #40	; 0x28
 800ebd8:	af02      	add	r7, sp, #8
 800ebda:	60f8      	str	r0, [r7, #12]
 800ebdc:	60b9      	str	r1, [r7, #8]
 800ebde:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d106      	bne.n	800ebf8 <etharp_output+0x24>
 800ebea:	4b69      	ldr	r3, [pc, #420]	; (800ed90 <etharp_output+0x1bc>)
 800ebec:	f240 321b 	movw	r2, #795	; 0x31b
 800ebf0:	4968      	ldr	r1, [pc, #416]	; (800ed94 <etharp_output+0x1c0>)
 800ebf2:	4869      	ldr	r0, [pc, #420]	; (800ed98 <etharp_output+0x1c4>)
 800ebf4:	f002 fd2a 	bl	801164c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800ebf8:	68bb      	ldr	r3, [r7, #8]
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d106      	bne.n	800ec0c <etharp_output+0x38>
 800ebfe:	4b64      	ldr	r3, [pc, #400]	; (800ed90 <etharp_output+0x1bc>)
 800ec00:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800ec04:	4965      	ldr	r1, [pc, #404]	; (800ed9c <etharp_output+0x1c8>)
 800ec06:	4864      	ldr	r0, [pc, #400]	; (800ed98 <etharp_output+0x1c4>)
 800ec08:	f002 fd20 	bl	801164c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d106      	bne.n	800ec20 <etharp_output+0x4c>
 800ec12:	4b5f      	ldr	r3, [pc, #380]	; (800ed90 <etharp_output+0x1bc>)
 800ec14:	f240 321d 	movw	r2, #797	; 0x31d
 800ec18:	4961      	ldr	r1, [pc, #388]	; (800eda0 <etharp_output+0x1cc>)
 800ec1a:	485f      	ldr	r0, [pc, #380]	; (800ed98 <etharp_output+0x1c4>)
 800ec1c:	f002 fd16 	bl	801164c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	68f9      	ldr	r1, [r7, #12]
 800ec26:	4618      	mov	r0, r3
 800ec28:	f000 fecc 	bl	800f9c4 <ip4_addr_isbroadcast_u32>
 800ec2c:	4603      	mov	r3, r0
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d002      	beq.n	800ec38 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800ec32:	4b5c      	ldr	r3, [pc, #368]	; (800eda4 <etharp_output+0x1d0>)
 800ec34:	61fb      	str	r3, [r7, #28]
 800ec36:	e09b      	b.n	800ed70 <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ec40:	2be0      	cmp	r3, #224	; 0xe0
 800ec42:	d118      	bne.n	800ec76 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800ec44:	2301      	movs	r3, #1
 800ec46:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800ec48:	2300      	movs	r3, #0
 800ec4a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800ec4c:	235e      	movs	r3, #94	; 0x5e
 800ec4e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	3301      	adds	r3, #1
 800ec54:	781b      	ldrb	r3, [r3, #0]
 800ec56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ec5a:	b2db      	uxtb	r3, r3
 800ec5c:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	3302      	adds	r3, #2
 800ec62:	781b      	ldrb	r3, [r3, #0]
 800ec64:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	3303      	adds	r3, #3
 800ec6a:	781b      	ldrb	r3, [r3, #0]
 800ec6c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800ec6e:	f107 0310 	add.w	r3, r7, #16
 800ec72:	61fb      	str	r3, [r7, #28]
 800ec74:	e07c      	b.n	800ed70 <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	681a      	ldr	r2, [r3, #0]
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	3304      	adds	r3, #4
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	405a      	eors	r2, r3
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	3308      	adds	r3, #8
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	4013      	ands	r3, r2
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d012      	beq.n	800ecb4 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800ec94:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 800ec98:	4293      	cmp	r3, r2
 800ec9a:	d00b      	beq.n	800ecb4 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	330c      	adds	r3, #12
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d003      	beq.n	800ecae <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	330c      	adds	r3, #12
 800ecaa:	61bb      	str	r3, [r7, #24]
 800ecac:	e002      	b.n	800ecb4 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800ecae:	f06f 0303 	mvn.w	r3, #3
 800ecb2:	e069      	b.n	800ed88 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800ecb4:	4b3c      	ldr	r3, [pc, #240]	; (800eda8 <etharp_output+0x1d4>)
 800ecb6:	781b      	ldrb	r3, [r3, #0]
 800ecb8:	4619      	mov	r1, r3
 800ecba:	4a3c      	ldr	r2, [pc, #240]	; (800edac <etharp_output+0x1d8>)
 800ecbc:	460b      	mov	r3, r1
 800ecbe:	005b      	lsls	r3, r3, #1
 800ecc0:	440b      	add	r3, r1
 800ecc2:	00db      	lsls	r3, r3, #3
 800ecc4:	4413      	add	r3, r2
 800ecc6:	3314      	adds	r3, #20
 800ecc8:	781b      	ldrb	r3, [r3, #0]
 800ecca:	2b01      	cmp	r3, #1
 800eccc:	d917      	bls.n	800ecfe <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800ecce:	69bb      	ldr	r3, [r7, #24]
 800ecd0:	681a      	ldr	r2, [r3, #0]
 800ecd2:	4b35      	ldr	r3, [pc, #212]	; (800eda8 <etharp_output+0x1d4>)
 800ecd4:	781b      	ldrb	r3, [r3, #0]
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	4934      	ldr	r1, [pc, #208]	; (800edac <etharp_output+0x1d8>)
 800ecda:	4603      	mov	r3, r0
 800ecdc:	005b      	lsls	r3, r3, #1
 800ecde:	4403      	add	r3, r0
 800ece0:	00db      	lsls	r3, r3, #3
 800ece2:	440b      	add	r3, r1
 800ece4:	3304      	adds	r3, #4
 800ece6:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800ece8:	429a      	cmp	r2, r3
 800ecea:	d108      	bne.n	800ecfe <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800ecec:	4b2e      	ldr	r3, [pc, #184]	; (800eda8 <etharp_output+0x1d4>)
 800ecee:	781b      	ldrb	r3, [r3, #0]
 800ecf0:	461a      	mov	r2, r3
 800ecf2:	68b9      	ldr	r1, [r7, #8]
 800ecf4:	68f8      	ldr	r0, [r7, #12]
 800ecf6:	f7ff fed3 	bl	800eaa0 <etharp_output_to_arp_index>
 800ecfa:	4603      	mov	r3, r0
 800ecfc:	e044      	b.n	800ed88 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800ecfe:	2300      	movs	r3, #0
 800ed00:	75fb      	strb	r3, [r7, #23]
 800ed02:	e02a      	b.n	800ed5a <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800ed04:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ed08:	4928      	ldr	r1, [pc, #160]	; (800edac <etharp_output+0x1d8>)
 800ed0a:	4613      	mov	r3, r2
 800ed0c:	005b      	lsls	r3, r3, #1
 800ed0e:	4413      	add	r3, r2
 800ed10:	00db      	lsls	r3, r3, #3
 800ed12:	440b      	add	r3, r1
 800ed14:	3314      	adds	r3, #20
 800ed16:	781b      	ldrb	r3, [r3, #0]
 800ed18:	2b01      	cmp	r3, #1
 800ed1a:	d918      	bls.n	800ed4e <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800ed1c:	69bb      	ldr	r3, [r7, #24]
 800ed1e:	6819      	ldr	r1, [r3, #0]
 800ed20:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ed24:	4821      	ldr	r0, [pc, #132]	; (800edac <etharp_output+0x1d8>)
 800ed26:	4613      	mov	r3, r2
 800ed28:	005b      	lsls	r3, r3, #1
 800ed2a:	4413      	add	r3, r2
 800ed2c:	00db      	lsls	r3, r3, #3
 800ed2e:	4403      	add	r3, r0
 800ed30:	3304      	adds	r3, #4
 800ed32:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800ed34:	4299      	cmp	r1, r3
 800ed36:	d10a      	bne.n	800ed4e <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 800ed38:	7dfa      	ldrb	r2, [r7, #23]
 800ed3a:	4b1b      	ldr	r3, [pc, #108]	; (800eda8 <etharp_output+0x1d4>)
 800ed3c:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800ed3e:	7dfb      	ldrb	r3, [r7, #23]
 800ed40:	461a      	mov	r2, r3
 800ed42:	68b9      	ldr	r1, [r7, #8]
 800ed44:	68f8      	ldr	r0, [r7, #12]
 800ed46:	f7ff feab 	bl	800eaa0 <etharp_output_to_arp_index>
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	e01c      	b.n	800ed88 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800ed4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ed52:	b2db      	uxtb	r3, r3
 800ed54:	3301      	adds	r3, #1
 800ed56:	b2db      	uxtb	r3, r3
 800ed58:	75fb      	strb	r3, [r7, #23]
 800ed5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ed5e:	2b09      	cmp	r3, #9
 800ed60:	ddd0      	ble.n	800ed04 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800ed62:	68ba      	ldr	r2, [r7, #8]
 800ed64:	69b9      	ldr	r1, [r7, #24]
 800ed66:	68f8      	ldr	r0, [r7, #12]
 800ed68:	f000 f822 	bl	800edb0 <etharp_query>
 800ed6c:	4603      	mov	r3, r0
 800ed6e:	e00b      	b.n	800ed88 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	f103 0229 	add.w	r2, r3, #41	; 0x29
 800ed76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ed7a:	9300      	str	r3, [sp, #0]
 800ed7c:	69fb      	ldr	r3, [r7, #28]
 800ed7e:	68b9      	ldr	r1, [r7, #8]
 800ed80:	68f8      	ldr	r0, [r7, #12]
 800ed82:	f001 fcbf 	bl	8010704 <ethernet_output>
 800ed86:	4603      	mov	r3, r0
}
 800ed88:	4618      	mov	r0, r3
 800ed8a:	3720      	adds	r7, #32
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	bd80      	pop	{r7, pc}
 800ed90:	08013250 	.word	0x08013250
 800ed94:	080133a0 	.word	0x080133a0
 800ed98:	080132c8 	.word	0x080132c8
 800ed9c:	080133f0 	.word	0x080133f0
 800eda0:	08013390 	.word	0x08013390
 800eda4:	080139e0 	.word	0x080139e0
 800eda8:	2000053c 	.word	0x2000053c
 800edac:	2000044c 	.word	0x2000044c

0800edb0 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	b08c      	sub	sp, #48	; 0x30
 800edb4:	af02      	add	r7, sp, #8
 800edb6:	60f8      	str	r0, [r7, #12]
 800edb8:	60b9      	str	r1, [r7, #8]
 800edba:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	3329      	adds	r3, #41	; 0x29
 800edc0:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800edc2:	23ff      	movs	r3, #255	; 0xff
 800edc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 800edc8:	2300      	movs	r3, #0
 800edca:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800edcc:	68bb      	ldr	r3, [r7, #8]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	68f9      	ldr	r1, [r7, #12]
 800edd2:	4618      	mov	r0, r3
 800edd4:	f000 fdf6 	bl	800f9c4 <ip4_addr_isbroadcast_u32>
 800edd8:	4603      	mov	r3, r0
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d10c      	bne.n	800edf8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800edde:	68bb      	ldr	r3, [r7, #8]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800ede6:	2be0      	cmp	r3, #224	; 0xe0
 800ede8:	d006      	beq.n	800edf8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800edea:	68bb      	ldr	r3, [r7, #8]
 800edec:	2b00      	cmp	r3, #0
 800edee:	d003      	beq.n	800edf8 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800edf0:	68bb      	ldr	r3, [r7, #8]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d102      	bne.n	800edfe <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800edf8:	f06f 030f 	mvn.w	r3, #15
 800edfc:	e10f      	b.n	800f01e <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800edfe:	68fa      	ldr	r2, [r7, #12]
 800ee00:	2101      	movs	r1, #1
 800ee02:	68b8      	ldr	r0, [r7, #8]
 800ee04:	f7ff fba2 	bl	800e54c <etharp_find_entry>
 800ee08:	4603      	mov	r3, r0
 800ee0a:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 800ee0c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	da02      	bge.n	800ee1a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 800ee14:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ee18:	e101      	b.n	800f01e <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800ee1a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800ee1e:	4982      	ldr	r1, [pc, #520]	; (800f028 <etharp_query+0x278>)
 800ee20:	4613      	mov	r3, r2
 800ee22:	005b      	lsls	r3, r3, #1
 800ee24:	4413      	add	r3, r2
 800ee26:	00db      	lsls	r3, r3, #3
 800ee28:	440b      	add	r3, r1
 800ee2a:	3314      	adds	r3, #20
 800ee2c:	781b      	ldrb	r3, [r3, #0]
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d117      	bne.n	800ee62 <etharp_query+0xb2>
    is_new_entry = 1;
 800ee32:	2301      	movs	r3, #1
 800ee34:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800ee36:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800ee3a:	497b      	ldr	r1, [pc, #492]	; (800f028 <etharp_query+0x278>)
 800ee3c:	4613      	mov	r3, r2
 800ee3e:	005b      	lsls	r3, r3, #1
 800ee40:	4413      	add	r3, r2
 800ee42:	00db      	lsls	r3, r3, #3
 800ee44:	440b      	add	r3, r1
 800ee46:	3314      	adds	r3, #20
 800ee48:	2201      	movs	r2, #1
 800ee4a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800ee4c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800ee50:	4975      	ldr	r1, [pc, #468]	; (800f028 <etharp_query+0x278>)
 800ee52:	4613      	mov	r3, r2
 800ee54:	005b      	lsls	r3, r3, #1
 800ee56:	4413      	add	r3, r2
 800ee58:	00db      	lsls	r3, r3, #3
 800ee5a:	440b      	add	r3, r1
 800ee5c:	3308      	adds	r3, #8
 800ee5e:	68fa      	ldr	r2, [r7, #12]
 800ee60:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800ee62:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800ee66:	4970      	ldr	r1, [pc, #448]	; (800f028 <etharp_query+0x278>)
 800ee68:	4613      	mov	r3, r2
 800ee6a:	005b      	lsls	r3, r3, #1
 800ee6c:	4413      	add	r3, r2
 800ee6e:	00db      	lsls	r3, r3, #3
 800ee70:	440b      	add	r3, r1
 800ee72:	3314      	adds	r3, #20
 800ee74:	781b      	ldrb	r3, [r3, #0]
 800ee76:	2b01      	cmp	r3, #1
 800ee78:	d012      	beq.n	800eea0 <etharp_query+0xf0>
 800ee7a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800ee7e:	496a      	ldr	r1, [pc, #424]	; (800f028 <etharp_query+0x278>)
 800ee80:	4613      	mov	r3, r2
 800ee82:	005b      	lsls	r3, r3, #1
 800ee84:	4413      	add	r3, r2
 800ee86:	00db      	lsls	r3, r3, #3
 800ee88:	440b      	add	r3, r1
 800ee8a:	3314      	adds	r3, #20
 800ee8c:	781b      	ldrb	r3, [r3, #0]
 800ee8e:	2b01      	cmp	r3, #1
 800ee90:	d806      	bhi.n	800eea0 <etharp_query+0xf0>
 800ee92:	4b66      	ldr	r3, [pc, #408]	; (800f02c <etharp_query+0x27c>)
 800ee94:	f240 32c9 	movw	r2, #969	; 0x3c9
 800ee98:	4965      	ldr	r1, [pc, #404]	; (800f030 <etharp_query+0x280>)
 800ee9a:	4866      	ldr	r0, [pc, #408]	; (800f034 <etharp_query+0x284>)
 800ee9c:	f002 fbd6 	bl	801164c <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800eea0:	6a3b      	ldr	r3, [r7, #32]
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d102      	bne.n	800eeac <etharp_query+0xfc>
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d10c      	bne.n	800eec6 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800eeac:	68b9      	ldr	r1, [r7, #8]
 800eeae:	68f8      	ldr	r0, [r7, #12]
 800eeb0:	f000 f976 	bl	800f1a0 <etharp_request>
 800eeb4:	4603      	mov	r3, r0
 800eeb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d102      	bne.n	800eec6 <etharp_query+0x116>
      return result;
 800eec0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800eec4:	e0ab      	b.n	800f01e <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d106      	bne.n	800eeda <etharp_query+0x12a>
 800eecc:	4b57      	ldr	r3, [pc, #348]	; (800f02c <etharp_query+0x27c>)
 800eece:	f240 32db 	movw	r2, #987	; 0x3db
 800eed2:	4959      	ldr	r1, [pc, #356]	; (800f038 <etharp_query+0x288>)
 800eed4:	4857      	ldr	r0, [pc, #348]	; (800f034 <etharp_query+0x284>)
 800eed6:	f002 fbb9 	bl	801164c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800eeda:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800eede:	4952      	ldr	r1, [pc, #328]	; (800f028 <etharp_query+0x278>)
 800eee0:	4613      	mov	r3, r2
 800eee2:	005b      	lsls	r3, r3, #1
 800eee4:	4413      	add	r3, r2
 800eee6:	00db      	lsls	r3, r3, #3
 800eee8:	440b      	add	r3, r1
 800eeea:	3314      	adds	r3, #20
 800eeec:	781b      	ldrb	r3, [r3, #0]
 800eeee:	2b01      	cmp	r3, #1
 800eef0:	d919      	bls.n	800ef26 <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 800eef2:	7cfa      	ldrb	r2, [r7, #19]
 800eef4:	4b51      	ldr	r3, [pc, #324]	; (800f03c <etharp_query+0x28c>)
 800eef6:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800eef8:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800eefc:	4613      	mov	r3, r2
 800eefe:	005b      	lsls	r3, r3, #1
 800ef00:	4413      	add	r3, r2
 800ef02:	00db      	lsls	r3, r3, #3
 800ef04:	3308      	adds	r3, #8
 800ef06:	4a48      	ldr	r2, [pc, #288]	; (800f028 <etharp_query+0x278>)
 800ef08:	4413      	add	r3, r2
 800ef0a:	1d1a      	adds	r2, r3, #4
 800ef0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ef10:	9300      	str	r3, [sp, #0]
 800ef12:	4613      	mov	r3, r2
 800ef14:	697a      	ldr	r2, [r7, #20]
 800ef16:	6879      	ldr	r1, [r7, #4]
 800ef18:	68f8      	ldr	r0, [r7, #12]
 800ef1a:	f001 fbf3 	bl	8010704 <ethernet_output>
 800ef1e:	4603      	mov	r3, r0
 800ef20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ef24:	e079      	b.n	800f01a <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800ef26:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800ef2a:	493f      	ldr	r1, [pc, #252]	; (800f028 <etharp_query+0x278>)
 800ef2c:	4613      	mov	r3, r2
 800ef2e:	005b      	lsls	r3, r3, #1
 800ef30:	4413      	add	r3, r2
 800ef32:	00db      	lsls	r3, r3, #3
 800ef34:	440b      	add	r3, r1
 800ef36:	3314      	adds	r3, #20
 800ef38:	781b      	ldrb	r3, [r3, #0]
 800ef3a:	2b01      	cmp	r3, #1
 800ef3c:	d16d      	bne.n	800f01a <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800ef3e:	2300      	movs	r3, #0
 800ef40:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	61fb      	str	r3, [r7, #28]
    while (p) {
 800ef46:	e01a      	b.n	800ef7e <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800ef48:	69fb      	ldr	r3, [r7, #28]
 800ef4a:	895a      	ldrh	r2, [r3, #10]
 800ef4c:	69fb      	ldr	r3, [r7, #28]
 800ef4e:	891b      	ldrh	r3, [r3, #8]
 800ef50:	429a      	cmp	r2, r3
 800ef52:	d10a      	bne.n	800ef6a <etharp_query+0x1ba>
 800ef54:	69fb      	ldr	r3, [r7, #28]
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d006      	beq.n	800ef6a <etharp_query+0x1ba>
 800ef5c:	4b33      	ldr	r3, [pc, #204]	; (800f02c <etharp_query+0x27c>)
 800ef5e:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 800ef62:	4937      	ldr	r1, [pc, #220]	; (800f040 <etharp_query+0x290>)
 800ef64:	4833      	ldr	r0, [pc, #204]	; (800f034 <etharp_query+0x284>)
 800ef66:	f002 fb71 	bl	801164c <iprintf>
      if (p->type != PBUF_ROM) {
 800ef6a:	69fb      	ldr	r3, [r7, #28]
 800ef6c:	7b1b      	ldrb	r3, [r3, #12]
 800ef6e:	2b01      	cmp	r3, #1
 800ef70:	d002      	beq.n	800ef78 <etharp_query+0x1c8>
        copy_needed = 1;
 800ef72:	2301      	movs	r3, #1
 800ef74:	61bb      	str	r3, [r7, #24]
        break;
 800ef76:	e005      	b.n	800ef84 <etharp_query+0x1d4>
      }
      p = p->next;
 800ef78:	69fb      	ldr	r3, [r7, #28]
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	61fb      	str	r3, [r7, #28]
    while (p) {
 800ef7e:	69fb      	ldr	r3, [r7, #28]
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d1e1      	bne.n	800ef48 <etharp_query+0x198>
    }
    if (copy_needed) {
 800ef84:	69bb      	ldr	r3, [r7, #24]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d017      	beq.n	800efba <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 800ef8a:	69fb      	ldr	r3, [r7, #28]
 800ef8c:	891b      	ldrh	r3, [r3, #8]
 800ef8e:	2200      	movs	r2, #0
 800ef90:	4619      	mov	r1, r3
 800ef92:	2002      	movs	r0, #2
 800ef94:	f7fe f808 	bl	800cfa8 <pbuf_alloc>
 800ef98:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 800ef9a:	69fb      	ldr	r3, [r7, #28]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d011      	beq.n	800efc4 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 800efa0:	6879      	ldr	r1, [r7, #4]
 800efa2:	69f8      	ldr	r0, [r7, #28]
 800efa4:	f7fe fca0 	bl	800d8e8 <pbuf_copy>
 800efa8:	4603      	mov	r3, r0
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d00a      	beq.n	800efc4 <etharp_query+0x214>
          pbuf_free(p);
 800efae:	69f8      	ldr	r0, [r7, #28]
 800efb0:	f7fe fb68 	bl	800d684 <pbuf_free>
          p = NULL;
 800efb4:	2300      	movs	r3, #0
 800efb6:	61fb      	str	r3, [r7, #28]
 800efb8:	e004      	b.n	800efc4 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800efbe:	69f8      	ldr	r0, [r7, #28]
 800efc0:	f7fe fc0a 	bl	800d7d8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800efc4:	69fb      	ldr	r3, [r7, #28]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d024      	beq.n	800f014 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800efca:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800efce:	4916      	ldr	r1, [pc, #88]	; (800f028 <etharp_query+0x278>)
 800efd0:	4613      	mov	r3, r2
 800efd2:	005b      	lsls	r3, r3, #1
 800efd4:	4413      	add	r3, r2
 800efd6:	00db      	lsls	r3, r3, #3
 800efd8:	440b      	add	r3, r1
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d00b      	beq.n	800eff8 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 800efe0:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800efe4:	4910      	ldr	r1, [pc, #64]	; (800f028 <etharp_query+0x278>)
 800efe6:	4613      	mov	r3, r2
 800efe8:	005b      	lsls	r3, r3, #1
 800efea:	4413      	add	r3, r2
 800efec:	00db      	lsls	r3, r3, #3
 800efee:	440b      	add	r3, r1
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	4618      	mov	r0, r3
 800eff4:	f7fe fb46 	bl	800d684 <pbuf_free>
      }
      arp_table[i].q = p;
 800eff8:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800effc:	490a      	ldr	r1, [pc, #40]	; (800f028 <etharp_query+0x278>)
 800effe:	4613      	mov	r3, r2
 800f000:	005b      	lsls	r3, r3, #1
 800f002:	4413      	add	r3, r2
 800f004:	00db      	lsls	r3, r3, #3
 800f006:	440b      	add	r3, r1
 800f008:	69fa      	ldr	r2, [r7, #28]
 800f00a:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800f00c:	2300      	movs	r3, #0
 800f00e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f012:	e002      	b.n	800f01a <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800f014:	23ff      	movs	r3, #255	; 0xff
 800f016:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 800f01a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800f01e:	4618      	mov	r0, r3
 800f020:	3728      	adds	r7, #40	; 0x28
 800f022:	46bd      	mov	sp, r7
 800f024:	bd80      	pop	{r7, pc}
 800f026:	bf00      	nop
 800f028:	2000044c 	.word	0x2000044c
 800f02c:	08013250 	.word	0x08013250
 800f030:	080133fc 	.word	0x080133fc
 800f034:	080132c8 	.word	0x080132c8
 800f038:	080133f0 	.word	0x080133f0
 800f03c:	2000053c 	.word	0x2000053c
 800f040:	08013424 	.word	0x08013424

0800f044 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800f044:	b580      	push	{r7, lr}
 800f046:	b08a      	sub	sp, #40	; 0x28
 800f048:	af02      	add	r7, sp, #8
 800f04a:	60f8      	str	r0, [r7, #12]
 800f04c:	60b9      	str	r1, [r7, #8]
 800f04e:	607a      	str	r2, [r7, #4]
 800f050:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800f052:	2300      	movs	r3, #0
 800f054:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d106      	bne.n	800f06a <etharp_raw+0x26>
 800f05c:	4b3a      	ldr	r3, [pc, #232]	; (800f148 <etharp_raw+0x104>)
 800f05e:	f44f 628b 	mov.w	r2, #1112	; 0x458
 800f062:	493a      	ldr	r1, [pc, #232]	; (800f14c <etharp_raw+0x108>)
 800f064:	483a      	ldr	r0, [pc, #232]	; (800f150 <etharp_raw+0x10c>)
 800f066:	f002 faf1 	bl	801164c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800f06a:	2200      	movs	r2, #0
 800f06c:	211c      	movs	r1, #28
 800f06e:	2002      	movs	r0, #2
 800f070:	f7fd ff9a 	bl	800cfa8 <pbuf_alloc>
 800f074:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800f076:	69bb      	ldr	r3, [r7, #24]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d102      	bne.n	800f082 <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800f07c:	f04f 33ff 	mov.w	r3, #4294967295
 800f080:	e05d      	b.n	800f13e <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800f082:	69bb      	ldr	r3, [r7, #24]
 800f084:	895b      	ldrh	r3, [r3, #10]
 800f086:	2b1b      	cmp	r3, #27
 800f088:	d806      	bhi.n	800f098 <etharp_raw+0x54>
 800f08a:	4b2f      	ldr	r3, [pc, #188]	; (800f148 <etharp_raw+0x104>)
 800f08c:	f240 4264 	movw	r2, #1124	; 0x464
 800f090:	4930      	ldr	r1, [pc, #192]	; (800f154 <etharp_raw+0x110>)
 800f092:	482f      	ldr	r0, [pc, #188]	; (800f150 <etharp_raw+0x10c>)
 800f094:	f002 fada 	bl	801164c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800f098:	69bb      	ldr	r3, [r7, #24]
 800f09a:	685b      	ldr	r3, [r3, #4]
 800f09c:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800f09e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800f0a0:	4618      	mov	r0, r3
 800f0a2:	f7fd fa19 	bl	800c4d8 <lwip_htons>
 800f0a6:	4603      	mov	r3, r0
 800f0a8:	461a      	mov	r2, r3
 800f0aa:	697b      	ldr	r3, [r7, #20]
 800f0ac:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f0b4:	2b06      	cmp	r3, #6
 800f0b6:	d006      	beq.n	800f0c6 <etharp_raw+0x82>
 800f0b8:	4b23      	ldr	r3, [pc, #140]	; (800f148 <etharp_raw+0x104>)
 800f0ba:	f240 426b 	movw	r2, #1131	; 0x46b
 800f0be:	4926      	ldr	r1, [pc, #152]	; (800f158 <etharp_raw+0x114>)
 800f0c0:	4823      	ldr	r0, [pc, #140]	; (800f150 <etharp_raw+0x10c>)
 800f0c2:	f002 fac3 	bl	801164c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 800f0c6:	697b      	ldr	r3, [r7, #20]
 800f0c8:	3308      	adds	r3, #8
 800f0ca:	2206      	movs	r2, #6
 800f0cc:	6839      	ldr	r1, [r7, #0]
 800f0ce:	4618      	mov	r0, r3
 800f0d0:	f002 fa03 	bl	80114da <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 800f0d4:	697b      	ldr	r3, [r7, #20]
 800f0d6:	3312      	adds	r3, #18
 800f0d8:	2206      	movs	r2, #6
 800f0da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f0dc:	4618      	mov	r0, r3
 800f0de:	f002 f9fc 	bl	80114da <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 800f0e2:	697b      	ldr	r3, [r7, #20]
 800f0e4:	330e      	adds	r3, #14
 800f0e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f0e8:	6812      	ldr	r2, [r2, #0]
 800f0ea:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 800f0ec:	697b      	ldr	r3, [r7, #20]
 800f0ee:	3318      	adds	r3, #24
 800f0f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f0f2:	6812      	ldr	r2, [r2, #0]
 800f0f4:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800f0f6:	697b      	ldr	r3, [r7, #20]
 800f0f8:	2200      	movs	r2, #0
 800f0fa:	701a      	strb	r2, [r3, #0]
 800f0fc:	2200      	movs	r2, #0
 800f0fe:	f042 0201 	orr.w	r2, r2, #1
 800f102:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800f104:	697b      	ldr	r3, [r7, #20]
 800f106:	2200      	movs	r2, #0
 800f108:	f042 0208 	orr.w	r2, r2, #8
 800f10c:	709a      	strb	r2, [r3, #2]
 800f10e:	2200      	movs	r2, #0
 800f110:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800f112:	697b      	ldr	r3, [r7, #20]
 800f114:	2206      	movs	r2, #6
 800f116:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800f118:	697b      	ldr	r3, [r7, #20]
 800f11a:	2204      	movs	r2, #4
 800f11c:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800f11e:	f640 0306 	movw	r3, #2054	; 0x806
 800f122:	9300      	str	r3, [sp, #0]
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	68ba      	ldr	r2, [r7, #8]
 800f128:	69b9      	ldr	r1, [r7, #24]
 800f12a:	68f8      	ldr	r0, [r7, #12]
 800f12c:	f001 faea 	bl	8010704 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800f130:	69b8      	ldr	r0, [r7, #24]
 800f132:	f7fe faa7 	bl	800d684 <pbuf_free>
  p = NULL;
 800f136:	2300      	movs	r3, #0
 800f138:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800f13a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800f13e:	4618      	mov	r0, r3
 800f140:	3720      	adds	r7, #32
 800f142:	46bd      	mov	sp, r7
 800f144:	bd80      	pop	{r7, pc}
 800f146:	bf00      	nop
 800f148:	08013250 	.word	0x08013250
 800f14c:	080133a0 	.word	0x080133a0
 800f150:	080132c8 	.word	0x080132c8
 800f154:	08013440 	.word	0x08013440
 800f158:	08013474 	.word	0x08013474

0800f15c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 800f15c:	b580      	push	{r7, lr}
 800f15e:	b088      	sub	sp, #32
 800f160:	af04      	add	r7, sp, #16
 800f162:	60f8      	str	r0, [r7, #12]
 800f164:	60b9      	str	r1, [r7, #8]
 800f166:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800f178:	2201      	movs	r2, #1
 800f17a:	9203      	str	r2, [sp, #12]
 800f17c:	68ba      	ldr	r2, [r7, #8]
 800f17e:	9202      	str	r2, [sp, #8]
 800f180:	4a06      	ldr	r2, [pc, #24]	; (800f19c <etharp_request_dst+0x40>)
 800f182:	9201      	str	r2, [sp, #4]
 800f184:	9300      	str	r3, [sp, #0]
 800f186:	4603      	mov	r3, r0
 800f188:	687a      	ldr	r2, [r7, #4]
 800f18a:	68f8      	ldr	r0, [r7, #12]
 800f18c:	f7ff ff5a 	bl	800f044 <etharp_raw>
 800f190:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800f192:	4618      	mov	r0, r3
 800f194:	3710      	adds	r7, #16
 800f196:	46bd      	mov	sp, r7
 800f198:	bd80      	pop	{r7, pc}
 800f19a:	bf00      	nop
 800f19c:	080139e8 	.word	0x080139e8

0800f1a0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800f1a0:	b580      	push	{r7, lr}
 800f1a2:	b082      	sub	sp, #8
 800f1a4:	af00      	add	r7, sp, #0
 800f1a6:	6078      	str	r0, [r7, #4]
 800f1a8:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800f1aa:	4a05      	ldr	r2, [pc, #20]	; (800f1c0 <etharp_request+0x20>)
 800f1ac:	6839      	ldr	r1, [r7, #0]
 800f1ae:	6878      	ldr	r0, [r7, #4]
 800f1b0:	f7ff ffd4 	bl	800f15c <etharp_request_dst>
 800f1b4:	4603      	mov	r3, r0
}
 800f1b6:	4618      	mov	r0, r3
 800f1b8:	3708      	adds	r7, #8
 800f1ba:	46bd      	mov	sp, r7
 800f1bc:	bd80      	pop	{r7, pc}
 800f1be:	bf00      	nop
 800f1c0:	080139e0 	.word	0x080139e0

0800f1c4 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800f1c4:	b580      	push	{r7, lr}
 800f1c6:	b08e      	sub	sp, #56	; 0x38
 800f1c8:	af04      	add	r7, sp, #16
 800f1ca:	6078      	str	r0, [r7, #4]
 800f1cc:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800f1ce:	4b7a      	ldr	r3, [pc, #488]	; (800f3b8 <icmp_input+0x1f4>)
 800f1d0:	689b      	ldr	r3, [r3, #8]
 800f1d2:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 800f1d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1d6:	781b      	ldrb	r3, [r3, #0]
 800f1d8:	b29b      	uxth	r3, r3
 800f1da:	f003 030f 	and.w	r3, r3, #15
 800f1de:	b29b      	uxth	r3, r3
 800f1e0:	009b      	lsls	r3, r3, #2
 800f1e2:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 800f1e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f1e6:	2b13      	cmp	r3, #19
 800f1e8:	f240 80d1 	bls.w	800f38e <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	895b      	ldrh	r3, [r3, #10]
 800f1f0:	2b03      	cmp	r3, #3
 800f1f2:	f240 80ce 	bls.w	800f392 <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	685b      	ldr	r3, [r3, #4]
 800f1fa:	781b      	ldrb	r3, [r3, #0]
 800f1fc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 800f200:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800f204:	2b00      	cmp	r3, #0
 800f206:	f000 80bb 	beq.w	800f380 <icmp_input+0x1bc>
 800f20a:	2b08      	cmp	r3, #8
 800f20c:	f040 80bb 	bne.w	800f386 <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 800f210:	4b6a      	ldr	r3, [pc, #424]	; (800f3bc <icmp_input+0x1f8>)
 800f212:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800f214:	4b68      	ldr	r3, [pc, #416]	; (800f3b8 <icmp_input+0x1f4>)
 800f216:	695b      	ldr	r3, [r3, #20]
 800f218:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f21c:	2be0      	cmp	r3, #224	; 0xe0
 800f21e:	f000 80bf 	beq.w	800f3a0 <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800f222:	4b65      	ldr	r3, [pc, #404]	; (800f3b8 <icmp_input+0x1f4>)
 800f224:	695a      	ldr	r2, [r3, #20]
 800f226:	4b64      	ldr	r3, [pc, #400]	; (800f3b8 <icmp_input+0x1f4>)
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	4619      	mov	r1, r3
 800f22c:	4610      	mov	r0, r2
 800f22e:	f000 fbc9 	bl	800f9c4 <ip4_addr_isbroadcast_u32>
 800f232:	4603      	mov	r3, r0
 800f234:	2b00      	cmp	r3, #0
 800f236:	f040 80b5 	bne.w	800f3a4 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	891b      	ldrh	r3, [r3, #8]
 800f23e:	2b07      	cmp	r3, #7
 800f240:	f240 80a9 	bls.w	800f396 <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800f244:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f246:	330e      	adds	r3, #14
 800f248:	b29b      	uxth	r3, r3
 800f24a:	b21b      	sxth	r3, r3
 800f24c:	4619      	mov	r1, r3
 800f24e:	6878      	ldr	r0, [r7, #4]
 800f250:	f7fe f9f4 	bl	800d63c <pbuf_header>
 800f254:	4603      	mov	r3, r0
 800f256:	2b00      	cmp	r3, #0
 800f258:	d046      	beq.n	800f2e8 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	891a      	ldrh	r2, [r3, #8]
 800f25e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f260:	4413      	add	r3, r2
 800f262:	b29b      	uxth	r3, r3
 800f264:	2200      	movs	r2, #0
 800f266:	4619      	mov	r1, r3
 800f268:	2002      	movs	r0, #2
 800f26a:	f7fd fe9d 	bl	800cfa8 <pbuf_alloc>
 800f26e:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 800f270:	69bb      	ldr	r3, [r7, #24]
 800f272:	2b00      	cmp	r3, #0
 800f274:	f000 8098 	beq.w	800f3a8 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800f278:	69bb      	ldr	r3, [r7, #24]
 800f27a:	895b      	ldrh	r3, [r3, #10]
 800f27c:	461a      	mov	r2, r3
 800f27e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f280:	3308      	adds	r3, #8
 800f282:	429a      	cmp	r2, r3
 800f284:	d203      	bcs.n	800f28e <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 800f286:	69b8      	ldr	r0, [r7, #24]
 800f288:	f7fe f9fc 	bl	800d684 <pbuf_free>
        goto icmperr;
 800f28c:	e08d      	b.n	800f3aa <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 800f28e:	69bb      	ldr	r3, [r7, #24]
 800f290:	685b      	ldr	r3, [r3, #4]
 800f292:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f294:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f296:	4618      	mov	r0, r3
 800f298:	f002 f91f 	bl	80114da <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 800f29c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f29e:	425b      	negs	r3, r3
 800f2a0:	b29b      	uxth	r3, r3
 800f2a2:	b21b      	sxth	r3, r3
 800f2a4:	4619      	mov	r1, r3
 800f2a6:	69b8      	ldr	r0, [r7, #24]
 800f2a8:	f7fe f9c8 	bl	800d63c <pbuf_header>
 800f2ac:	4603      	mov	r3, r0
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d009      	beq.n	800f2c6 <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800f2b2:	4b43      	ldr	r3, [pc, #268]	; (800f3c0 <icmp_input+0x1fc>)
 800f2b4:	22af      	movs	r2, #175	; 0xaf
 800f2b6:	4943      	ldr	r1, [pc, #268]	; (800f3c4 <icmp_input+0x200>)
 800f2b8:	4843      	ldr	r0, [pc, #268]	; (800f3c8 <icmp_input+0x204>)
 800f2ba:	f002 f9c7 	bl	801164c <iprintf>
        pbuf_free(r);
 800f2be:	69b8      	ldr	r0, [r7, #24]
 800f2c0:	f7fe f9e0 	bl	800d684 <pbuf_free>
        goto icmperr;
 800f2c4:	e071      	b.n	800f3aa <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 800f2c6:	6879      	ldr	r1, [r7, #4]
 800f2c8:	69b8      	ldr	r0, [r7, #24]
 800f2ca:	f7fe fb0d 	bl	800d8e8 <pbuf_copy>
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d003      	beq.n	800f2dc <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 800f2d4:	69b8      	ldr	r0, [r7, #24]
 800f2d6:	f7fe f9d5 	bl	800d684 <pbuf_free>
        goto icmperr;
 800f2da:	e066      	b.n	800f3aa <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 800f2dc:	6878      	ldr	r0, [r7, #4]
 800f2de:	f7fe f9d1 	bl	800d684 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 800f2e2:	69bb      	ldr	r3, [r7, #24]
 800f2e4:	607b      	str	r3, [r7, #4]
 800f2e6:	e015      	b.n	800f314 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800f2e8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f2ea:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 800f2ee:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800f2f2:	33f2      	adds	r3, #242	; 0xf2
 800f2f4:	b29b      	uxth	r3, r3
 800f2f6:	b21b      	sxth	r3, r3
 800f2f8:	4619      	mov	r1, r3
 800f2fa:	6878      	ldr	r0, [r7, #4]
 800f2fc:	f7fe f99e 	bl	800d63c <pbuf_header>
 800f300:	4603      	mov	r3, r0
 800f302:	2b00      	cmp	r3, #0
 800f304:	d006      	beq.n	800f314 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800f306:	4b2e      	ldr	r3, [pc, #184]	; (800f3c0 <icmp_input+0x1fc>)
 800f308:	22c0      	movs	r2, #192	; 0xc0
 800f30a:	4930      	ldr	r1, [pc, #192]	; (800f3cc <icmp_input+0x208>)
 800f30c:	482e      	ldr	r0, [pc, #184]	; (800f3c8 <icmp_input+0x204>)
 800f30e:	f002 f99d 	bl	801164c <iprintf>
        goto icmperr;
 800f312:	e04a      	b.n	800f3aa <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	685b      	ldr	r3, [r3, #4]
 800f318:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 800f31a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800f31e:	4619      	mov	r1, r3
 800f320:	6878      	ldr	r0, [r7, #4]
 800f322:	f7fe f98b 	bl	800d63c <pbuf_header>
 800f326:	4603      	mov	r3, r0
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d12b      	bne.n	800f384 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	685b      	ldr	r3, [r3, #4]
 800f330:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 800f332:	69fb      	ldr	r3, [r7, #28]
 800f334:	681a      	ldr	r2, [r3, #0]
 800f336:	693b      	ldr	r3, [r7, #16]
 800f338:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800f33a:	4b1f      	ldr	r3, [pc, #124]	; (800f3b8 <icmp_input+0x1f4>)
 800f33c:	691a      	ldr	r2, [r3, #16]
 800f33e:	693b      	ldr	r3, [r7, #16]
 800f340:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 800f342:	697b      	ldr	r3, [r7, #20]
 800f344:	2200      	movs	r2, #0
 800f346:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 800f348:	697b      	ldr	r3, [r7, #20]
 800f34a:	2200      	movs	r2, #0
 800f34c:	709a      	strb	r2, [r3, #2]
 800f34e:	2200      	movs	r2, #0
 800f350:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800f352:	693b      	ldr	r3, [r7, #16]
 800f354:	22ff      	movs	r2, #255	; 0xff
 800f356:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 800f358:	693b      	ldr	r3, [r7, #16]
 800f35a:	2200      	movs	r2, #0
 800f35c:	729a      	strb	r2, [r3, #10]
 800f35e:	2200      	movs	r2, #0
 800f360:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800f362:	683b      	ldr	r3, [r7, #0]
 800f364:	9302      	str	r3, [sp, #8]
 800f366:	2301      	movs	r3, #1
 800f368:	9301      	str	r3, [sp, #4]
 800f36a:	2300      	movs	r3, #0
 800f36c:	9300      	str	r3, [sp, #0]
 800f36e:	23ff      	movs	r3, #255	; 0xff
 800f370:	2200      	movs	r2, #0
 800f372:	69f9      	ldr	r1, [r7, #28]
 800f374:	6878      	ldr	r0, [r7, #4]
 800f376:	f000 fa53 	bl	800f820 <ip4_output_if>
 800f37a:	4603      	mov	r3, r0
 800f37c:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 800f37e:	e001      	b.n	800f384 <icmp_input+0x1c0>
    break;
 800f380:	bf00      	nop
 800f382:	e000      	b.n	800f386 <icmp_input+0x1c2>
    break;
 800f384:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	f7fe f97c 	bl	800d684 <pbuf_free>
  return;
 800f38c:	e011      	b.n	800f3b2 <icmp_input+0x1ee>
    goto lenerr;
 800f38e:	bf00      	nop
 800f390:	e002      	b.n	800f398 <icmp_input+0x1d4>
    goto lenerr;
 800f392:	bf00      	nop
 800f394:	e000      	b.n	800f398 <icmp_input+0x1d4>
      goto lenerr;
 800f396:	bf00      	nop
lenerr:
  pbuf_free(p);
 800f398:	6878      	ldr	r0, [r7, #4]
 800f39a:	f7fe f973 	bl	800d684 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800f39e:	e008      	b.n	800f3b2 <icmp_input+0x1ee>
      goto icmperr;
 800f3a0:	bf00      	nop
 800f3a2:	e002      	b.n	800f3aa <icmp_input+0x1e6>
      goto icmperr;
 800f3a4:	bf00      	nop
 800f3a6:	e000      	b.n	800f3aa <icmp_input+0x1e6>
        goto icmperr;
 800f3a8:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800f3aa:	6878      	ldr	r0, [r7, #4]
 800f3ac:	f7fe f96a 	bl	800d684 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800f3b0:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800f3b2:	3728      	adds	r7, #40	; 0x28
 800f3b4:	46bd      	mov	sp, r7
 800f3b6:	bd80      	pop	{r7, pc}
 800f3b8:	20003fd0 	.word	0x20003fd0
 800f3bc:	20003fe4 	.word	0x20003fe4
 800f3c0:	080134b8 	.word	0x080134b8
 800f3c4:	080134f0 	.word	0x080134f0
 800f3c8:	08013528 	.word	0x08013528
 800f3cc:	08013550 	.word	0x08013550

0800f3d0 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	b082      	sub	sp, #8
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
 800f3d8:	460b      	mov	r3, r1
 800f3da:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800f3dc:	78fb      	ldrb	r3, [r7, #3]
 800f3de:	461a      	mov	r2, r3
 800f3e0:	2103      	movs	r1, #3
 800f3e2:	6878      	ldr	r0, [r7, #4]
 800f3e4:	f000 f814 	bl	800f410 <icmp_send_response>
}
 800f3e8:	bf00      	nop
 800f3ea:	3708      	adds	r7, #8
 800f3ec:	46bd      	mov	sp, r7
 800f3ee:	bd80      	pop	{r7, pc}

0800f3f0 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b082      	sub	sp, #8
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
 800f3f8:	460b      	mov	r3, r1
 800f3fa:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800f3fc:	78fb      	ldrb	r3, [r7, #3]
 800f3fe:	461a      	mov	r2, r3
 800f400:	210b      	movs	r1, #11
 800f402:	6878      	ldr	r0, [r7, #4]
 800f404:	f000 f804 	bl	800f410 <icmp_send_response>
}
 800f408:	bf00      	nop
 800f40a:	3708      	adds	r7, #8
 800f40c:	46bd      	mov	sp, r7
 800f40e:	bd80      	pop	{r7, pc}

0800f410 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800f410:	b580      	push	{r7, lr}
 800f412:	b08c      	sub	sp, #48	; 0x30
 800f414:	af04      	add	r7, sp, #16
 800f416:	6078      	str	r0, [r7, #4]
 800f418:	460b      	mov	r3, r1
 800f41a:	70fb      	strb	r3, [r7, #3]
 800f41c:	4613      	mov	r3, r2
 800f41e:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800f420:	2200      	movs	r2, #0
 800f422:	2124      	movs	r1, #36	; 0x24
 800f424:	2001      	movs	r0, #1
 800f426:	f7fd fdbf 	bl	800cfa8 <pbuf_alloc>
 800f42a:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800f42c:	69fb      	ldr	r3, [r7, #28]
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d04c      	beq.n	800f4cc <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800f432:	69fb      	ldr	r3, [r7, #28]
 800f434:	895b      	ldrh	r3, [r3, #10]
 800f436:	2b23      	cmp	r3, #35	; 0x23
 800f438:	d806      	bhi.n	800f448 <icmp_send_response+0x38>
 800f43a:	4b26      	ldr	r3, [pc, #152]	; (800f4d4 <icmp_send_response+0xc4>)
 800f43c:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800f440:	4925      	ldr	r1, [pc, #148]	; (800f4d8 <icmp_send_response+0xc8>)
 800f442:	4826      	ldr	r0, [pc, #152]	; (800f4dc <icmp_send_response+0xcc>)
 800f444:	f002 f902 	bl	801164c <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	685b      	ldr	r3, [r3, #4]
 800f44c:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800f44e:	69fb      	ldr	r3, [r7, #28]
 800f450:	685b      	ldr	r3, [r3, #4]
 800f452:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800f454:	697b      	ldr	r3, [r7, #20]
 800f456:	78fa      	ldrb	r2, [r7, #3]
 800f458:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800f45a:	697b      	ldr	r3, [r7, #20]
 800f45c:	78ba      	ldrb	r2, [r7, #2]
 800f45e:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800f460:	697b      	ldr	r3, [r7, #20]
 800f462:	2200      	movs	r2, #0
 800f464:	711a      	strb	r2, [r3, #4]
 800f466:	2200      	movs	r2, #0
 800f468:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800f46a:	697b      	ldr	r3, [r7, #20]
 800f46c:	2200      	movs	r2, #0
 800f46e:	719a      	strb	r2, [r3, #6]
 800f470:	2200      	movs	r2, #0
 800f472:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800f474:	69fb      	ldr	r3, [r7, #28]
 800f476:	685b      	ldr	r3, [r3, #4]
 800f478:	f103 0008 	add.w	r0, r3, #8
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	685b      	ldr	r3, [r3, #4]
 800f480:	221c      	movs	r2, #28
 800f482:	4619      	mov	r1, r3
 800f484:	f002 f829 	bl	80114da <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800f488:	69bb      	ldr	r3, [r7, #24]
 800f48a:	68db      	ldr	r3, [r3, #12]
 800f48c:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 800f48e:	f107 030c 	add.w	r3, r7, #12
 800f492:	4618      	mov	r0, r3
 800f494:	f000 f824 	bl	800f4e0 <ip4_route>
 800f498:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800f49a:	693b      	ldr	r3, [r7, #16]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d011      	beq.n	800f4c4 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800f4a0:	697b      	ldr	r3, [r7, #20]
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	709a      	strb	r2, [r3, #2]
 800f4a6:	2200      	movs	r2, #0
 800f4a8:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800f4aa:	f107 020c 	add.w	r2, r7, #12
 800f4ae:	693b      	ldr	r3, [r7, #16]
 800f4b0:	9302      	str	r3, [sp, #8]
 800f4b2:	2301      	movs	r3, #1
 800f4b4:	9301      	str	r3, [sp, #4]
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	9300      	str	r3, [sp, #0]
 800f4ba:	23ff      	movs	r3, #255	; 0xff
 800f4bc:	2100      	movs	r1, #0
 800f4be:	69f8      	ldr	r0, [r7, #28]
 800f4c0:	f000 f9ae 	bl	800f820 <ip4_output_if>
  }
  pbuf_free(q);
 800f4c4:	69f8      	ldr	r0, [r7, #28]
 800f4c6:	f7fe f8dd 	bl	800d684 <pbuf_free>
 800f4ca:	e000      	b.n	800f4ce <icmp_send_response+0xbe>
    return;
 800f4cc:	bf00      	nop
}
 800f4ce:	3720      	adds	r7, #32
 800f4d0:	46bd      	mov	sp, r7
 800f4d2:	bd80      	pop	{r7, pc}
 800f4d4:	080134b8 	.word	0x080134b8
 800f4d8:	08013584 	.word	0x08013584
 800f4dc:	08013528 	.word	0x08013528

0800f4e0 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800f4e0:	b480      	push	{r7}
 800f4e2:	b085      	sub	sp, #20
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800f4e8:	4b30      	ldr	r3, [pc, #192]	; (800f5ac <ip4_route+0xcc>)
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	60fb      	str	r3, [r7, #12]
 800f4ee:	e036      	b.n	800f55e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f4f6:	f003 0301 	and.w	r3, r3, #1
 800f4fa:	b2db      	uxtb	r3, r3
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d02b      	beq.n	800f558 <ip4_route+0x78>
 800f500:	68fb      	ldr	r3, [r7, #12]
 800f502:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f506:	089b      	lsrs	r3, r3, #2
 800f508:	f003 0301 	and.w	r3, r3, #1
 800f50c:	b2db      	uxtb	r3, r3
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d022      	beq.n	800f558 <ip4_route+0x78>
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	3304      	adds	r3, #4
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d01d      	beq.n	800f558 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	681a      	ldr	r2, [r3, #0]
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	3304      	adds	r3, #4
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	405a      	eors	r2, r3
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	3308      	adds	r3, #8
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	4013      	ands	r3, r2
 800f530:	2b00      	cmp	r3, #0
 800f532:	d101      	bne.n	800f538 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	e033      	b.n	800f5a0 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f53e:	f003 0302 	and.w	r3, r3, #2
 800f542:	2b00      	cmp	r3, #0
 800f544:	d108      	bne.n	800f558 <ip4_route+0x78>
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	681a      	ldr	r2, [r3, #0]
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	330c      	adds	r3, #12
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	429a      	cmp	r2, r3
 800f552:	d101      	bne.n	800f558 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	e023      	b.n	800f5a0 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	60fb      	str	r3, [r7, #12]
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	2b00      	cmp	r3, #0
 800f562:	d1c5      	bne.n	800f4f0 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800f564:	4b12      	ldr	r3, [pc, #72]	; (800f5b0 <ip4_route+0xd0>)
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d015      	beq.n	800f598 <ip4_route+0xb8>
 800f56c:	4b10      	ldr	r3, [pc, #64]	; (800f5b0 <ip4_route+0xd0>)
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f574:	f003 0301 	and.w	r3, r3, #1
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d00d      	beq.n	800f598 <ip4_route+0xb8>
 800f57c:	4b0c      	ldr	r3, [pc, #48]	; (800f5b0 <ip4_route+0xd0>)
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f584:	f003 0304 	and.w	r3, r3, #4
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d005      	beq.n	800f598 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 800f58c:	4b08      	ldr	r3, [pc, #32]	; (800f5b0 <ip4_route+0xd0>)
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	3304      	adds	r3, #4
 800f592:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800f594:	2b00      	cmp	r3, #0
 800f596:	d101      	bne.n	800f59c <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800f598:	2300      	movs	r3, #0
 800f59a:	e001      	b.n	800f5a0 <ip4_route+0xc0>
  }

  return netif_default;
 800f59c:	4b04      	ldr	r3, [pc, #16]	; (800f5b0 <ip4_route+0xd0>)
 800f59e:	681b      	ldr	r3, [r3, #0]
}
 800f5a0:	4618      	mov	r0, r3
 800f5a2:	3714      	adds	r7, #20
 800f5a4:	46bd      	mov	sp, r7
 800f5a6:	bc80      	pop	{r7}
 800f5a8:	4770      	bx	lr
 800f5aa:	bf00      	nop
 800f5ac:	20006ffc 	.word	0x20006ffc
 800f5b0:	20007000 	.word	0x20007000

0800f5b4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800f5b4:	b580      	push	{r7, lr}
 800f5b6:	b086      	sub	sp, #24
 800f5b8:	af00      	add	r7, sp, #0
 800f5ba:	6078      	str	r0, [r7, #4]
 800f5bc:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	685b      	ldr	r3, [r3, #4]
 800f5c2:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800f5c4:	697b      	ldr	r3, [r7, #20]
 800f5c6:	781b      	ldrb	r3, [r3, #0]
 800f5c8:	091b      	lsrs	r3, r3, #4
 800f5ca:	b2db      	uxtb	r3, r3
 800f5cc:	2b04      	cmp	r3, #4
 800f5ce:	d004      	beq.n	800f5da <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800f5d0:	6878      	ldr	r0, [r7, #4]
 800f5d2:	f7fe f857 	bl	800d684 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800f5d6:	2300      	movs	r3, #0
 800f5d8:	e11a      	b.n	800f810 <ip4_input+0x25c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 800f5da:	697b      	ldr	r3, [r7, #20]
 800f5dc:	781b      	ldrb	r3, [r3, #0]
 800f5de:	b29b      	uxth	r3, r3
 800f5e0:	f003 030f 	and.w	r3, r3, #15
 800f5e4:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 800f5e6:	897b      	ldrh	r3, [r7, #10]
 800f5e8:	009b      	lsls	r3, r3, #2
 800f5ea:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800f5ec:	697b      	ldr	r3, [r7, #20]
 800f5ee:	885b      	ldrh	r3, [r3, #2]
 800f5f0:	b29b      	uxth	r3, r3
 800f5f2:	4618      	mov	r0, r3
 800f5f4:	f7fc ff70 	bl	800c4d8 <lwip_htons>
 800f5f8:	4603      	mov	r3, r0
 800f5fa:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	891b      	ldrh	r3, [r3, #8]
 800f600:	893a      	ldrh	r2, [r7, #8]
 800f602:	429a      	cmp	r2, r3
 800f604:	d204      	bcs.n	800f610 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 800f606:	893b      	ldrh	r3, [r7, #8]
 800f608:	4619      	mov	r1, r3
 800f60a:	6878      	ldr	r0, [r7, #4]
 800f60c:	f7fd fec6 	bl	800d39c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	895b      	ldrh	r3, [r3, #10]
 800f614:	897a      	ldrh	r2, [r7, #10]
 800f616:	429a      	cmp	r2, r3
 800f618:	d807      	bhi.n	800f62a <ip4_input+0x76>
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	891b      	ldrh	r3, [r3, #8]
 800f61e:	893a      	ldrh	r2, [r7, #8]
 800f620:	429a      	cmp	r2, r3
 800f622:	d802      	bhi.n	800f62a <ip4_input+0x76>
 800f624:	897b      	ldrh	r3, [r7, #10]
 800f626:	2b13      	cmp	r3, #19
 800f628:	d804      	bhi.n	800f634 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800f62a:	6878      	ldr	r0, [r7, #4]
 800f62c:	f7fe f82a 	bl	800d684 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800f630:	2300      	movs	r3, #0
 800f632:	e0ed      	b.n	800f810 <ip4_input+0x25c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800f634:	697b      	ldr	r3, [r7, #20]
 800f636:	691b      	ldr	r3, [r3, #16]
 800f638:	4a77      	ldr	r2, [pc, #476]	; (800f818 <ip4_input+0x264>)
 800f63a:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800f63c:	697b      	ldr	r3, [r7, #20]
 800f63e:	68db      	ldr	r3, [r3, #12]
 800f640:	4a75      	ldr	r2, [pc, #468]	; (800f818 <ip4_input+0x264>)
 800f642:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800f644:	4b74      	ldr	r3, [pc, #464]	; (800f818 <ip4_input+0x264>)
 800f646:	695b      	ldr	r3, [r3, #20]
 800f648:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f64c:	2be0      	cmp	r3, #224	; 0xe0
 800f64e:	d112      	bne.n	800f676 <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800f650:	683b      	ldr	r3, [r7, #0]
 800f652:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f656:	f003 0301 	and.w	r3, r3, #1
 800f65a:	b2db      	uxtb	r3, r3
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d007      	beq.n	800f670 <ip4_input+0xbc>
 800f660:	683b      	ldr	r3, [r7, #0]
 800f662:	3304      	adds	r3, #4
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	2b00      	cmp	r3, #0
 800f668:	d002      	beq.n	800f670 <ip4_input+0xbc>
      netif = inp;
 800f66a:	683b      	ldr	r3, [r7, #0]
 800f66c:	613b      	str	r3, [r7, #16]
 800f66e:	e041      	b.n	800f6f4 <ip4_input+0x140>
    } else {
      netif = NULL;
 800f670:	2300      	movs	r3, #0
 800f672:	613b      	str	r3, [r7, #16]
 800f674:	e03e      	b.n	800f6f4 <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 800f676:	2301      	movs	r3, #1
 800f678:	60fb      	str	r3, [r7, #12]
    netif = inp;
 800f67a:	683b      	ldr	r3, [r7, #0]
 800f67c:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800f67e:	693b      	ldr	r3, [r7, #16]
 800f680:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f684:	f003 0301 	and.w	r3, r3, #1
 800f688:	b2db      	uxtb	r3, r3
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d014      	beq.n	800f6b8 <ip4_input+0x104>
 800f68e:	693b      	ldr	r3, [r7, #16]
 800f690:	3304      	adds	r3, #4
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d00f      	beq.n	800f6b8 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800f698:	4b5f      	ldr	r3, [pc, #380]	; (800f818 <ip4_input+0x264>)
 800f69a:	695a      	ldr	r2, [r3, #20]
 800f69c:	693b      	ldr	r3, [r7, #16]
 800f69e:	3304      	adds	r3, #4
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	429a      	cmp	r2, r3
 800f6a4:	d026      	beq.n	800f6f4 <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800f6a6:	4b5c      	ldr	r3, [pc, #368]	; (800f818 <ip4_input+0x264>)
 800f6a8:	695b      	ldr	r3, [r3, #20]
 800f6aa:	6939      	ldr	r1, [r7, #16]
 800f6ac:	4618      	mov	r0, r3
 800f6ae:	f000 f989 	bl	800f9c4 <ip4_addr_isbroadcast_u32>
 800f6b2:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d11d      	bne.n	800f6f4 <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d00d      	beq.n	800f6da <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 800f6be:	4b56      	ldr	r3, [pc, #344]	; (800f818 <ip4_input+0x264>)
 800f6c0:	695b      	ldr	r3, [r3, #20]
 800f6c2:	b2db      	uxtb	r3, r3
 800f6c4:	2b7f      	cmp	r3, #127	; 0x7f
 800f6c6:	d102      	bne.n	800f6ce <ip4_input+0x11a>
          netif = NULL;
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	613b      	str	r3, [r7, #16]
          break;
 800f6cc:	e012      	b.n	800f6f4 <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 800f6d2:	4b52      	ldr	r3, [pc, #328]	; (800f81c <ip4_input+0x268>)
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	613b      	str	r3, [r7, #16]
 800f6d8:	e002      	b.n	800f6e0 <ip4_input+0x12c>
      } else {
        netif = netif->next;
 800f6da:	693b      	ldr	r3, [r7, #16]
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 800f6e0:	693a      	ldr	r2, [r7, #16]
 800f6e2:	683b      	ldr	r3, [r7, #0]
 800f6e4:	429a      	cmp	r2, r3
 800f6e6:	d102      	bne.n	800f6ee <ip4_input+0x13a>
        netif = netif->next;
 800f6e8:	693b      	ldr	r3, [r7, #16]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 800f6ee:	693b      	ldr	r3, [r7, #16]
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d1c4      	bne.n	800f67e <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800f6f4:	4b48      	ldr	r3, [pc, #288]	; (800f818 <ip4_input+0x264>)
 800f6f6:	691b      	ldr	r3, [r3, #16]
 800f6f8:	6839      	ldr	r1, [r7, #0]
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	f000 f962 	bl	800f9c4 <ip4_addr_isbroadcast_u32>
 800f700:	4603      	mov	r3, r0
 800f702:	2b00      	cmp	r3, #0
 800f704:	d105      	bne.n	800f712 <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800f706:	4b44      	ldr	r3, [pc, #272]	; (800f818 <ip4_input+0x264>)
 800f708:	691b      	ldr	r3, [r3, #16]
 800f70a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800f70e:	2be0      	cmp	r3, #224	; 0xe0
 800f710:	d104      	bne.n	800f71c <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800f712:	6878      	ldr	r0, [r7, #4]
 800f714:	f7fd ffb6 	bl	800d684 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800f718:	2300      	movs	r3, #0
 800f71a:	e079      	b.n	800f810 <ip4_input+0x25c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800f71c:	693b      	ldr	r3, [r7, #16]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d104      	bne.n	800f72c <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800f722:	6878      	ldr	r0, [r7, #4]
 800f724:	f7fd ffae 	bl	800d684 <pbuf_free>
    return ERR_OK;
 800f728:	2300      	movs	r3, #0
 800f72a:	e071      	b.n	800f810 <ip4_input+0x25c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800f72c:	697b      	ldr	r3, [r7, #20]
 800f72e:	88db      	ldrh	r3, [r3, #6]
 800f730:	b29b      	uxth	r3, r3
 800f732:	461a      	mov	r2, r3
 800f734:	f64f 733f 	movw	r3, #65343	; 0xff3f
 800f738:	4013      	ands	r3, r2
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d00b      	beq.n	800f756 <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800f73e:	6878      	ldr	r0, [r7, #4]
 800f740:	f000 fc84 	bl	801004c <ip4_reass>
 800f744:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d101      	bne.n	800f750 <ip4_input+0x19c>
      return ERR_OK;
 800f74c:	2300      	movs	r3, #0
 800f74e:	e05f      	b.n	800f810 <ip4_input+0x25c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	685b      	ldr	r3, [r3, #4]
 800f754:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800f756:	4a30      	ldr	r2, [pc, #192]	; (800f818 <ip4_input+0x264>)
 800f758:	693b      	ldr	r3, [r7, #16]
 800f75a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800f75c:	4a2e      	ldr	r2, [pc, #184]	; (800f818 <ip4_input+0x264>)
 800f75e:	683b      	ldr	r3, [r7, #0]
 800f760:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800f762:	4a2d      	ldr	r2, [pc, #180]	; (800f818 <ip4_input+0x264>)
 800f764:	697b      	ldr	r3, [r7, #20]
 800f766:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800f768:	697b      	ldr	r3, [r7, #20]
 800f76a:	781b      	ldrb	r3, [r3, #0]
 800f76c:	b29b      	uxth	r3, r3
 800f76e:	f003 030f 	and.w	r3, r3, #15
 800f772:	b29b      	uxth	r3, r3
 800f774:	009b      	lsls	r3, r3, #2
 800f776:	b29a      	uxth	r2, r3
 800f778:	4b27      	ldr	r3, [pc, #156]	; (800f818 <ip4_input+0x264>)
 800f77a:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800f77c:	897b      	ldrh	r3, [r7, #10]
 800f77e:	425b      	negs	r3, r3
 800f780:	b29b      	uxth	r3, r3
 800f782:	b21b      	sxth	r3, r3
 800f784:	4619      	mov	r1, r3
 800f786:	6878      	ldr	r0, [r7, #4]
 800f788:	f7fd ff58 	bl	800d63c <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 800f78c:	697b      	ldr	r3, [r7, #20]
 800f78e:	7a5b      	ldrb	r3, [r3, #9]
 800f790:	2b01      	cmp	r3, #1
 800f792:	d006      	beq.n	800f7a2 <ip4_input+0x1ee>
 800f794:	2b11      	cmp	r3, #17
 800f796:	d109      	bne.n	800f7ac <ip4_input+0x1f8>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 800f798:	6839      	ldr	r1, [r7, #0]
 800f79a:	6878      	ldr	r0, [r7, #4]
 800f79c:	f7fe faca 	bl	800dd34 <udp_input>
      break;
 800f7a0:	e023      	b.n	800f7ea <ip4_input+0x236>
      break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 800f7a2:	6839      	ldr	r1, [r7, #0]
 800f7a4:	6878      	ldr	r0, [r7, #4]
 800f7a6:	f7ff fd0d 	bl	800f1c4 <icmp_input>
      break;
 800f7aa:	e01e      	b.n	800f7ea <ip4_input+0x236>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800f7ac:	4b1a      	ldr	r3, [pc, #104]	; (800f818 <ip4_input+0x264>)
 800f7ae:	695b      	ldr	r3, [r3, #20]
 800f7b0:	6939      	ldr	r1, [r7, #16]
 800f7b2:	4618      	mov	r0, r3
 800f7b4:	f000 f906 	bl	800f9c4 <ip4_addr_isbroadcast_u32>
 800f7b8:	4603      	mov	r3, r0
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d112      	bne.n	800f7e4 <ip4_input+0x230>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800f7be:	4b16      	ldr	r3, [pc, #88]	; (800f818 <ip4_input+0x264>)
 800f7c0:	695b      	ldr	r3, [r3, #20]
 800f7c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800f7c6:	2be0      	cmp	r3, #224	; 0xe0
 800f7c8:	d00c      	beq.n	800f7e4 <ip4_input+0x230>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 800f7ca:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800f7ce:	4619      	mov	r1, r3
 800f7d0:	6878      	ldr	r0, [r7, #4]
 800f7d2:	f7fd ff45 	bl	800d660 <pbuf_header_force>
        p->payload = iphdr;
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	697a      	ldr	r2, [r7, #20]
 800f7da:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800f7dc:	2102      	movs	r1, #2
 800f7de:	6878      	ldr	r0, [r7, #4]
 800f7e0:	f7ff fdf6 	bl	800f3d0 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 800f7e4:	6878      	ldr	r0, [r7, #4]
 800f7e6:	f7fd ff4d 	bl	800d684 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800f7ea:	4b0b      	ldr	r3, [pc, #44]	; (800f818 <ip4_input+0x264>)
 800f7ec:	2200      	movs	r2, #0
 800f7ee:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800f7f0:	4b09      	ldr	r3, [pc, #36]	; (800f818 <ip4_input+0x264>)
 800f7f2:	2200      	movs	r2, #0
 800f7f4:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800f7f6:	4b08      	ldr	r3, [pc, #32]	; (800f818 <ip4_input+0x264>)
 800f7f8:	2200      	movs	r2, #0
 800f7fa:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800f7fc:	4b06      	ldr	r3, [pc, #24]	; (800f818 <ip4_input+0x264>)
 800f7fe:	2200      	movs	r2, #0
 800f800:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800f802:	4b05      	ldr	r3, [pc, #20]	; (800f818 <ip4_input+0x264>)
 800f804:	2200      	movs	r2, #0
 800f806:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800f808:	4b03      	ldr	r3, [pc, #12]	; (800f818 <ip4_input+0x264>)
 800f80a:	2200      	movs	r2, #0
 800f80c:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800f80e:	2300      	movs	r3, #0
}
 800f810:	4618      	mov	r0, r3
 800f812:	3718      	adds	r7, #24
 800f814:	46bd      	mov	sp, r7
 800f816:	bd80      	pop	{r7, pc}
 800f818:	20003fd0 	.word	0x20003fd0
 800f81c:	20006ffc 	.word	0x20006ffc

0800f820 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800f820:	b580      	push	{r7, lr}
 800f822:	b08a      	sub	sp, #40	; 0x28
 800f824:	af04      	add	r7, sp, #16
 800f826:	60f8      	str	r0, [r7, #12]
 800f828:	60b9      	str	r1, [r7, #8]
 800f82a:	607a      	str	r2, [r7, #4]
 800f82c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800f82e:	68bb      	ldr	r3, [r7, #8]
 800f830:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d009      	beq.n	800f84c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800f838:	68bb      	ldr	r3, [r7, #8]
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d003      	beq.n	800f846 <ip4_output_if+0x26>
 800f83e:	68bb      	ldr	r3, [r7, #8]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	2b00      	cmp	r3, #0
 800f844:	d102      	bne.n	800f84c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800f846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f848:	3304      	adds	r3, #4
 800f84a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800f84c:	78fa      	ldrb	r2, [r7, #3]
 800f84e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f850:	9302      	str	r3, [sp, #8]
 800f852:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f856:	9301      	str	r3, [sp, #4]
 800f858:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f85c:	9300      	str	r3, [sp, #0]
 800f85e:	4613      	mov	r3, r2
 800f860:	687a      	ldr	r2, [r7, #4]
 800f862:	6979      	ldr	r1, [r7, #20]
 800f864:	68f8      	ldr	r0, [r7, #12]
 800f866:	f000 f805 	bl	800f874 <ip4_output_if_src>
 800f86a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800f86c:	4618      	mov	r0, r3
 800f86e:	3718      	adds	r7, #24
 800f870:	46bd      	mov	sp, r7
 800f872:	bd80      	pop	{r7, pc}

0800f874 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800f874:	b580      	push	{r7, lr}
 800f876:	b088      	sub	sp, #32
 800f878:	af00      	add	r7, sp, #0
 800f87a:	60f8      	str	r0, [r7, #12]
 800f87c:	60b9      	str	r1, [r7, #8]
 800f87e:	607a      	str	r2, [r7, #4]
 800f880:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	89db      	ldrh	r3, [r3, #14]
 800f886:	2b01      	cmp	r3, #1
 800f888:	d006      	beq.n	800f898 <ip4_output_if_src+0x24>
 800f88a:	4b48      	ldr	r3, [pc, #288]	; (800f9ac <ip4_output_if_src+0x138>)
 800f88c:	f240 3233 	movw	r2, #819	; 0x333
 800f890:	4947      	ldr	r1, [pc, #284]	; (800f9b0 <ip4_output_if_src+0x13c>)
 800f892:	4848      	ldr	r0, [pc, #288]	; (800f9b4 <ip4_output_if_src+0x140>)
 800f894:	f001 feda 	bl	801164c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d060      	beq.n	800f960 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800f89e:	2314      	movs	r3, #20
 800f8a0:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 800f8a2:	2114      	movs	r1, #20
 800f8a4:	68f8      	ldr	r0, [r7, #12]
 800f8a6:	f7fd fec9 	bl	800d63c <pbuf_header>
 800f8aa:	4603      	mov	r3, r0
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d002      	beq.n	800f8b6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800f8b0:	f06f 0301 	mvn.w	r3, #1
 800f8b4:	e075      	b.n	800f9a2 <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	685b      	ldr	r3, [r3, #4]
 800f8ba:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	895b      	ldrh	r3, [r3, #10]
 800f8c0:	2b13      	cmp	r3, #19
 800f8c2:	d806      	bhi.n	800f8d2 <ip4_output_if_src+0x5e>
 800f8c4:	4b39      	ldr	r3, [pc, #228]	; (800f9ac <ip4_output_if_src+0x138>)
 800f8c6:	f240 3261 	movw	r2, #865	; 0x361
 800f8ca:	493b      	ldr	r1, [pc, #236]	; (800f9b8 <ip4_output_if_src+0x144>)
 800f8cc:	4839      	ldr	r0, [pc, #228]	; (800f9b4 <ip4_output_if_src+0x140>)
 800f8ce:	f001 febd 	bl	801164c <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800f8d2:	69fb      	ldr	r3, [r7, #28]
 800f8d4:	78fa      	ldrb	r2, [r7, #3]
 800f8d6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800f8d8:	69fb      	ldr	r3, [r7, #28]
 800f8da:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800f8de:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	681a      	ldr	r2, [r3, #0]
 800f8e4:	69fb      	ldr	r3, [r7, #28]
 800f8e6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800f8e8:	8b7b      	ldrh	r3, [r7, #26]
 800f8ea:	089b      	lsrs	r3, r3, #2
 800f8ec:	b29b      	uxth	r3, r3
 800f8ee:	b2db      	uxtb	r3, r3
 800f8f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f8f4:	b2da      	uxtb	r2, r3
 800f8f6:	69fb      	ldr	r3, [r7, #28]
 800f8f8:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800f8fa:	69fb      	ldr	r3, [r7, #28]
 800f8fc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800f900:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800f902:	68fb      	ldr	r3, [r7, #12]
 800f904:	891b      	ldrh	r3, [r3, #8]
 800f906:	4618      	mov	r0, r3
 800f908:	f7fc fde6 	bl	800c4d8 <lwip_htons>
 800f90c:	4603      	mov	r3, r0
 800f90e:	461a      	mov	r2, r3
 800f910:	69fb      	ldr	r3, [r7, #28]
 800f912:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800f914:	69fb      	ldr	r3, [r7, #28]
 800f916:	2200      	movs	r2, #0
 800f918:	719a      	strb	r2, [r3, #6]
 800f91a:	2200      	movs	r2, #0
 800f91c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800f91e:	4b27      	ldr	r3, [pc, #156]	; (800f9bc <ip4_output_if_src+0x148>)
 800f920:	881b      	ldrh	r3, [r3, #0]
 800f922:	4618      	mov	r0, r3
 800f924:	f7fc fdd8 	bl	800c4d8 <lwip_htons>
 800f928:	4603      	mov	r3, r0
 800f92a:	461a      	mov	r2, r3
 800f92c:	69fb      	ldr	r3, [r7, #28]
 800f92e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800f930:	4b22      	ldr	r3, [pc, #136]	; (800f9bc <ip4_output_if_src+0x148>)
 800f932:	881b      	ldrh	r3, [r3, #0]
 800f934:	3301      	adds	r3, #1
 800f936:	b29a      	uxth	r2, r3
 800f938:	4b20      	ldr	r3, [pc, #128]	; (800f9bc <ip4_output_if_src+0x148>)
 800f93a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800f93c:	68bb      	ldr	r3, [r7, #8]
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d104      	bne.n	800f94c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800f942:	4b1f      	ldr	r3, [pc, #124]	; (800f9c0 <ip4_output_if_src+0x14c>)
 800f944:	681a      	ldr	r2, [r3, #0]
 800f946:	69fb      	ldr	r3, [r7, #28]
 800f948:	60da      	str	r2, [r3, #12]
 800f94a:	e003      	b.n	800f954 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800f94c:	68bb      	ldr	r3, [r7, #8]
 800f94e:	681a      	ldr	r2, [r3, #0]
 800f950:	69fb      	ldr	r3, [r7, #28]
 800f952:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800f954:	69fb      	ldr	r3, [r7, #28]
 800f956:	2200      	movs	r2, #0
 800f958:	729a      	strb	r2, [r3, #10]
 800f95a:	2200      	movs	r2, #0
 800f95c:	72da      	strb	r2, [r3, #11]
 800f95e:	e008      	b.n	800f972 <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	685b      	ldr	r3, [r3, #4]
 800f964:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800f966:	69fb      	ldr	r3, [r7, #28]
 800f968:	691b      	ldr	r3, [r3, #16]
 800f96a:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800f96c:	f107 0314 	add.w	r3, r7, #20
 800f970:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800f972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f974:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f976:	2b00      	cmp	r3, #0
 800f978:	d00c      	beq.n	800f994 <ip4_output_if_src+0x120>
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	891a      	ldrh	r2, [r3, #8]
 800f97e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f980:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f982:	429a      	cmp	r2, r3
 800f984:	d906      	bls.n	800f994 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 800f986:	687a      	ldr	r2, [r7, #4]
 800f988:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f98a:	68f8      	ldr	r0, [r7, #12]
 800f98c:	f000 fd08 	bl	80103a0 <ip4_frag>
 800f990:	4603      	mov	r3, r0
 800f992:	e006      	b.n	800f9a2 <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800f994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f996:	695b      	ldr	r3, [r3, #20]
 800f998:	687a      	ldr	r2, [r7, #4]
 800f99a:	68f9      	ldr	r1, [r7, #12]
 800f99c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f99e:	4798      	blx	r3
 800f9a0:	4603      	mov	r3, r0
}
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	3720      	adds	r7, #32
 800f9a6:	46bd      	mov	sp, r7
 800f9a8:	bd80      	pop	{r7, pc}
 800f9aa:	bf00      	nop
 800f9ac:	080135b0 	.word	0x080135b0
 800f9b0:	080135e4 	.word	0x080135e4
 800f9b4:	080135f0 	.word	0x080135f0
 800f9b8:	08013618 	.word	0x08013618
 800f9bc:	2000053e 	.word	0x2000053e
 800f9c0:	080139dc 	.word	0x080139dc

0800f9c4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800f9c4:	b480      	push	{r7}
 800f9c6:	b085      	sub	sp, #20
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	6078      	str	r0, [r7, #4]
 800f9cc:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9d8:	d002      	beq.n	800f9e0 <ip4_addr_isbroadcast_u32+0x1c>
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d101      	bne.n	800f9e4 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800f9e0:	2301      	movs	r3, #1
 800f9e2:	e02a      	b.n	800fa3a <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800f9e4:	683b      	ldr	r3, [r7, #0]
 800f9e6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f9ea:	f003 0302 	and.w	r3, r3, #2
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d101      	bne.n	800f9f6 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800f9f2:	2300      	movs	r3, #0
 800f9f4:	e021      	b.n	800fa3a <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800f9f6:	683b      	ldr	r3, [r7, #0]
 800f9f8:	3304      	adds	r3, #4
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	687a      	ldr	r2, [r7, #4]
 800f9fe:	429a      	cmp	r2, r3
 800fa00:	d101      	bne.n	800fa06 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800fa02:	2300      	movs	r3, #0
 800fa04:	e019      	b.n	800fa3a <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800fa06:	68fa      	ldr	r2, [r7, #12]
 800fa08:	683b      	ldr	r3, [r7, #0]
 800fa0a:	3304      	adds	r3, #4
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	405a      	eors	r2, r3
 800fa10:	683b      	ldr	r3, [r7, #0]
 800fa12:	3308      	adds	r3, #8
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	4013      	ands	r3, r2
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d10d      	bne.n	800fa38 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800fa1c:	683b      	ldr	r3, [r7, #0]
 800fa1e:	3308      	adds	r3, #8
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	43da      	mvns	r2, r3
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800fa28:	683b      	ldr	r3, [r7, #0]
 800fa2a:	3308      	adds	r3, #8
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800fa30:	429a      	cmp	r2, r3
 800fa32:	d101      	bne.n	800fa38 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800fa34:	2301      	movs	r3, #1
 800fa36:	e000      	b.n	800fa3a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800fa38:	2300      	movs	r3, #0
  }
}
 800fa3a:	4618      	mov	r0, r3
 800fa3c:	3714      	adds	r7, #20
 800fa3e:	46bd      	mov	sp, r7
 800fa40:	bc80      	pop	{r7}
 800fa42:	4770      	bx	lr

0800fa44 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800fa44:	b580      	push	{r7, lr}
 800fa46:	b084      	sub	sp, #16
 800fa48:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800fa4e:	4b12      	ldr	r3, [pc, #72]	; (800fa98 <ip_reass_tmr+0x54>)
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800fa54:	e018      	b.n	800fa88 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	7fdb      	ldrb	r3, [r3, #31]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d00b      	beq.n	800fa76 <ip_reass_tmr+0x32>
      r->timer--;
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	7fdb      	ldrb	r3, [r3, #31]
 800fa62:	3b01      	subs	r3, #1
 800fa64:	b2da      	uxtb	r2, r3
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	60fb      	str	r3, [r7, #12]
 800fa74:	e008      	b.n	800fa88 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800fa80:	68b9      	ldr	r1, [r7, #8]
 800fa82:	6878      	ldr	r0, [r7, #4]
 800fa84:	f000 f80a 	bl	800fa9c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d1e3      	bne.n	800fa56 <ip_reass_tmr+0x12>
     }
   }
}
 800fa8e:	bf00      	nop
 800fa90:	3710      	adds	r7, #16
 800fa92:	46bd      	mov	sp, r7
 800fa94:	bd80      	pop	{r7, pc}
 800fa96:	bf00      	nop
 800fa98:	20000540 	.word	0x20000540

0800fa9c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800fa9c:	b580      	push	{r7, lr}
 800fa9e:	b088      	sub	sp, #32
 800faa0:	af00      	add	r7, sp, #0
 800faa2:	6078      	str	r0, [r7, #4]
 800faa4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800faa6:	2300      	movs	r3, #0
 800faa8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800faaa:	683a      	ldr	r2, [r7, #0]
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	429a      	cmp	r2, r3
 800fab0:	d105      	bne.n	800fabe <ip_reass_free_complete_datagram+0x22>
 800fab2:	4b45      	ldr	r3, [pc, #276]	; (800fbc8 <ip_reass_free_complete_datagram+0x12c>)
 800fab4:	22ab      	movs	r2, #171	; 0xab
 800fab6:	4945      	ldr	r1, [pc, #276]	; (800fbcc <ip_reass_free_complete_datagram+0x130>)
 800fab8:	4845      	ldr	r0, [pc, #276]	; (800fbd0 <ip_reass_free_complete_datagram+0x134>)
 800faba:	f001 fdc7 	bl	801164c <iprintf>
  if (prev != NULL) {
 800fabe:	683b      	ldr	r3, [r7, #0]
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d00a      	beq.n	800fada <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800fac4:	683b      	ldr	r3, [r7, #0]
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	687a      	ldr	r2, [r7, #4]
 800faca:	429a      	cmp	r2, r3
 800facc:	d005      	beq.n	800fada <ip_reass_free_complete_datagram+0x3e>
 800face:	4b3e      	ldr	r3, [pc, #248]	; (800fbc8 <ip_reass_free_complete_datagram+0x12c>)
 800fad0:	22ad      	movs	r2, #173	; 0xad
 800fad2:	4940      	ldr	r1, [pc, #256]	; (800fbd4 <ip_reass_free_complete_datagram+0x138>)
 800fad4:	483e      	ldr	r0, [pc, #248]	; (800fbd0 <ip_reass_free_complete_datagram+0x134>)
 800fad6:	f001 fdb9 	bl	801164c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	685b      	ldr	r3, [r3, #4]
 800fade:	685b      	ldr	r3, [r3, #4]
 800fae0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800fae2:	697b      	ldr	r3, [r7, #20]
 800fae4:	889b      	ldrh	r3, [r3, #4]
 800fae6:	b29b      	uxth	r3, r3
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d12a      	bne.n	800fb42 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	685b      	ldr	r3, [r3, #4]
 800faf0:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800faf2:	697b      	ldr	r3, [r7, #20]
 800faf4:	681a      	ldr	r2, [r3, #0]
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800fafa:	69bb      	ldr	r3, [r7, #24]
 800fafc:	6858      	ldr	r0, [r3, #4]
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	3308      	adds	r3, #8
 800fb02:	2214      	movs	r2, #20
 800fb04:	4619      	mov	r1, r3
 800fb06:	f001 fce8 	bl	80114da <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800fb0a:	2101      	movs	r1, #1
 800fb0c:	69b8      	ldr	r0, [r7, #24]
 800fb0e:	f7ff fc6f 	bl	800f3f0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800fb12:	69b8      	ldr	r0, [r7, #24]
 800fb14:	f7fd fe4a 	bl	800d7ac <pbuf_clen>
 800fb18:	4603      	mov	r3, r0
 800fb1a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800fb1c:	8bfa      	ldrh	r2, [r7, #30]
 800fb1e:	8a7b      	ldrh	r3, [r7, #18]
 800fb20:	4413      	add	r3, r2
 800fb22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fb26:	db05      	blt.n	800fb34 <ip_reass_free_complete_datagram+0x98>
 800fb28:	4b27      	ldr	r3, [pc, #156]	; (800fbc8 <ip_reass_free_complete_datagram+0x12c>)
 800fb2a:	22bc      	movs	r2, #188	; 0xbc
 800fb2c:	492a      	ldr	r1, [pc, #168]	; (800fbd8 <ip_reass_free_complete_datagram+0x13c>)
 800fb2e:	4828      	ldr	r0, [pc, #160]	; (800fbd0 <ip_reass_free_complete_datagram+0x134>)
 800fb30:	f001 fd8c 	bl	801164c <iprintf>
    pbufs_freed += clen;
 800fb34:	8bfa      	ldrh	r2, [r7, #30]
 800fb36:	8a7b      	ldrh	r3, [r7, #18]
 800fb38:	4413      	add	r3, r2
 800fb3a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800fb3c:	69b8      	ldr	r0, [r7, #24]
 800fb3e:	f7fd fda1 	bl	800d684 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	685b      	ldr	r3, [r3, #4]
 800fb46:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800fb48:	e01f      	b.n	800fb8a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800fb4a:	69bb      	ldr	r3, [r7, #24]
 800fb4c:	685b      	ldr	r3, [r3, #4]
 800fb4e:	617b      	str	r3, [r7, #20]
    pcur = p;
 800fb50:	69bb      	ldr	r3, [r7, #24]
 800fb52:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800fb54:	697b      	ldr	r3, [r7, #20]
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800fb5a:	68f8      	ldr	r0, [r7, #12]
 800fb5c:	f7fd fe26 	bl	800d7ac <pbuf_clen>
 800fb60:	4603      	mov	r3, r0
 800fb62:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800fb64:	8bfa      	ldrh	r2, [r7, #30]
 800fb66:	8a7b      	ldrh	r3, [r7, #18]
 800fb68:	4413      	add	r3, r2
 800fb6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fb6e:	db05      	blt.n	800fb7c <ip_reass_free_complete_datagram+0xe0>
 800fb70:	4b15      	ldr	r3, [pc, #84]	; (800fbc8 <ip_reass_free_complete_datagram+0x12c>)
 800fb72:	22cc      	movs	r2, #204	; 0xcc
 800fb74:	4918      	ldr	r1, [pc, #96]	; (800fbd8 <ip_reass_free_complete_datagram+0x13c>)
 800fb76:	4816      	ldr	r0, [pc, #88]	; (800fbd0 <ip_reass_free_complete_datagram+0x134>)
 800fb78:	f001 fd68 	bl	801164c <iprintf>
    pbufs_freed += clen;
 800fb7c:	8bfa      	ldrh	r2, [r7, #30]
 800fb7e:	8a7b      	ldrh	r3, [r7, #18]
 800fb80:	4413      	add	r3, r2
 800fb82:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800fb84:	68f8      	ldr	r0, [r7, #12]
 800fb86:	f7fd fd7d 	bl	800d684 <pbuf_free>
  while (p != NULL) {
 800fb8a:	69bb      	ldr	r3, [r7, #24]
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d1dc      	bne.n	800fb4a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800fb90:	6839      	ldr	r1, [r7, #0]
 800fb92:	6878      	ldr	r0, [r7, #4]
 800fb94:	f000 f8c2 	bl	800fd1c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800fb98:	4b10      	ldr	r3, [pc, #64]	; (800fbdc <ip_reass_free_complete_datagram+0x140>)
 800fb9a:	881b      	ldrh	r3, [r3, #0]
 800fb9c:	8bfa      	ldrh	r2, [r7, #30]
 800fb9e:	429a      	cmp	r2, r3
 800fba0:	d905      	bls.n	800fbae <ip_reass_free_complete_datagram+0x112>
 800fba2:	4b09      	ldr	r3, [pc, #36]	; (800fbc8 <ip_reass_free_complete_datagram+0x12c>)
 800fba4:	22d2      	movs	r2, #210	; 0xd2
 800fba6:	490e      	ldr	r1, [pc, #56]	; (800fbe0 <ip_reass_free_complete_datagram+0x144>)
 800fba8:	4809      	ldr	r0, [pc, #36]	; (800fbd0 <ip_reass_free_complete_datagram+0x134>)
 800fbaa:	f001 fd4f 	bl	801164c <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 800fbae:	4b0b      	ldr	r3, [pc, #44]	; (800fbdc <ip_reass_free_complete_datagram+0x140>)
 800fbb0:	881a      	ldrh	r2, [r3, #0]
 800fbb2:	8bfb      	ldrh	r3, [r7, #30]
 800fbb4:	1ad3      	subs	r3, r2, r3
 800fbb6:	b29a      	uxth	r2, r3
 800fbb8:	4b08      	ldr	r3, [pc, #32]	; (800fbdc <ip_reass_free_complete_datagram+0x140>)
 800fbba:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800fbbc:	8bfb      	ldrh	r3, [r7, #30]
}
 800fbbe:	4618      	mov	r0, r3
 800fbc0:	3720      	adds	r7, #32
 800fbc2:	46bd      	mov	sp, r7
 800fbc4:	bd80      	pop	{r7, pc}
 800fbc6:	bf00      	nop
 800fbc8:	08013648 	.word	0x08013648
 800fbcc:	08013684 	.word	0x08013684
 800fbd0:	08013690 	.word	0x08013690
 800fbd4:	080136b8 	.word	0x080136b8
 800fbd8:	080136cc 	.word	0x080136cc
 800fbdc:	20000544 	.word	0x20000544
 800fbe0:	080136ec 	.word	0x080136ec

0800fbe4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800fbe4:	b580      	push	{r7, lr}
 800fbe6:	b08a      	sub	sp, #40	; 0x28
 800fbe8:	af00      	add	r7, sp, #0
 800fbea:	6078      	str	r0, [r7, #4]
 800fbec:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800fbee:	2300      	movs	r3, #0
 800fbf0:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800fbf6:	2300      	movs	r3, #0
 800fbf8:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800fbfe:	2300      	movs	r3, #0
 800fc00:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800fc02:	4b28      	ldr	r3, [pc, #160]	; (800fca4 <ip_reass_remove_oldest_datagram+0xc0>)
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800fc08:	e030      	b.n	800fc6c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800fc0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc0c:	695a      	ldr	r2, [r3, #20]
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	68db      	ldr	r3, [r3, #12]
 800fc12:	429a      	cmp	r2, r3
 800fc14:	d10c      	bne.n	800fc30 <ip_reass_remove_oldest_datagram+0x4c>
 800fc16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc18:	699a      	ldr	r2, [r3, #24]
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	691b      	ldr	r3, [r3, #16]
 800fc1e:	429a      	cmp	r2, r3
 800fc20:	d106      	bne.n	800fc30 <ip_reass_remove_oldest_datagram+0x4c>
 800fc22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc24:	899a      	ldrh	r2, [r3, #12]
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	889b      	ldrh	r3, [r3, #4]
 800fc2a:	b29b      	uxth	r3, r3
 800fc2c:	429a      	cmp	r2, r3
 800fc2e:	d014      	beq.n	800fc5a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800fc30:	693b      	ldr	r3, [r7, #16]
 800fc32:	3301      	adds	r3, #1
 800fc34:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800fc36:	6a3b      	ldr	r3, [r7, #32]
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d104      	bne.n	800fc46 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800fc3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc3e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800fc40:	69fb      	ldr	r3, [r7, #28]
 800fc42:	61bb      	str	r3, [r7, #24]
 800fc44:	e009      	b.n	800fc5a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800fc46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc48:	7fda      	ldrb	r2, [r3, #31]
 800fc4a:	6a3b      	ldr	r3, [r7, #32]
 800fc4c:	7fdb      	ldrb	r3, [r3, #31]
 800fc4e:	429a      	cmp	r2, r3
 800fc50:	d803      	bhi.n	800fc5a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800fc52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc54:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800fc56:	69fb      	ldr	r3, [r7, #28]
 800fc58:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800fc5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d001      	beq.n	800fc66 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800fc62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc64:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800fc66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800fc6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d1cb      	bne.n	800fc0a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800fc72:	6a3b      	ldr	r3, [r7, #32]
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d008      	beq.n	800fc8a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800fc78:	69b9      	ldr	r1, [r7, #24]
 800fc7a:	6a38      	ldr	r0, [r7, #32]
 800fc7c:	f7ff ff0e 	bl	800fa9c <ip_reass_free_complete_datagram>
 800fc80:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800fc82:	697a      	ldr	r2, [r7, #20]
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	4413      	add	r3, r2
 800fc88:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800fc8a:	697a      	ldr	r2, [r7, #20]
 800fc8c:	683b      	ldr	r3, [r7, #0]
 800fc8e:	429a      	cmp	r2, r3
 800fc90:	da02      	bge.n	800fc98 <ip_reass_remove_oldest_datagram+0xb4>
 800fc92:	693b      	ldr	r3, [r7, #16]
 800fc94:	2b01      	cmp	r3, #1
 800fc96:	dcac      	bgt.n	800fbf2 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800fc98:	697b      	ldr	r3, [r7, #20]
}
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	3728      	adds	r7, #40	; 0x28
 800fc9e:	46bd      	mov	sp, r7
 800fca0:	bd80      	pop	{r7, pc}
 800fca2:	bf00      	nop
 800fca4:	20000540 	.word	0x20000540

0800fca8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	b084      	sub	sp, #16
 800fcac:	af00      	add	r7, sp, #0
 800fcae:	6078      	str	r0, [r7, #4]
 800fcb0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800fcb2:	2001      	movs	r0, #1
 800fcb4:	f7fc ff9e 	bl	800cbf4 <memp_malloc>
 800fcb8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d110      	bne.n	800fce2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800fcc0:	6839      	ldr	r1, [r7, #0]
 800fcc2:	6878      	ldr	r0, [r7, #4]
 800fcc4:	f7ff ff8e 	bl	800fbe4 <ip_reass_remove_oldest_datagram>
 800fcc8:	4602      	mov	r2, r0
 800fcca:	683b      	ldr	r3, [r7, #0]
 800fccc:	4293      	cmp	r3, r2
 800fcce:	dc03      	bgt.n	800fcd8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800fcd0:	2001      	movs	r0, #1
 800fcd2:	f7fc ff8f 	bl	800cbf4 <memp_malloc>
 800fcd6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d101      	bne.n	800fce2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 800fcde:	2300      	movs	r3, #0
 800fce0:	e016      	b.n	800fd10 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800fce2:	2220      	movs	r2, #32
 800fce4:	2100      	movs	r1, #0
 800fce6:	68f8      	ldr	r0, [r7, #12]
 800fce8:	f001 fc02 	bl	80114f0 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	2203      	movs	r2, #3
 800fcf0:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800fcf2:	4b09      	ldr	r3, [pc, #36]	; (800fd18 <ip_reass_enqueue_new_datagram+0x70>)
 800fcf4:	681a      	ldr	r2, [r3, #0]
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800fcfa:	4a07      	ldr	r2, [pc, #28]	; (800fd18 <ip_reass_enqueue_new_datagram+0x70>)
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	3308      	adds	r3, #8
 800fd04:	2214      	movs	r2, #20
 800fd06:	6879      	ldr	r1, [r7, #4]
 800fd08:	4618      	mov	r0, r3
 800fd0a:	f001 fbe6 	bl	80114da <memcpy>
  return ipr;
 800fd0e:	68fb      	ldr	r3, [r7, #12]
}
 800fd10:	4618      	mov	r0, r3
 800fd12:	3710      	adds	r7, #16
 800fd14:	46bd      	mov	sp, r7
 800fd16:	bd80      	pop	{r7, pc}
 800fd18:	20000540 	.word	0x20000540

0800fd1c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b082      	sub	sp, #8
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
 800fd24:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800fd26:	4b10      	ldr	r3, [pc, #64]	; (800fd68 <ip_reass_dequeue_datagram+0x4c>)
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	687a      	ldr	r2, [r7, #4]
 800fd2c:	429a      	cmp	r2, r3
 800fd2e:	d104      	bne.n	800fd3a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	4a0c      	ldr	r2, [pc, #48]	; (800fd68 <ip_reass_dequeue_datagram+0x4c>)
 800fd36:	6013      	str	r3, [r2, #0]
 800fd38:	e00d      	b.n	800fd56 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800fd3a:	683b      	ldr	r3, [r7, #0]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d106      	bne.n	800fd4e <ip_reass_dequeue_datagram+0x32>
 800fd40:	4b0a      	ldr	r3, [pc, #40]	; (800fd6c <ip_reass_dequeue_datagram+0x50>)
 800fd42:	f240 1245 	movw	r2, #325	; 0x145
 800fd46:	490a      	ldr	r1, [pc, #40]	; (800fd70 <ip_reass_dequeue_datagram+0x54>)
 800fd48:	480a      	ldr	r0, [pc, #40]	; (800fd74 <ip_reass_dequeue_datagram+0x58>)
 800fd4a:	f001 fc7f 	bl	801164c <iprintf>
    prev->next = ipr->next;
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	681a      	ldr	r2, [r3, #0]
 800fd52:	683b      	ldr	r3, [r7, #0]
 800fd54:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800fd56:	6879      	ldr	r1, [r7, #4]
 800fd58:	2001      	movs	r0, #1
 800fd5a:	f7fc ff97 	bl	800cc8c <memp_free>
}
 800fd5e:	bf00      	nop
 800fd60:	3708      	adds	r7, #8
 800fd62:	46bd      	mov	sp, r7
 800fd64:	bd80      	pop	{r7, pc}
 800fd66:	bf00      	nop
 800fd68:	20000540 	.word	0x20000540
 800fd6c:	08013648 	.word	0x08013648
 800fd70:	08013708 	.word	0x08013708
 800fd74:	08013690 	.word	0x08013690

0800fd78 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	b08c      	sub	sp, #48	; 0x30
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	60f8      	str	r0, [r7, #12]
 800fd80:	60b9      	str	r1, [r7, #8]
 800fd82:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 800fd84:	2300      	movs	r3, #0
 800fd86:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800fd88:	2301      	movs	r3, #1
 800fd8a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 800fd8c:	68bb      	ldr	r3, [r7, #8]
 800fd8e:	685b      	ldr	r3, [r3, #4]
 800fd90:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800fd92:	69fb      	ldr	r3, [r7, #28]
 800fd94:	885b      	ldrh	r3, [r3, #2]
 800fd96:	b29b      	uxth	r3, r3
 800fd98:	4618      	mov	r0, r3
 800fd9a:	f7fc fb9d 	bl	800c4d8 <lwip_htons>
 800fd9e:	4603      	mov	r3, r0
 800fda0:	461a      	mov	r2, r3
 800fda2:	69fb      	ldr	r3, [r7, #28]
 800fda4:	781b      	ldrb	r3, [r3, #0]
 800fda6:	b29b      	uxth	r3, r3
 800fda8:	f003 030f 	and.w	r3, r3, #15
 800fdac:	b29b      	uxth	r3, r3
 800fdae:	009b      	lsls	r3, r3, #2
 800fdb0:	b29b      	uxth	r3, r3
 800fdb2:	1ad3      	subs	r3, r2, r3
 800fdb4:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800fdb6:	69fb      	ldr	r3, [r7, #28]
 800fdb8:	88db      	ldrh	r3, [r3, #6]
 800fdba:	b29b      	uxth	r3, r3
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	f7fc fb8b 	bl	800c4d8 <lwip_htons>
 800fdc2:	4603      	mov	r3, r0
 800fdc4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800fdc8:	b29b      	uxth	r3, r3
 800fdca:	00db      	lsls	r3, r3, #3
 800fdcc:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 800fdce:	68bb      	ldr	r3, [r7, #8]
 800fdd0:	685b      	ldr	r3, [r3, #4]
 800fdd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 800fdd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdd6:	2200      	movs	r2, #0
 800fdd8:	701a      	strb	r2, [r3, #0]
 800fdda:	2200      	movs	r2, #0
 800fddc:	705a      	strb	r2, [r3, #1]
 800fdde:	2200      	movs	r2, #0
 800fde0:	709a      	strb	r2, [r3, #2]
 800fde2:	2200      	movs	r2, #0
 800fde4:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800fde6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fde8:	8b3a      	ldrh	r2, [r7, #24]
 800fdea:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 800fdec:	8b3a      	ldrh	r2, [r7, #24]
 800fdee:	8b7b      	ldrh	r3, [r7, #26]
 800fdf0:	4413      	add	r3, r2
 800fdf2:	b29a      	uxth	r2, r3
 800fdf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdf6:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	685b      	ldr	r3, [r3, #4]
 800fdfc:	627b      	str	r3, [r7, #36]	; 0x24
 800fdfe:	e061      	b.n	800fec4 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 800fe00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe02:	685b      	ldr	r3, [r3, #4]
 800fe04:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 800fe06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe08:	889b      	ldrh	r3, [r3, #4]
 800fe0a:	b29a      	uxth	r2, r3
 800fe0c:	697b      	ldr	r3, [r7, #20]
 800fe0e:	889b      	ldrh	r3, [r3, #4]
 800fe10:	b29b      	uxth	r3, r3
 800fe12:	429a      	cmp	r2, r3
 800fe14:	d232      	bcs.n	800fe7c <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800fe16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe1a:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800fe1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d01f      	beq.n	800fe62 <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800fe22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe24:	889b      	ldrh	r3, [r3, #4]
 800fe26:	b29a      	uxth	r2, r3
 800fe28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe2a:	88db      	ldrh	r3, [r3, #6]
 800fe2c:	b29b      	uxth	r3, r3
 800fe2e:	429a      	cmp	r2, r3
 800fe30:	f0c0 80e3 	bcc.w	800fffa <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 800fe34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe36:	88db      	ldrh	r3, [r3, #6]
 800fe38:	b29a      	uxth	r2, r3
 800fe3a:	697b      	ldr	r3, [r7, #20]
 800fe3c:	889b      	ldrh	r3, [r3, #4]
 800fe3e:	b29b      	uxth	r3, r3
 800fe40:	429a      	cmp	r2, r3
 800fe42:	f200 80da 	bhi.w	800fffa <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800fe46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe48:	68ba      	ldr	r2, [r7, #8]
 800fe4a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800fe4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe4e:	88db      	ldrh	r3, [r3, #6]
 800fe50:	b29a      	uxth	r2, r3
 800fe52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe54:	889b      	ldrh	r3, [r3, #4]
 800fe56:	b29b      	uxth	r3, r3
 800fe58:	429a      	cmp	r2, r3
 800fe5a:	d037      	beq.n	800fecc <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800fe60:	e034      	b.n	800fecc <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 800fe62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe64:	88db      	ldrh	r3, [r3, #6]
 800fe66:	b29a      	uxth	r2, r3
 800fe68:	697b      	ldr	r3, [r7, #20]
 800fe6a:	889b      	ldrh	r3, [r3, #4]
 800fe6c:	b29b      	uxth	r3, r3
 800fe6e:	429a      	cmp	r2, r3
 800fe70:	f200 80c5 	bhi.w	800fffe <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	68ba      	ldr	r2, [r7, #8]
 800fe78:	605a      	str	r2, [r3, #4]
      break;
 800fe7a:	e027      	b.n	800fecc <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 800fe7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe7e:	889b      	ldrh	r3, [r3, #4]
 800fe80:	b29a      	uxth	r2, r3
 800fe82:	697b      	ldr	r3, [r7, #20]
 800fe84:	889b      	ldrh	r3, [r3, #4]
 800fe86:	b29b      	uxth	r3, r3
 800fe88:	429a      	cmp	r2, r3
 800fe8a:	f000 80ba 	beq.w	8010002 <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800fe8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe90:	889b      	ldrh	r3, [r3, #4]
 800fe92:	b29a      	uxth	r2, r3
 800fe94:	697b      	ldr	r3, [r7, #20]
 800fe96:	88db      	ldrh	r3, [r3, #6]
 800fe98:	b29b      	uxth	r3, r3
 800fe9a:	429a      	cmp	r2, r3
 800fe9c:	f0c0 80b3 	bcc.w	8010006 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800fea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d009      	beq.n	800feba <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 800fea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fea8:	88db      	ldrh	r3, [r3, #6]
 800feaa:	b29a      	uxth	r2, r3
 800feac:	697b      	ldr	r3, [r7, #20]
 800feae:	889b      	ldrh	r3, [r3, #4]
 800feb0:	b29b      	uxth	r3, r3
 800feb2:	429a      	cmp	r2, r3
 800feb4:	d001      	beq.n	800feba <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800feb6:	2300      	movs	r3, #0
 800feb8:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800feba:	697b      	ldr	r3, [r7, #20]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 800fec0:	697b      	ldr	r3, [r7, #20]
 800fec2:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 800fec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d19a      	bne.n	800fe00 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 800feca:	e000      	b.n	800fece <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 800fecc:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800fece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d12d      	bne.n	800ff30 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 800fed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d01c      	beq.n	800ff14 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800feda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fedc:	88db      	ldrh	r3, [r3, #6]
 800fede:	b29a      	uxth	r2, r3
 800fee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fee2:	889b      	ldrh	r3, [r3, #4]
 800fee4:	b29b      	uxth	r3, r3
 800fee6:	429a      	cmp	r2, r3
 800fee8:	d906      	bls.n	800fef8 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 800feea:	4b51      	ldr	r3, [pc, #324]	; (8010030 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800feec:	f240 12ab 	movw	r2, #427	; 0x1ab
 800fef0:	4950      	ldr	r1, [pc, #320]	; (8010034 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800fef2:	4851      	ldr	r0, [pc, #324]	; (8010038 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800fef4:	f001 fbaa 	bl	801164c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800fef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fefa:	68ba      	ldr	r2, [r7, #8]
 800fefc:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800fefe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff00:	88db      	ldrh	r3, [r3, #6]
 800ff02:	b29a      	uxth	r2, r3
 800ff04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff06:	889b      	ldrh	r3, [r3, #4]
 800ff08:	b29b      	uxth	r3, r3
 800ff0a:	429a      	cmp	r2, r3
 800ff0c:	d010      	beq.n	800ff30 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 800ff0e:	2300      	movs	r3, #0
 800ff10:	623b      	str	r3, [r7, #32]
 800ff12:	e00d      	b.n	800ff30 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	685b      	ldr	r3, [r3, #4]
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d006      	beq.n	800ff2a <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 800ff1c:	4b44      	ldr	r3, [pc, #272]	; (8010030 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800ff1e:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 800ff22:	4946      	ldr	r1, [pc, #280]	; (801003c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800ff24:	4844      	ldr	r0, [pc, #272]	; (8010038 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800ff26:	f001 fb91 	bl	801164c <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	68ba      	ldr	r2, [r7, #8]
 800ff2e:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d105      	bne.n	800ff42 <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	7f9b      	ldrb	r3, [r3, #30]
 800ff3a:	f003 0301 	and.w	r3, r3, #1
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d059      	beq.n	800fff6 <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 800ff42:	6a3b      	ldr	r3, [r7, #32]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d04f      	beq.n	800ffe8 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	685b      	ldr	r3, [r3, #4]
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d006      	beq.n	800ff5e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	685b      	ldr	r3, [r3, #4]
 800ff54:	685b      	ldr	r3, [r3, #4]
 800ff56:	889b      	ldrh	r3, [r3, #4]
 800ff58:	b29b      	uxth	r3, r3
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d002      	beq.n	800ff64 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800ff5e:	2300      	movs	r3, #0
 800ff60:	623b      	str	r3, [r7, #32]
 800ff62:	e041      	b.n	800ffe8 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800ff64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff66:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 800ff68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 800ff6e:	e012      	b.n	800ff96 <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 800ff70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff72:	685b      	ldr	r3, [r3, #4]
 800ff74:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 800ff76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff78:	88db      	ldrh	r3, [r3, #6]
 800ff7a:	b29a      	uxth	r2, r3
 800ff7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff7e:	889b      	ldrh	r3, [r3, #4]
 800ff80:	b29b      	uxth	r3, r3
 800ff82:	429a      	cmp	r2, r3
 800ff84:	d002      	beq.n	800ff8c <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 800ff86:	2300      	movs	r3, #0
 800ff88:	623b      	str	r3, [r7, #32]
            break;
 800ff8a:	e007      	b.n	800ff9c <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 800ff8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff8e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 800ff90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 800ff96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d1e9      	bne.n	800ff70 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800ff9c:	6a3b      	ldr	r3, [r7, #32]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d022      	beq.n	800ffe8 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	685b      	ldr	r3, [r3, #4]
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d106      	bne.n	800ffb8 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 800ffaa:	4b21      	ldr	r3, [pc, #132]	; (8010030 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800ffac:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 800ffb0:	4923      	ldr	r1, [pc, #140]	; (8010040 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800ffb2:	4821      	ldr	r0, [pc, #132]	; (8010038 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800ffb4:	f001 fb4a 	bl	801164c <iprintf>
          LWIP_ASSERT("sanity check",
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	685b      	ldr	r3, [r3, #4]
 800ffbc:	685b      	ldr	r3, [r3, #4]
 800ffbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ffc0:	429a      	cmp	r2, r3
 800ffc2:	d106      	bne.n	800ffd2 <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 800ffc4:	4b1a      	ldr	r3, [pc, #104]	; (8010030 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800ffc6:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 800ffca:	491d      	ldr	r1, [pc, #116]	; (8010040 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800ffcc:	481a      	ldr	r0, [pc, #104]	; (8010038 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800ffce:	f001 fb3d 	bl	801164c <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800ffd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffd4:	681b      	ldr	r3, [r3, #0]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d006      	beq.n	800ffe8 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 800ffda:	4b15      	ldr	r3, [pc, #84]	; (8010030 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800ffdc:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 800ffe0:	4918      	ldr	r1, [pc, #96]	; (8010044 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800ffe2:	4815      	ldr	r0, [pc, #84]	; (8010038 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800ffe4:	f001 fb32 	bl	801164c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800ffe8:	6a3b      	ldr	r3, [r7, #32]
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	bf14      	ite	ne
 800ffee:	2301      	movne	r3, #1
 800fff0:	2300      	moveq	r3, #0
 800fff2:	b2db      	uxtb	r3, r3
 800fff4:	e018      	b.n	8010028 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800fff6:	2300      	movs	r3, #0
 800fff8:	e016      	b.n	8010028 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 800fffa:	bf00      	nop
 800fffc:	e004      	b.n	8010008 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 800fffe:	bf00      	nop
 8010000:	e002      	b.n	8010008 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8010002:	bf00      	nop
 8010004:	e000      	b.n	8010008 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8010006:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 8010008:	68b8      	ldr	r0, [r7, #8]
 801000a:	f7fd fbcf 	bl	800d7ac <pbuf_clen>
 801000e:	4603      	mov	r3, r0
 8010010:	461a      	mov	r2, r3
 8010012:	4b0d      	ldr	r3, [pc, #52]	; (8010048 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8010014:	881b      	ldrh	r3, [r3, #0]
 8010016:	1a9b      	subs	r3, r3, r2
 8010018:	b29a      	uxth	r2, r3
 801001a:	4b0b      	ldr	r3, [pc, #44]	; (8010048 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801001c:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 801001e:	68b8      	ldr	r0, [r7, #8]
 8010020:	f7fd fb30 	bl	800d684 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 8010024:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 8010028:	4618      	mov	r0, r3
 801002a:	3730      	adds	r7, #48	; 0x30
 801002c:	46bd      	mov	sp, r7
 801002e:	bd80      	pop	{r7, pc}
 8010030:	08013648 	.word	0x08013648
 8010034:	08013724 	.word	0x08013724
 8010038:	08013690 	.word	0x08013690
 801003c:	08013744 	.word	0x08013744
 8010040:	0801377c 	.word	0x0801377c
 8010044:	0801378c 	.word	0x0801378c
 8010048:	20000544 	.word	0x20000544

0801004c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801004c:	b580      	push	{r7, lr}
 801004e:	b08e      	sub	sp, #56	; 0x38
 8010050:	af00      	add	r7, sp, #0
 8010052:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	685b      	ldr	r3, [r3, #4]
 8010058:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 801005a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801005c:	781b      	ldrb	r3, [r3, #0]
 801005e:	f003 030f 	and.w	r3, r3, #15
 8010062:	009b      	lsls	r3, r3, #2
 8010064:	2b14      	cmp	r3, #20
 8010066:	f040 8131 	bne.w	80102cc <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801006a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801006c:	88db      	ldrh	r3, [r3, #6]
 801006e:	b29b      	uxth	r3, r3
 8010070:	4618      	mov	r0, r3
 8010072:	f7fc fa31 	bl	800c4d8 <lwip_htons>
 8010076:	4603      	mov	r3, r0
 8010078:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801007c:	b29b      	uxth	r3, r3
 801007e:	00db      	lsls	r3, r3, #3
 8010080:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8010082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010084:	885b      	ldrh	r3, [r3, #2]
 8010086:	b29b      	uxth	r3, r3
 8010088:	4618      	mov	r0, r3
 801008a:	f7fc fa25 	bl	800c4d8 <lwip_htons>
 801008e:	4603      	mov	r3, r0
 8010090:	461a      	mov	r2, r3
 8010092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010094:	781b      	ldrb	r3, [r3, #0]
 8010096:	b29b      	uxth	r3, r3
 8010098:	f003 030f 	and.w	r3, r3, #15
 801009c:	b29b      	uxth	r3, r3
 801009e:	009b      	lsls	r3, r3, #2
 80100a0:	b29b      	uxth	r3, r3
 80100a2:	1ad3      	subs	r3, r2, r3
 80100a4:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80100a6:	6878      	ldr	r0, [r7, #4]
 80100a8:	f7fd fb80 	bl	800d7ac <pbuf_clen>
 80100ac:	4603      	mov	r3, r0
 80100ae:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80100b0:	4b8d      	ldr	r3, [pc, #564]	; (80102e8 <ip4_reass+0x29c>)
 80100b2:	881b      	ldrh	r3, [r3, #0]
 80100b4:	461a      	mov	r2, r3
 80100b6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80100b8:	4413      	add	r3, r2
 80100ba:	2b0a      	cmp	r3, #10
 80100bc:	dd10      	ble.n	80100e0 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80100be:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80100c0:	4619      	mov	r1, r3
 80100c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80100c4:	f7ff fd8e 	bl	800fbe4 <ip_reass_remove_oldest_datagram>
 80100c8:	4603      	mov	r3, r0
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	f000 8100 	beq.w	80102d0 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80100d0:	4b85      	ldr	r3, [pc, #532]	; (80102e8 <ip4_reass+0x29c>)
 80100d2:	881b      	ldrh	r3, [r3, #0]
 80100d4:	461a      	mov	r2, r3
 80100d6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80100d8:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80100da:	2b0a      	cmp	r3, #10
 80100dc:	f300 80f8 	bgt.w	80102d0 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80100e0:	4b82      	ldr	r3, [pc, #520]	; (80102ec <ip4_reass+0x2a0>)
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	633b      	str	r3, [r7, #48]	; 0x30
 80100e6:	e015      	b.n	8010114 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80100e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100ea:	695a      	ldr	r2, [r3, #20]
 80100ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80100ee:	68db      	ldr	r3, [r3, #12]
 80100f0:	429a      	cmp	r2, r3
 80100f2:	d10c      	bne.n	801010e <ip4_reass+0xc2>
 80100f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100f6:	699a      	ldr	r2, [r3, #24]
 80100f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80100fa:	691b      	ldr	r3, [r3, #16]
 80100fc:	429a      	cmp	r2, r3
 80100fe:	d106      	bne.n	801010e <ip4_reass+0xc2>
 8010100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010102:	899a      	ldrh	r2, [r3, #12]
 8010104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010106:	889b      	ldrh	r3, [r3, #4]
 8010108:	b29b      	uxth	r3, r3
 801010a:	429a      	cmp	r2, r3
 801010c:	d006      	beq.n	801011c <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801010e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	633b      	str	r3, [r7, #48]	; 0x30
 8010114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010116:	2b00      	cmp	r3, #0
 8010118:	d1e6      	bne.n	80100e8 <ip4_reass+0x9c>
 801011a:	e000      	b.n	801011e <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801011c:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801011e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010120:	2b00      	cmp	r3, #0
 8010122:	d109      	bne.n	8010138 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8010124:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010126:	4619      	mov	r1, r3
 8010128:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801012a:	f7ff fdbd 	bl	800fca8 <ip_reass_enqueue_new_datagram>
 801012e:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8010130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010132:	2b00      	cmp	r3, #0
 8010134:	d11c      	bne.n	8010170 <ip4_reass+0x124>
      goto nullreturn;
 8010136:	e0ce      	b.n	80102d6 <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8010138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801013a:	88db      	ldrh	r3, [r3, #6]
 801013c:	b29b      	uxth	r3, r3
 801013e:	4618      	mov	r0, r3
 8010140:	f7fc f9ca 	bl	800c4d8 <lwip_htons>
 8010144:	4603      	mov	r3, r0
 8010146:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801014a:	2b00      	cmp	r3, #0
 801014c:	d110      	bne.n	8010170 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801014e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010150:	89db      	ldrh	r3, [r3, #14]
 8010152:	4618      	mov	r0, r3
 8010154:	f7fc f9c0 	bl	800c4d8 <lwip_htons>
 8010158:	4603      	mov	r3, r0
 801015a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801015e:	2b00      	cmp	r3, #0
 8010160:	d006      	beq.n	8010170 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8010162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010164:	3308      	adds	r3, #8
 8010166:	2214      	movs	r2, #20
 8010168:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801016a:	4618      	mov	r0, r3
 801016c:	f001 f9b5 	bl	80114da <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8010170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010172:	88db      	ldrh	r3, [r3, #6]
 8010174:	b29b      	uxth	r3, r3
 8010176:	f003 0320 	and.w	r3, r3, #32
 801017a:	2b00      	cmp	r3, #0
 801017c:	bf0c      	ite	eq
 801017e:	2301      	moveq	r3, #1
 8010180:	2300      	movne	r3, #0
 8010182:	b2db      	uxtb	r3, r3
 8010184:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8010186:	69fb      	ldr	r3, [r7, #28]
 8010188:	2b00      	cmp	r3, #0
 801018a:	d00e      	beq.n	80101aa <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 801018c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801018e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010190:	4413      	add	r3, r2
 8010192:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8010194:	8b7a      	ldrh	r2, [r7, #26]
 8010196:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010198:	429a      	cmp	r2, r3
 801019a:	f0c0 8099 	bcc.w	80102d0 <ip4_reass+0x284>
 801019e:	8b7b      	ldrh	r3, [r7, #26]
 80101a0:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80101a4:	4293      	cmp	r3, r2
 80101a6:	f200 8093 	bhi.w	80102d0 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80101aa:	69fa      	ldr	r2, [r7, #28]
 80101ac:	6879      	ldr	r1, [r7, #4]
 80101ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80101b0:	f7ff fde2 	bl	800fd78 <ip_reass_chain_frag_into_datagram_and_validate>
 80101b4:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80101b6:	697b      	ldr	r3, [r7, #20]
 80101b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101bc:	f000 808a 	beq.w	80102d4 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80101c0:	4b49      	ldr	r3, [pc, #292]	; (80102e8 <ip4_reass+0x29c>)
 80101c2:	881a      	ldrh	r2, [r3, #0]
 80101c4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80101c6:	4413      	add	r3, r2
 80101c8:	b29a      	uxth	r2, r3
 80101ca:	4b47      	ldr	r3, [pc, #284]	; (80102e8 <ip4_reass+0x29c>)
 80101cc:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80101ce:	69fb      	ldr	r3, [r7, #28]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d00d      	beq.n	80101f0 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 80101d4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80101d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80101d8:	4413      	add	r3, r2
 80101da:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80101dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101de:	8a7a      	ldrh	r2, [r7, #18]
 80101e0:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80101e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101e4:	7f9b      	ldrb	r3, [r3, #30]
 80101e6:	f043 0301 	orr.w	r3, r3, #1
 80101ea:	b2da      	uxtb	r2, r3
 80101ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101ee:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80101f0:	697b      	ldr	r3, [r7, #20]
 80101f2:	2b01      	cmp	r3, #1
 80101f4:	d168      	bne.n	80102c8 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 80101f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101f8:	8b9b      	ldrh	r3, [r3, #28]
 80101fa:	3314      	adds	r3, #20
 80101fc:	b29a      	uxth	r2, r3
 80101fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010200:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 8010202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010204:	685b      	ldr	r3, [r3, #4]
 8010206:	685b      	ldr	r3, [r3, #4]
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 801020c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801020e:	685b      	ldr	r3, [r3, #4]
 8010210:	685b      	ldr	r3, [r3, #4]
 8010212:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8010214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010216:	3308      	adds	r3, #8
 8010218:	2214      	movs	r2, #20
 801021a:	4619      	mov	r1, r3
 801021c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801021e:	f001 f95c 	bl	80114da <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 8010222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010224:	8b9b      	ldrh	r3, [r3, #28]
 8010226:	4618      	mov	r0, r3
 8010228:	f7fc f956 	bl	800c4d8 <lwip_htons>
 801022c:	4603      	mov	r3, r0
 801022e:	461a      	mov	r2, r3
 8010230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010232:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8010234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010236:	2200      	movs	r2, #0
 8010238:	719a      	strb	r2, [r3, #6]
 801023a:	2200      	movs	r2, #0
 801023c:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801023e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010240:	2200      	movs	r2, #0
 8010242:	729a      	strb	r2, [r3, #10]
 8010244:	2200      	movs	r2, #0
 8010246:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8010248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801024a:	685b      	ldr	r3, [r3, #4]
 801024c:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801024e:	e00e      	b.n	801026e <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 8010250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010252:	685b      	ldr	r3, [r3, #4]
 8010254:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 8010256:	f06f 0113 	mvn.w	r1, #19
 801025a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801025c:	f7fd f9ee 	bl	800d63c <pbuf_header>
      pbuf_cat(p, r);
 8010260:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010262:	6878      	ldr	r0, [r7, #4]
 8010264:	f7fd fada 	bl	800d81c <pbuf_cat>
      r = iprh->next_pbuf;
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801026e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010270:	2b00      	cmp	r3, #0
 8010272:	d1ed      	bne.n	8010250 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8010274:	4b1d      	ldr	r3, [pc, #116]	; (80102ec <ip4_reass+0x2a0>)
 8010276:	681b      	ldr	r3, [r3, #0]
 8010278:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801027a:	429a      	cmp	r2, r3
 801027c:	d102      	bne.n	8010284 <ip4_reass+0x238>
      ipr_prev = NULL;
 801027e:	2300      	movs	r3, #0
 8010280:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010282:	e010      	b.n	80102a6 <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8010284:	4b19      	ldr	r3, [pc, #100]	; (80102ec <ip4_reass+0x2a0>)
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	62fb      	str	r3, [r7, #44]	; 0x2c
 801028a:	e007      	b.n	801029c <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 801028c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010292:	429a      	cmp	r2, r3
 8010294:	d006      	beq.n	80102a4 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8010296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801029c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d1f4      	bne.n	801028c <ip4_reass+0x240>
 80102a2:	e000      	b.n	80102a6 <ip4_reass+0x25a>
          break;
 80102a4:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80102a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80102a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80102aa:	f7ff fd37 	bl	800fd1c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 80102ae:	6878      	ldr	r0, [r7, #4]
 80102b0:	f7fd fa7c 	bl	800d7ac <pbuf_clen>
 80102b4:	4603      	mov	r3, r0
 80102b6:	461a      	mov	r2, r3
 80102b8:	4b0b      	ldr	r3, [pc, #44]	; (80102e8 <ip4_reass+0x29c>)
 80102ba:	881b      	ldrh	r3, [r3, #0]
 80102bc:	1a9b      	subs	r3, r3, r2
 80102be:	b29a      	uxth	r2, r3
 80102c0:	4b09      	ldr	r3, [pc, #36]	; (80102e8 <ip4_reass+0x29c>)
 80102c2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	e00a      	b.n	80102de <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80102c8:	2300      	movs	r3, #0
 80102ca:	e008      	b.n	80102de <ip4_reass+0x292>
    goto nullreturn;
 80102cc:	bf00      	nop
 80102ce:	e002      	b.n	80102d6 <ip4_reass+0x28a>

nullreturn:
 80102d0:	bf00      	nop
 80102d2:	e000      	b.n	80102d6 <ip4_reass+0x28a>
    goto nullreturn;
 80102d4:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80102d6:	6878      	ldr	r0, [r7, #4]
 80102d8:	f7fd f9d4 	bl	800d684 <pbuf_free>
  return NULL;
 80102dc:	2300      	movs	r3, #0
}
 80102de:	4618      	mov	r0, r3
 80102e0:	3738      	adds	r7, #56	; 0x38
 80102e2:	46bd      	mov	sp, r7
 80102e4:	bd80      	pop	{r7, pc}
 80102e6:	bf00      	nop
 80102e8:	20000544 	.word	0x20000544
 80102ec:	20000540 	.word	0x20000540

080102f0 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 80102f0:	b580      	push	{r7, lr}
 80102f2:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 80102f4:	2002      	movs	r0, #2
 80102f6:	f7fc fc7d 	bl	800cbf4 <memp_malloc>
 80102fa:	4603      	mov	r3, r0
}
 80102fc:	4618      	mov	r0, r3
 80102fe:	bd80      	pop	{r7, pc}

08010300 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 8010300:	b580      	push	{r7, lr}
 8010302:	b082      	sub	sp, #8
 8010304:	af00      	add	r7, sp, #0
 8010306:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	2b00      	cmp	r3, #0
 801030c:	d106      	bne.n	801031c <ip_frag_free_pbuf_custom_ref+0x1c>
 801030e:	4b07      	ldr	r3, [pc, #28]	; (801032c <ip_frag_free_pbuf_custom_ref+0x2c>)
 8010310:	f240 22ae 	movw	r2, #686	; 0x2ae
 8010314:	4906      	ldr	r1, [pc, #24]	; (8010330 <ip_frag_free_pbuf_custom_ref+0x30>)
 8010316:	4807      	ldr	r0, [pc, #28]	; (8010334 <ip_frag_free_pbuf_custom_ref+0x34>)
 8010318:	f001 f998 	bl	801164c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801031c:	6879      	ldr	r1, [r7, #4]
 801031e:	2002      	movs	r0, #2
 8010320:	f7fc fcb4 	bl	800cc8c <memp_free>
}
 8010324:	bf00      	nop
 8010326:	3708      	adds	r7, #8
 8010328:	46bd      	mov	sp, r7
 801032a:	bd80      	pop	{r7, pc}
 801032c:	08013648 	.word	0x08013648
 8010330:	080137b0 	.word	0x080137b0
 8010334:	08013690 	.word	0x08013690

08010338 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8010338:	b580      	push	{r7, lr}
 801033a:	b084      	sub	sp, #16
 801033c:	af00      	add	r7, sp, #0
 801033e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d106      	bne.n	8010358 <ipfrag_free_pbuf_custom+0x20>
 801034a:	4b11      	ldr	r3, [pc, #68]	; (8010390 <ipfrag_free_pbuf_custom+0x58>)
 801034c:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8010350:	4910      	ldr	r1, [pc, #64]	; (8010394 <ipfrag_free_pbuf_custom+0x5c>)
 8010352:	4811      	ldr	r0, [pc, #68]	; (8010398 <ipfrag_free_pbuf_custom+0x60>)
 8010354:	f001 f97a 	bl	801164c <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 8010358:	68fa      	ldr	r2, [r7, #12]
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	429a      	cmp	r2, r3
 801035e:	d006      	beq.n	801036e <ipfrag_free_pbuf_custom+0x36>
 8010360:	4b0b      	ldr	r3, [pc, #44]	; (8010390 <ipfrag_free_pbuf_custom+0x58>)
 8010362:	f240 22b9 	movw	r2, #697	; 0x2b9
 8010366:	490d      	ldr	r1, [pc, #52]	; (801039c <ipfrag_free_pbuf_custom+0x64>)
 8010368:	480b      	ldr	r0, [pc, #44]	; (8010398 <ipfrag_free_pbuf_custom+0x60>)
 801036a:	f001 f96f 	bl	801164c <iprintf>
  if (pcr->original != NULL) {
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	695b      	ldr	r3, [r3, #20]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d004      	beq.n	8010380 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	695b      	ldr	r3, [r3, #20]
 801037a:	4618      	mov	r0, r3
 801037c:	f7fd f982 	bl	800d684 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8010380:	68f8      	ldr	r0, [r7, #12]
 8010382:	f7ff ffbd 	bl	8010300 <ip_frag_free_pbuf_custom_ref>
}
 8010386:	bf00      	nop
 8010388:	3710      	adds	r7, #16
 801038a:	46bd      	mov	sp, r7
 801038c:	bd80      	pop	{r7, pc}
 801038e:	bf00      	nop
 8010390:	08013648 	.word	0x08013648
 8010394:	080137bc 	.word	0x080137bc
 8010398:	08013690 	.word	0x08013690
 801039c:	080137c8 	.word	0x080137c8

080103a0 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b092      	sub	sp, #72	; 0x48
 80103a4:	af02      	add	r7, sp, #8
 80103a6:	60f8      	str	r0, [r7, #12]
 80103a8:	60b9      	str	r1, [r7, #8]
 80103aa:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80103ac:	2300      	movs	r3, #0
 80103ae:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 80103b0:	68bb      	ldr	r3, [r7, #8]
 80103b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80103b4:	3b14      	subs	r3, #20
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	da00      	bge.n	80103bc <ip4_frag+0x1c>
 80103ba:	3307      	adds	r3, #7
 80103bc:	10db      	asrs	r3, r3, #3
 80103be:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80103c0:	2314      	movs	r3, #20
 80103c2:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	685b      	ldr	r3, [r3, #4]
 80103c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 80103ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103cc:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 80103ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103d0:	781b      	ldrb	r3, [r3, #0]
 80103d2:	f003 030f 	and.w	r3, r3, #15
 80103d6:	009b      	lsls	r3, r3, #2
 80103d8:	2b14      	cmp	r3, #20
 80103da:	d009      	beq.n	80103f0 <ip4_frag+0x50>
 80103dc:	4b79      	ldr	r3, [pc, #484]	; (80105c4 <ip4_frag+0x224>)
 80103de:	f240 22e1 	movw	r2, #737	; 0x2e1
 80103e2:	4979      	ldr	r1, [pc, #484]	; (80105c8 <ip4_frag+0x228>)
 80103e4:	4879      	ldr	r0, [pc, #484]	; (80105cc <ip4_frag+0x22c>)
 80103e6:	f001 f931 	bl	801164c <iprintf>
 80103ea:	f06f 0305 	mvn.w	r3, #5
 80103ee:	e0e5      	b.n	80105bc <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80103f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103f2:	88db      	ldrh	r3, [r3, #6]
 80103f4:	b29b      	uxth	r3, r3
 80103f6:	4618      	mov	r0, r3
 80103f8:	f7fc f86e 	bl	800c4d8 <lwip_htons>
 80103fc:	4603      	mov	r3, r0
 80103fe:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 8010400:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010402:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010406:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8010408:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801040a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801040e:	2b00      	cmp	r3, #0
 8010410:	d009      	beq.n	8010426 <ip4_frag+0x86>
 8010412:	4b6c      	ldr	r3, [pc, #432]	; (80105c4 <ip4_frag+0x224>)
 8010414:	f240 22e6 	movw	r2, #742	; 0x2e6
 8010418:	496d      	ldr	r1, [pc, #436]	; (80105d0 <ip4_frag+0x230>)
 801041a:	486c      	ldr	r0, [pc, #432]	; (80105cc <ip4_frag+0x22c>)
 801041c:	f001 f916 	bl	801164c <iprintf>
 8010420:	f06f 0305 	mvn.w	r3, #5
 8010424:	e0ca      	b.n	80105bc <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 8010426:	68fb      	ldr	r3, [r7, #12]
 8010428:	891b      	ldrh	r3, [r3, #8]
 801042a:	3b14      	subs	r3, #20
 801042c:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 801042e:	e0bc      	b.n	80105aa <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 8010430:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8010432:	00da      	lsls	r2, r3, #3
 8010434:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8010436:	4293      	cmp	r3, r2
 8010438:	bfa8      	it	ge
 801043a:	4613      	movge	r3, r2
 801043c:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801043e:	2200      	movs	r2, #0
 8010440:	2114      	movs	r1, #20
 8010442:	2002      	movs	r0, #2
 8010444:	f7fc fdb0 	bl	800cfa8 <pbuf_alloc>
 8010448:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 801044a:	6a3b      	ldr	r3, [r7, #32]
 801044c:	2b00      	cmp	r3, #0
 801044e:	f000 80b2 	beq.w	80105b6 <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	895b      	ldrh	r3, [r3, #10]
 8010456:	2b13      	cmp	r3, #19
 8010458:	d806      	bhi.n	8010468 <ip4_frag+0xc8>
 801045a:	4b5a      	ldr	r3, [pc, #360]	; (80105c4 <ip4_frag+0x224>)
 801045c:	f240 3209 	movw	r2, #777	; 0x309
 8010460:	495c      	ldr	r1, [pc, #368]	; (80105d4 <ip4_frag+0x234>)
 8010462:	485a      	ldr	r0, [pc, #360]	; (80105cc <ip4_frag+0x22c>)
 8010464:	f001 f8f2 	bl	801164c <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8010468:	6a3b      	ldr	r3, [r7, #32]
 801046a:	685b      	ldr	r3, [r3, #4]
 801046c:	2214      	movs	r2, #20
 801046e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010470:	4618      	mov	r0, r3
 8010472:	f001 f832 	bl	80114da <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8010476:	6a3b      	ldr	r3, [r7, #32]
 8010478:	685b      	ldr	r3, [r3, #4]
 801047a:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 801047c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801047e:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 8010480:	e04f      	b.n	8010522 <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 8010482:	68fb      	ldr	r3, [r7, #12]
 8010484:	895a      	ldrh	r2, [r3, #10]
 8010486:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8010488:	1ad3      	subs	r3, r2, r3
 801048a:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801048c:	8b7a      	ldrh	r2, [r7, #26]
 801048e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010490:	4293      	cmp	r3, r2
 8010492:	bf28      	it	cs
 8010494:	4613      	movcs	r3, r2
 8010496:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8010498:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801049a:	2b00      	cmp	r3, #0
 801049c:	d105      	bne.n	80104aa <ip4_frag+0x10a>
        poff = 0;
 801049e:	2300      	movs	r3, #0
 80104a0:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	60fb      	str	r3, [r7, #12]
        continue;
 80104a8:	e03b      	b.n	8010522 <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80104aa:	f7ff ff21 	bl	80102f0 <ip_frag_alloc_pbuf_custom_ref>
 80104ae:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 80104b0:	697b      	ldr	r3, [r7, #20]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d103      	bne.n	80104be <ip4_frag+0x11e>
        pbuf_free(rambuf);
 80104b6:	6a38      	ldr	r0, [r7, #32]
 80104b8:	f7fd f8e4 	bl	800d684 <pbuf_free>
        goto memerr;
 80104bc:	e07c      	b.n	80105b8 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80104be:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80104c4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80104c6:	4413      	add	r3, r2
 80104c8:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 80104ca:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80104cc:	9201      	str	r2, [sp, #4]
 80104ce:	9300      	str	r3, [sp, #0]
 80104d0:	4603      	mov	r3, r0
 80104d2:	2202      	movs	r2, #2
 80104d4:	2004      	movs	r0, #4
 80104d6:	f7fc fef7 	bl	800d2c8 <pbuf_alloced_custom>
 80104da:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 80104dc:	693b      	ldr	r3, [r7, #16]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d106      	bne.n	80104f0 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 80104e2:	6978      	ldr	r0, [r7, #20]
 80104e4:	f7ff ff0c 	bl	8010300 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80104e8:	6a38      	ldr	r0, [r7, #32]
 80104ea:	f7fd f8cb 	bl	800d684 <pbuf_free>
        goto memerr;
 80104ee:	e063      	b.n	80105b8 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 80104f0:	68f8      	ldr	r0, [r7, #12]
 80104f2:	f7fd f971 	bl	800d7d8 <pbuf_ref>
      pcr->original = p;
 80104f6:	697b      	ldr	r3, [r7, #20]
 80104f8:	68fa      	ldr	r2, [r7, #12]
 80104fa:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80104fc:	697b      	ldr	r3, [r7, #20]
 80104fe:	4a36      	ldr	r2, [pc, #216]	; (80105d8 <ip4_frag+0x238>)
 8010500:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8010502:	6939      	ldr	r1, [r7, #16]
 8010504:	6a38      	ldr	r0, [r7, #32]
 8010506:	f7fd f989 	bl	800d81c <pbuf_cat>
      left_to_copy -= newpbuflen;
 801050a:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 801050c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801050e:	1ad3      	subs	r3, r2, r3
 8010510:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 8010512:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010514:	2b00      	cmp	r3, #0
 8010516:	d004      	beq.n	8010522 <ip4_frag+0x182>
        poff = 0;
 8010518:	2300      	movs	r3, #0
 801051a:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8010522:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010524:	2b00      	cmp	r3, #0
 8010526:	d1ac      	bne.n	8010482 <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 8010528:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801052a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801052c:	4413      	add	r3, r2
 801052e:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8010530:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8010532:	68bb      	ldr	r3, [r7, #8]
 8010534:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8010536:	3b14      	subs	r3, #20
 8010538:	429a      	cmp	r2, r3
 801053a:	bfd4      	ite	le
 801053c:	2301      	movle	r3, #1
 801053e:	2300      	movgt	r3, #0
 8010540:	b2db      	uxtb	r3, r3
 8010542:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8010544:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8010546:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801054a:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 801054c:	69fb      	ldr	r3, [r7, #28]
 801054e:	2b00      	cmp	r3, #0
 8010550:	d103      	bne.n	801055a <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 8010552:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010554:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8010558:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801055a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801055c:	4618      	mov	r0, r3
 801055e:	f7fb ffbb 	bl	800c4d8 <lwip_htons>
 8010562:	4603      	mov	r3, r0
 8010564:	461a      	mov	r2, r3
 8010566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010568:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 801056a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801056c:	3314      	adds	r3, #20
 801056e:	b29b      	uxth	r3, r3
 8010570:	4618      	mov	r0, r3
 8010572:	f7fb ffb1 	bl	800c4d8 <lwip_htons>
 8010576:	4603      	mov	r3, r0
 8010578:	461a      	mov	r2, r3
 801057a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801057c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801057e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010580:	2200      	movs	r2, #0
 8010582:	729a      	strb	r2, [r3, #10]
 8010584:	2200      	movs	r2, #0
 8010586:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8010588:	68bb      	ldr	r3, [r7, #8]
 801058a:	695b      	ldr	r3, [r3, #20]
 801058c:	687a      	ldr	r2, [r7, #4]
 801058e:	6a39      	ldr	r1, [r7, #32]
 8010590:	68b8      	ldr	r0, [r7, #8]
 8010592:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8010594:	6a38      	ldr	r0, [r7, #32]
 8010596:	f7fd f875 	bl	800d684 <pbuf_free>
    left -= fragsize;
 801059a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801059c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801059e:	1ad3      	subs	r3, r2, r3
 80105a0:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 80105a2:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80105a4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80105a6:	4413      	add	r3, r2
 80105a8:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 80105aa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	f47f af3f 	bne.w	8010430 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80105b2:	2300      	movs	r3, #0
 80105b4:	e002      	b.n	80105bc <ip4_frag+0x21c>
      goto memerr;
 80105b6:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80105b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80105bc:	4618      	mov	r0, r3
 80105be:	3740      	adds	r7, #64	; 0x40
 80105c0:	46bd      	mov	sp, r7
 80105c2:	bd80      	pop	{r7, pc}
 80105c4:	08013648 	.word	0x08013648
 80105c8:	080137d4 	.word	0x080137d4
 80105cc:	08013690 	.word	0x08013690
 80105d0:	080137fc 	.word	0x080137fc
 80105d4:	08013818 	.word	0x08013818
 80105d8:	08010339 	.word	0x08010339

080105dc <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80105dc:	b580      	push	{r7, lr}
 80105de:	b086      	sub	sp, #24
 80105e0:	af00      	add	r7, sp, #0
 80105e2:	6078      	str	r0, [r7, #4]
 80105e4:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 80105e6:	230e      	movs	r3, #14
 80105e8:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	895b      	ldrh	r3, [r3, #10]
 80105ee:	2b0e      	cmp	r3, #14
 80105f0:	d977      	bls.n	80106e2 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	685b      	ldr	r3, [r3, #4]
 80105f6:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 80105f8:	693b      	ldr	r3, [r7, #16]
 80105fa:	7b1a      	ldrb	r2, [r3, #12]
 80105fc:	7b5b      	ldrb	r3, [r3, #13]
 80105fe:	021b      	lsls	r3, r3, #8
 8010600:	4313      	orrs	r3, r2
 8010602:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8010604:	693b      	ldr	r3, [r7, #16]
 8010606:	781b      	ldrb	r3, [r3, #0]
 8010608:	f003 0301 	and.w	r3, r3, #1
 801060c:	2b00      	cmp	r3, #0
 801060e:	d023      	beq.n	8010658 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8010610:	693b      	ldr	r3, [r7, #16]
 8010612:	781b      	ldrb	r3, [r3, #0]
 8010614:	2b01      	cmp	r3, #1
 8010616:	d10f      	bne.n	8010638 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8010618:	693b      	ldr	r3, [r7, #16]
 801061a:	785b      	ldrb	r3, [r3, #1]
 801061c:	2b00      	cmp	r3, #0
 801061e:	d11b      	bne.n	8010658 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8010620:	693b      	ldr	r3, [r7, #16]
 8010622:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8010624:	2b5e      	cmp	r3, #94	; 0x5e
 8010626:	d117      	bne.n	8010658 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	7b5b      	ldrb	r3, [r3, #13]
 801062c:	f043 0310 	orr.w	r3, r3, #16
 8010630:	b2da      	uxtb	r2, r3
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	735a      	strb	r2, [r3, #13]
 8010636:	e00f      	b.n	8010658 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8010638:	693b      	ldr	r3, [r7, #16]
 801063a:	2206      	movs	r2, #6
 801063c:	4930      	ldr	r1, [pc, #192]	; (8010700 <ethernet_input+0x124>)
 801063e:	4618      	mov	r0, r3
 8010640:	f000 ff3c 	bl	80114bc <memcmp>
 8010644:	4603      	mov	r3, r0
 8010646:	2b00      	cmp	r3, #0
 8010648:	d106      	bne.n	8010658 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	7b5b      	ldrb	r3, [r3, #13]
 801064e:	f043 0308 	orr.w	r3, r3, #8
 8010652:	b2da      	uxtb	r2, r3
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8010658:	89fb      	ldrh	r3, [r7, #14]
 801065a:	2b08      	cmp	r3, #8
 801065c:	d003      	beq.n	8010666 <ethernet_input+0x8a>
 801065e:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8010662:	d01e      	beq.n	80106a2 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8010664:	e044      	b.n	80106f0 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010666:	683b      	ldr	r3, [r7, #0]
 8010668:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801066c:	f003 0308 	and.w	r3, r3, #8
 8010670:	2b00      	cmp	r3, #0
 8010672:	d038      	beq.n	80106e6 <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	895b      	ldrh	r3, [r3, #10]
 8010678:	461a      	mov	r2, r3
 801067a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801067e:	429a      	cmp	r2, r3
 8010680:	db33      	blt.n	80106ea <ethernet_input+0x10e>
 8010682:	8afb      	ldrh	r3, [r7, #22]
 8010684:	425b      	negs	r3, r3
 8010686:	b29b      	uxth	r3, r3
 8010688:	b21b      	sxth	r3, r3
 801068a:	4619      	mov	r1, r3
 801068c:	6878      	ldr	r0, [r7, #4]
 801068e:	f7fc ffd5 	bl	800d63c <pbuf_header>
 8010692:	4603      	mov	r3, r0
 8010694:	2b00      	cmp	r3, #0
 8010696:	d128      	bne.n	80106ea <ethernet_input+0x10e>
        ip4_input(p, netif);
 8010698:	6839      	ldr	r1, [r7, #0]
 801069a:	6878      	ldr	r0, [r7, #4]
 801069c:	f7fe ff8a 	bl	800f5b4 <ip4_input>
      break;
 80106a0:	e01d      	b.n	80106de <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80106a8:	f003 0308 	and.w	r3, r3, #8
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d01e      	beq.n	80106ee <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	895b      	ldrh	r3, [r3, #10]
 80106b4:	461a      	mov	r2, r3
 80106b6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80106ba:	429a      	cmp	r2, r3
 80106bc:	db15      	blt.n	80106ea <ethernet_input+0x10e>
 80106be:	8afb      	ldrh	r3, [r7, #22]
 80106c0:	425b      	negs	r3, r3
 80106c2:	b29b      	uxth	r3, r3
 80106c4:	b21b      	sxth	r3, r3
 80106c6:	4619      	mov	r1, r3
 80106c8:	6878      	ldr	r0, [r7, #4]
 80106ca:	f7fc ffb7 	bl	800d63c <pbuf_header>
 80106ce:	4603      	mov	r3, r0
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d10a      	bne.n	80106ea <ethernet_input+0x10e>
        etharp_input(p, netif);
 80106d4:	6839      	ldr	r1, [r7, #0]
 80106d6:	6878      	ldr	r0, [r7, #4]
 80106d8:	f7fe f958 	bl	800e98c <etharp_input>
      break;
 80106dc:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80106de:	2300      	movs	r3, #0
 80106e0:	e00a      	b.n	80106f8 <ethernet_input+0x11c>
    goto free_and_return;
 80106e2:	bf00      	nop
 80106e4:	e004      	b.n	80106f0 <ethernet_input+0x114>
        goto free_and_return;
 80106e6:	bf00      	nop
 80106e8:	e002      	b.n	80106f0 <ethernet_input+0x114>

free_and_return:
 80106ea:	bf00      	nop
 80106ec:	e000      	b.n	80106f0 <ethernet_input+0x114>
        goto free_and_return;
 80106ee:	bf00      	nop
  pbuf_free(p);
 80106f0:	6878      	ldr	r0, [r7, #4]
 80106f2:	f7fc ffc7 	bl	800d684 <pbuf_free>
  return ERR_OK;
 80106f6:	2300      	movs	r3, #0
}
 80106f8:	4618      	mov	r0, r3
 80106fa:	3718      	adds	r7, #24
 80106fc:	46bd      	mov	sp, r7
 80106fe:	bd80      	pop	{r7, pc}
 8010700:	080139e0 	.word	0x080139e0

08010704 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8010704:	b580      	push	{r7, lr}
 8010706:	b086      	sub	sp, #24
 8010708:	af00      	add	r7, sp, #0
 801070a:	60f8      	str	r0, [r7, #12]
 801070c:	60b9      	str	r1, [r7, #8]
 801070e:	607a      	str	r2, [r7, #4]
 8010710:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8010712:	8c3b      	ldrh	r3, [r7, #32]
 8010714:	4618      	mov	r0, r3
 8010716:	f7fb fedf 	bl	800c4d8 <lwip_htons>
 801071a:	4603      	mov	r3, r0
 801071c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 801071e:	210e      	movs	r1, #14
 8010720:	68b8      	ldr	r0, [r7, #8]
 8010722:	f7fc ff8b 	bl	800d63c <pbuf_header>
 8010726:	4603      	mov	r3, r0
 8010728:	2b00      	cmp	r3, #0
 801072a:	d125      	bne.n	8010778 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 801072c:	68bb      	ldr	r3, [r7, #8]
 801072e:	685b      	ldr	r3, [r3, #4]
 8010730:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8010732:	693b      	ldr	r3, [r7, #16]
 8010734:	8afa      	ldrh	r2, [r7, #22]
 8010736:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8010738:	693b      	ldr	r3, [r7, #16]
 801073a:	2206      	movs	r2, #6
 801073c:	6839      	ldr	r1, [r7, #0]
 801073e:	4618      	mov	r0, r3
 8010740:	f000 fecb 	bl	80114da <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8010744:	693b      	ldr	r3, [r7, #16]
 8010746:	3306      	adds	r3, #6
 8010748:	2206      	movs	r2, #6
 801074a:	6879      	ldr	r1, [r7, #4]
 801074c:	4618      	mov	r0, r3
 801074e:	f000 fec4 	bl	80114da <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010758:	2b06      	cmp	r3, #6
 801075a:	d006      	beq.n	801076a <ethernet_output+0x66>
 801075c:	4b0a      	ldr	r3, [pc, #40]	; (8010788 <ethernet_output+0x84>)
 801075e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8010762:	490a      	ldr	r1, [pc, #40]	; (801078c <ethernet_output+0x88>)
 8010764:	480a      	ldr	r0, [pc, #40]	; (8010790 <ethernet_output+0x8c>)
 8010766:	f000 ff71 	bl	801164c <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	699b      	ldr	r3, [r3, #24]
 801076e:	68b9      	ldr	r1, [r7, #8]
 8010770:	68f8      	ldr	r0, [r7, #12]
 8010772:	4798      	blx	r3
 8010774:	4603      	mov	r3, r0
 8010776:	e002      	b.n	801077e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8010778:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801077a:	f06f 0301 	mvn.w	r3, #1
}
 801077e:	4618      	mov	r0, r3
 8010780:	3718      	adds	r7, #24
 8010782:	46bd      	mov	sp, r7
 8010784:	bd80      	pop	{r7, pc}
 8010786:	bf00      	nop
 8010788:	08013838 	.word	0x08013838
 801078c:	08013870 	.word	0x08013870
 8010790:	080138a4 	.word	0x080138a4

08010794 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010794:	b580      	push	{r7, lr}
 8010796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010798:	2200      	movs	r2, #0
 801079a:	4912      	ldr	r1, [pc, #72]	; (80107e4 <MX_USB_DEVICE_Init+0x50>)
 801079c:	4812      	ldr	r0, [pc, #72]	; (80107e8 <MX_USB_DEVICE_Init+0x54>)
 801079e:	f7fa fc8e 	bl	800b0be <USBD_Init>
 80107a2:	4603      	mov	r3, r0
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d001      	beq.n	80107ac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80107a8:	f7f0 fc00 	bl	8000fac <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80107ac:	490f      	ldr	r1, [pc, #60]	; (80107ec <MX_USB_DEVICE_Init+0x58>)
 80107ae:	480e      	ldr	r0, [pc, #56]	; (80107e8 <MX_USB_DEVICE_Init+0x54>)
 80107b0:	f7fa fcb0 	bl	800b114 <USBD_RegisterClass>
 80107b4:	4603      	mov	r3, r0
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d001      	beq.n	80107be <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80107ba:	f7f0 fbf7 	bl	8000fac <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80107be:	490c      	ldr	r1, [pc, #48]	; (80107f0 <MX_USB_DEVICE_Init+0x5c>)
 80107c0:	4809      	ldr	r0, [pc, #36]	; (80107e8 <MX_USB_DEVICE_Init+0x54>)
 80107c2:	f7fa fbe1 	bl	800af88 <USBD_CDC_RegisterInterface>
 80107c6:	4603      	mov	r3, r0
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d001      	beq.n	80107d0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80107cc:	f7f0 fbee 	bl	8000fac <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80107d0:	4805      	ldr	r0, [pc, #20]	; (80107e8 <MX_USB_DEVICE_Init+0x54>)
 80107d2:	f7fa fcb8 	bl	800b146 <USBD_Start>
 80107d6:	4603      	mov	r3, r0
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d001      	beq.n	80107e0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80107dc:	f7f0 fbe6 	bl	8000fac <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80107e0:	bf00      	nop
 80107e2:	bd80      	pop	{r7, pc}
 80107e4:	200001c0 	.word	0x200001c0
 80107e8:	20007008 	.word	0x20007008
 80107ec:	2000001c 	.word	0x2000001c
 80107f0:	200001a8 	.word	0x200001a8

080107f4 <LL_TIM_EnableCounter>:
{
 80107f4:	b480      	push	{r7}
 80107f6:	b083      	sub	sp, #12
 80107f8:	af00      	add	r7, sp, #0
 80107fa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	f043 0201 	orr.w	r2, r3, #1
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	601a      	str	r2, [r3, #0]
}
 8010808:	bf00      	nop
 801080a:	370c      	adds	r7, #12
 801080c:	46bd      	mov	sp, r7
 801080e:	bc80      	pop	{r7}
 8010810:	4770      	bx	lr

08010812 <LL_TIM_ClearFlag_UPDATE>:
{
 8010812:	b480      	push	{r7}
 8010814:	b083      	sub	sp, #12
 8010816:	af00      	add	r7, sp, #0
 8010818:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	f06f 0201 	mvn.w	r2, #1
 8010820:	611a      	str	r2, [r3, #16]
}
 8010822:	bf00      	nop
 8010824:	370c      	adds	r7, #12
 8010826:	46bd      	mov	sp, r7
 8010828:	bc80      	pop	{r7}
 801082a:	4770      	bx	lr

0801082c <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 801082c:	b580      	push	{r7, lr}
 801082e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010830:	2200      	movs	r2, #0
 8010832:	4905      	ldr	r1, [pc, #20]	; (8010848 <CDC_Init_FS+0x1c>)
 8010834:	4805      	ldr	r0, [pc, #20]	; (801084c <CDC_Init_FS+0x20>)
 8010836:	f7fa fbbd 	bl	800afb4 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801083a:	4905      	ldr	r1, [pc, #20]	; (8010850 <CDC_Init_FS+0x24>)
 801083c:	4803      	ldr	r0, [pc, #12]	; (801084c <CDC_Init_FS+0x20>)
 801083e:	f7fa fbd2 	bl	800afe6 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8010842:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 8010844:	4618      	mov	r0, r3
 8010846:	bd80      	pop	{r7, pc}
 8010848:	200074c4 	.word	0x200074c4
 801084c:	20007008 	.word	0x20007008
 8010850:	20007398 	.word	0x20007398

08010854 <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 8010854:	b480      	push	{r7}
 8010856:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 8010858:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 801085a:	4618      	mov	r0, r3
 801085c:	46bd      	mov	sp, r7
 801085e:	bc80      	pop	{r7}
 8010860:	4770      	bx	lr
	...

08010864 <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 8010864:	b480      	push	{r7}
 8010866:	b083      	sub	sp, #12
 8010868:	af00      	add	r7, sp, #0
 801086a:	4603      	mov	r3, r0
 801086c:	6039      	str	r1, [r7, #0]
 801086e:	71fb      	strb	r3, [r7, #7]
 8010870:	4613      	mov	r3, r2
 8010872:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch (cmd)
 8010874:	79fb      	ldrb	r3, [r7, #7]
 8010876:	2b23      	cmp	r3, #35	; 0x23
 8010878:	d85c      	bhi.n	8010934 <CDC_Control_FS+0xd0>
 801087a:	a201      	add	r2, pc, #4	; (adr r2, 8010880 <CDC_Control_FS+0x1c>)
 801087c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010880:	08010935 	.word	0x08010935
 8010884:	08010935 	.word	0x08010935
 8010888:	08010935 	.word	0x08010935
 801088c:	08010935 	.word	0x08010935
 8010890:	08010935 	.word	0x08010935
 8010894:	08010935 	.word	0x08010935
 8010898:	08010935 	.word	0x08010935
 801089c:	08010935 	.word	0x08010935
 80108a0:	08010935 	.word	0x08010935
 80108a4:	08010935 	.word	0x08010935
 80108a8:	08010935 	.word	0x08010935
 80108ac:	08010935 	.word	0x08010935
 80108b0:	08010935 	.word	0x08010935
 80108b4:	08010935 	.word	0x08010935
 80108b8:	08010935 	.word	0x08010935
 80108bc:	08010935 	.word	0x08010935
 80108c0:	08010935 	.word	0x08010935
 80108c4:	08010935 	.word	0x08010935
 80108c8:	08010935 	.word	0x08010935
 80108cc:	08010935 	.word	0x08010935
 80108d0:	08010935 	.word	0x08010935
 80108d4:	08010935 	.word	0x08010935
 80108d8:	08010935 	.word	0x08010935
 80108dc:	08010935 	.word	0x08010935
 80108e0:	08010935 	.word	0x08010935
 80108e4:	08010935 	.word	0x08010935
 80108e8:	08010935 	.word	0x08010935
 80108ec:	08010935 	.word	0x08010935
 80108f0:	08010935 	.word	0x08010935
 80108f4:	08010935 	.word	0x08010935
 80108f8:	08010935 	.word	0x08010935
 80108fc:	08010935 	.word	0x08010935
 8010900:	08010911 	.word	0x08010911
 8010904:	08010923 	.word	0x08010923
 8010908:	08010935 	.word	0x08010935
 801090c:	08010935 	.word	0x08010935
		/*******************************************************************************/
		static uint8_t lineCoding[7] // 115200bps, 1stop, no parity, 8bit
		=
		{ 0x00, 0xC2, 0x01, 0x00, 0x00, 0x00, 0x08 }; // 0001c200 >> 115200 arr[3],arr[2],arr[1],arr[0]
	case CDC_SET_LINE_CODING:
		memcpy(lineCoding, pbuf, sizeof(lineCoding));
 8010910:	4b0c      	ldr	r3, [pc, #48]	; (8010944 <CDC_Control_FS+0xe0>)
 8010912:	683a      	ldr	r2, [r7, #0]
 8010914:	6810      	ldr	r0, [r2, #0]
 8010916:	6018      	str	r0, [r3, #0]
 8010918:	8891      	ldrh	r1, [r2, #4]
 801091a:	7992      	ldrb	r2, [r2, #6]
 801091c:	8099      	strh	r1, [r3, #4]
 801091e:	719a      	strb	r2, [r3, #6]
		break;
 8010920:	e009      	b.n	8010936 <CDC_Control_FS+0xd2>

	case CDC_GET_LINE_CODING:
		memcpy(pbuf, lineCoding, sizeof(lineCoding));
 8010922:	683b      	ldr	r3, [r7, #0]
 8010924:	4a07      	ldr	r2, [pc, #28]	; (8010944 <CDC_Control_FS+0xe0>)
 8010926:	6810      	ldr	r0, [r2, #0]
 8010928:	6018      	str	r0, [r3, #0]
 801092a:	8891      	ldrh	r1, [r2, #4]
 801092c:	7992      	ldrb	r2, [r2, #6]
 801092e:	8099      	strh	r1, [r3, #4]
 8010930:	719a      	strb	r2, [r3, #6]
		break;
 8010932:	e000      	b.n	8010936 <CDC_Control_FS+0xd2>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8010934:	bf00      	nop
	}

	return (USBD_OK);
 8010936:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 8010938:	4618      	mov	r0, r3
 801093a:	370c      	adds	r7, #12
 801093c:	46bd      	mov	sp, r7
 801093e:	bc80      	pop	{r7}
 8010940:	4770      	bx	lr
 8010942:	bf00      	nop
 8010944:	200001b8 	.word	0x200001b8

08010948 <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len)
{
 8010948:	b580      	push	{r7, lr}
 801094a:	b084      	sub	sp, #16
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
 8010950:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010952:	6879      	ldr	r1, [r7, #4]
 8010954:	488c      	ldr	r0, [pc, #560]	; (8010b88 <CDC_Receive_FS+0x240>)
 8010956:	f7fa fb46 	bl	800afe6 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801095a:	488b      	ldr	r0, [pc, #556]	; (8010b88 <CDC_Receive_FS+0x240>)
 801095c:	f7fa fb85 	bl	800b06a <USBD_CDC_ReceivePacket>
	if (UFlag == 0)
 8010960:	4b8a      	ldr	r3, [pc, #552]	; (8010b8c <CDC_Receive_FS+0x244>)
 8010962:	781b      	ldrb	r3, [r3, #0]
 8010964:	2b00      	cmp	r3, #0
 8010966:	f040 80ca 	bne.w	8010afe <CDC_Receive_FS+0x1b6>
	{
		switch (Buf[0])
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	781b      	ldrb	r3, [r3, #0]
 801096e:	3b41      	subs	r3, #65	; 0x41
 8010970:	2b35      	cmp	r3, #53	; 0x35
 8010972:	f200 80b9 	bhi.w	8010ae8 <CDC_Receive_FS+0x1a0>
 8010976:	a201      	add	r2, pc, #4	; (adr r2, 801097c <CDC_Receive_FS+0x34>)
 8010978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801097c:	08010aa3 	.word	0x08010aa3
 8010980:	08010ae9 	.word	0x08010ae9
 8010984:	08010ae9 	.word	0x08010ae9
 8010988:	08010ae9 	.word	0x08010ae9
 801098c:	08010ae9 	.word	0x08010ae9
 8010990:	08010a7f 	.word	0x08010a7f
 8010994:	08010ae9 	.word	0x08010ae9
 8010998:	08010ae9 	.word	0x08010ae9
 801099c:	08010a6f 	.word	0x08010a6f
 80109a0:	08010ae9 	.word	0x08010ae9
 80109a4:	08010ae9 	.word	0x08010ae9
 80109a8:	08010ae9 	.word	0x08010ae9
 80109ac:	08010a55 	.word	0x08010a55
 80109b0:	08010ae9 	.word	0x08010ae9
 80109b4:	08010ae9 	.word	0x08010ae9
 80109b8:	08010ae9 	.word	0x08010ae9
 80109bc:	08010ae9 	.word	0x08010ae9
 80109c0:	08010ae9 	.word	0x08010ae9
 80109c4:	08010ad9 	.word	0x08010ad9
 80109c8:	08010ae9 	.word	0x08010ae9
 80109cc:	08010ae9 	.word	0x08010ae9
 80109d0:	08010a77 	.word	0x08010a77
 80109d4:	08010ae9 	.word	0x08010ae9
 80109d8:	08010ae9 	.word	0x08010ae9
 80109dc:	08010ae9 	.word	0x08010ae9
 80109e0:	08010ae9 	.word	0x08010ae9
 80109e4:	08010ae9 	.word	0x08010ae9
 80109e8:	08010ae9 	.word	0x08010ae9
 80109ec:	08010ae9 	.word	0x08010ae9
 80109f0:	08010ae9 	.word	0x08010ae9
 80109f4:	08010ae9 	.word	0x08010ae9
 80109f8:	08010ae9 	.word	0x08010ae9
 80109fc:	08010aa3 	.word	0x08010aa3
 8010a00:	08010ae9 	.word	0x08010ae9
 8010a04:	08010ae9 	.word	0x08010ae9
 8010a08:	08010ae9 	.word	0x08010ae9
 8010a0c:	08010ae9 	.word	0x08010ae9
 8010a10:	08010a7f 	.word	0x08010a7f
 8010a14:	08010ae9 	.word	0x08010ae9
 8010a18:	08010ae9 	.word	0x08010ae9
 8010a1c:	08010a6f 	.word	0x08010a6f
 8010a20:	08010ae9 	.word	0x08010ae9
 8010a24:	08010ae9 	.word	0x08010ae9
 8010a28:	08010ae9 	.word	0x08010ae9
 8010a2c:	08010a55 	.word	0x08010a55
 8010a30:	08010ae9 	.word	0x08010ae9
 8010a34:	08010ae9 	.word	0x08010ae9
 8010a38:	08010ae9 	.word	0x08010ae9
 8010a3c:	08010ae9 	.word	0x08010ae9
 8010a40:	08010ae9 	.word	0x08010ae9
 8010a44:	08010ad9 	.word	0x08010ad9
 8010a48:	08010ae9 	.word	0x08010ae9
 8010a4c:	08010ae9 	.word	0x08010ae9
 8010a50:	08010a77 	.word	0x08010a77
		{
		case 'M': // Manual
		case 'm':
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8010a54:	484e      	ldr	r0, [pc, #312]	; (8010b90 <CDC_Receive_FS+0x248>)
 8010a56:	f7ef fbb5 	bl	80001c4 <strlen>
 8010a5a:	4603      	mov	r3, r0
 8010a5c:	b29b      	uxth	r3, r3
 8010a5e:	4619      	mov	r1, r3
 8010a60:	484b      	ldr	r0, [pc, #300]	; (8010b90 <CDC_Receive_FS+0x248>)
 8010a62:	f000 f8b3 	bl	8010bcc <CDC_Transmit_FS>
			bufptr = URxbuf;
 8010a66:	4b4b      	ldr	r3, [pc, #300]	; (8010b94 <CDC_Receive_FS+0x24c>)
 8010a68:	4a4b      	ldr	r2, [pc, #300]	; (8010b98 <CDC_Receive_FS+0x250>)
 8010a6a:	601a      	str	r2, [r3, #0]
			break;
 8010a6c:	e087      	b.n	8010b7e <CDC_Receive_FS+0x236>
		case 'I':
		case 'i':
			UFlag = 1;
 8010a6e:	4b47      	ldr	r3, [pc, #284]	; (8010b8c <CDC_Receive_FS+0x244>)
 8010a70:	2201      	movs	r2, #1
 8010a72:	701a      	strb	r2, [r3, #0]
			break;
 8010a74:	e083      	b.n	8010b7e <CDC_Receive_FS+0x236>
		case 'V':
		case 'v':
			UFlag = 2;
 8010a76:	4b45      	ldr	r3, [pc, #276]	; (8010b8c <CDC_Receive_FS+0x244>)
 8010a78:	2202      	movs	r2, #2
 8010a7a:	701a      	strb	r2, [r3, #0]
			break;
 8010a7c:	e07f      	b.n	8010b7e <CDC_Receive_FS+0x236>
		case 'F': // Shutter action
		case 'f':
			HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 8010a7e:	2201      	movs	r2, #1
 8010a80:	2110      	movs	r1, #16
 8010a82:	4846      	ldr	r0, [pc, #280]	; (8010b9c <CDC_Receive_FS+0x254>)
 8010a84:	f7f3 fb07 	bl	8004096 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 8010a88:	2200      	movs	r2, #0
 8010a8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010a8e:	4844      	ldr	r0, [pc, #272]	; (8010ba0 <CDC_Receive_FS+0x258>)
 8010a90:	f7f3 fb01 	bl	8004096 <HAL_GPIO_WritePin>

			LL_TIM_ClearFlag_UPDATE(TIM3);
 8010a94:	4843      	ldr	r0, [pc, #268]	; (8010ba4 <CDC_Receive_FS+0x25c>)
 8010a96:	f7ff febc 	bl	8010812 <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 8010a9a:	4842      	ldr	r0, [pc, #264]	; (8010ba4 <CDC_Receive_FS+0x25c>)
 8010a9c:	f7ff feaa 	bl	80107f4 <LL_TIM_EnableCounter>
			//CDC_Transmit_FS((uint8_t*) "Manual shot Triggered!\r\n", 24);
			break;
 8010aa0:	e06d      	b.n	8010b7e <CDC_Receive_FS+0x236>
		case 'A': // AUTO trigger
		case 'a':
			if (encoderTargetCount == -1)
 8010aa2:	4b41      	ldr	r3, [pc, #260]	; (8010ba8 <CDC_Receive_FS+0x260>)
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010aaa:	d104      	bne.n	8010ab6 <CDC_Receive_FS+0x16e>
			{
				CDC_Transmit_FS((uint8_t*) "PLZ INPUT DATA!\r\n", 17);
 8010aac:	2111      	movs	r1, #17
 8010aae:	483f      	ldr	r0, [pc, #252]	; (8010bac <CDC_Receive_FS+0x264>)
 8010ab0:	f000 f88c 	bl	8010bcc <CDC_Transmit_FS>
				break;
 8010ab4:	e063      	b.n	8010b7e <CDC_Receive_FS+0x236>
			}
			else
			{
				TIM8->CNT = 0;
 8010ab6:	4b3e      	ldr	r3, [pc, #248]	; (8010bb0 <CDC_Receive_FS+0x268>)
 8010ab8:	2200      	movs	r2, #0
 8010aba:	625a      	str	r2, [r3, #36]	; 0x24
				A_PLS_CNT = 0;
 8010abc:	4b3d      	ldr	r3, [pc, #244]	; (8010bb4 <CDC_Receive_FS+0x26c>)
 8010abe:	2200      	movs	r2, #0
 8010ac0:	601a      	str	r2, [r3, #0]
				B_PLS_CNT = 0;
 8010ac2:	4b3d      	ldr	r3, [pc, #244]	; (8010bb8 <CDC_Receive_FS+0x270>)
 8010ac4:	2200      	movs	r2, #0
 8010ac6:	601a      	str	r2, [r3, #0]
				bFlag = 1;
 8010ac8:	4b3c      	ldr	r3, [pc, #240]	; (8010bbc <CDC_Receive_FS+0x274>)
 8010aca:	2201      	movs	r2, #1
 8010acc:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 8010ace:	2116      	movs	r1, #22
 8010ad0:	483b      	ldr	r0, [pc, #236]	; (8010bc0 <CDC_Receive_FS+0x278>)
 8010ad2:	f000 f87b 	bl	8010bcc <CDC_Transmit_FS>
			}
			break;
 8010ad6:	e052      	b.n	8010b7e <CDC_Receive_FS+0x236>
		case 'S': // STOP trigger
		case 's':
			bFlag = 0;
 8010ad8:	4b38      	ldr	r3, [pc, #224]	; (8010bbc <CDC_Receive_FS+0x274>)
 8010ada:	2200      	movs	r2, #0
 8010adc:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 10); // ACK
 8010ade:	210a      	movs	r1, #10
 8010ae0:	4838      	ldr	r0, [pc, #224]	; (8010bc4 <CDC_Receive_FS+0x27c>)
 8010ae2:	f000 f873 	bl	8010bcc <CDC_Transmit_FS>
			break;
 8010ae6:	e04a      	b.n	8010b7e <CDC_Receive_FS+0x236>
		default:
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8010ae8:	4829      	ldr	r0, [pc, #164]	; (8010b90 <CDC_Receive_FS+0x248>)
 8010aea:	f7ef fb6b 	bl	80001c4 <strlen>
 8010aee:	4603      	mov	r3, r0
 8010af0:	b29b      	uxth	r3, r3
 8010af2:	4619      	mov	r1, r3
 8010af4:	4826      	ldr	r0, [pc, #152]	; (8010b90 <CDC_Receive_FS+0x248>)
 8010af6:	f000 f869 	bl	8010bcc <CDC_Transmit_FS>
			break;
 8010afa:	bf00      	nop
 8010afc:	e03f      	b.n	8010b7e <CDC_Receive_FS+0x236>
		}
	}
	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 8010afe:	2300      	movs	r3, #0
 8010b00:	81fb      	strh	r3, [r7, #14]
 8010b02:	e037      	b.n	8010b74 <CDC_Receive_FS+0x22c>
		{
			*bufptr = Buf[i];
 8010b04:	89fb      	ldrh	r3, [r7, #14]
 8010b06:	687a      	ldr	r2, [r7, #4]
 8010b08:	441a      	add	r2, r3
 8010b0a:	4b22      	ldr	r3, [pc, #136]	; (8010b94 <CDC_Receive_FS+0x24c>)
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	7812      	ldrb	r2, [r2, #0]
 8010b10:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 8010b12:	4b20      	ldr	r3, [pc, #128]	; (8010b94 <CDC_Receive_FS+0x24c>)
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	2101      	movs	r1, #1
 8010b18:	4618      	mov	r0, r3
 8010b1a:	f000 f857 	bl	8010bcc <CDC_Transmit_FS>
			bufptr++;
 8010b1e:	4b1d      	ldr	r3, [pc, #116]	; (8010b94 <CDC_Receive_FS+0x24c>)
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	3301      	adds	r3, #1
 8010b24:	4a1b      	ldr	r2, [pc, #108]	; (8010b94 <CDC_Receive_FS+0x24c>)
 8010b26:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 8010b28:	89fb      	ldrh	r3, [r7, #14]
 8010b2a:	687a      	ldr	r2, [r7, #4]
 8010b2c:	4413      	add	r3, r2
 8010b2e:	781b      	ldrb	r3, [r3, #0]
 8010b30:	2b0d      	cmp	r3, #13
 8010b32:	d005      	beq.n	8010b40 <CDC_Receive_FS+0x1f8>
 8010b34:	89fb      	ldrh	r3, [r7, #14]
 8010b36:	687a      	ldr	r2, [r7, #4]
 8010b38:	4413      	add	r3, r2
 8010b3a:	781b      	ldrb	r3, [r3, #0]
 8010b3c:	2b0a      	cmp	r3, #10
 8010b3e:	d106      	bne.n	8010b4e <CDC_Receive_FS+0x206>
			{
				EnterFlag = 1;
 8010b40:	4b21      	ldr	r3, [pc, #132]	; (8010bc8 <CDC_Receive_FS+0x280>)
 8010b42:	2201      	movs	r2, #1
 8010b44:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 8010b46:	4b13      	ldr	r3, [pc, #76]	; (8010b94 <CDC_Receive_FS+0x24c>)
 8010b48:	4a13      	ldr	r2, [pc, #76]	; (8010b98 <CDC_Receive_FS+0x250>)
 8010b4a:	601a      	str	r2, [r3, #0]
 8010b4c:	e00f      	b.n	8010b6e <CDC_Receive_FS+0x226>
			}
			else if (Buf[i] == '\b')
 8010b4e:	89fb      	ldrh	r3, [r7, #14]
 8010b50:	687a      	ldr	r2, [r7, #4]
 8010b52:	4413      	add	r3, r2
 8010b54:	781b      	ldrb	r3, [r3, #0]
 8010b56:	2b08      	cmp	r3, #8
 8010b58:	d109      	bne.n	8010b6e <CDC_Receive_FS+0x226>
			{
				if (bufptr != URxbuf)
 8010b5a:	4b0e      	ldr	r3, [pc, #56]	; (8010b94 <CDC_Receive_FS+0x24c>)
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	4a0e      	ldr	r2, [pc, #56]	; (8010b98 <CDC_Receive_FS+0x250>)
 8010b60:	4293      	cmp	r3, r2
 8010b62:	d004      	beq.n	8010b6e <CDC_Receive_FS+0x226>
				{
					bufptr--;
 8010b64:	4b0b      	ldr	r3, [pc, #44]	; (8010b94 <CDC_Receive_FS+0x24c>)
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	3b01      	subs	r3, #1
 8010b6a:	4a0a      	ldr	r2, [pc, #40]	; (8010b94 <CDC_Receive_FS+0x24c>)
 8010b6c:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 8010b6e:	89fb      	ldrh	r3, [r7, #14]
 8010b70:	3301      	adds	r3, #1
 8010b72:	81fb      	strh	r3, [r7, #14]
 8010b74:	89fa      	ldrh	r2, [r7, #14]
 8010b76:	683b      	ldr	r3, [r7, #0]
 8010b78:	681b      	ldr	r3, [r3, #0]
 8010b7a:	429a      	cmp	r2, r3
 8010b7c:	d3c2      	bcc.n	8010b04 <CDC_Receive_FS+0x1bc>
				}
			}
		}
	}
	return (USBD_OK);
 8010b7e:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 8010b80:	4618      	mov	r0, r3
 8010b82:	3710      	adds	r7, #16
 8010b84:	46bd      	mov	sp, r7
 8010b86:	bd80      	pop	{r7, pc}
 8010b88:	20007008 	.word	0x20007008
 8010b8c:	20000402 	.word	0x20000402
 8010b90:	20000124 	.word	0x20000124
 8010b94:	200072cc 	.word	0x200072cc
 8010b98:	200072d0 	.word	0x200072d0
 8010b9c:	40021800 	.word	0x40021800
 8010ba0:	40021000 	.word	0x40021000
 8010ba4:	40000400 	.word	0x40000400
 8010ba8:	20000000 	.word	0x20000000
 8010bac:	080138cc 	.word	0x080138cc
 8010bb0:	40010400 	.word	0x40010400
 8010bb4:	200003fe 	.word	0x200003fe
 8010bb8:	20000400 	.word	0x20000400
 8010bbc:	200003fc 	.word	0x200003fc
 8010bc0:	080138e0 	.word	0x080138e0
 8010bc4:	080138f8 	.word	0x080138f8
 8010bc8:	20000403 	.word	0x20000403

08010bcc <CDC_Transmit_FS>:
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len)
{
 8010bcc:	b580      	push	{r7, lr}
 8010bce:	b084      	sub	sp, #16
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	6078      	str	r0, [r7, #4]
 8010bd4:	460b      	mov	r3, r1
 8010bd6:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 8010bd8:	2300      	movs	r3, #0
 8010bda:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 8010bdc:	4b0d      	ldr	r3, [pc, #52]	; (8010c14 <CDC_Transmit_FS+0x48>)
 8010bde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010be2:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 8010be4:	68bb      	ldr	r3, [r7, #8]
 8010be6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d001      	beq.n	8010bf2 <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 8010bee:	2301      	movs	r3, #1
 8010bf0:	e00b      	b.n	8010c0a <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010bf2:	887b      	ldrh	r3, [r7, #2]
 8010bf4:	461a      	mov	r2, r3
 8010bf6:	6879      	ldr	r1, [r7, #4]
 8010bf8:	4806      	ldr	r0, [pc, #24]	; (8010c14 <CDC_Transmit_FS+0x48>)
 8010bfa:	f7fa f9db 	bl	800afb4 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010bfe:	4805      	ldr	r0, [pc, #20]	; (8010c14 <CDC_Transmit_FS+0x48>)
 8010c00:	f7fa fa04 	bl	800b00c <USBD_CDC_TransmitPacket>
 8010c04:	4603      	mov	r3, r0
 8010c06:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 8010c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c0a:	4618      	mov	r0, r3
 8010c0c:	3710      	adds	r7, #16
 8010c0e:	46bd      	mov	sp, r7
 8010c10:	bd80      	pop	{r7, pc}
 8010c12:	bf00      	nop
 8010c14:	20007008 	.word	0x20007008

08010c18 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010c18:	b480      	push	{r7}
 8010c1a:	b083      	sub	sp, #12
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	4603      	mov	r3, r0
 8010c20:	6039      	str	r1, [r7, #0]
 8010c22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010c24:	683b      	ldr	r3, [r7, #0]
 8010c26:	2212      	movs	r2, #18
 8010c28:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010c2a:	4b03      	ldr	r3, [pc, #12]	; (8010c38 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010c2c:	4618      	mov	r0, r3
 8010c2e:	370c      	adds	r7, #12
 8010c30:	46bd      	mov	sp, r7
 8010c32:	bc80      	pop	{r7}
 8010c34:	4770      	bx	lr
 8010c36:	bf00      	nop
 8010c38:	200001dc 	.word	0x200001dc

08010c3c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010c3c:	b480      	push	{r7}
 8010c3e:	b083      	sub	sp, #12
 8010c40:	af00      	add	r7, sp, #0
 8010c42:	4603      	mov	r3, r0
 8010c44:	6039      	str	r1, [r7, #0]
 8010c46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010c48:	683b      	ldr	r3, [r7, #0]
 8010c4a:	2204      	movs	r2, #4
 8010c4c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010c4e:	4b03      	ldr	r3, [pc, #12]	; (8010c5c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010c50:	4618      	mov	r0, r3
 8010c52:	370c      	adds	r7, #12
 8010c54:	46bd      	mov	sp, r7
 8010c56:	bc80      	pop	{r7}
 8010c58:	4770      	bx	lr
 8010c5a:	bf00      	nop
 8010c5c:	200001f0 	.word	0x200001f0

08010c60 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010c60:	b580      	push	{r7, lr}
 8010c62:	b082      	sub	sp, #8
 8010c64:	af00      	add	r7, sp, #0
 8010c66:	4603      	mov	r3, r0
 8010c68:	6039      	str	r1, [r7, #0]
 8010c6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010c6c:	79fb      	ldrb	r3, [r7, #7]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d105      	bne.n	8010c7e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010c72:	683a      	ldr	r2, [r7, #0]
 8010c74:	4907      	ldr	r1, [pc, #28]	; (8010c94 <USBD_FS_ProductStrDescriptor+0x34>)
 8010c76:	4808      	ldr	r0, [pc, #32]	; (8010c98 <USBD_FS_ProductStrDescriptor+0x38>)
 8010c78:	f7fb fa09 	bl	800c08e <USBD_GetString>
 8010c7c:	e004      	b.n	8010c88 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010c7e:	683a      	ldr	r2, [r7, #0]
 8010c80:	4904      	ldr	r1, [pc, #16]	; (8010c94 <USBD_FS_ProductStrDescriptor+0x34>)
 8010c82:	4805      	ldr	r0, [pc, #20]	; (8010c98 <USBD_FS_ProductStrDescriptor+0x38>)
 8010c84:	f7fb fa03 	bl	800c08e <USBD_GetString>
  }
  return USBD_StrDesc;
 8010c88:	4b02      	ldr	r3, [pc, #8]	; (8010c94 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010c8a:	4618      	mov	r0, r3
 8010c8c:	3708      	adds	r7, #8
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	bd80      	pop	{r7, pc}
 8010c92:	bf00      	nop
 8010c94:	200075f0 	.word	0x200075f0
 8010c98:	08013904 	.word	0x08013904

08010c9c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	b082      	sub	sp, #8
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	4603      	mov	r3, r0
 8010ca4:	6039      	str	r1, [r7, #0]
 8010ca6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010ca8:	683a      	ldr	r2, [r7, #0]
 8010caa:	4904      	ldr	r1, [pc, #16]	; (8010cbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010cac:	4804      	ldr	r0, [pc, #16]	; (8010cc0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010cae:	f7fb f9ee 	bl	800c08e <USBD_GetString>
  return USBD_StrDesc;
 8010cb2:	4b02      	ldr	r3, [pc, #8]	; (8010cbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010cb4:	4618      	mov	r0, r3
 8010cb6:	3708      	adds	r7, #8
 8010cb8:	46bd      	mov	sp, r7
 8010cba:	bd80      	pop	{r7, pc}
 8010cbc:	200075f0 	.word	0x200075f0
 8010cc0:	08013910 	.word	0x08013910

08010cc4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010cc4:	b580      	push	{r7, lr}
 8010cc6:	b082      	sub	sp, #8
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	4603      	mov	r3, r0
 8010ccc:	6039      	str	r1, [r7, #0]
 8010cce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010cd0:	683b      	ldr	r3, [r7, #0]
 8010cd2:	221a      	movs	r2, #26
 8010cd4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010cd6:	f000 f843 	bl	8010d60 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010cda:	4b02      	ldr	r3, [pc, #8]	; (8010ce4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010cdc:	4618      	mov	r0, r3
 8010cde:	3708      	adds	r7, #8
 8010ce0:	46bd      	mov	sp, r7
 8010ce2:	bd80      	pop	{r7, pc}
 8010ce4:	200001f4 	.word	0x200001f4

08010ce8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	b082      	sub	sp, #8
 8010cec:	af00      	add	r7, sp, #0
 8010cee:	4603      	mov	r3, r0
 8010cf0:	6039      	str	r1, [r7, #0]
 8010cf2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010cf4:	79fb      	ldrb	r3, [r7, #7]
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d105      	bne.n	8010d06 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010cfa:	683a      	ldr	r2, [r7, #0]
 8010cfc:	4907      	ldr	r1, [pc, #28]	; (8010d1c <USBD_FS_ConfigStrDescriptor+0x34>)
 8010cfe:	4808      	ldr	r0, [pc, #32]	; (8010d20 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010d00:	f7fb f9c5 	bl	800c08e <USBD_GetString>
 8010d04:	e004      	b.n	8010d10 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010d06:	683a      	ldr	r2, [r7, #0]
 8010d08:	4904      	ldr	r1, [pc, #16]	; (8010d1c <USBD_FS_ConfigStrDescriptor+0x34>)
 8010d0a:	4805      	ldr	r0, [pc, #20]	; (8010d20 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010d0c:	f7fb f9bf 	bl	800c08e <USBD_GetString>
  }
  return USBD_StrDesc;
 8010d10:	4b02      	ldr	r3, [pc, #8]	; (8010d1c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8010d12:	4618      	mov	r0, r3
 8010d14:	3708      	adds	r7, #8
 8010d16:	46bd      	mov	sp, r7
 8010d18:	bd80      	pop	{r7, pc}
 8010d1a:	bf00      	nop
 8010d1c:	200075f0 	.word	0x200075f0
 8010d20:	0801391c 	.word	0x0801391c

08010d24 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b082      	sub	sp, #8
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	4603      	mov	r3, r0
 8010d2c:	6039      	str	r1, [r7, #0]
 8010d2e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010d30:	79fb      	ldrb	r3, [r7, #7]
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d105      	bne.n	8010d42 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010d36:	683a      	ldr	r2, [r7, #0]
 8010d38:	4907      	ldr	r1, [pc, #28]	; (8010d58 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010d3a:	4808      	ldr	r0, [pc, #32]	; (8010d5c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010d3c:	f7fb f9a7 	bl	800c08e <USBD_GetString>
 8010d40:	e004      	b.n	8010d4c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010d42:	683a      	ldr	r2, [r7, #0]
 8010d44:	4904      	ldr	r1, [pc, #16]	; (8010d58 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010d46:	4805      	ldr	r0, [pc, #20]	; (8010d5c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010d48:	f7fb f9a1 	bl	800c08e <USBD_GetString>
  }
  return USBD_StrDesc;
 8010d4c:	4b02      	ldr	r3, [pc, #8]	; (8010d58 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8010d4e:	4618      	mov	r0, r3
 8010d50:	3708      	adds	r7, #8
 8010d52:	46bd      	mov	sp, r7
 8010d54:	bd80      	pop	{r7, pc}
 8010d56:	bf00      	nop
 8010d58:	200075f0 	.word	0x200075f0
 8010d5c:	08013928 	.word	0x08013928

08010d60 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010d60:	b580      	push	{r7, lr}
 8010d62:	b084      	sub	sp, #16
 8010d64:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010d66:	4b0f      	ldr	r3, [pc, #60]	; (8010da4 <Get_SerialNum+0x44>)
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010d6c:	4b0e      	ldr	r3, [pc, #56]	; (8010da8 <Get_SerialNum+0x48>)
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010d72:	4b0e      	ldr	r3, [pc, #56]	; (8010dac <Get_SerialNum+0x4c>)
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010d78:	68fa      	ldr	r2, [r7, #12]
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	4413      	add	r3, r2
 8010d7e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d009      	beq.n	8010d9a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010d86:	2208      	movs	r2, #8
 8010d88:	4909      	ldr	r1, [pc, #36]	; (8010db0 <Get_SerialNum+0x50>)
 8010d8a:	68f8      	ldr	r0, [r7, #12]
 8010d8c:	f000 f814 	bl	8010db8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010d90:	2204      	movs	r2, #4
 8010d92:	4908      	ldr	r1, [pc, #32]	; (8010db4 <Get_SerialNum+0x54>)
 8010d94:	68b8      	ldr	r0, [r7, #8]
 8010d96:	f000 f80f 	bl	8010db8 <IntToUnicode>
  }
}
 8010d9a:	bf00      	nop
 8010d9c:	3710      	adds	r7, #16
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	bd80      	pop	{r7, pc}
 8010da2:	bf00      	nop
 8010da4:	1fff7a10 	.word	0x1fff7a10
 8010da8:	1fff7a14 	.word	0x1fff7a14
 8010dac:	1fff7a18 	.word	0x1fff7a18
 8010db0:	200001f6 	.word	0x200001f6
 8010db4:	20000206 	.word	0x20000206

08010db8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010db8:	b480      	push	{r7}
 8010dba:	b087      	sub	sp, #28
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	60f8      	str	r0, [r7, #12]
 8010dc0:	60b9      	str	r1, [r7, #8]
 8010dc2:	4613      	mov	r3, r2
 8010dc4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010dc6:	2300      	movs	r3, #0
 8010dc8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010dca:	2300      	movs	r3, #0
 8010dcc:	75fb      	strb	r3, [r7, #23]
 8010dce:	e027      	b.n	8010e20 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010dd0:	68fb      	ldr	r3, [r7, #12]
 8010dd2:	0f1b      	lsrs	r3, r3, #28
 8010dd4:	2b09      	cmp	r3, #9
 8010dd6:	d80b      	bhi.n	8010df0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010dd8:	68fb      	ldr	r3, [r7, #12]
 8010dda:	0f1b      	lsrs	r3, r3, #28
 8010ddc:	b2da      	uxtb	r2, r3
 8010dde:	7dfb      	ldrb	r3, [r7, #23]
 8010de0:	005b      	lsls	r3, r3, #1
 8010de2:	4619      	mov	r1, r3
 8010de4:	68bb      	ldr	r3, [r7, #8]
 8010de6:	440b      	add	r3, r1
 8010de8:	3230      	adds	r2, #48	; 0x30
 8010dea:	b2d2      	uxtb	r2, r2
 8010dec:	701a      	strb	r2, [r3, #0]
 8010dee:	e00a      	b.n	8010e06 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	0f1b      	lsrs	r3, r3, #28
 8010df4:	b2da      	uxtb	r2, r3
 8010df6:	7dfb      	ldrb	r3, [r7, #23]
 8010df8:	005b      	lsls	r3, r3, #1
 8010dfa:	4619      	mov	r1, r3
 8010dfc:	68bb      	ldr	r3, [r7, #8]
 8010dfe:	440b      	add	r3, r1
 8010e00:	3237      	adds	r2, #55	; 0x37
 8010e02:	b2d2      	uxtb	r2, r2
 8010e04:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010e06:	68fb      	ldr	r3, [r7, #12]
 8010e08:	011b      	lsls	r3, r3, #4
 8010e0a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010e0c:	7dfb      	ldrb	r3, [r7, #23]
 8010e0e:	005b      	lsls	r3, r3, #1
 8010e10:	3301      	adds	r3, #1
 8010e12:	68ba      	ldr	r2, [r7, #8]
 8010e14:	4413      	add	r3, r2
 8010e16:	2200      	movs	r2, #0
 8010e18:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010e1a:	7dfb      	ldrb	r3, [r7, #23]
 8010e1c:	3301      	adds	r3, #1
 8010e1e:	75fb      	strb	r3, [r7, #23]
 8010e20:	7dfa      	ldrb	r2, [r7, #23]
 8010e22:	79fb      	ldrb	r3, [r7, #7]
 8010e24:	429a      	cmp	r2, r3
 8010e26:	d3d3      	bcc.n	8010dd0 <IntToUnicode+0x18>
  }
}
 8010e28:	bf00      	nop
 8010e2a:	371c      	adds	r7, #28
 8010e2c:	46bd      	mov	sp, r7
 8010e2e:	bc80      	pop	{r7}
 8010e30:	4770      	bx	lr
	...

08010e34 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010e34:	b580      	push	{r7, lr}
 8010e36:	b08a      	sub	sp, #40	; 0x28
 8010e38:	af00      	add	r7, sp, #0
 8010e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010e3c:	f107 0314 	add.w	r3, r7, #20
 8010e40:	2200      	movs	r2, #0
 8010e42:	601a      	str	r2, [r3, #0]
 8010e44:	605a      	str	r2, [r3, #4]
 8010e46:	609a      	str	r2, [r3, #8]
 8010e48:	60da      	str	r2, [r3, #12]
 8010e4a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010e54:	d147      	bne.n	8010ee6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010e56:	2300      	movs	r3, #0
 8010e58:	613b      	str	r3, [r7, #16]
 8010e5a:	4b25      	ldr	r3, [pc, #148]	; (8010ef0 <HAL_PCD_MspInit+0xbc>)
 8010e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e5e:	4a24      	ldr	r2, [pc, #144]	; (8010ef0 <HAL_PCD_MspInit+0xbc>)
 8010e60:	f043 0301 	orr.w	r3, r3, #1
 8010e64:	6313      	str	r3, [r2, #48]	; 0x30
 8010e66:	4b22      	ldr	r3, [pc, #136]	; (8010ef0 <HAL_PCD_MspInit+0xbc>)
 8010e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e6a:	f003 0301 	and.w	r3, r3, #1
 8010e6e:	613b      	str	r3, [r7, #16]
 8010e70:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8010e72:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8010e76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010e78:	2302      	movs	r3, #2
 8010e7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010e7c:	2300      	movs	r3, #0
 8010e7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010e80:	2303      	movs	r3, #3
 8010e82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010e84:	230a      	movs	r3, #10
 8010e86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010e88:	f107 0314 	add.w	r3, r7, #20
 8010e8c:	4619      	mov	r1, r3
 8010e8e:	4819      	ldr	r0, [pc, #100]	; (8010ef4 <HAL_PCD_MspInit+0xc0>)
 8010e90:	f7f2 ff4c 	bl	8003d2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8010e94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010e98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010e9a:	2300      	movs	r3, #0
 8010e9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010e9e:	2300      	movs	r3, #0
 8010ea0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8010ea2:	f107 0314 	add.w	r3, r7, #20
 8010ea6:	4619      	mov	r1, r3
 8010ea8:	4812      	ldr	r0, [pc, #72]	; (8010ef4 <HAL_PCD_MspInit+0xc0>)
 8010eaa:	f7f2 ff3f 	bl	8003d2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010eae:	4b10      	ldr	r3, [pc, #64]	; (8010ef0 <HAL_PCD_MspInit+0xbc>)
 8010eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010eb2:	4a0f      	ldr	r2, [pc, #60]	; (8010ef0 <HAL_PCD_MspInit+0xbc>)
 8010eb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010eb8:	6353      	str	r3, [r2, #52]	; 0x34
 8010eba:	2300      	movs	r3, #0
 8010ebc:	60fb      	str	r3, [r7, #12]
 8010ebe:	4b0c      	ldr	r3, [pc, #48]	; (8010ef0 <HAL_PCD_MspInit+0xbc>)
 8010ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010ec2:	4a0b      	ldr	r2, [pc, #44]	; (8010ef0 <HAL_PCD_MspInit+0xbc>)
 8010ec4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8010eca:	4b09      	ldr	r3, [pc, #36]	; (8010ef0 <HAL_PCD_MspInit+0xbc>)
 8010ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010ece:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010ed2:	60fb      	str	r3, [r7, #12]
 8010ed4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8010ed6:	2200      	movs	r2, #0
 8010ed8:	2100      	movs	r1, #0
 8010eda:	2043      	movs	r0, #67	; 0x43
 8010edc:	f7f1 fadb 	bl	8002496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010ee0:	2043      	movs	r0, #67	; 0x43
 8010ee2:	f7f1 faf4 	bl	80024ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010ee6:	bf00      	nop
 8010ee8:	3728      	adds	r7, #40	; 0x28
 8010eea:	46bd      	mov	sp, r7
 8010eec:	bd80      	pop	{r7, pc}
 8010eee:	bf00      	nop
 8010ef0:	40023800 	.word	0x40023800
 8010ef4:	40020000 	.word	0x40020000

08010ef8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ef8:	b580      	push	{r7, lr}
 8010efa:	b082      	sub	sp, #8
 8010efc:	af00      	add	r7, sp, #0
 8010efe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8010f0c:	4619      	mov	r1, r3
 8010f0e:	4610      	mov	r0, r2
 8010f10:	f7fa f961 	bl	800b1d6 <USBD_LL_SetupStage>
}
 8010f14:	bf00      	nop
 8010f16:	3708      	adds	r7, #8
 8010f18:	46bd      	mov	sp, r7
 8010f1a:	bd80      	pop	{r7, pc}

08010f1c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010f1c:	b580      	push	{r7, lr}
 8010f1e:	b082      	sub	sp, #8
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	6078      	str	r0, [r7, #4]
 8010f24:	460b      	mov	r3, r1
 8010f26:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8010f2e:	78fa      	ldrb	r2, [r7, #3]
 8010f30:	6879      	ldr	r1, [r7, #4]
 8010f32:	4613      	mov	r3, r2
 8010f34:	00db      	lsls	r3, r3, #3
 8010f36:	1a9b      	subs	r3, r3, r2
 8010f38:	009b      	lsls	r3, r3, #2
 8010f3a:	440b      	add	r3, r1
 8010f3c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010f40:	681a      	ldr	r2, [r3, #0]
 8010f42:	78fb      	ldrb	r3, [r7, #3]
 8010f44:	4619      	mov	r1, r3
 8010f46:	f7fa f991 	bl	800b26c <USBD_LL_DataOutStage>
}
 8010f4a:	bf00      	nop
 8010f4c:	3708      	adds	r7, #8
 8010f4e:	46bd      	mov	sp, r7
 8010f50:	bd80      	pop	{r7, pc}

08010f52 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010f52:	b580      	push	{r7, lr}
 8010f54:	b082      	sub	sp, #8
 8010f56:	af00      	add	r7, sp, #0
 8010f58:	6078      	str	r0, [r7, #4]
 8010f5a:	460b      	mov	r3, r1
 8010f5c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8010f64:	78fa      	ldrb	r2, [r7, #3]
 8010f66:	6879      	ldr	r1, [r7, #4]
 8010f68:	4613      	mov	r3, r2
 8010f6a:	00db      	lsls	r3, r3, #3
 8010f6c:	1a9b      	subs	r3, r3, r2
 8010f6e:	009b      	lsls	r3, r3, #2
 8010f70:	440b      	add	r3, r1
 8010f72:	3348      	adds	r3, #72	; 0x48
 8010f74:	681a      	ldr	r2, [r3, #0]
 8010f76:	78fb      	ldrb	r3, [r7, #3]
 8010f78:	4619      	mov	r1, r3
 8010f7a:	f7fa f9e8 	bl	800b34e <USBD_LL_DataInStage>
}
 8010f7e:	bf00      	nop
 8010f80:	3708      	adds	r7, #8
 8010f82:	46bd      	mov	sp, r7
 8010f84:	bd80      	pop	{r7, pc}

08010f86 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010f86:	b580      	push	{r7, lr}
 8010f88:	b082      	sub	sp, #8
 8010f8a:	af00      	add	r7, sp, #0
 8010f8c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8010f94:	4618      	mov	r0, r3
 8010f96:	f7fa faf8 	bl	800b58a <USBD_LL_SOF>
}
 8010f9a:	bf00      	nop
 8010f9c:	3708      	adds	r7, #8
 8010f9e:	46bd      	mov	sp, r7
 8010fa0:	bd80      	pop	{r7, pc}

08010fa2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010fa2:	b580      	push	{r7, lr}
 8010fa4:	b084      	sub	sp, #16
 8010fa6:	af00      	add	r7, sp, #0
 8010fa8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010faa:	2301      	movs	r3, #1
 8010fac:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	68db      	ldr	r3, [r3, #12]
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d102      	bne.n	8010fbc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	73fb      	strb	r3, [r7, #15]
 8010fba:	e008      	b.n	8010fce <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	68db      	ldr	r3, [r3, #12]
 8010fc0:	2b02      	cmp	r3, #2
 8010fc2:	d102      	bne.n	8010fca <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010fc4:	2301      	movs	r3, #1
 8010fc6:	73fb      	strb	r3, [r7, #15]
 8010fc8:	e001      	b.n	8010fce <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010fca:	f7ef ffef 	bl	8000fac <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8010fd4:	7bfa      	ldrb	r2, [r7, #15]
 8010fd6:	4611      	mov	r1, r2
 8010fd8:	4618      	mov	r0, r3
 8010fda:	f7fa fa9e 	bl	800b51a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8010fe4:	4618      	mov	r0, r3
 8010fe6:	f7fa fa57 	bl	800b498 <USBD_LL_Reset>
}
 8010fea:	bf00      	nop
 8010fec:	3710      	adds	r7, #16
 8010fee:	46bd      	mov	sp, r7
 8010ff0:	bd80      	pop	{r7, pc}
	...

08010ff4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ff4:	b580      	push	{r7, lr}
 8010ff6:	b082      	sub	sp, #8
 8010ff8:	af00      	add	r7, sp, #0
 8010ffa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8011002:	4618      	mov	r0, r3
 8011004:	f7fa fa98 	bl	800b538 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	687a      	ldr	r2, [r7, #4]
 8011014:	6812      	ldr	r2, [r2, #0]
 8011016:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801101a:	f043 0301 	orr.w	r3, r3, #1
 801101e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	6a1b      	ldr	r3, [r3, #32]
 8011024:	2b00      	cmp	r3, #0
 8011026:	d005      	beq.n	8011034 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011028:	4b04      	ldr	r3, [pc, #16]	; (801103c <HAL_PCD_SuspendCallback+0x48>)
 801102a:	691b      	ldr	r3, [r3, #16]
 801102c:	4a03      	ldr	r2, [pc, #12]	; (801103c <HAL_PCD_SuspendCallback+0x48>)
 801102e:	f043 0306 	orr.w	r3, r3, #6
 8011032:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011034:	bf00      	nop
 8011036:	3708      	adds	r7, #8
 8011038:	46bd      	mov	sp, r7
 801103a:	bd80      	pop	{r7, pc}
 801103c:	e000ed00 	.word	0xe000ed00

08011040 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011040:	b580      	push	{r7, lr}
 8011042:	b082      	sub	sp, #8
 8011044:	af00      	add	r7, sp, #0
 8011046:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801104e:	4618      	mov	r0, r3
 8011050:	f7fa fa86 	bl	800b560 <USBD_LL_Resume>
}
 8011054:	bf00      	nop
 8011056:	3708      	adds	r7, #8
 8011058:	46bd      	mov	sp, r7
 801105a:	bd80      	pop	{r7, pc}

0801105c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801105c:	b580      	push	{r7, lr}
 801105e:	b082      	sub	sp, #8
 8011060:	af00      	add	r7, sp, #0
 8011062:	6078      	str	r0, [r7, #4]
 8011064:	460b      	mov	r3, r1
 8011066:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801106e:	78fa      	ldrb	r2, [r7, #3]
 8011070:	4611      	mov	r1, r2
 8011072:	4618      	mov	r0, r3
 8011074:	f7fa faaf 	bl	800b5d6 <USBD_LL_IsoOUTIncomplete>
}
 8011078:	bf00      	nop
 801107a:	3708      	adds	r7, #8
 801107c:	46bd      	mov	sp, r7
 801107e:	bd80      	pop	{r7, pc}

08011080 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011080:	b580      	push	{r7, lr}
 8011082:	b082      	sub	sp, #8
 8011084:	af00      	add	r7, sp, #0
 8011086:	6078      	str	r0, [r7, #4]
 8011088:	460b      	mov	r3, r1
 801108a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8011092:	78fa      	ldrb	r2, [r7, #3]
 8011094:	4611      	mov	r1, r2
 8011096:	4618      	mov	r0, r3
 8011098:	f7fa fa91 	bl	800b5be <USBD_LL_IsoINIncomplete>
}
 801109c:	bf00      	nop
 801109e:	3708      	adds	r7, #8
 80110a0:	46bd      	mov	sp, r7
 80110a2:	bd80      	pop	{r7, pc}

080110a4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80110a4:	b580      	push	{r7, lr}
 80110a6:	b082      	sub	sp, #8
 80110a8:	af00      	add	r7, sp, #0
 80110aa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80110b2:	4618      	mov	r0, r3
 80110b4:	f7fa fa9b 	bl	800b5ee <USBD_LL_DevConnected>
}
 80110b8:	bf00      	nop
 80110ba:	3708      	adds	r7, #8
 80110bc:	46bd      	mov	sp, r7
 80110be:	bd80      	pop	{r7, pc}

080110c0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80110c0:	b580      	push	{r7, lr}
 80110c2:	b082      	sub	sp, #8
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80110ce:	4618      	mov	r0, r3
 80110d0:	f7fa fa97 	bl	800b602 <USBD_LL_DevDisconnected>
}
 80110d4:	bf00      	nop
 80110d6:	3708      	adds	r7, #8
 80110d8:	46bd      	mov	sp, r7
 80110da:	bd80      	pop	{r7, pc}

080110dc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80110dc:	b580      	push	{r7, lr}
 80110de:	b082      	sub	sp, #8
 80110e0:	af00      	add	r7, sp, #0
 80110e2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	781b      	ldrb	r3, [r3, #0]
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d139      	bne.n	8011160 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80110ec:	4a1f      	ldr	r2, [pc, #124]	; (801116c <USBD_LL_Init+0x90>)
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	4a1d      	ldr	r2, [pc, #116]	; (801116c <USBD_LL_Init+0x90>)
 80110f8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80110fc:	4b1b      	ldr	r3, [pc, #108]	; (801116c <USBD_LL_Init+0x90>)
 80110fe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011102:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8011104:	4b19      	ldr	r3, [pc, #100]	; (801116c <USBD_LL_Init+0x90>)
 8011106:	2204      	movs	r2, #4
 8011108:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801110a:	4b18      	ldr	r3, [pc, #96]	; (801116c <USBD_LL_Init+0x90>)
 801110c:	2202      	movs	r2, #2
 801110e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011110:	4b16      	ldr	r3, [pc, #88]	; (801116c <USBD_LL_Init+0x90>)
 8011112:	2200      	movs	r2, #0
 8011114:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011116:	4b15      	ldr	r3, [pc, #84]	; (801116c <USBD_LL_Init+0x90>)
 8011118:	2202      	movs	r2, #2
 801111a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 801111c:	4b13      	ldr	r3, [pc, #76]	; (801116c <USBD_LL_Init+0x90>)
 801111e:	2201      	movs	r2, #1
 8011120:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011122:	4b12      	ldr	r3, [pc, #72]	; (801116c <USBD_LL_Init+0x90>)
 8011124:	2200      	movs	r2, #0
 8011126:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8011128:	4b10      	ldr	r3, [pc, #64]	; (801116c <USBD_LL_Init+0x90>)
 801112a:	2201      	movs	r2, #1
 801112c:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801112e:	4b0f      	ldr	r3, [pc, #60]	; (801116c <USBD_LL_Init+0x90>)
 8011130:	2200      	movs	r2, #0
 8011132:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011134:	480d      	ldr	r0, [pc, #52]	; (801116c <USBD_LL_Init+0x90>)
 8011136:	f7f2 fff7 	bl	8004128 <HAL_PCD_Init>
 801113a:	4603      	mov	r3, r0
 801113c:	2b00      	cmp	r3, #0
 801113e:	d001      	beq.n	8011144 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8011140:	f7ef ff34 	bl	8000fac <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011144:	2180      	movs	r1, #128	; 0x80
 8011146:	4809      	ldr	r0, [pc, #36]	; (801116c <USBD_LL_Init+0x90>)
 8011148:	f7f4 f93a 	bl	80053c0 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801114c:	2240      	movs	r2, #64	; 0x40
 801114e:	2100      	movs	r1, #0
 8011150:	4806      	ldr	r0, [pc, #24]	; (801116c <USBD_LL_Init+0x90>)
 8011152:	f7f4 f8ef 	bl	8005334 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011156:	2280      	movs	r2, #128	; 0x80
 8011158:	2101      	movs	r1, #1
 801115a:	4804      	ldr	r0, [pc, #16]	; (801116c <USBD_LL_Init+0x90>)
 801115c:	f7f4 f8ea 	bl	8005334 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011160:	2300      	movs	r3, #0
}
 8011162:	4618      	mov	r0, r3
 8011164:	3708      	adds	r7, #8
 8011166:	46bd      	mov	sp, r7
 8011168:	bd80      	pop	{r7, pc}
 801116a:	bf00      	nop
 801116c:	200077f0 	.word	0x200077f0

08011170 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011170:	b580      	push	{r7, lr}
 8011172:	b084      	sub	sp, #16
 8011174:	af00      	add	r7, sp, #0
 8011176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011178:	2300      	movs	r3, #0
 801117a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801117c:	2300      	movs	r3, #0
 801117e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011186:	4618      	mov	r0, r3
 8011188:	f7f3 f8eb 	bl	8004362 <HAL_PCD_Start>
 801118c:	4603      	mov	r3, r0
 801118e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011190:	7bfb      	ldrb	r3, [r7, #15]
 8011192:	4618      	mov	r0, r3
 8011194:	f000 f92e 	bl	80113f4 <USBD_Get_USB_Status>
 8011198:	4603      	mov	r3, r0
 801119a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801119c:	7bbb      	ldrb	r3, [r7, #14]
}
 801119e:	4618      	mov	r0, r3
 80111a0:	3710      	adds	r7, #16
 80111a2:	46bd      	mov	sp, r7
 80111a4:	bd80      	pop	{r7, pc}

080111a6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80111a6:	b580      	push	{r7, lr}
 80111a8:	b084      	sub	sp, #16
 80111aa:	af00      	add	r7, sp, #0
 80111ac:	6078      	str	r0, [r7, #4]
 80111ae:	4608      	mov	r0, r1
 80111b0:	4611      	mov	r1, r2
 80111b2:	461a      	mov	r2, r3
 80111b4:	4603      	mov	r3, r0
 80111b6:	70fb      	strb	r3, [r7, #3]
 80111b8:	460b      	mov	r3, r1
 80111ba:	70bb      	strb	r3, [r7, #2]
 80111bc:	4613      	mov	r3, r2
 80111be:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80111c0:	2300      	movs	r3, #0
 80111c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80111c4:	2300      	movs	r3, #0
 80111c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80111ce:	78bb      	ldrb	r3, [r7, #2]
 80111d0:	883a      	ldrh	r2, [r7, #0]
 80111d2:	78f9      	ldrb	r1, [r7, #3]
 80111d4:	f7f3 fca1 	bl	8004b1a <HAL_PCD_EP_Open>
 80111d8:	4603      	mov	r3, r0
 80111da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80111dc:	7bfb      	ldrb	r3, [r7, #15]
 80111de:	4618      	mov	r0, r3
 80111e0:	f000 f908 	bl	80113f4 <USBD_Get_USB_Status>
 80111e4:	4603      	mov	r3, r0
 80111e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80111e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80111ea:	4618      	mov	r0, r3
 80111ec:	3710      	adds	r7, #16
 80111ee:	46bd      	mov	sp, r7
 80111f0:	bd80      	pop	{r7, pc}

080111f2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80111f2:	b580      	push	{r7, lr}
 80111f4:	b084      	sub	sp, #16
 80111f6:	af00      	add	r7, sp, #0
 80111f8:	6078      	str	r0, [r7, #4]
 80111fa:	460b      	mov	r3, r1
 80111fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80111fe:	2300      	movs	r3, #0
 8011200:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011202:	2300      	movs	r3, #0
 8011204:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801120c:	78fa      	ldrb	r2, [r7, #3]
 801120e:	4611      	mov	r1, r2
 8011210:	4618      	mov	r0, r3
 8011212:	f7f3 fcea 	bl	8004bea <HAL_PCD_EP_Close>
 8011216:	4603      	mov	r3, r0
 8011218:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801121a:	7bfb      	ldrb	r3, [r7, #15]
 801121c:	4618      	mov	r0, r3
 801121e:	f000 f8e9 	bl	80113f4 <USBD_Get_USB_Status>
 8011222:	4603      	mov	r3, r0
 8011224:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011226:	7bbb      	ldrb	r3, [r7, #14]
}
 8011228:	4618      	mov	r0, r3
 801122a:	3710      	adds	r7, #16
 801122c:	46bd      	mov	sp, r7
 801122e:	bd80      	pop	{r7, pc}

08011230 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011230:	b580      	push	{r7, lr}
 8011232:	b084      	sub	sp, #16
 8011234:	af00      	add	r7, sp, #0
 8011236:	6078      	str	r0, [r7, #4]
 8011238:	460b      	mov	r3, r1
 801123a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801123c:	2300      	movs	r3, #0
 801123e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011240:	2300      	movs	r3, #0
 8011242:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801124a:	78fa      	ldrb	r2, [r7, #3]
 801124c:	4611      	mov	r1, r2
 801124e:	4618      	mov	r0, r3
 8011250:	f7f3 fdc1 	bl	8004dd6 <HAL_PCD_EP_SetStall>
 8011254:	4603      	mov	r3, r0
 8011256:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011258:	7bfb      	ldrb	r3, [r7, #15]
 801125a:	4618      	mov	r0, r3
 801125c:	f000 f8ca 	bl	80113f4 <USBD_Get_USB_Status>
 8011260:	4603      	mov	r3, r0
 8011262:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011264:	7bbb      	ldrb	r3, [r7, #14]
}
 8011266:	4618      	mov	r0, r3
 8011268:	3710      	adds	r7, #16
 801126a:	46bd      	mov	sp, r7
 801126c:	bd80      	pop	{r7, pc}

0801126e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801126e:	b580      	push	{r7, lr}
 8011270:	b084      	sub	sp, #16
 8011272:	af00      	add	r7, sp, #0
 8011274:	6078      	str	r0, [r7, #4]
 8011276:	460b      	mov	r3, r1
 8011278:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801127a:	2300      	movs	r3, #0
 801127c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801127e:	2300      	movs	r3, #0
 8011280:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011288:	78fa      	ldrb	r2, [r7, #3]
 801128a:	4611      	mov	r1, r2
 801128c:	4618      	mov	r0, r3
 801128e:	f7f3 fe06 	bl	8004e9e <HAL_PCD_EP_ClrStall>
 8011292:	4603      	mov	r3, r0
 8011294:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011296:	7bfb      	ldrb	r3, [r7, #15]
 8011298:	4618      	mov	r0, r3
 801129a:	f000 f8ab 	bl	80113f4 <USBD_Get_USB_Status>
 801129e:	4603      	mov	r3, r0
 80112a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80112a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80112a4:	4618      	mov	r0, r3
 80112a6:	3710      	adds	r7, #16
 80112a8:	46bd      	mov	sp, r7
 80112aa:	bd80      	pop	{r7, pc}

080112ac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80112ac:	b480      	push	{r7}
 80112ae:	b085      	sub	sp, #20
 80112b0:	af00      	add	r7, sp, #0
 80112b2:	6078      	str	r0, [r7, #4]
 80112b4:	460b      	mov	r3, r1
 80112b6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80112be:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80112c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	da0b      	bge.n	80112e0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80112c8:	78fb      	ldrb	r3, [r7, #3]
 80112ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80112ce:	68f9      	ldr	r1, [r7, #12]
 80112d0:	4613      	mov	r3, r2
 80112d2:	00db      	lsls	r3, r3, #3
 80112d4:	1a9b      	subs	r3, r3, r2
 80112d6:	009b      	lsls	r3, r3, #2
 80112d8:	440b      	add	r3, r1
 80112da:	333e      	adds	r3, #62	; 0x3e
 80112dc:	781b      	ldrb	r3, [r3, #0]
 80112de:	e00b      	b.n	80112f8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80112e0:	78fb      	ldrb	r3, [r7, #3]
 80112e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80112e6:	68f9      	ldr	r1, [r7, #12]
 80112e8:	4613      	mov	r3, r2
 80112ea:	00db      	lsls	r3, r3, #3
 80112ec:	1a9b      	subs	r3, r3, r2
 80112ee:	009b      	lsls	r3, r3, #2
 80112f0:	440b      	add	r3, r1
 80112f2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80112f6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80112f8:	4618      	mov	r0, r3
 80112fa:	3714      	adds	r7, #20
 80112fc:	46bd      	mov	sp, r7
 80112fe:	bc80      	pop	{r7}
 8011300:	4770      	bx	lr

08011302 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011302:	b580      	push	{r7, lr}
 8011304:	b084      	sub	sp, #16
 8011306:	af00      	add	r7, sp, #0
 8011308:	6078      	str	r0, [r7, #4]
 801130a:	460b      	mov	r3, r1
 801130c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801130e:	2300      	movs	r3, #0
 8011310:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011312:	2300      	movs	r3, #0
 8011314:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801131c:	78fa      	ldrb	r2, [r7, #3]
 801131e:	4611      	mov	r1, r2
 8011320:	4618      	mov	r0, r3
 8011322:	f7f3 fbd5 	bl	8004ad0 <HAL_PCD_SetAddress>
 8011326:	4603      	mov	r3, r0
 8011328:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801132a:	7bfb      	ldrb	r3, [r7, #15]
 801132c:	4618      	mov	r0, r3
 801132e:	f000 f861 	bl	80113f4 <USBD_Get_USB_Status>
 8011332:	4603      	mov	r3, r0
 8011334:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011336:	7bbb      	ldrb	r3, [r7, #14]
}
 8011338:	4618      	mov	r0, r3
 801133a:	3710      	adds	r7, #16
 801133c:	46bd      	mov	sp, r7
 801133e:	bd80      	pop	{r7, pc}

08011340 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011340:	b580      	push	{r7, lr}
 8011342:	b086      	sub	sp, #24
 8011344:	af00      	add	r7, sp, #0
 8011346:	60f8      	str	r0, [r7, #12]
 8011348:	607a      	str	r2, [r7, #4]
 801134a:	461a      	mov	r2, r3
 801134c:	460b      	mov	r3, r1
 801134e:	72fb      	strb	r3, [r7, #11]
 8011350:	4613      	mov	r3, r2
 8011352:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011354:	2300      	movs	r3, #0
 8011356:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011358:	2300      	movs	r3, #0
 801135a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801135c:	68fb      	ldr	r3, [r7, #12]
 801135e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011362:	893b      	ldrh	r3, [r7, #8]
 8011364:	7af9      	ldrb	r1, [r7, #11]
 8011366:	687a      	ldr	r2, [r7, #4]
 8011368:	f7f3 fceb 	bl	8004d42 <HAL_PCD_EP_Transmit>
 801136c:	4603      	mov	r3, r0
 801136e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011370:	7dfb      	ldrb	r3, [r7, #23]
 8011372:	4618      	mov	r0, r3
 8011374:	f000 f83e 	bl	80113f4 <USBD_Get_USB_Status>
 8011378:	4603      	mov	r3, r0
 801137a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801137c:	7dbb      	ldrb	r3, [r7, #22]
}
 801137e:	4618      	mov	r0, r3
 8011380:	3718      	adds	r7, #24
 8011382:	46bd      	mov	sp, r7
 8011384:	bd80      	pop	{r7, pc}

08011386 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011386:	b580      	push	{r7, lr}
 8011388:	b086      	sub	sp, #24
 801138a:	af00      	add	r7, sp, #0
 801138c:	60f8      	str	r0, [r7, #12]
 801138e:	607a      	str	r2, [r7, #4]
 8011390:	461a      	mov	r2, r3
 8011392:	460b      	mov	r3, r1
 8011394:	72fb      	strb	r3, [r7, #11]
 8011396:	4613      	mov	r3, r2
 8011398:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801139a:	2300      	movs	r3, #0
 801139c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801139e:	2300      	movs	r3, #0
 80113a0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80113a8:	893b      	ldrh	r3, [r7, #8]
 80113aa:	7af9      	ldrb	r1, [r7, #11]
 80113ac:	687a      	ldr	r2, [r7, #4]
 80113ae:	f7f3 fc66 	bl	8004c7e <HAL_PCD_EP_Receive>
 80113b2:	4603      	mov	r3, r0
 80113b4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80113b6:	7dfb      	ldrb	r3, [r7, #23]
 80113b8:	4618      	mov	r0, r3
 80113ba:	f000 f81b 	bl	80113f4 <USBD_Get_USB_Status>
 80113be:	4603      	mov	r3, r0
 80113c0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80113c2:	7dbb      	ldrb	r3, [r7, #22]
}
 80113c4:	4618      	mov	r0, r3
 80113c6:	3718      	adds	r7, #24
 80113c8:	46bd      	mov	sp, r7
 80113ca:	bd80      	pop	{r7, pc}

080113cc <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80113cc:	b580      	push	{r7, lr}
 80113ce:	b082      	sub	sp, #8
 80113d0:	af00      	add	r7, sp, #0
 80113d2:	6078      	str	r0, [r7, #4]
 80113d4:	460b      	mov	r3, r1
 80113d6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80113de:	78fa      	ldrb	r2, [r7, #3]
 80113e0:	4611      	mov	r1, r2
 80113e2:	4618      	mov	r0, r3
 80113e4:	f7f3 fc96 	bl	8004d14 <HAL_PCD_EP_GetRxCount>
 80113e8:	4603      	mov	r3, r0
}
 80113ea:	4618      	mov	r0, r3
 80113ec:	3708      	adds	r7, #8
 80113ee:	46bd      	mov	sp, r7
 80113f0:	bd80      	pop	{r7, pc}
	...

080113f4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80113f4:	b480      	push	{r7}
 80113f6:	b085      	sub	sp, #20
 80113f8:	af00      	add	r7, sp, #0
 80113fa:	4603      	mov	r3, r0
 80113fc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80113fe:	2300      	movs	r3, #0
 8011400:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011402:	79fb      	ldrb	r3, [r7, #7]
 8011404:	2b03      	cmp	r3, #3
 8011406:	d817      	bhi.n	8011438 <USBD_Get_USB_Status+0x44>
 8011408:	a201      	add	r2, pc, #4	; (adr r2, 8011410 <USBD_Get_USB_Status+0x1c>)
 801140a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801140e:	bf00      	nop
 8011410:	08011421 	.word	0x08011421
 8011414:	08011427 	.word	0x08011427
 8011418:	0801142d 	.word	0x0801142d
 801141c:	08011433 	.word	0x08011433
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011420:	2300      	movs	r3, #0
 8011422:	73fb      	strb	r3, [r7, #15]
    break;
 8011424:	e00b      	b.n	801143e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011426:	2302      	movs	r3, #2
 8011428:	73fb      	strb	r3, [r7, #15]
    break;
 801142a:	e008      	b.n	801143e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801142c:	2301      	movs	r3, #1
 801142e:	73fb      	strb	r3, [r7, #15]
    break;
 8011430:	e005      	b.n	801143e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011432:	2302      	movs	r3, #2
 8011434:	73fb      	strb	r3, [r7, #15]
    break;
 8011436:	e002      	b.n	801143e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011438:	2302      	movs	r3, #2
 801143a:	73fb      	strb	r3, [r7, #15]
    break;
 801143c:	bf00      	nop
  }
  return usb_status;
 801143e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011440:	4618      	mov	r0, r3
 8011442:	3714      	adds	r7, #20
 8011444:	46bd      	mov	sp, r7
 8011446:	bc80      	pop	{r7}
 8011448:	4770      	bx	lr
 801144a:	bf00      	nop

0801144c <atoi>:
 801144c:	220a      	movs	r2, #10
 801144e:	2100      	movs	r1, #0
 8011450:	f000 b9c0 	b.w	80117d4 <strtol>

08011454 <__libc_init_array>:
 8011454:	b570      	push	{r4, r5, r6, lr}
 8011456:	2500      	movs	r5, #0
 8011458:	4e0c      	ldr	r6, [pc, #48]	; (801148c <__libc_init_array+0x38>)
 801145a:	4c0d      	ldr	r4, [pc, #52]	; (8011490 <__libc_init_array+0x3c>)
 801145c:	1ba4      	subs	r4, r4, r6
 801145e:	10a4      	asrs	r4, r4, #2
 8011460:	42a5      	cmp	r5, r4
 8011462:	d109      	bne.n	8011478 <__libc_init_array+0x24>
 8011464:	f001 f9aa 	bl	80127bc <_init>
 8011468:	2500      	movs	r5, #0
 801146a:	4e0a      	ldr	r6, [pc, #40]	; (8011494 <__libc_init_array+0x40>)
 801146c:	4c0a      	ldr	r4, [pc, #40]	; (8011498 <__libc_init_array+0x44>)
 801146e:	1ba4      	subs	r4, r4, r6
 8011470:	10a4      	asrs	r4, r4, #2
 8011472:	42a5      	cmp	r5, r4
 8011474:	d105      	bne.n	8011482 <__libc_init_array+0x2e>
 8011476:	bd70      	pop	{r4, r5, r6, pc}
 8011478:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801147c:	4798      	blx	r3
 801147e:	3501      	adds	r5, #1
 8011480:	e7ee      	b.n	8011460 <__libc_init_array+0xc>
 8011482:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011486:	4798      	blx	r3
 8011488:	3501      	adds	r5, #1
 801148a:	e7f2      	b.n	8011472 <__libc_init_array+0x1e>
 801148c:	08013b9c 	.word	0x08013b9c
 8011490:	08013b9c 	.word	0x08013b9c
 8011494:	08013b9c 	.word	0x08013b9c
 8011498:	08013ba0 	.word	0x08013ba0

0801149c <malloc>:
 801149c:	4b02      	ldr	r3, [pc, #8]	; (80114a8 <malloc+0xc>)
 801149e:	4601      	mov	r1, r0
 80114a0:	6818      	ldr	r0, [r3, #0]
 80114a2:	f000 b879 	b.w	8011598 <_malloc_r>
 80114a6:	bf00      	nop
 80114a8:	20000210 	.word	0x20000210

080114ac <free>:
 80114ac:	4b02      	ldr	r3, [pc, #8]	; (80114b8 <free+0xc>)
 80114ae:	4601      	mov	r1, r0
 80114b0:	6818      	ldr	r0, [r3, #0]
 80114b2:	f000 b825 	b.w	8011500 <_free_r>
 80114b6:	bf00      	nop
 80114b8:	20000210 	.word	0x20000210

080114bc <memcmp>:
 80114bc:	b530      	push	{r4, r5, lr}
 80114be:	2400      	movs	r4, #0
 80114c0:	42a2      	cmp	r2, r4
 80114c2:	d101      	bne.n	80114c8 <memcmp+0xc>
 80114c4:	2000      	movs	r0, #0
 80114c6:	e007      	b.n	80114d8 <memcmp+0x1c>
 80114c8:	5d03      	ldrb	r3, [r0, r4]
 80114ca:	3401      	adds	r4, #1
 80114cc:	190d      	adds	r5, r1, r4
 80114ce:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80114d2:	42ab      	cmp	r3, r5
 80114d4:	d0f4      	beq.n	80114c0 <memcmp+0x4>
 80114d6:	1b58      	subs	r0, r3, r5
 80114d8:	bd30      	pop	{r4, r5, pc}

080114da <memcpy>:
 80114da:	b510      	push	{r4, lr}
 80114dc:	1e43      	subs	r3, r0, #1
 80114de:	440a      	add	r2, r1
 80114e0:	4291      	cmp	r1, r2
 80114e2:	d100      	bne.n	80114e6 <memcpy+0xc>
 80114e4:	bd10      	pop	{r4, pc}
 80114e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80114ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80114ee:	e7f7      	b.n	80114e0 <memcpy+0x6>

080114f0 <memset>:
 80114f0:	4603      	mov	r3, r0
 80114f2:	4402      	add	r2, r0
 80114f4:	4293      	cmp	r3, r2
 80114f6:	d100      	bne.n	80114fa <memset+0xa>
 80114f8:	4770      	bx	lr
 80114fa:	f803 1b01 	strb.w	r1, [r3], #1
 80114fe:	e7f9      	b.n	80114f4 <memset+0x4>

08011500 <_free_r>:
 8011500:	b538      	push	{r3, r4, r5, lr}
 8011502:	4605      	mov	r5, r0
 8011504:	2900      	cmp	r1, #0
 8011506:	d043      	beq.n	8011590 <_free_r+0x90>
 8011508:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801150c:	1f0c      	subs	r4, r1, #4
 801150e:	2b00      	cmp	r3, #0
 8011510:	bfb8      	it	lt
 8011512:	18e4      	addlt	r4, r4, r3
 8011514:	f000 fa53 	bl	80119be <__malloc_lock>
 8011518:	4a1e      	ldr	r2, [pc, #120]	; (8011594 <_free_r+0x94>)
 801151a:	6813      	ldr	r3, [r2, #0]
 801151c:	4610      	mov	r0, r2
 801151e:	b933      	cbnz	r3, 801152e <_free_r+0x2e>
 8011520:	6063      	str	r3, [r4, #4]
 8011522:	6014      	str	r4, [r2, #0]
 8011524:	4628      	mov	r0, r5
 8011526:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801152a:	f000 ba49 	b.w	80119c0 <__malloc_unlock>
 801152e:	42a3      	cmp	r3, r4
 8011530:	d90b      	bls.n	801154a <_free_r+0x4a>
 8011532:	6821      	ldr	r1, [r4, #0]
 8011534:	1862      	adds	r2, r4, r1
 8011536:	4293      	cmp	r3, r2
 8011538:	bf01      	itttt	eq
 801153a:	681a      	ldreq	r2, [r3, #0]
 801153c:	685b      	ldreq	r3, [r3, #4]
 801153e:	1852      	addeq	r2, r2, r1
 8011540:	6022      	streq	r2, [r4, #0]
 8011542:	6063      	str	r3, [r4, #4]
 8011544:	6004      	str	r4, [r0, #0]
 8011546:	e7ed      	b.n	8011524 <_free_r+0x24>
 8011548:	4613      	mov	r3, r2
 801154a:	685a      	ldr	r2, [r3, #4]
 801154c:	b10a      	cbz	r2, 8011552 <_free_r+0x52>
 801154e:	42a2      	cmp	r2, r4
 8011550:	d9fa      	bls.n	8011548 <_free_r+0x48>
 8011552:	6819      	ldr	r1, [r3, #0]
 8011554:	1858      	adds	r0, r3, r1
 8011556:	42a0      	cmp	r0, r4
 8011558:	d10b      	bne.n	8011572 <_free_r+0x72>
 801155a:	6820      	ldr	r0, [r4, #0]
 801155c:	4401      	add	r1, r0
 801155e:	1858      	adds	r0, r3, r1
 8011560:	4282      	cmp	r2, r0
 8011562:	6019      	str	r1, [r3, #0]
 8011564:	d1de      	bne.n	8011524 <_free_r+0x24>
 8011566:	6810      	ldr	r0, [r2, #0]
 8011568:	6852      	ldr	r2, [r2, #4]
 801156a:	4401      	add	r1, r0
 801156c:	6019      	str	r1, [r3, #0]
 801156e:	605a      	str	r2, [r3, #4]
 8011570:	e7d8      	b.n	8011524 <_free_r+0x24>
 8011572:	d902      	bls.n	801157a <_free_r+0x7a>
 8011574:	230c      	movs	r3, #12
 8011576:	602b      	str	r3, [r5, #0]
 8011578:	e7d4      	b.n	8011524 <_free_r+0x24>
 801157a:	6820      	ldr	r0, [r4, #0]
 801157c:	1821      	adds	r1, r4, r0
 801157e:	428a      	cmp	r2, r1
 8011580:	bf01      	itttt	eq
 8011582:	6811      	ldreq	r1, [r2, #0]
 8011584:	6852      	ldreq	r2, [r2, #4]
 8011586:	1809      	addeq	r1, r1, r0
 8011588:	6021      	streq	r1, [r4, #0]
 801158a:	6062      	str	r2, [r4, #4]
 801158c:	605c      	str	r4, [r3, #4]
 801158e:	e7c9      	b.n	8011524 <_free_r+0x24>
 8011590:	bd38      	pop	{r3, r4, r5, pc}
 8011592:	bf00      	nop
 8011594:	20000548 	.word	0x20000548

08011598 <_malloc_r>:
 8011598:	b570      	push	{r4, r5, r6, lr}
 801159a:	1ccd      	adds	r5, r1, #3
 801159c:	f025 0503 	bic.w	r5, r5, #3
 80115a0:	3508      	adds	r5, #8
 80115a2:	2d0c      	cmp	r5, #12
 80115a4:	bf38      	it	cc
 80115a6:	250c      	movcc	r5, #12
 80115a8:	2d00      	cmp	r5, #0
 80115aa:	4606      	mov	r6, r0
 80115ac:	db01      	blt.n	80115b2 <_malloc_r+0x1a>
 80115ae:	42a9      	cmp	r1, r5
 80115b0:	d903      	bls.n	80115ba <_malloc_r+0x22>
 80115b2:	230c      	movs	r3, #12
 80115b4:	6033      	str	r3, [r6, #0]
 80115b6:	2000      	movs	r0, #0
 80115b8:	bd70      	pop	{r4, r5, r6, pc}
 80115ba:	f000 fa00 	bl	80119be <__malloc_lock>
 80115be:	4a21      	ldr	r2, [pc, #132]	; (8011644 <_malloc_r+0xac>)
 80115c0:	6814      	ldr	r4, [r2, #0]
 80115c2:	4621      	mov	r1, r4
 80115c4:	b991      	cbnz	r1, 80115ec <_malloc_r+0x54>
 80115c6:	4c20      	ldr	r4, [pc, #128]	; (8011648 <_malloc_r+0xb0>)
 80115c8:	6823      	ldr	r3, [r4, #0]
 80115ca:	b91b      	cbnz	r3, 80115d4 <_malloc_r+0x3c>
 80115cc:	4630      	mov	r0, r6
 80115ce:	f000 f855 	bl	801167c <_sbrk_r>
 80115d2:	6020      	str	r0, [r4, #0]
 80115d4:	4629      	mov	r1, r5
 80115d6:	4630      	mov	r0, r6
 80115d8:	f000 f850 	bl	801167c <_sbrk_r>
 80115dc:	1c43      	adds	r3, r0, #1
 80115de:	d124      	bne.n	801162a <_malloc_r+0x92>
 80115e0:	230c      	movs	r3, #12
 80115e2:	4630      	mov	r0, r6
 80115e4:	6033      	str	r3, [r6, #0]
 80115e6:	f000 f9eb 	bl	80119c0 <__malloc_unlock>
 80115ea:	e7e4      	b.n	80115b6 <_malloc_r+0x1e>
 80115ec:	680b      	ldr	r3, [r1, #0]
 80115ee:	1b5b      	subs	r3, r3, r5
 80115f0:	d418      	bmi.n	8011624 <_malloc_r+0x8c>
 80115f2:	2b0b      	cmp	r3, #11
 80115f4:	d90f      	bls.n	8011616 <_malloc_r+0x7e>
 80115f6:	600b      	str	r3, [r1, #0]
 80115f8:	18cc      	adds	r4, r1, r3
 80115fa:	50cd      	str	r5, [r1, r3]
 80115fc:	4630      	mov	r0, r6
 80115fe:	f000 f9df 	bl	80119c0 <__malloc_unlock>
 8011602:	f104 000b 	add.w	r0, r4, #11
 8011606:	1d23      	adds	r3, r4, #4
 8011608:	f020 0007 	bic.w	r0, r0, #7
 801160c:	1ac3      	subs	r3, r0, r3
 801160e:	d0d3      	beq.n	80115b8 <_malloc_r+0x20>
 8011610:	425a      	negs	r2, r3
 8011612:	50e2      	str	r2, [r4, r3]
 8011614:	e7d0      	b.n	80115b8 <_malloc_r+0x20>
 8011616:	684b      	ldr	r3, [r1, #4]
 8011618:	428c      	cmp	r4, r1
 801161a:	bf16      	itet	ne
 801161c:	6063      	strne	r3, [r4, #4]
 801161e:	6013      	streq	r3, [r2, #0]
 8011620:	460c      	movne	r4, r1
 8011622:	e7eb      	b.n	80115fc <_malloc_r+0x64>
 8011624:	460c      	mov	r4, r1
 8011626:	6849      	ldr	r1, [r1, #4]
 8011628:	e7cc      	b.n	80115c4 <_malloc_r+0x2c>
 801162a:	1cc4      	adds	r4, r0, #3
 801162c:	f024 0403 	bic.w	r4, r4, #3
 8011630:	42a0      	cmp	r0, r4
 8011632:	d005      	beq.n	8011640 <_malloc_r+0xa8>
 8011634:	1a21      	subs	r1, r4, r0
 8011636:	4630      	mov	r0, r6
 8011638:	f000 f820 	bl	801167c <_sbrk_r>
 801163c:	3001      	adds	r0, #1
 801163e:	d0cf      	beq.n	80115e0 <_malloc_r+0x48>
 8011640:	6025      	str	r5, [r4, #0]
 8011642:	e7db      	b.n	80115fc <_malloc_r+0x64>
 8011644:	20000548 	.word	0x20000548
 8011648:	2000054c 	.word	0x2000054c

0801164c <iprintf>:
 801164c:	b40f      	push	{r0, r1, r2, r3}
 801164e:	4b0a      	ldr	r3, [pc, #40]	; (8011678 <iprintf+0x2c>)
 8011650:	b513      	push	{r0, r1, r4, lr}
 8011652:	681c      	ldr	r4, [r3, #0]
 8011654:	b124      	cbz	r4, 8011660 <iprintf+0x14>
 8011656:	69a3      	ldr	r3, [r4, #24]
 8011658:	b913      	cbnz	r3, 8011660 <iprintf+0x14>
 801165a:	4620      	mov	r0, r4
 801165c:	f000 f910 	bl	8011880 <__sinit>
 8011660:	ab05      	add	r3, sp, #20
 8011662:	9a04      	ldr	r2, [sp, #16]
 8011664:	68a1      	ldr	r1, [r4, #8]
 8011666:	4620      	mov	r0, r4
 8011668:	9301      	str	r3, [sp, #4]
 801166a:	f000 fb25 	bl	8011cb8 <_vfiprintf_r>
 801166e:	b002      	add	sp, #8
 8011670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011674:	b004      	add	sp, #16
 8011676:	4770      	bx	lr
 8011678:	20000210 	.word	0x20000210

0801167c <_sbrk_r>:
 801167c:	b538      	push	{r3, r4, r5, lr}
 801167e:	2300      	movs	r3, #0
 8011680:	4c05      	ldr	r4, [pc, #20]	; (8011698 <_sbrk_r+0x1c>)
 8011682:	4605      	mov	r5, r0
 8011684:	4608      	mov	r0, r1
 8011686:	6023      	str	r3, [r4, #0]
 8011688:	f7f0 f8ea 	bl	8001860 <_sbrk>
 801168c:	1c43      	adds	r3, r0, #1
 801168e:	d102      	bne.n	8011696 <_sbrk_r+0x1a>
 8011690:	6823      	ldr	r3, [r4, #0]
 8011692:	b103      	cbz	r3, 8011696 <_sbrk_r+0x1a>
 8011694:	602b      	str	r3, [r5, #0]
 8011696:	bd38      	pop	{r3, r4, r5, pc}
 8011698:	20007bf0 	.word	0x20007bf0

0801169c <siprintf>:
 801169c:	b40e      	push	{r1, r2, r3}
 801169e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80116a2:	b500      	push	{lr}
 80116a4:	b09c      	sub	sp, #112	; 0x70
 80116a6:	ab1d      	add	r3, sp, #116	; 0x74
 80116a8:	9002      	str	r0, [sp, #8]
 80116aa:	9006      	str	r0, [sp, #24]
 80116ac:	9107      	str	r1, [sp, #28]
 80116ae:	9104      	str	r1, [sp, #16]
 80116b0:	4808      	ldr	r0, [pc, #32]	; (80116d4 <siprintf+0x38>)
 80116b2:	4909      	ldr	r1, [pc, #36]	; (80116d8 <siprintf+0x3c>)
 80116b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80116b8:	9105      	str	r1, [sp, #20]
 80116ba:	6800      	ldr	r0, [r0, #0]
 80116bc:	a902      	add	r1, sp, #8
 80116be:	9301      	str	r3, [sp, #4]
 80116c0:	f000 f9da 	bl	8011a78 <_svfiprintf_r>
 80116c4:	2200      	movs	r2, #0
 80116c6:	9b02      	ldr	r3, [sp, #8]
 80116c8:	701a      	strb	r2, [r3, #0]
 80116ca:	b01c      	add	sp, #112	; 0x70
 80116cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80116d0:	b003      	add	sp, #12
 80116d2:	4770      	bx	lr
 80116d4:	20000210 	.word	0x20000210
 80116d8:	ffff0208 	.word	0xffff0208

080116dc <_strtol_l.isra.0>:
 80116dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116e0:	4680      	mov	r8, r0
 80116e2:	4689      	mov	r9, r1
 80116e4:	4692      	mov	sl, r2
 80116e6:	461e      	mov	r6, r3
 80116e8:	460f      	mov	r7, r1
 80116ea:	463d      	mov	r5, r7
 80116ec:	9808      	ldr	r0, [sp, #32]
 80116ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80116f2:	f000 f94f 	bl	8011994 <__locale_ctype_ptr_l>
 80116f6:	4420      	add	r0, r4
 80116f8:	7843      	ldrb	r3, [r0, #1]
 80116fa:	f013 0308 	ands.w	r3, r3, #8
 80116fe:	d132      	bne.n	8011766 <_strtol_l.isra.0+0x8a>
 8011700:	2c2d      	cmp	r4, #45	; 0x2d
 8011702:	d132      	bne.n	801176a <_strtol_l.isra.0+0x8e>
 8011704:	2201      	movs	r2, #1
 8011706:	787c      	ldrb	r4, [r7, #1]
 8011708:	1cbd      	adds	r5, r7, #2
 801170a:	2e00      	cmp	r6, #0
 801170c:	d05d      	beq.n	80117ca <_strtol_l.isra.0+0xee>
 801170e:	2e10      	cmp	r6, #16
 8011710:	d109      	bne.n	8011726 <_strtol_l.isra.0+0x4a>
 8011712:	2c30      	cmp	r4, #48	; 0x30
 8011714:	d107      	bne.n	8011726 <_strtol_l.isra.0+0x4a>
 8011716:	782b      	ldrb	r3, [r5, #0]
 8011718:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801171c:	2b58      	cmp	r3, #88	; 0x58
 801171e:	d14f      	bne.n	80117c0 <_strtol_l.isra.0+0xe4>
 8011720:	2610      	movs	r6, #16
 8011722:	786c      	ldrb	r4, [r5, #1]
 8011724:	3502      	adds	r5, #2
 8011726:	2a00      	cmp	r2, #0
 8011728:	bf14      	ite	ne
 801172a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801172e:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8011732:	2700      	movs	r7, #0
 8011734:	fbb1 fcf6 	udiv	ip, r1, r6
 8011738:	4638      	mov	r0, r7
 801173a:	fb06 1e1c 	mls	lr, r6, ip, r1
 801173e:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8011742:	2b09      	cmp	r3, #9
 8011744:	d817      	bhi.n	8011776 <_strtol_l.isra.0+0x9a>
 8011746:	461c      	mov	r4, r3
 8011748:	42a6      	cmp	r6, r4
 801174a:	dd23      	ble.n	8011794 <_strtol_l.isra.0+0xb8>
 801174c:	1c7b      	adds	r3, r7, #1
 801174e:	d007      	beq.n	8011760 <_strtol_l.isra.0+0x84>
 8011750:	4584      	cmp	ip, r0
 8011752:	d31c      	bcc.n	801178e <_strtol_l.isra.0+0xb2>
 8011754:	d101      	bne.n	801175a <_strtol_l.isra.0+0x7e>
 8011756:	45a6      	cmp	lr, r4
 8011758:	db19      	blt.n	801178e <_strtol_l.isra.0+0xb2>
 801175a:	2701      	movs	r7, #1
 801175c:	fb00 4006 	mla	r0, r0, r6, r4
 8011760:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011764:	e7eb      	b.n	801173e <_strtol_l.isra.0+0x62>
 8011766:	462f      	mov	r7, r5
 8011768:	e7bf      	b.n	80116ea <_strtol_l.isra.0+0xe>
 801176a:	2c2b      	cmp	r4, #43	; 0x2b
 801176c:	bf04      	itt	eq
 801176e:	1cbd      	addeq	r5, r7, #2
 8011770:	787c      	ldrbeq	r4, [r7, #1]
 8011772:	461a      	mov	r2, r3
 8011774:	e7c9      	b.n	801170a <_strtol_l.isra.0+0x2e>
 8011776:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 801177a:	2b19      	cmp	r3, #25
 801177c:	d801      	bhi.n	8011782 <_strtol_l.isra.0+0xa6>
 801177e:	3c37      	subs	r4, #55	; 0x37
 8011780:	e7e2      	b.n	8011748 <_strtol_l.isra.0+0x6c>
 8011782:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8011786:	2b19      	cmp	r3, #25
 8011788:	d804      	bhi.n	8011794 <_strtol_l.isra.0+0xb8>
 801178a:	3c57      	subs	r4, #87	; 0x57
 801178c:	e7dc      	b.n	8011748 <_strtol_l.isra.0+0x6c>
 801178e:	f04f 37ff 	mov.w	r7, #4294967295
 8011792:	e7e5      	b.n	8011760 <_strtol_l.isra.0+0x84>
 8011794:	1c7b      	adds	r3, r7, #1
 8011796:	d108      	bne.n	80117aa <_strtol_l.isra.0+0xce>
 8011798:	2322      	movs	r3, #34	; 0x22
 801179a:	4608      	mov	r0, r1
 801179c:	f8c8 3000 	str.w	r3, [r8]
 80117a0:	f1ba 0f00 	cmp.w	sl, #0
 80117a4:	d107      	bne.n	80117b6 <_strtol_l.isra.0+0xda>
 80117a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117aa:	b102      	cbz	r2, 80117ae <_strtol_l.isra.0+0xd2>
 80117ac:	4240      	negs	r0, r0
 80117ae:	f1ba 0f00 	cmp.w	sl, #0
 80117b2:	d0f8      	beq.n	80117a6 <_strtol_l.isra.0+0xca>
 80117b4:	b10f      	cbz	r7, 80117ba <_strtol_l.isra.0+0xde>
 80117b6:	f105 39ff 	add.w	r9, r5, #4294967295
 80117ba:	f8ca 9000 	str.w	r9, [sl]
 80117be:	e7f2      	b.n	80117a6 <_strtol_l.isra.0+0xca>
 80117c0:	2430      	movs	r4, #48	; 0x30
 80117c2:	2e00      	cmp	r6, #0
 80117c4:	d1af      	bne.n	8011726 <_strtol_l.isra.0+0x4a>
 80117c6:	2608      	movs	r6, #8
 80117c8:	e7ad      	b.n	8011726 <_strtol_l.isra.0+0x4a>
 80117ca:	2c30      	cmp	r4, #48	; 0x30
 80117cc:	d0a3      	beq.n	8011716 <_strtol_l.isra.0+0x3a>
 80117ce:	260a      	movs	r6, #10
 80117d0:	e7a9      	b.n	8011726 <_strtol_l.isra.0+0x4a>
	...

080117d4 <strtol>:
 80117d4:	4b08      	ldr	r3, [pc, #32]	; (80117f8 <strtol+0x24>)
 80117d6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80117d8:	681c      	ldr	r4, [r3, #0]
 80117da:	4d08      	ldr	r5, [pc, #32]	; (80117fc <strtol+0x28>)
 80117dc:	6a23      	ldr	r3, [r4, #32]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	bf08      	it	eq
 80117e2:	462b      	moveq	r3, r5
 80117e4:	9300      	str	r3, [sp, #0]
 80117e6:	4613      	mov	r3, r2
 80117e8:	460a      	mov	r2, r1
 80117ea:	4601      	mov	r1, r0
 80117ec:	4620      	mov	r0, r4
 80117ee:	f7ff ff75 	bl	80116dc <_strtol_l.isra.0>
 80117f2:	b003      	add	sp, #12
 80117f4:	bd30      	pop	{r4, r5, pc}
 80117f6:	bf00      	nop
 80117f8:	20000210 	.word	0x20000210
 80117fc:	20000274 	.word	0x20000274

08011800 <std>:
 8011800:	2300      	movs	r3, #0
 8011802:	b510      	push	{r4, lr}
 8011804:	4604      	mov	r4, r0
 8011806:	e9c0 3300 	strd	r3, r3, [r0]
 801180a:	6083      	str	r3, [r0, #8]
 801180c:	8181      	strh	r1, [r0, #12]
 801180e:	6643      	str	r3, [r0, #100]	; 0x64
 8011810:	81c2      	strh	r2, [r0, #14]
 8011812:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011816:	6183      	str	r3, [r0, #24]
 8011818:	4619      	mov	r1, r3
 801181a:	2208      	movs	r2, #8
 801181c:	305c      	adds	r0, #92	; 0x5c
 801181e:	f7ff fe67 	bl	80114f0 <memset>
 8011822:	4b05      	ldr	r3, [pc, #20]	; (8011838 <std+0x38>)
 8011824:	6224      	str	r4, [r4, #32]
 8011826:	6263      	str	r3, [r4, #36]	; 0x24
 8011828:	4b04      	ldr	r3, [pc, #16]	; (801183c <std+0x3c>)
 801182a:	62a3      	str	r3, [r4, #40]	; 0x28
 801182c:	4b04      	ldr	r3, [pc, #16]	; (8011840 <std+0x40>)
 801182e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011830:	4b04      	ldr	r3, [pc, #16]	; (8011844 <std+0x44>)
 8011832:	6323      	str	r3, [r4, #48]	; 0x30
 8011834:	bd10      	pop	{r4, pc}
 8011836:	bf00      	nop
 8011838:	080121f5 	.word	0x080121f5
 801183c:	08012217 	.word	0x08012217
 8011840:	0801224f 	.word	0x0801224f
 8011844:	08012273 	.word	0x08012273

08011848 <_cleanup_r>:
 8011848:	4901      	ldr	r1, [pc, #4]	; (8011850 <_cleanup_r+0x8>)
 801184a:	f000 b885 	b.w	8011958 <_fwalk_reent>
 801184e:	bf00      	nop
 8011850:	08012569 	.word	0x08012569

08011854 <__sfmoreglue>:
 8011854:	b570      	push	{r4, r5, r6, lr}
 8011856:	2568      	movs	r5, #104	; 0x68
 8011858:	1e4a      	subs	r2, r1, #1
 801185a:	4355      	muls	r5, r2
 801185c:	460e      	mov	r6, r1
 801185e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011862:	f7ff fe99 	bl	8011598 <_malloc_r>
 8011866:	4604      	mov	r4, r0
 8011868:	b140      	cbz	r0, 801187c <__sfmoreglue+0x28>
 801186a:	2100      	movs	r1, #0
 801186c:	e9c0 1600 	strd	r1, r6, [r0]
 8011870:	300c      	adds	r0, #12
 8011872:	60a0      	str	r0, [r4, #8]
 8011874:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011878:	f7ff fe3a 	bl	80114f0 <memset>
 801187c:	4620      	mov	r0, r4
 801187e:	bd70      	pop	{r4, r5, r6, pc}

08011880 <__sinit>:
 8011880:	6983      	ldr	r3, [r0, #24]
 8011882:	b510      	push	{r4, lr}
 8011884:	4604      	mov	r4, r0
 8011886:	bb33      	cbnz	r3, 80118d6 <__sinit+0x56>
 8011888:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801188c:	6503      	str	r3, [r0, #80]	; 0x50
 801188e:	4b12      	ldr	r3, [pc, #72]	; (80118d8 <__sinit+0x58>)
 8011890:	4a12      	ldr	r2, [pc, #72]	; (80118dc <__sinit+0x5c>)
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	6282      	str	r2, [r0, #40]	; 0x28
 8011896:	4298      	cmp	r0, r3
 8011898:	bf04      	itt	eq
 801189a:	2301      	moveq	r3, #1
 801189c:	6183      	streq	r3, [r0, #24]
 801189e:	f000 f81f 	bl	80118e0 <__sfp>
 80118a2:	6060      	str	r0, [r4, #4]
 80118a4:	4620      	mov	r0, r4
 80118a6:	f000 f81b 	bl	80118e0 <__sfp>
 80118aa:	60a0      	str	r0, [r4, #8]
 80118ac:	4620      	mov	r0, r4
 80118ae:	f000 f817 	bl	80118e0 <__sfp>
 80118b2:	2200      	movs	r2, #0
 80118b4:	60e0      	str	r0, [r4, #12]
 80118b6:	2104      	movs	r1, #4
 80118b8:	6860      	ldr	r0, [r4, #4]
 80118ba:	f7ff ffa1 	bl	8011800 <std>
 80118be:	2201      	movs	r2, #1
 80118c0:	2109      	movs	r1, #9
 80118c2:	68a0      	ldr	r0, [r4, #8]
 80118c4:	f7ff ff9c 	bl	8011800 <std>
 80118c8:	2202      	movs	r2, #2
 80118ca:	2112      	movs	r1, #18
 80118cc:	68e0      	ldr	r0, [r4, #12]
 80118ce:	f7ff ff97 	bl	8011800 <std>
 80118d2:	2301      	movs	r3, #1
 80118d4:	61a3      	str	r3, [r4, #24]
 80118d6:	bd10      	pop	{r4, pc}
 80118d8:	080139f0 	.word	0x080139f0
 80118dc:	08011849 	.word	0x08011849

080118e0 <__sfp>:
 80118e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80118e2:	4b1b      	ldr	r3, [pc, #108]	; (8011950 <__sfp+0x70>)
 80118e4:	4607      	mov	r7, r0
 80118e6:	681e      	ldr	r6, [r3, #0]
 80118e8:	69b3      	ldr	r3, [r6, #24]
 80118ea:	b913      	cbnz	r3, 80118f2 <__sfp+0x12>
 80118ec:	4630      	mov	r0, r6
 80118ee:	f7ff ffc7 	bl	8011880 <__sinit>
 80118f2:	3648      	adds	r6, #72	; 0x48
 80118f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80118f8:	3b01      	subs	r3, #1
 80118fa:	d503      	bpl.n	8011904 <__sfp+0x24>
 80118fc:	6833      	ldr	r3, [r6, #0]
 80118fe:	b133      	cbz	r3, 801190e <__sfp+0x2e>
 8011900:	6836      	ldr	r6, [r6, #0]
 8011902:	e7f7      	b.n	80118f4 <__sfp+0x14>
 8011904:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011908:	b16d      	cbz	r5, 8011926 <__sfp+0x46>
 801190a:	3468      	adds	r4, #104	; 0x68
 801190c:	e7f4      	b.n	80118f8 <__sfp+0x18>
 801190e:	2104      	movs	r1, #4
 8011910:	4638      	mov	r0, r7
 8011912:	f7ff ff9f 	bl	8011854 <__sfmoreglue>
 8011916:	6030      	str	r0, [r6, #0]
 8011918:	2800      	cmp	r0, #0
 801191a:	d1f1      	bne.n	8011900 <__sfp+0x20>
 801191c:	230c      	movs	r3, #12
 801191e:	4604      	mov	r4, r0
 8011920:	603b      	str	r3, [r7, #0]
 8011922:	4620      	mov	r0, r4
 8011924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011926:	4b0b      	ldr	r3, [pc, #44]	; (8011954 <__sfp+0x74>)
 8011928:	6665      	str	r5, [r4, #100]	; 0x64
 801192a:	e9c4 5500 	strd	r5, r5, [r4]
 801192e:	60a5      	str	r5, [r4, #8]
 8011930:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011934:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011938:	2208      	movs	r2, #8
 801193a:	4629      	mov	r1, r5
 801193c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011940:	f7ff fdd6 	bl	80114f0 <memset>
 8011944:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011948:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801194c:	e7e9      	b.n	8011922 <__sfp+0x42>
 801194e:	bf00      	nop
 8011950:	080139f0 	.word	0x080139f0
 8011954:	ffff0001 	.word	0xffff0001

08011958 <_fwalk_reent>:
 8011958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801195c:	4680      	mov	r8, r0
 801195e:	4689      	mov	r9, r1
 8011960:	2600      	movs	r6, #0
 8011962:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011966:	b914      	cbnz	r4, 801196e <_fwalk_reent+0x16>
 8011968:	4630      	mov	r0, r6
 801196a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801196e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8011972:	3f01      	subs	r7, #1
 8011974:	d501      	bpl.n	801197a <_fwalk_reent+0x22>
 8011976:	6824      	ldr	r4, [r4, #0]
 8011978:	e7f5      	b.n	8011966 <_fwalk_reent+0xe>
 801197a:	89ab      	ldrh	r3, [r5, #12]
 801197c:	2b01      	cmp	r3, #1
 801197e:	d907      	bls.n	8011990 <_fwalk_reent+0x38>
 8011980:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011984:	3301      	adds	r3, #1
 8011986:	d003      	beq.n	8011990 <_fwalk_reent+0x38>
 8011988:	4629      	mov	r1, r5
 801198a:	4640      	mov	r0, r8
 801198c:	47c8      	blx	r9
 801198e:	4306      	orrs	r6, r0
 8011990:	3568      	adds	r5, #104	; 0x68
 8011992:	e7ee      	b.n	8011972 <_fwalk_reent+0x1a>

08011994 <__locale_ctype_ptr_l>:
 8011994:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8011998:	4770      	bx	lr

0801199a <__ascii_mbtowc>:
 801199a:	b082      	sub	sp, #8
 801199c:	b901      	cbnz	r1, 80119a0 <__ascii_mbtowc+0x6>
 801199e:	a901      	add	r1, sp, #4
 80119a0:	b142      	cbz	r2, 80119b4 <__ascii_mbtowc+0x1a>
 80119a2:	b14b      	cbz	r3, 80119b8 <__ascii_mbtowc+0x1e>
 80119a4:	7813      	ldrb	r3, [r2, #0]
 80119a6:	600b      	str	r3, [r1, #0]
 80119a8:	7812      	ldrb	r2, [r2, #0]
 80119aa:	1c10      	adds	r0, r2, #0
 80119ac:	bf18      	it	ne
 80119ae:	2001      	movne	r0, #1
 80119b0:	b002      	add	sp, #8
 80119b2:	4770      	bx	lr
 80119b4:	4610      	mov	r0, r2
 80119b6:	e7fb      	b.n	80119b0 <__ascii_mbtowc+0x16>
 80119b8:	f06f 0001 	mvn.w	r0, #1
 80119bc:	e7f8      	b.n	80119b0 <__ascii_mbtowc+0x16>

080119be <__malloc_lock>:
 80119be:	4770      	bx	lr

080119c0 <__malloc_unlock>:
 80119c0:	4770      	bx	lr

080119c2 <__ssputs_r>:
 80119c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80119c6:	688e      	ldr	r6, [r1, #8]
 80119c8:	4682      	mov	sl, r0
 80119ca:	429e      	cmp	r6, r3
 80119cc:	460c      	mov	r4, r1
 80119ce:	4690      	mov	r8, r2
 80119d0:	4699      	mov	r9, r3
 80119d2:	d837      	bhi.n	8011a44 <__ssputs_r+0x82>
 80119d4:	898a      	ldrh	r2, [r1, #12]
 80119d6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80119da:	d031      	beq.n	8011a40 <__ssputs_r+0x7e>
 80119dc:	2302      	movs	r3, #2
 80119de:	6825      	ldr	r5, [r4, #0]
 80119e0:	6909      	ldr	r1, [r1, #16]
 80119e2:	1a6f      	subs	r7, r5, r1
 80119e4:	6965      	ldr	r5, [r4, #20]
 80119e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80119ea:	fb95 f5f3 	sdiv	r5, r5, r3
 80119ee:	f109 0301 	add.w	r3, r9, #1
 80119f2:	443b      	add	r3, r7
 80119f4:	429d      	cmp	r5, r3
 80119f6:	bf38      	it	cc
 80119f8:	461d      	movcc	r5, r3
 80119fa:	0553      	lsls	r3, r2, #21
 80119fc:	d530      	bpl.n	8011a60 <__ssputs_r+0x9e>
 80119fe:	4629      	mov	r1, r5
 8011a00:	f7ff fdca 	bl	8011598 <_malloc_r>
 8011a04:	4606      	mov	r6, r0
 8011a06:	b950      	cbnz	r0, 8011a1e <__ssputs_r+0x5c>
 8011a08:	230c      	movs	r3, #12
 8011a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8011a0e:	f8ca 3000 	str.w	r3, [sl]
 8011a12:	89a3      	ldrh	r3, [r4, #12]
 8011a14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011a18:	81a3      	strh	r3, [r4, #12]
 8011a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a1e:	463a      	mov	r2, r7
 8011a20:	6921      	ldr	r1, [r4, #16]
 8011a22:	f7ff fd5a 	bl	80114da <memcpy>
 8011a26:	89a3      	ldrh	r3, [r4, #12]
 8011a28:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011a2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011a30:	81a3      	strh	r3, [r4, #12]
 8011a32:	6126      	str	r6, [r4, #16]
 8011a34:	443e      	add	r6, r7
 8011a36:	6026      	str	r6, [r4, #0]
 8011a38:	464e      	mov	r6, r9
 8011a3a:	6165      	str	r5, [r4, #20]
 8011a3c:	1bed      	subs	r5, r5, r7
 8011a3e:	60a5      	str	r5, [r4, #8]
 8011a40:	454e      	cmp	r6, r9
 8011a42:	d900      	bls.n	8011a46 <__ssputs_r+0x84>
 8011a44:	464e      	mov	r6, r9
 8011a46:	4632      	mov	r2, r6
 8011a48:	4641      	mov	r1, r8
 8011a4a:	6820      	ldr	r0, [r4, #0]
 8011a4c:	f000 fe3a 	bl	80126c4 <memmove>
 8011a50:	68a3      	ldr	r3, [r4, #8]
 8011a52:	2000      	movs	r0, #0
 8011a54:	1b9b      	subs	r3, r3, r6
 8011a56:	60a3      	str	r3, [r4, #8]
 8011a58:	6823      	ldr	r3, [r4, #0]
 8011a5a:	441e      	add	r6, r3
 8011a5c:	6026      	str	r6, [r4, #0]
 8011a5e:	e7dc      	b.n	8011a1a <__ssputs_r+0x58>
 8011a60:	462a      	mov	r2, r5
 8011a62:	f000 fe48 	bl	80126f6 <_realloc_r>
 8011a66:	4606      	mov	r6, r0
 8011a68:	2800      	cmp	r0, #0
 8011a6a:	d1e2      	bne.n	8011a32 <__ssputs_r+0x70>
 8011a6c:	6921      	ldr	r1, [r4, #16]
 8011a6e:	4650      	mov	r0, sl
 8011a70:	f7ff fd46 	bl	8011500 <_free_r>
 8011a74:	e7c8      	b.n	8011a08 <__ssputs_r+0x46>
	...

08011a78 <_svfiprintf_r>:
 8011a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a7c:	461d      	mov	r5, r3
 8011a7e:	898b      	ldrh	r3, [r1, #12]
 8011a80:	b09d      	sub	sp, #116	; 0x74
 8011a82:	061f      	lsls	r7, r3, #24
 8011a84:	4680      	mov	r8, r0
 8011a86:	460c      	mov	r4, r1
 8011a88:	4616      	mov	r6, r2
 8011a8a:	d50f      	bpl.n	8011aac <_svfiprintf_r+0x34>
 8011a8c:	690b      	ldr	r3, [r1, #16]
 8011a8e:	b96b      	cbnz	r3, 8011aac <_svfiprintf_r+0x34>
 8011a90:	2140      	movs	r1, #64	; 0x40
 8011a92:	f7ff fd81 	bl	8011598 <_malloc_r>
 8011a96:	6020      	str	r0, [r4, #0]
 8011a98:	6120      	str	r0, [r4, #16]
 8011a9a:	b928      	cbnz	r0, 8011aa8 <_svfiprintf_r+0x30>
 8011a9c:	230c      	movs	r3, #12
 8011a9e:	f8c8 3000 	str.w	r3, [r8]
 8011aa2:	f04f 30ff 	mov.w	r0, #4294967295
 8011aa6:	e0c8      	b.n	8011c3a <_svfiprintf_r+0x1c2>
 8011aa8:	2340      	movs	r3, #64	; 0x40
 8011aaa:	6163      	str	r3, [r4, #20]
 8011aac:	2300      	movs	r3, #0
 8011aae:	9309      	str	r3, [sp, #36]	; 0x24
 8011ab0:	2320      	movs	r3, #32
 8011ab2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011ab6:	2330      	movs	r3, #48	; 0x30
 8011ab8:	f04f 0b01 	mov.w	fp, #1
 8011abc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011ac0:	9503      	str	r5, [sp, #12]
 8011ac2:	4637      	mov	r7, r6
 8011ac4:	463d      	mov	r5, r7
 8011ac6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011aca:	b10b      	cbz	r3, 8011ad0 <_svfiprintf_r+0x58>
 8011acc:	2b25      	cmp	r3, #37	; 0x25
 8011ace:	d13e      	bne.n	8011b4e <_svfiprintf_r+0xd6>
 8011ad0:	ebb7 0a06 	subs.w	sl, r7, r6
 8011ad4:	d00b      	beq.n	8011aee <_svfiprintf_r+0x76>
 8011ad6:	4653      	mov	r3, sl
 8011ad8:	4632      	mov	r2, r6
 8011ada:	4621      	mov	r1, r4
 8011adc:	4640      	mov	r0, r8
 8011ade:	f7ff ff70 	bl	80119c2 <__ssputs_r>
 8011ae2:	3001      	adds	r0, #1
 8011ae4:	f000 80a4 	beq.w	8011c30 <_svfiprintf_r+0x1b8>
 8011ae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011aea:	4453      	add	r3, sl
 8011aec:	9309      	str	r3, [sp, #36]	; 0x24
 8011aee:	783b      	ldrb	r3, [r7, #0]
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	f000 809d 	beq.w	8011c30 <_svfiprintf_r+0x1b8>
 8011af6:	2300      	movs	r3, #0
 8011af8:	f04f 32ff 	mov.w	r2, #4294967295
 8011afc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011b00:	9304      	str	r3, [sp, #16]
 8011b02:	9307      	str	r3, [sp, #28]
 8011b04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011b08:	931a      	str	r3, [sp, #104]	; 0x68
 8011b0a:	462f      	mov	r7, r5
 8011b0c:	2205      	movs	r2, #5
 8011b0e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8011b12:	4850      	ldr	r0, [pc, #320]	; (8011c54 <_svfiprintf_r+0x1dc>)
 8011b14:	f000 fdc8 	bl	80126a8 <memchr>
 8011b18:	9b04      	ldr	r3, [sp, #16]
 8011b1a:	b9d0      	cbnz	r0, 8011b52 <_svfiprintf_r+0xda>
 8011b1c:	06d9      	lsls	r1, r3, #27
 8011b1e:	bf44      	itt	mi
 8011b20:	2220      	movmi	r2, #32
 8011b22:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011b26:	071a      	lsls	r2, r3, #28
 8011b28:	bf44      	itt	mi
 8011b2a:	222b      	movmi	r2, #43	; 0x2b
 8011b2c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011b30:	782a      	ldrb	r2, [r5, #0]
 8011b32:	2a2a      	cmp	r2, #42	; 0x2a
 8011b34:	d015      	beq.n	8011b62 <_svfiprintf_r+0xea>
 8011b36:	462f      	mov	r7, r5
 8011b38:	2000      	movs	r0, #0
 8011b3a:	250a      	movs	r5, #10
 8011b3c:	9a07      	ldr	r2, [sp, #28]
 8011b3e:	4639      	mov	r1, r7
 8011b40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011b44:	3b30      	subs	r3, #48	; 0x30
 8011b46:	2b09      	cmp	r3, #9
 8011b48:	d94d      	bls.n	8011be6 <_svfiprintf_r+0x16e>
 8011b4a:	b1b8      	cbz	r0, 8011b7c <_svfiprintf_r+0x104>
 8011b4c:	e00f      	b.n	8011b6e <_svfiprintf_r+0xf6>
 8011b4e:	462f      	mov	r7, r5
 8011b50:	e7b8      	b.n	8011ac4 <_svfiprintf_r+0x4c>
 8011b52:	4a40      	ldr	r2, [pc, #256]	; (8011c54 <_svfiprintf_r+0x1dc>)
 8011b54:	463d      	mov	r5, r7
 8011b56:	1a80      	subs	r0, r0, r2
 8011b58:	fa0b f000 	lsl.w	r0, fp, r0
 8011b5c:	4318      	orrs	r0, r3
 8011b5e:	9004      	str	r0, [sp, #16]
 8011b60:	e7d3      	b.n	8011b0a <_svfiprintf_r+0x92>
 8011b62:	9a03      	ldr	r2, [sp, #12]
 8011b64:	1d11      	adds	r1, r2, #4
 8011b66:	6812      	ldr	r2, [r2, #0]
 8011b68:	9103      	str	r1, [sp, #12]
 8011b6a:	2a00      	cmp	r2, #0
 8011b6c:	db01      	blt.n	8011b72 <_svfiprintf_r+0xfa>
 8011b6e:	9207      	str	r2, [sp, #28]
 8011b70:	e004      	b.n	8011b7c <_svfiprintf_r+0x104>
 8011b72:	4252      	negs	r2, r2
 8011b74:	f043 0302 	orr.w	r3, r3, #2
 8011b78:	9207      	str	r2, [sp, #28]
 8011b7a:	9304      	str	r3, [sp, #16]
 8011b7c:	783b      	ldrb	r3, [r7, #0]
 8011b7e:	2b2e      	cmp	r3, #46	; 0x2e
 8011b80:	d10c      	bne.n	8011b9c <_svfiprintf_r+0x124>
 8011b82:	787b      	ldrb	r3, [r7, #1]
 8011b84:	2b2a      	cmp	r3, #42	; 0x2a
 8011b86:	d133      	bne.n	8011bf0 <_svfiprintf_r+0x178>
 8011b88:	9b03      	ldr	r3, [sp, #12]
 8011b8a:	3702      	adds	r7, #2
 8011b8c:	1d1a      	adds	r2, r3, #4
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	9203      	str	r2, [sp, #12]
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	bfb8      	it	lt
 8011b96:	f04f 33ff 	movlt.w	r3, #4294967295
 8011b9a:	9305      	str	r3, [sp, #20]
 8011b9c:	4d2e      	ldr	r5, [pc, #184]	; (8011c58 <_svfiprintf_r+0x1e0>)
 8011b9e:	2203      	movs	r2, #3
 8011ba0:	7839      	ldrb	r1, [r7, #0]
 8011ba2:	4628      	mov	r0, r5
 8011ba4:	f000 fd80 	bl	80126a8 <memchr>
 8011ba8:	b138      	cbz	r0, 8011bba <_svfiprintf_r+0x142>
 8011baa:	2340      	movs	r3, #64	; 0x40
 8011bac:	1b40      	subs	r0, r0, r5
 8011bae:	fa03 f000 	lsl.w	r0, r3, r0
 8011bb2:	9b04      	ldr	r3, [sp, #16]
 8011bb4:	3701      	adds	r7, #1
 8011bb6:	4303      	orrs	r3, r0
 8011bb8:	9304      	str	r3, [sp, #16]
 8011bba:	7839      	ldrb	r1, [r7, #0]
 8011bbc:	2206      	movs	r2, #6
 8011bbe:	4827      	ldr	r0, [pc, #156]	; (8011c5c <_svfiprintf_r+0x1e4>)
 8011bc0:	1c7e      	adds	r6, r7, #1
 8011bc2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011bc6:	f000 fd6f 	bl	80126a8 <memchr>
 8011bca:	2800      	cmp	r0, #0
 8011bcc:	d038      	beq.n	8011c40 <_svfiprintf_r+0x1c8>
 8011bce:	4b24      	ldr	r3, [pc, #144]	; (8011c60 <_svfiprintf_r+0x1e8>)
 8011bd0:	bb13      	cbnz	r3, 8011c18 <_svfiprintf_r+0x1a0>
 8011bd2:	9b03      	ldr	r3, [sp, #12]
 8011bd4:	3307      	adds	r3, #7
 8011bd6:	f023 0307 	bic.w	r3, r3, #7
 8011bda:	3308      	adds	r3, #8
 8011bdc:	9303      	str	r3, [sp, #12]
 8011bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011be0:	444b      	add	r3, r9
 8011be2:	9309      	str	r3, [sp, #36]	; 0x24
 8011be4:	e76d      	b.n	8011ac2 <_svfiprintf_r+0x4a>
 8011be6:	fb05 3202 	mla	r2, r5, r2, r3
 8011bea:	2001      	movs	r0, #1
 8011bec:	460f      	mov	r7, r1
 8011bee:	e7a6      	b.n	8011b3e <_svfiprintf_r+0xc6>
 8011bf0:	2300      	movs	r3, #0
 8011bf2:	250a      	movs	r5, #10
 8011bf4:	4619      	mov	r1, r3
 8011bf6:	3701      	adds	r7, #1
 8011bf8:	9305      	str	r3, [sp, #20]
 8011bfa:	4638      	mov	r0, r7
 8011bfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c00:	3a30      	subs	r2, #48	; 0x30
 8011c02:	2a09      	cmp	r2, #9
 8011c04:	d903      	bls.n	8011c0e <_svfiprintf_r+0x196>
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d0c8      	beq.n	8011b9c <_svfiprintf_r+0x124>
 8011c0a:	9105      	str	r1, [sp, #20]
 8011c0c:	e7c6      	b.n	8011b9c <_svfiprintf_r+0x124>
 8011c0e:	fb05 2101 	mla	r1, r5, r1, r2
 8011c12:	2301      	movs	r3, #1
 8011c14:	4607      	mov	r7, r0
 8011c16:	e7f0      	b.n	8011bfa <_svfiprintf_r+0x182>
 8011c18:	ab03      	add	r3, sp, #12
 8011c1a:	9300      	str	r3, [sp, #0]
 8011c1c:	4622      	mov	r2, r4
 8011c1e:	4b11      	ldr	r3, [pc, #68]	; (8011c64 <_svfiprintf_r+0x1ec>)
 8011c20:	a904      	add	r1, sp, #16
 8011c22:	4640      	mov	r0, r8
 8011c24:	f3af 8000 	nop.w
 8011c28:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011c2c:	4681      	mov	r9, r0
 8011c2e:	d1d6      	bne.n	8011bde <_svfiprintf_r+0x166>
 8011c30:	89a3      	ldrh	r3, [r4, #12]
 8011c32:	065b      	lsls	r3, r3, #25
 8011c34:	f53f af35 	bmi.w	8011aa2 <_svfiprintf_r+0x2a>
 8011c38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011c3a:	b01d      	add	sp, #116	; 0x74
 8011c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c40:	ab03      	add	r3, sp, #12
 8011c42:	9300      	str	r3, [sp, #0]
 8011c44:	4622      	mov	r2, r4
 8011c46:	4b07      	ldr	r3, [pc, #28]	; (8011c64 <_svfiprintf_r+0x1ec>)
 8011c48:	a904      	add	r1, sp, #16
 8011c4a:	4640      	mov	r0, r8
 8011c4c:	f000 f9c0 	bl	8011fd0 <_printf_i>
 8011c50:	e7ea      	b.n	8011c28 <_svfiprintf_r+0x1b0>
 8011c52:	bf00      	nop
 8011c54:	08013a5e 	.word	0x08013a5e
 8011c58:	08013a64 	.word	0x08013a64
 8011c5c:	08013a68 	.word	0x08013a68
 8011c60:	00000000 	.word	0x00000000
 8011c64:	080119c3 	.word	0x080119c3

08011c68 <__sfputc_r>:
 8011c68:	6893      	ldr	r3, [r2, #8]
 8011c6a:	b410      	push	{r4}
 8011c6c:	3b01      	subs	r3, #1
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	6093      	str	r3, [r2, #8]
 8011c72:	da07      	bge.n	8011c84 <__sfputc_r+0x1c>
 8011c74:	6994      	ldr	r4, [r2, #24]
 8011c76:	42a3      	cmp	r3, r4
 8011c78:	db01      	blt.n	8011c7e <__sfputc_r+0x16>
 8011c7a:	290a      	cmp	r1, #10
 8011c7c:	d102      	bne.n	8011c84 <__sfputc_r+0x1c>
 8011c7e:	bc10      	pop	{r4}
 8011c80:	f000 bafc 	b.w	801227c <__swbuf_r>
 8011c84:	6813      	ldr	r3, [r2, #0]
 8011c86:	1c58      	adds	r0, r3, #1
 8011c88:	6010      	str	r0, [r2, #0]
 8011c8a:	7019      	strb	r1, [r3, #0]
 8011c8c:	4608      	mov	r0, r1
 8011c8e:	bc10      	pop	{r4}
 8011c90:	4770      	bx	lr

08011c92 <__sfputs_r>:
 8011c92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c94:	4606      	mov	r6, r0
 8011c96:	460f      	mov	r7, r1
 8011c98:	4614      	mov	r4, r2
 8011c9a:	18d5      	adds	r5, r2, r3
 8011c9c:	42ac      	cmp	r4, r5
 8011c9e:	d101      	bne.n	8011ca4 <__sfputs_r+0x12>
 8011ca0:	2000      	movs	r0, #0
 8011ca2:	e007      	b.n	8011cb4 <__sfputs_r+0x22>
 8011ca4:	463a      	mov	r2, r7
 8011ca6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011caa:	4630      	mov	r0, r6
 8011cac:	f7ff ffdc 	bl	8011c68 <__sfputc_r>
 8011cb0:	1c43      	adds	r3, r0, #1
 8011cb2:	d1f3      	bne.n	8011c9c <__sfputs_r+0xa>
 8011cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011cb8 <_vfiprintf_r>:
 8011cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cbc:	460c      	mov	r4, r1
 8011cbe:	b09d      	sub	sp, #116	; 0x74
 8011cc0:	4617      	mov	r7, r2
 8011cc2:	461d      	mov	r5, r3
 8011cc4:	4606      	mov	r6, r0
 8011cc6:	b118      	cbz	r0, 8011cd0 <_vfiprintf_r+0x18>
 8011cc8:	6983      	ldr	r3, [r0, #24]
 8011cca:	b90b      	cbnz	r3, 8011cd0 <_vfiprintf_r+0x18>
 8011ccc:	f7ff fdd8 	bl	8011880 <__sinit>
 8011cd0:	4b7c      	ldr	r3, [pc, #496]	; (8011ec4 <_vfiprintf_r+0x20c>)
 8011cd2:	429c      	cmp	r4, r3
 8011cd4:	d158      	bne.n	8011d88 <_vfiprintf_r+0xd0>
 8011cd6:	6874      	ldr	r4, [r6, #4]
 8011cd8:	89a3      	ldrh	r3, [r4, #12]
 8011cda:	0718      	lsls	r0, r3, #28
 8011cdc:	d55e      	bpl.n	8011d9c <_vfiprintf_r+0xe4>
 8011cde:	6923      	ldr	r3, [r4, #16]
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d05b      	beq.n	8011d9c <_vfiprintf_r+0xe4>
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	9309      	str	r3, [sp, #36]	; 0x24
 8011ce8:	2320      	movs	r3, #32
 8011cea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011cee:	2330      	movs	r3, #48	; 0x30
 8011cf0:	f04f 0b01 	mov.w	fp, #1
 8011cf4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011cf8:	9503      	str	r5, [sp, #12]
 8011cfa:	46b8      	mov	r8, r7
 8011cfc:	4645      	mov	r5, r8
 8011cfe:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011d02:	b10b      	cbz	r3, 8011d08 <_vfiprintf_r+0x50>
 8011d04:	2b25      	cmp	r3, #37	; 0x25
 8011d06:	d154      	bne.n	8011db2 <_vfiprintf_r+0xfa>
 8011d08:	ebb8 0a07 	subs.w	sl, r8, r7
 8011d0c:	d00b      	beq.n	8011d26 <_vfiprintf_r+0x6e>
 8011d0e:	4653      	mov	r3, sl
 8011d10:	463a      	mov	r2, r7
 8011d12:	4621      	mov	r1, r4
 8011d14:	4630      	mov	r0, r6
 8011d16:	f7ff ffbc 	bl	8011c92 <__sfputs_r>
 8011d1a:	3001      	adds	r0, #1
 8011d1c:	f000 80c2 	beq.w	8011ea4 <_vfiprintf_r+0x1ec>
 8011d20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d22:	4453      	add	r3, sl
 8011d24:	9309      	str	r3, [sp, #36]	; 0x24
 8011d26:	f898 3000 	ldrb.w	r3, [r8]
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	f000 80ba 	beq.w	8011ea4 <_vfiprintf_r+0x1ec>
 8011d30:	2300      	movs	r3, #0
 8011d32:	f04f 32ff 	mov.w	r2, #4294967295
 8011d36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011d3a:	9304      	str	r3, [sp, #16]
 8011d3c:	9307      	str	r3, [sp, #28]
 8011d3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011d42:	931a      	str	r3, [sp, #104]	; 0x68
 8011d44:	46a8      	mov	r8, r5
 8011d46:	2205      	movs	r2, #5
 8011d48:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011d4c:	485e      	ldr	r0, [pc, #376]	; (8011ec8 <_vfiprintf_r+0x210>)
 8011d4e:	f000 fcab 	bl	80126a8 <memchr>
 8011d52:	9b04      	ldr	r3, [sp, #16]
 8011d54:	bb78      	cbnz	r0, 8011db6 <_vfiprintf_r+0xfe>
 8011d56:	06d9      	lsls	r1, r3, #27
 8011d58:	bf44      	itt	mi
 8011d5a:	2220      	movmi	r2, #32
 8011d5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011d60:	071a      	lsls	r2, r3, #28
 8011d62:	bf44      	itt	mi
 8011d64:	222b      	movmi	r2, #43	; 0x2b
 8011d66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011d6a:	782a      	ldrb	r2, [r5, #0]
 8011d6c:	2a2a      	cmp	r2, #42	; 0x2a
 8011d6e:	d02a      	beq.n	8011dc6 <_vfiprintf_r+0x10e>
 8011d70:	46a8      	mov	r8, r5
 8011d72:	2000      	movs	r0, #0
 8011d74:	250a      	movs	r5, #10
 8011d76:	9a07      	ldr	r2, [sp, #28]
 8011d78:	4641      	mov	r1, r8
 8011d7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011d7e:	3b30      	subs	r3, #48	; 0x30
 8011d80:	2b09      	cmp	r3, #9
 8011d82:	d969      	bls.n	8011e58 <_vfiprintf_r+0x1a0>
 8011d84:	b360      	cbz	r0, 8011de0 <_vfiprintf_r+0x128>
 8011d86:	e024      	b.n	8011dd2 <_vfiprintf_r+0x11a>
 8011d88:	4b50      	ldr	r3, [pc, #320]	; (8011ecc <_vfiprintf_r+0x214>)
 8011d8a:	429c      	cmp	r4, r3
 8011d8c:	d101      	bne.n	8011d92 <_vfiprintf_r+0xda>
 8011d8e:	68b4      	ldr	r4, [r6, #8]
 8011d90:	e7a2      	b.n	8011cd8 <_vfiprintf_r+0x20>
 8011d92:	4b4f      	ldr	r3, [pc, #316]	; (8011ed0 <_vfiprintf_r+0x218>)
 8011d94:	429c      	cmp	r4, r3
 8011d96:	bf08      	it	eq
 8011d98:	68f4      	ldreq	r4, [r6, #12]
 8011d9a:	e79d      	b.n	8011cd8 <_vfiprintf_r+0x20>
 8011d9c:	4621      	mov	r1, r4
 8011d9e:	4630      	mov	r0, r6
 8011da0:	f000 fade 	bl	8012360 <__swsetup_r>
 8011da4:	2800      	cmp	r0, #0
 8011da6:	d09d      	beq.n	8011ce4 <_vfiprintf_r+0x2c>
 8011da8:	f04f 30ff 	mov.w	r0, #4294967295
 8011dac:	b01d      	add	sp, #116	; 0x74
 8011dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011db2:	46a8      	mov	r8, r5
 8011db4:	e7a2      	b.n	8011cfc <_vfiprintf_r+0x44>
 8011db6:	4a44      	ldr	r2, [pc, #272]	; (8011ec8 <_vfiprintf_r+0x210>)
 8011db8:	4645      	mov	r5, r8
 8011dba:	1a80      	subs	r0, r0, r2
 8011dbc:	fa0b f000 	lsl.w	r0, fp, r0
 8011dc0:	4318      	orrs	r0, r3
 8011dc2:	9004      	str	r0, [sp, #16]
 8011dc4:	e7be      	b.n	8011d44 <_vfiprintf_r+0x8c>
 8011dc6:	9a03      	ldr	r2, [sp, #12]
 8011dc8:	1d11      	adds	r1, r2, #4
 8011dca:	6812      	ldr	r2, [r2, #0]
 8011dcc:	9103      	str	r1, [sp, #12]
 8011dce:	2a00      	cmp	r2, #0
 8011dd0:	db01      	blt.n	8011dd6 <_vfiprintf_r+0x11e>
 8011dd2:	9207      	str	r2, [sp, #28]
 8011dd4:	e004      	b.n	8011de0 <_vfiprintf_r+0x128>
 8011dd6:	4252      	negs	r2, r2
 8011dd8:	f043 0302 	orr.w	r3, r3, #2
 8011ddc:	9207      	str	r2, [sp, #28]
 8011dde:	9304      	str	r3, [sp, #16]
 8011de0:	f898 3000 	ldrb.w	r3, [r8]
 8011de4:	2b2e      	cmp	r3, #46	; 0x2e
 8011de6:	d10e      	bne.n	8011e06 <_vfiprintf_r+0x14e>
 8011de8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011dec:	2b2a      	cmp	r3, #42	; 0x2a
 8011dee:	d138      	bne.n	8011e62 <_vfiprintf_r+0x1aa>
 8011df0:	9b03      	ldr	r3, [sp, #12]
 8011df2:	f108 0802 	add.w	r8, r8, #2
 8011df6:	1d1a      	adds	r2, r3, #4
 8011df8:	681b      	ldr	r3, [r3, #0]
 8011dfa:	9203      	str	r2, [sp, #12]
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	bfb8      	it	lt
 8011e00:	f04f 33ff 	movlt.w	r3, #4294967295
 8011e04:	9305      	str	r3, [sp, #20]
 8011e06:	4d33      	ldr	r5, [pc, #204]	; (8011ed4 <_vfiprintf_r+0x21c>)
 8011e08:	2203      	movs	r2, #3
 8011e0a:	f898 1000 	ldrb.w	r1, [r8]
 8011e0e:	4628      	mov	r0, r5
 8011e10:	f000 fc4a 	bl	80126a8 <memchr>
 8011e14:	b140      	cbz	r0, 8011e28 <_vfiprintf_r+0x170>
 8011e16:	2340      	movs	r3, #64	; 0x40
 8011e18:	1b40      	subs	r0, r0, r5
 8011e1a:	fa03 f000 	lsl.w	r0, r3, r0
 8011e1e:	9b04      	ldr	r3, [sp, #16]
 8011e20:	f108 0801 	add.w	r8, r8, #1
 8011e24:	4303      	orrs	r3, r0
 8011e26:	9304      	str	r3, [sp, #16]
 8011e28:	f898 1000 	ldrb.w	r1, [r8]
 8011e2c:	2206      	movs	r2, #6
 8011e2e:	482a      	ldr	r0, [pc, #168]	; (8011ed8 <_vfiprintf_r+0x220>)
 8011e30:	f108 0701 	add.w	r7, r8, #1
 8011e34:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011e38:	f000 fc36 	bl	80126a8 <memchr>
 8011e3c:	2800      	cmp	r0, #0
 8011e3e:	d037      	beq.n	8011eb0 <_vfiprintf_r+0x1f8>
 8011e40:	4b26      	ldr	r3, [pc, #152]	; (8011edc <_vfiprintf_r+0x224>)
 8011e42:	bb1b      	cbnz	r3, 8011e8c <_vfiprintf_r+0x1d4>
 8011e44:	9b03      	ldr	r3, [sp, #12]
 8011e46:	3307      	adds	r3, #7
 8011e48:	f023 0307 	bic.w	r3, r3, #7
 8011e4c:	3308      	adds	r3, #8
 8011e4e:	9303      	str	r3, [sp, #12]
 8011e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e52:	444b      	add	r3, r9
 8011e54:	9309      	str	r3, [sp, #36]	; 0x24
 8011e56:	e750      	b.n	8011cfa <_vfiprintf_r+0x42>
 8011e58:	fb05 3202 	mla	r2, r5, r2, r3
 8011e5c:	2001      	movs	r0, #1
 8011e5e:	4688      	mov	r8, r1
 8011e60:	e78a      	b.n	8011d78 <_vfiprintf_r+0xc0>
 8011e62:	2300      	movs	r3, #0
 8011e64:	250a      	movs	r5, #10
 8011e66:	4619      	mov	r1, r3
 8011e68:	f108 0801 	add.w	r8, r8, #1
 8011e6c:	9305      	str	r3, [sp, #20]
 8011e6e:	4640      	mov	r0, r8
 8011e70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011e74:	3a30      	subs	r2, #48	; 0x30
 8011e76:	2a09      	cmp	r2, #9
 8011e78:	d903      	bls.n	8011e82 <_vfiprintf_r+0x1ca>
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	d0c3      	beq.n	8011e06 <_vfiprintf_r+0x14e>
 8011e7e:	9105      	str	r1, [sp, #20]
 8011e80:	e7c1      	b.n	8011e06 <_vfiprintf_r+0x14e>
 8011e82:	fb05 2101 	mla	r1, r5, r1, r2
 8011e86:	2301      	movs	r3, #1
 8011e88:	4680      	mov	r8, r0
 8011e8a:	e7f0      	b.n	8011e6e <_vfiprintf_r+0x1b6>
 8011e8c:	ab03      	add	r3, sp, #12
 8011e8e:	9300      	str	r3, [sp, #0]
 8011e90:	4622      	mov	r2, r4
 8011e92:	4b13      	ldr	r3, [pc, #76]	; (8011ee0 <_vfiprintf_r+0x228>)
 8011e94:	a904      	add	r1, sp, #16
 8011e96:	4630      	mov	r0, r6
 8011e98:	f3af 8000 	nop.w
 8011e9c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011ea0:	4681      	mov	r9, r0
 8011ea2:	d1d5      	bne.n	8011e50 <_vfiprintf_r+0x198>
 8011ea4:	89a3      	ldrh	r3, [r4, #12]
 8011ea6:	065b      	lsls	r3, r3, #25
 8011ea8:	f53f af7e 	bmi.w	8011da8 <_vfiprintf_r+0xf0>
 8011eac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011eae:	e77d      	b.n	8011dac <_vfiprintf_r+0xf4>
 8011eb0:	ab03      	add	r3, sp, #12
 8011eb2:	9300      	str	r3, [sp, #0]
 8011eb4:	4622      	mov	r2, r4
 8011eb6:	4b0a      	ldr	r3, [pc, #40]	; (8011ee0 <_vfiprintf_r+0x228>)
 8011eb8:	a904      	add	r1, sp, #16
 8011eba:	4630      	mov	r0, r6
 8011ebc:	f000 f888 	bl	8011fd0 <_printf_i>
 8011ec0:	e7ec      	b.n	8011e9c <_vfiprintf_r+0x1e4>
 8011ec2:	bf00      	nop
 8011ec4:	08013a14 	.word	0x08013a14
 8011ec8:	08013a5e 	.word	0x08013a5e
 8011ecc:	08013a34 	.word	0x08013a34
 8011ed0:	080139f4 	.word	0x080139f4
 8011ed4:	08013a64 	.word	0x08013a64
 8011ed8:	08013a68 	.word	0x08013a68
 8011edc:	00000000 	.word	0x00000000
 8011ee0:	08011c93 	.word	0x08011c93

08011ee4 <_printf_common>:
 8011ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ee8:	4691      	mov	r9, r2
 8011eea:	461f      	mov	r7, r3
 8011eec:	688a      	ldr	r2, [r1, #8]
 8011eee:	690b      	ldr	r3, [r1, #16]
 8011ef0:	4606      	mov	r6, r0
 8011ef2:	4293      	cmp	r3, r2
 8011ef4:	bfb8      	it	lt
 8011ef6:	4613      	movlt	r3, r2
 8011ef8:	f8c9 3000 	str.w	r3, [r9]
 8011efc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011f00:	460c      	mov	r4, r1
 8011f02:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011f06:	b112      	cbz	r2, 8011f0e <_printf_common+0x2a>
 8011f08:	3301      	adds	r3, #1
 8011f0a:	f8c9 3000 	str.w	r3, [r9]
 8011f0e:	6823      	ldr	r3, [r4, #0]
 8011f10:	0699      	lsls	r1, r3, #26
 8011f12:	bf42      	ittt	mi
 8011f14:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011f18:	3302      	addmi	r3, #2
 8011f1a:	f8c9 3000 	strmi.w	r3, [r9]
 8011f1e:	6825      	ldr	r5, [r4, #0]
 8011f20:	f015 0506 	ands.w	r5, r5, #6
 8011f24:	d107      	bne.n	8011f36 <_printf_common+0x52>
 8011f26:	f104 0a19 	add.w	sl, r4, #25
 8011f2a:	68e3      	ldr	r3, [r4, #12]
 8011f2c:	f8d9 2000 	ldr.w	r2, [r9]
 8011f30:	1a9b      	subs	r3, r3, r2
 8011f32:	42ab      	cmp	r3, r5
 8011f34:	dc29      	bgt.n	8011f8a <_printf_common+0xa6>
 8011f36:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011f3a:	6822      	ldr	r2, [r4, #0]
 8011f3c:	3300      	adds	r3, #0
 8011f3e:	bf18      	it	ne
 8011f40:	2301      	movne	r3, #1
 8011f42:	0692      	lsls	r2, r2, #26
 8011f44:	d42e      	bmi.n	8011fa4 <_printf_common+0xc0>
 8011f46:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011f4a:	4639      	mov	r1, r7
 8011f4c:	4630      	mov	r0, r6
 8011f4e:	47c0      	blx	r8
 8011f50:	3001      	adds	r0, #1
 8011f52:	d021      	beq.n	8011f98 <_printf_common+0xb4>
 8011f54:	6823      	ldr	r3, [r4, #0]
 8011f56:	68e5      	ldr	r5, [r4, #12]
 8011f58:	f003 0306 	and.w	r3, r3, #6
 8011f5c:	2b04      	cmp	r3, #4
 8011f5e:	bf18      	it	ne
 8011f60:	2500      	movne	r5, #0
 8011f62:	f8d9 2000 	ldr.w	r2, [r9]
 8011f66:	f04f 0900 	mov.w	r9, #0
 8011f6a:	bf08      	it	eq
 8011f6c:	1aad      	subeq	r5, r5, r2
 8011f6e:	68a3      	ldr	r3, [r4, #8]
 8011f70:	6922      	ldr	r2, [r4, #16]
 8011f72:	bf08      	it	eq
 8011f74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011f78:	4293      	cmp	r3, r2
 8011f7a:	bfc4      	itt	gt
 8011f7c:	1a9b      	subgt	r3, r3, r2
 8011f7e:	18ed      	addgt	r5, r5, r3
 8011f80:	341a      	adds	r4, #26
 8011f82:	454d      	cmp	r5, r9
 8011f84:	d11a      	bne.n	8011fbc <_printf_common+0xd8>
 8011f86:	2000      	movs	r0, #0
 8011f88:	e008      	b.n	8011f9c <_printf_common+0xb8>
 8011f8a:	2301      	movs	r3, #1
 8011f8c:	4652      	mov	r2, sl
 8011f8e:	4639      	mov	r1, r7
 8011f90:	4630      	mov	r0, r6
 8011f92:	47c0      	blx	r8
 8011f94:	3001      	adds	r0, #1
 8011f96:	d103      	bne.n	8011fa0 <_printf_common+0xbc>
 8011f98:	f04f 30ff 	mov.w	r0, #4294967295
 8011f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011fa0:	3501      	adds	r5, #1
 8011fa2:	e7c2      	b.n	8011f2a <_printf_common+0x46>
 8011fa4:	2030      	movs	r0, #48	; 0x30
 8011fa6:	18e1      	adds	r1, r4, r3
 8011fa8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011fac:	1c5a      	adds	r2, r3, #1
 8011fae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011fb2:	4422      	add	r2, r4
 8011fb4:	3302      	adds	r3, #2
 8011fb6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011fba:	e7c4      	b.n	8011f46 <_printf_common+0x62>
 8011fbc:	2301      	movs	r3, #1
 8011fbe:	4622      	mov	r2, r4
 8011fc0:	4639      	mov	r1, r7
 8011fc2:	4630      	mov	r0, r6
 8011fc4:	47c0      	blx	r8
 8011fc6:	3001      	adds	r0, #1
 8011fc8:	d0e6      	beq.n	8011f98 <_printf_common+0xb4>
 8011fca:	f109 0901 	add.w	r9, r9, #1
 8011fce:	e7d8      	b.n	8011f82 <_printf_common+0x9e>

08011fd0 <_printf_i>:
 8011fd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011fd4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011fd8:	460c      	mov	r4, r1
 8011fda:	7e09      	ldrb	r1, [r1, #24]
 8011fdc:	b085      	sub	sp, #20
 8011fde:	296e      	cmp	r1, #110	; 0x6e
 8011fe0:	4617      	mov	r7, r2
 8011fe2:	4606      	mov	r6, r0
 8011fe4:	4698      	mov	r8, r3
 8011fe6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011fe8:	f000 80b3 	beq.w	8012152 <_printf_i+0x182>
 8011fec:	d822      	bhi.n	8012034 <_printf_i+0x64>
 8011fee:	2963      	cmp	r1, #99	; 0x63
 8011ff0:	d036      	beq.n	8012060 <_printf_i+0x90>
 8011ff2:	d80a      	bhi.n	801200a <_printf_i+0x3a>
 8011ff4:	2900      	cmp	r1, #0
 8011ff6:	f000 80b9 	beq.w	801216c <_printf_i+0x19c>
 8011ffa:	2958      	cmp	r1, #88	; 0x58
 8011ffc:	f000 8083 	beq.w	8012106 <_printf_i+0x136>
 8012000:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012004:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8012008:	e032      	b.n	8012070 <_printf_i+0xa0>
 801200a:	2964      	cmp	r1, #100	; 0x64
 801200c:	d001      	beq.n	8012012 <_printf_i+0x42>
 801200e:	2969      	cmp	r1, #105	; 0x69
 8012010:	d1f6      	bne.n	8012000 <_printf_i+0x30>
 8012012:	6820      	ldr	r0, [r4, #0]
 8012014:	6813      	ldr	r3, [r2, #0]
 8012016:	0605      	lsls	r5, r0, #24
 8012018:	f103 0104 	add.w	r1, r3, #4
 801201c:	d52a      	bpl.n	8012074 <_printf_i+0xa4>
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	6011      	str	r1, [r2, #0]
 8012022:	2b00      	cmp	r3, #0
 8012024:	da03      	bge.n	801202e <_printf_i+0x5e>
 8012026:	222d      	movs	r2, #45	; 0x2d
 8012028:	425b      	negs	r3, r3
 801202a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801202e:	486f      	ldr	r0, [pc, #444]	; (80121ec <_printf_i+0x21c>)
 8012030:	220a      	movs	r2, #10
 8012032:	e039      	b.n	80120a8 <_printf_i+0xd8>
 8012034:	2973      	cmp	r1, #115	; 0x73
 8012036:	f000 809d 	beq.w	8012174 <_printf_i+0x1a4>
 801203a:	d808      	bhi.n	801204e <_printf_i+0x7e>
 801203c:	296f      	cmp	r1, #111	; 0x6f
 801203e:	d020      	beq.n	8012082 <_printf_i+0xb2>
 8012040:	2970      	cmp	r1, #112	; 0x70
 8012042:	d1dd      	bne.n	8012000 <_printf_i+0x30>
 8012044:	6823      	ldr	r3, [r4, #0]
 8012046:	f043 0320 	orr.w	r3, r3, #32
 801204a:	6023      	str	r3, [r4, #0]
 801204c:	e003      	b.n	8012056 <_printf_i+0x86>
 801204e:	2975      	cmp	r1, #117	; 0x75
 8012050:	d017      	beq.n	8012082 <_printf_i+0xb2>
 8012052:	2978      	cmp	r1, #120	; 0x78
 8012054:	d1d4      	bne.n	8012000 <_printf_i+0x30>
 8012056:	2378      	movs	r3, #120	; 0x78
 8012058:	4865      	ldr	r0, [pc, #404]	; (80121f0 <_printf_i+0x220>)
 801205a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801205e:	e055      	b.n	801210c <_printf_i+0x13c>
 8012060:	6813      	ldr	r3, [r2, #0]
 8012062:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012066:	1d19      	adds	r1, r3, #4
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	6011      	str	r1, [r2, #0]
 801206c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012070:	2301      	movs	r3, #1
 8012072:	e08c      	b.n	801218e <_printf_i+0x1be>
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	f010 0f40 	tst.w	r0, #64	; 0x40
 801207a:	6011      	str	r1, [r2, #0]
 801207c:	bf18      	it	ne
 801207e:	b21b      	sxthne	r3, r3
 8012080:	e7cf      	b.n	8012022 <_printf_i+0x52>
 8012082:	6813      	ldr	r3, [r2, #0]
 8012084:	6825      	ldr	r5, [r4, #0]
 8012086:	1d18      	adds	r0, r3, #4
 8012088:	6010      	str	r0, [r2, #0]
 801208a:	0628      	lsls	r0, r5, #24
 801208c:	d501      	bpl.n	8012092 <_printf_i+0xc2>
 801208e:	681b      	ldr	r3, [r3, #0]
 8012090:	e002      	b.n	8012098 <_printf_i+0xc8>
 8012092:	0668      	lsls	r0, r5, #25
 8012094:	d5fb      	bpl.n	801208e <_printf_i+0xbe>
 8012096:	881b      	ldrh	r3, [r3, #0]
 8012098:	296f      	cmp	r1, #111	; 0x6f
 801209a:	bf14      	ite	ne
 801209c:	220a      	movne	r2, #10
 801209e:	2208      	moveq	r2, #8
 80120a0:	4852      	ldr	r0, [pc, #328]	; (80121ec <_printf_i+0x21c>)
 80120a2:	2100      	movs	r1, #0
 80120a4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80120a8:	6865      	ldr	r5, [r4, #4]
 80120aa:	2d00      	cmp	r5, #0
 80120ac:	60a5      	str	r5, [r4, #8]
 80120ae:	f2c0 8095 	blt.w	80121dc <_printf_i+0x20c>
 80120b2:	6821      	ldr	r1, [r4, #0]
 80120b4:	f021 0104 	bic.w	r1, r1, #4
 80120b8:	6021      	str	r1, [r4, #0]
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d13d      	bne.n	801213a <_printf_i+0x16a>
 80120be:	2d00      	cmp	r5, #0
 80120c0:	f040 808e 	bne.w	80121e0 <_printf_i+0x210>
 80120c4:	4665      	mov	r5, ip
 80120c6:	2a08      	cmp	r2, #8
 80120c8:	d10b      	bne.n	80120e2 <_printf_i+0x112>
 80120ca:	6823      	ldr	r3, [r4, #0]
 80120cc:	07db      	lsls	r3, r3, #31
 80120ce:	d508      	bpl.n	80120e2 <_printf_i+0x112>
 80120d0:	6923      	ldr	r3, [r4, #16]
 80120d2:	6862      	ldr	r2, [r4, #4]
 80120d4:	429a      	cmp	r2, r3
 80120d6:	bfde      	ittt	le
 80120d8:	2330      	movle	r3, #48	; 0x30
 80120da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80120de:	f105 35ff 	addle.w	r5, r5, #4294967295
 80120e2:	ebac 0305 	sub.w	r3, ip, r5
 80120e6:	6123      	str	r3, [r4, #16]
 80120e8:	f8cd 8000 	str.w	r8, [sp]
 80120ec:	463b      	mov	r3, r7
 80120ee:	aa03      	add	r2, sp, #12
 80120f0:	4621      	mov	r1, r4
 80120f2:	4630      	mov	r0, r6
 80120f4:	f7ff fef6 	bl	8011ee4 <_printf_common>
 80120f8:	3001      	adds	r0, #1
 80120fa:	d14d      	bne.n	8012198 <_printf_i+0x1c8>
 80120fc:	f04f 30ff 	mov.w	r0, #4294967295
 8012100:	b005      	add	sp, #20
 8012102:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012106:	4839      	ldr	r0, [pc, #228]	; (80121ec <_printf_i+0x21c>)
 8012108:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801210c:	6813      	ldr	r3, [r2, #0]
 801210e:	6821      	ldr	r1, [r4, #0]
 8012110:	1d1d      	adds	r5, r3, #4
 8012112:	681b      	ldr	r3, [r3, #0]
 8012114:	6015      	str	r5, [r2, #0]
 8012116:	060a      	lsls	r2, r1, #24
 8012118:	d50b      	bpl.n	8012132 <_printf_i+0x162>
 801211a:	07ca      	lsls	r2, r1, #31
 801211c:	bf44      	itt	mi
 801211e:	f041 0120 	orrmi.w	r1, r1, #32
 8012122:	6021      	strmi	r1, [r4, #0]
 8012124:	b91b      	cbnz	r3, 801212e <_printf_i+0x15e>
 8012126:	6822      	ldr	r2, [r4, #0]
 8012128:	f022 0220 	bic.w	r2, r2, #32
 801212c:	6022      	str	r2, [r4, #0]
 801212e:	2210      	movs	r2, #16
 8012130:	e7b7      	b.n	80120a2 <_printf_i+0xd2>
 8012132:	064d      	lsls	r5, r1, #25
 8012134:	bf48      	it	mi
 8012136:	b29b      	uxthmi	r3, r3
 8012138:	e7ef      	b.n	801211a <_printf_i+0x14a>
 801213a:	4665      	mov	r5, ip
 801213c:	fbb3 f1f2 	udiv	r1, r3, r2
 8012140:	fb02 3311 	mls	r3, r2, r1, r3
 8012144:	5cc3      	ldrb	r3, [r0, r3]
 8012146:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801214a:	460b      	mov	r3, r1
 801214c:	2900      	cmp	r1, #0
 801214e:	d1f5      	bne.n	801213c <_printf_i+0x16c>
 8012150:	e7b9      	b.n	80120c6 <_printf_i+0xf6>
 8012152:	6813      	ldr	r3, [r2, #0]
 8012154:	6825      	ldr	r5, [r4, #0]
 8012156:	1d18      	adds	r0, r3, #4
 8012158:	6961      	ldr	r1, [r4, #20]
 801215a:	6010      	str	r0, [r2, #0]
 801215c:	0628      	lsls	r0, r5, #24
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	d501      	bpl.n	8012166 <_printf_i+0x196>
 8012162:	6019      	str	r1, [r3, #0]
 8012164:	e002      	b.n	801216c <_printf_i+0x19c>
 8012166:	066a      	lsls	r2, r5, #25
 8012168:	d5fb      	bpl.n	8012162 <_printf_i+0x192>
 801216a:	8019      	strh	r1, [r3, #0]
 801216c:	2300      	movs	r3, #0
 801216e:	4665      	mov	r5, ip
 8012170:	6123      	str	r3, [r4, #16]
 8012172:	e7b9      	b.n	80120e8 <_printf_i+0x118>
 8012174:	6813      	ldr	r3, [r2, #0]
 8012176:	1d19      	adds	r1, r3, #4
 8012178:	6011      	str	r1, [r2, #0]
 801217a:	681d      	ldr	r5, [r3, #0]
 801217c:	6862      	ldr	r2, [r4, #4]
 801217e:	2100      	movs	r1, #0
 8012180:	4628      	mov	r0, r5
 8012182:	f000 fa91 	bl	80126a8 <memchr>
 8012186:	b108      	cbz	r0, 801218c <_printf_i+0x1bc>
 8012188:	1b40      	subs	r0, r0, r5
 801218a:	6060      	str	r0, [r4, #4]
 801218c:	6863      	ldr	r3, [r4, #4]
 801218e:	6123      	str	r3, [r4, #16]
 8012190:	2300      	movs	r3, #0
 8012192:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012196:	e7a7      	b.n	80120e8 <_printf_i+0x118>
 8012198:	6923      	ldr	r3, [r4, #16]
 801219a:	462a      	mov	r2, r5
 801219c:	4639      	mov	r1, r7
 801219e:	4630      	mov	r0, r6
 80121a0:	47c0      	blx	r8
 80121a2:	3001      	adds	r0, #1
 80121a4:	d0aa      	beq.n	80120fc <_printf_i+0x12c>
 80121a6:	6823      	ldr	r3, [r4, #0]
 80121a8:	079b      	lsls	r3, r3, #30
 80121aa:	d413      	bmi.n	80121d4 <_printf_i+0x204>
 80121ac:	68e0      	ldr	r0, [r4, #12]
 80121ae:	9b03      	ldr	r3, [sp, #12]
 80121b0:	4298      	cmp	r0, r3
 80121b2:	bfb8      	it	lt
 80121b4:	4618      	movlt	r0, r3
 80121b6:	e7a3      	b.n	8012100 <_printf_i+0x130>
 80121b8:	2301      	movs	r3, #1
 80121ba:	464a      	mov	r2, r9
 80121bc:	4639      	mov	r1, r7
 80121be:	4630      	mov	r0, r6
 80121c0:	47c0      	blx	r8
 80121c2:	3001      	adds	r0, #1
 80121c4:	d09a      	beq.n	80120fc <_printf_i+0x12c>
 80121c6:	3501      	adds	r5, #1
 80121c8:	68e3      	ldr	r3, [r4, #12]
 80121ca:	9a03      	ldr	r2, [sp, #12]
 80121cc:	1a9b      	subs	r3, r3, r2
 80121ce:	42ab      	cmp	r3, r5
 80121d0:	dcf2      	bgt.n	80121b8 <_printf_i+0x1e8>
 80121d2:	e7eb      	b.n	80121ac <_printf_i+0x1dc>
 80121d4:	2500      	movs	r5, #0
 80121d6:	f104 0919 	add.w	r9, r4, #25
 80121da:	e7f5      	b.n	80121c8 <_printf_i+0x1f8>
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d1ac      	bne.n	801213a <_printf_i+0x16a>
 80121e0:	7803      	ldrb	r3, [r0, #0]
 80121e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80121e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80121ea:	e76c      	b.n	80120c6 <_printf_i+0xf6>
 80121ec:	08013a6f 	.word	0x08013a6f
 80121f0:	08013a80 	.word	0x08013a80

080121f4 <__sread>:
 80121f4:	b510      	push	{r4, lr}
 80121f6:	460c      	mov	r4, r1
 80121f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121fc:	f000 faa2 	bl	8012744 <_read_r>
 8012200:	2800      	cmp	r0, #0
 8012202:	bfab      	itete	ge
 8012204:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012206:	89a3      	ldrhlt	r3, [r4, #12]
 8012208:	181b      	addge	r3, r3, r0
 801220a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801220e:	bfac      	ite	ge
 8012210:	6563      	strge	r3, [r4, #84]	; 0x54
 8012212:	81a3      	strhlt	r3, [r4, #12]
 8012214:	bd10      	pop	{r4, pc}

08012216 <__swrite>:
 8012216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801221a:	461f      	mov	r7, r3
 801221c:	898b      	ldrh	r3, [r1, #12]
 801221e:	4605      	mov	r5, r0
 8012220:	05db      	lsls	r3, r3, #23
 8012222:	460c      	mov	r4, r1
 8012224:	4616      	mov	r6, r2
 8012226:	d505      	bpl.n	8012234 <__swrite+0x1e>
 8012228:	2302      	movs	r3, #2
 801222a:	2200      	movs	r2, #0
 801222c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012230:	f000 f9c4 	bl	80125bc <_lseek_r>
 8012234:	89a3      	ldrh	r3, [r4, #12]
 8012236:	4632      	mov	r2, r6
 8012238:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801223c:	81a3      	strh	r3, [r4, #12]
 801223e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012242:	463b      	mov	r3, r7
 8012244:	4628      	mov	r0, r5
 8012246:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801224a:	f000 b877 	b.w	801233c <_write_r>

0801224e <__sseek>:
 801224e:	b510      	push	{r4, lr}
 8012250:	460c      	mov	r4, r1
 8012252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012256:	f000 f9b1 	bl	80125bc <_lseek_r>
 801225a:	1c43      	adds	r3, r0, #1
 801225c:	89a3      	ldrh	r3, [r4, #12]
 801225e:	bf15      	itete	ne
 8012260:	6560      	strne	r0, [r4, #84]	; 0x54
 8012262:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012266:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801226a:	81a3      	strheq	r3, [r4, #12]
 801226c:	bf18      	it	ne
 801226e:	81a3      	strhne	r3, [r4, #12]
 8012270:	bd10      	pop	{r4, pc}

08012272 <__sclose>:
 8012272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012276:	f000 b8e1 	b.w	801243c <_close_r>
	...

0801227c <__swbuf_r>:
 801227c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801227e:	460e      	mov	r6, r1
 8012280:	4614      	mov	r4, r2
 8012282:	4605      	mov	r5, r0
 8012284:	b118      	cbz	r0, 801228e <__swbuf_r+0x12>
 8012286:	6983      	ldr	r3, [r0, #24]
 8012288:	b90b      	cbnz	r3, 801228e <__swbuf_r+0x12>
 801228a:	f7ff faf9 	bl	8011880 <__sinit>
 801228e:	4b21      	ldr	r3, [pc, #132]	; (8012314 <__swbuf_r+0x98>)
 8012290:	429c      	cmp	r4, r3
 8012292:	d12a      	bne.n	80122ea <__swbuf_r+0x6e>
 8012294:	686c      	ldr	r4, [r5, #4]
 8012296:	69a3      	ldr	r3, [r4, #24]
 8012298:	60a3      	str	r3, [r4, #8]
 801229a:	89a3      	ldrh	r3, [r4, #12]
 801229c:	071a      	lsls	r2, r3, #28
 801229e:	d52e      	bpl.n	80122fe <__swbuf_r+0x82>
 80122a0:	6923      	ldr	r3, [r4, #16]
 80122a2:	b363      	cbz	r3, 80122fe <__swbuf_r+0x82>
 80122a4:	6923      	ldr	r3, [r4, #16]
 80122a6:	6820      	ldr	r0, [r4, #0]
 80122a8:	b2f6      	uxtb	r6, r6
 80122aa:	1ac0      	subs	r0, r0, r3
 80122ac:	6963      	ldr	r3, [r4, #20]
 80122ae:	4637      	mov	r7, r6
 80122b0:	4283      	cmp	r3, r0
 80122b2:	dc04      	bgt.n	80122be <__swbuf_r+0x42>
 80122b4:	4621      	mov	r1, r4
 80122b6:	4628      	mov	r0, r5
 80122b8:	f000 f956 	bl	8012568 <_fflush_r>
 80122bc:	bb28      	cbnz	r0, 801230a <__swbuf_r+0x8e>
 80122be:	68a3      	ldr	r3, [r4, #8]
 80122c0:	3001      	adds	r0, #1
 80122c2:	3b01      	subs	r3, #1
 80122c4:	60a3      	str	r3, [r4, #8]
 80122c6:	6823      	ldr	r3, [r4, #0]
 80122c8:	1c5a      	adds	r2, r3, #1
 80122ca:	6022      	str	r2, [r4, #0]
 80122cc:	701e      	strb	r6, [r3, #0]
 80122ce:	6963      	ldr	r3, [r4, #20]
 80122d0:	4283      	cmp	r3, r0
 80122d2:	d004      	beq.n	80122de <__swbuf_r+0x62>
 80122d4:	89a3      	ldrh	r3, [r4, #12]
 80122d6:	07db      	lsls	r3, r3, #31
 80122d8:	d519      	bpl.n	801230e <__swbuf_r+0x92>
 80122da:	2e0a      	cmp	r6, #10
 80122dc:	d117      	bne.n	801230e <__swbuf_r+0x92>
 80122de:	4621      	mov	r1, r4
 80122e0:	4628      	mov	r0, r5
 80122e2:	f000 f941 	bl	8012568 <_fflush_r>
 80122e6:	b190      	cbz	r0, 801230e <__swbuf_r+0x92>
 80122e8:	e00f      	b.n	801230a <__swbuf_r+0x8e>
 80122ea:	4b0b      	ldr	r3, [pc, #44]	; (8012318 <__swbuf_r+0x9c>)
 80122ec:	429c      	cmp	r4, r3
 80122ee:	d101      	bne.n	80122f4 <__swbuf_r+0x78>
 80122f0:	68ac      	ldr	r4, [r5, #8]
 80122f2:	e7d0      	b.n	8012296 <__swbuf_r+0x1a>
 80122f4:	4b09      	ldr	r3, [pc, #36]	; (801231c <__swbuf_r+0xa0>)
 80122f6:	429c      	cmp	r4, r3
 80122f8:	bf08      	it	eq
 80122fa:	68ec      	ldreq	r4, [r5, #12]
 80122fc:	e7cb      	b.n	8012296 <__swbuf_r+0x1a>
 80122fe:	4621      	mov	r1, r4
 8012300:	4628      	mov	r0, r5
 8012302:	f000 f82d 	bl	8012360 <__swsetup_r>
 8012306:	2800      	cmp	r0, #0
 8012308:	d0cc      	beq.n	80122a4 <__swbuf_r+0x28>
 801230a:	f04f 37ff 	mov.w	r7, #4294967295
 801230e:	4638      	mov	r0, r7
 8012310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012312:	bf00      	nop
 8012314:	08013a14 	.word	0x08013a14
 8012318:	08013a34 	.word	0x08013a34
 801231c:	080139f4 	.word	0x080139f4

08012320 <__ascii_wctomb>:
 8012320:	b149      	cbz	r1, 8012336 <__ascii_wctomb+0x16>
 8012322:	2aff      	cmp	r2, #255	; 0xff
 8012324:	bf8b      	itete	hi
 8012326:	238a      	movhi	r3, #138	; 0x8a
 8012328:	700a      	strbls	r2, [r1, #0]
 801232a:	6003      	strhi	r3, [r0, #0]
 801232c:	2001      	movls	r0, #1
 801232e:	bf88      	it	hi
 8012330:	f04f 30ff 	movhi.w	r0, #4294967295
 8012334:	4770      	bx	lr
 8012336:	4608      	mov	r0, r1
 8012338:	4770      	bx	lr
	...

0801233c <_write_r>:
 801233c:	b538      	push	{r3, r4, r5, lr}
 801233e:	4605      	mov	r5, r0
 8012340:	4608      	mov	r0, r1
 8012342:	4611      	mov	r1, r2
 8012344:	2200      	movs	r2, #0
 8012346:	4c05      	ldr	r4, [pc, #20]	; (801235c <_write_r+0x20>)
 8012348:	6022      	str	r2, [r4, #0]
 801234a:	461a      	mov	r2, r3
 801234c:	f7ef fa3b 	bl	80017c6 <_write>
 8012350:	1c43      	adds	r3, r0, #1
 8012352:	d102      	bne.n	801235a <_write_r+0x1e>
 8012354:	6823      	ldr	r3, [r4, #0]
 8012356:	b103      	cbz	r3, 801235a <_write_r+0x1e>
 8012358:	602b      	str	r3, [r5, #0]
 801235a:	bd38      	pop	{r3, r4, r5, pc}
 801235c:	20007bf0 	.word	0x20007bf0

08012360 <__swsetup_r>:
 8012360:	4b32      	ldr	r3, [pc, #200]	; (801242c <__swsetup_r+0xcc>)
 8012362:	b570      	push	{r4, r5, r6, lr}
 8012364:	681d      	ldr	r5, [r3, #0]
 8012366:	4606      	mov	r6, r0
 8012368:	460c      	mov	r4, r1
 801236a:	b125      	cbz	r5, 8012376 <__swsetup_r+0x16>
 801236c:	69ab      	ldr	r3, [r5, #24]
 801236e:	b913      	cbnz	r3, 8012376 <__swsetup_r+0x16>
 8012370:	4628      	mov	r0, r5
 8012372:	f7ff fa85 	bl	8011880 <__sinit>
 8012376:	4b2e      	ldr	r3, [pc, #184]	; (8012430 <__swsetup_r+0xd0>)
 8012378:	429c      	cmp	r4, r3
 801237a:	d10f      	bne.n	801239c <__swsetup_r+0x3c>
 801237c:	686c      	ldr	r4, [r5, #4]
 801237e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012382:	b29a      	uxth	r2, r3
 8012384:	0715      	lsls	r5, r2, #28
 8012386:	d42c      	bmi.n	80123e2 <__swsetup_r+0x82>
 8012388:	06d0      	lsls	r0, r2, #27
 801238a:	d411      	bmi.n	80123b0 <__swsetup_r+0x50>
 801238c:	2209      	movs	r2, #9
 801238e:	6032      	str	r2, [r6, #0]
 8012390:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012394:	81a3      	strh	r3, [r4, #12]
 8012396:	f04f 30ff 	mov.w	r0, #4294967295
 801239a:	e03e      	b.n	801241a <__swsetup_r+0xba>
 801239c:	4b25      	ldr	r3, [pc, #148]	; (8012434 <__swsetup_r+0xd4>)
 801239e:	429c      	cmp	r4, r3
 80123a0:	d101      	bne.n	80123a6 <__swsetup_r+0x46>
 80123a2:	68ac      	ldr	r4, [r5, #8]
 80123a4:	e7eb      	b.n	801237e <__swsetup_r+0x1e>
 80123a6:	4b24      	ldr	r3, [pc, #144]	; (8012438 <__swsetup_r+0xd8>)
 80123a8:	429c      	cmp	r4, r3
 80123aa:	bf08      	it	eq
 80123ac:	68ec      	ldreq	r4, [r5, #12]
 80123ae:	e7e6      	b.n	801237e <__swsetup_r+0x1e>
 80123b0:	0751      	lsls	r1, r2, #29
 80123b2:	d512      	bpl.n	80123da <__swsetup_r+0x7a>
 80123b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80123b6:	b141      	cbz	r1, 80123ca <__swsetup_r+0x6a>
 80123b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80123bc:	4299      	cmp	r1, r3
 80123be:	d002      	beq.n	80123c6 <__swsetup_r+0x66>
 80123c0:	4630      	mov	r0, r6
 80123c2:	f7ff f89d 	bl	8011500 <_free_r>
 80123c6:	2300      	movs	r3, #0
 80123c8:	6363      	str	r3, [r4, #52]	; 0x34
 80123ca:	89a3      	ldrh	r3, [r4, #12]
 80123cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80123d0:	81a3      	strh	r3, [r4, #12]
 80123d2:	2300      	movs	r3, #0
 80123d4:	6063      	str	r3, [r4, #4]
 80123d6:	6923      	ldr	r3, [r4, #16]
 80123d8:	6023      	str	r3, [r4, #0]
 80123da:	89a3      	ldrh	r3, [r4, #12]
 80123dc:	f043 0308 	orr.w	r3, r3, #8
 80123e0:	81a3      	strh	r3, [r4, #12]
 80123e2:	6923      	ldr	r3, [r4, #16]
 80123e4:	b94b      	cbnz	r3, 80123fa <__swsetup_r+0x9a>
 80123e6:	89a3      	ldrh	r3, [r4, #12]
 80123e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80123ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80123f0:	d003      	beq.n	80123fa <__swsetup_r+0x9a>
 80123f2:	4621      	mov	r1, r4
 80123f4:	4630      	mov	r0, r6
 80123f6:	f000 f917 	bl	8012628 <__smakebuf_r>
 80123fa:	89a2      	ldrh	r2, [r4, #12]
 80123fc:	f012 0301 	ands.w	r3, r2, #1
 8012400:	d00c      	beq.n	801241c <__swsetup_r+0xbc>
 8012402:	2300      	movs	r3, #0
 8012404:	60a3      	str	r3, [r4, #8]
 8012406:	6963      	ldr	r3, [r4, #20]
 8012408:	425b      	negs	r3, r3
 801240a:	61a3      	str	r3, [r4, #24]
 801240c:	6923      	ldr	r3, [r4, #16]
 801240e:	b953      	cbnz	r3, 8012426 <__swsetup_r+0xc6>
 8012410:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012414:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8012418:	d1ba      	bne.n	8012390 <__swsetup_r+0x30>
 801241a:	bd70      	pop	{r4, r5, r6, pc}
 801241c:	0792      	lsls	r2, r2, #30
 801241e:	bf58      	it	pl
 8012420:	6963      	ldrpl	r3, [r4, #20]
 8012422:	60a3      	str	r3, [r4, #8]
 8012424:	e7f2      	b.n	801240c <__swsetup_r+0xac>
 8012426:	2000      	movs	r0, #0
 8012428:	e7f7      	b.n	801241a <__swsetup_r+0xba>
 801242a:	bf00      	nop
 801242c:	20000210 	.word	0x20000210
 8012430:	08013a14 	.word	0x08013a14
 8012434:	08013a34 	.word	0x08013a34
 8012438:	080139f4 	.word	0x080139f4

0801243c <_close_r>:
 801243c:	b538      	push	{r3, r4, r5, lr}
 801243e:	2300      	movs	r3, #0
 8012440:	4c05      	ldr	r4, [pc, #20]	; (8012458 <_close_r+0x1c>)
 8012442:	4605      	mov	r5, r0
 8012444:	4608      	mov	r0, r1
 8012446:	6023      	str	r3, [r4, #0]
 8012448:	f7ef f9d9 	bl	80017fe <_close>
 801244c:	1c43      	adds	r3, r0, #1
 801244e:	d102      	bne.n	8012456 <_close_r+0x1a>
 8012450:	6823      	ldr	r3, [r4, #0]
 8012452:	b103      	cbz	r3, 8012456 <_close_r+0x1a>
 8012454:	602b      	str	r3, [r5, #0]
 8012456:	bd38      	pop	{r3, r4, r5, pc}
 8012458:	20007bf0 	.word	0x20007bf0

0801245c <__sflush_r>:
 801245c:	898a      	ldrh	r2, [r1, #12]
 801245e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012462:	4605      	mov	r5, r0
 8012464:	0710      	lsls	r0, r2, #28
 8012466:	460c      	mov	r4, r1
 8012468:	d458      	bmi.n	801251c <__sflush_r+0xc0>
 801246a:	684b      	ldr	r3, [r1, #4]
 801246c:	2b00      	cmp	r3, #0
 801246e:	dc05      	bgt.n	801247c <__sflush_r+0x20>
 8012470:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012472:	2b00      	cmp	r3, #0
 8012474:	dc02      	bgt.n	801247c <__sflush_r+0x20>
 8012476:	2000      	movs	r0, #0
 8012478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801247c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801247e:	2e00      	cmp	r6, #0
 8012480:	d0f9      	beq.n	8012476 <__sflush_r+0x1a>
 8012482:	2300      	movs	r3, #0
 8012484:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012488:	682f      	ldr	r7, [r5, #0]
 801248a:	6a21      	ldr	r1, [r4, #32]
 801248c:	602b      	str	r3, [r5, #0]
 801248e:	d032      	beq.n	80124f6 <__sflush_r+0x9a>
 8012490:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012492:	89a3      	ldrh	r3, [r4, #12]
 8012494:	075a      	lsls	r2, r3, #29
 8012496:	d505      	bpl.n	80124a4 <__sflush_r+0x48>
 8012498:	6863      	ldr	r3, [r4, #4]
 801249a:	1ac0      	subs	r0, r0, r3
 801249c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801249e:	b10b      	cbz	r3, 80124a4 <__sflush_r+0x48>
 80124a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80124a2:	1ac0      	subs	r0, r0, r3
 80124a4:	2300      	movs	r3, #0
 80124a6:	4602      	mov	r2, r0
 80124a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80124aa:	6a21      	ldr	r1, [r4, #32]
 80124ac:	4628      	mov	r0, r5
 80124ae:	47b0      	blx	r6
 80124b0:	1c43      	adds	r3, r0, #1
 80124b2:	89a3      	ldrh	r3, [r4, #12]
 80124b4:	d106      	bne.n	80124c4 <__sflush_r+0x68>
 80124b6:	6829      	ldr	r1, [r5, #0]
 80124b8:	291d      	cmp	r1, #29
 80124ba:	d848      	bhi.n	801254e <__sflush_r+0xf2>
 80124bc:	4a29      	ldr	r2, [pc, #164]	; (8012564 <__sflush_r+0x108>)
 80124be:	40ca      	lsrs	r2, r1
 80124c0:	07d6      	lsls	r6, r2, #31
 80124c2:	d544      	bpl.n	801254e <__sflush_r+0xf2>
 80124c4:	2200      	movs	r2, #0
 80124c6:	6062      	str	r2, [r4, #4]
 80124c8:	6922      	ldr	r2, [r4, #16]
 80124ca:	04d9      	lsls	r1, r3, #19
 80124cc:	6022      	str	r2, [r4, #0]
 80124ce:	d504      	bpl.n	80124da <__sflush_r+0x7e>
 80124d0:	1c42      	adds	r2, r0, #1
 80124d2:	d101      	bne.n	80124d8 <__sflush_r+0x7c>
 80124d4:	682b      	ldr	r3, [r5, #0]
 80124d6:	b903      	cbnz	r3, 80124da <__sflush_r+0x7e>
 80124d8:	6560      	str	r0, [r4, #84]	; 0x54
 80124da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80124dc:	602f      	str	r7, [r5, #0]
 80124de:	2900      	cmp	r1, #0
 80124e0:	d0c9      	beq.n	8012476 <__sflush_r+0x1a>
 80124e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80124e6:	4299      	cmp	r1, r3
 80124e8:	d002      	beq.n	80124f0 <__sflush_r+0x94>
 80124ea:	4628      	mov	r0, r5
 80124ec:	f7ff f808 	bl	8011500 <_free_r>
 80124f0:	2000      	movs	r0, #0
 80124f2:	6360      	str	r0, [r4, #52]	; 0x34
 80124f4:	e7c0      	b.n	8012478 <__sflush_r+0x1c>
 80124f6:	2301      	movs	r3, #1
 80124f8:	4628      	mov	r0, r5
 80124fa:	47b0      	blx	r6
 80124fc:	1c41      	adds	r1, r0, #1
 80124fe:	d1c8      	bne.n	8012492 <__sflush_r+0x36>
 8012500:	682b      	ldr	r3, [r5, #0]
 8012502:	2b00      	cmp	r3, #0
 8012504:	d0c5      	beq.n	8012492 <__sflush_r+0x36>
 8012506:	2b1d      	cmp	r3, #29
 8012508:	d001      	beq.n	801250e <__sflush_r+0xb2>
 801250a:	2b16      	cmp	r3, #22
 801250c:	d101      	bne.n	8012512 <__sflush_r+0xb6>
 801250e:	602f      	str	r7, [r5, #0]
 8012510:	e7b1      	b.n	8012476 <__sflush_r+0x1a>
 8012512:	89a3      	ldrh	r3, [r4, #12]
 8012514:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012518:	81a3      	strh	r3, [r4, #12]
 801251a:	e7ad      	b.n	8012478 <__sflush_r+0x1c>
 801251c:	690f      	ldr	r7, [r1, #16]
 801251e:	2f00      	cmp	r7, #0
 8012520:	d0a9      	beq.n	8012476 <__sflush_r+0x1a>
 8012522:	0793      	lsls	r3, r2, #30
 8012524:	bf18      	it	ne
 8012526:	2300      	movne	r3, #0
 8012528:	680e      	ldr	r6, [r1, #0]
 801252a:	bf08      	it	eq
 801252c:	694b      	ldreq	r3, [r1, #20]
 801252e:	eba6 0807 	sub.w	r8, r6, r7
 8012532:	600f      	str	r7, [r1, #0]
 8012534:	608b      	str	r3, [r1, #8]
 8012536:	f1b8 0f00 	cmp.w	r8, #0
 801253a:	dd9c      	ble.n	8012476 <__sflush_r+0x1a>
 801253c:	4643      	mov	r3, r8
 801253e:	463a      	mov	r2, r7
 8012540:	6a21      	ldr	r1, [r4, #32]
 8012542:	4628      	mov	r0, r5
 8012544:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012546:	47b0      	blx	r6
 8012548:	2800      	cmp	r0, #0
 801254a:	dc06      	bgt.n	801255a <__sflush_r+0xfe>
 801254c:	89a3      	ldrh	r3, [r4, #12]
 801254e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012552:	81a3      	strh	r3, [r4, #12]
 8012554:	f04f 30ff 	mov.w	r0, #4294967295
 8012558:	e78e      	b.n	8012478 <__sflush_r+0x1c>
 801255a:	4407      	add	r7, r0
 801255c:	eba8 0800 	sub.w	r8, r8, r0
 8012560:	e7e9      	b.n	8012536 <__sflush_r+0xda>
 8012562:	bf00      	nop
 8012564:	20400001 	.word	0x20400001

08012568 <_fflush_r>:
 8012568:	b538      	push	{r3, r4, r5, lr}
 801256a:	690b      	ldr	r3, [r1, #16]
 801256c:	4605      	mov	r5, r0
 801256e:	460c      	mov	r4, r1
 8012570:	b1db      	cbz	r3, 80125aa <_fflush_r+0x42>
 8012572:	b118      	cbz	r0, 801257c <_fflush_r+0x14>
 8012574:	6983      	ldr	r3, [r0, #24]
 8012576:	b90b      	cbnz	r3, 801257c <_fflush_r+0x14>
 8012578:	f7ff f982 	bl	8011880 <__sinit>
 801257c:	4b0c      	ldr	r3, [pc, #48]	; (80125b0 <_fflush_r+0x48>)
 801257e:	429c      	cmp	r4, r3
 8012580:	d109      	bne.n	8012596 <_fflush_r+0x2e>
 8012582:	686c      	ldr	r4, [r5, #4]
 8012584:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012588:	b17b      	cbz	r3, 80125aa <_fflush_r+0x42>
 801258a:	4621      	mov	r1, r4
 801258c:	4628      	mov	r0, r5
 801258e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012592:	f7ff bf63 	b.w	801245c <__sflush_r>
 8012596:	4b07      	ldr	r3, [pc, #28]	; (80125b4 <_fflush_r+0x4c>)
 8012598:	429c      	cmp	r4, r3
 801259a:	d101      	bne.n	80125a0 <_fflush_r+0x38>
 801259c:	68ac      	ldr	r4, [r5, #8]
 801259e:	e7f1      	b.n	8012584 <_fflush_r+0x1c>
 80125a0:	4b05      	ldr	r3, [pc, #20]	; (80125b8 <_fflush_r+0x50>)
 80125a2:	429c      	cmp	r4, r3
 80125a4:	bf08      	it	eq
 80125a6:	68ec      	ldreq	r4, [r5, #12]
 80125a8:	e7ec      	b.n	8012584 <_fflush_r+0x1c>
 80125aa:	2000      	movs	r0, #0
 80125ac:	bd38      	pop	{r3, r4, r5, pc}
 80125ae:	bf00      	nop
 80125b0:	08013a14 	.word	0x08013a14
 80125b4:	08013a34 	.word	0x08013a34
 80125b8:	080139f4 	.word	0x080139f4

080125bc <_lseek_r>:
 80125bc:	b538      	push	{r3, r4, r5, lr}
 80125be:	4605      	mov	r5, r0
 80125c0:	4608      	mov	r0, r1
 80125c2:	4611      	mov	r1, r2
 80125c4:	2200      	movs	r2, #0
 80125c6:	4c05      	ldr	r4, [pc, #20]	; (80125dc <_lseek_r+0x20>)
 80125c8:	6022      	str	r2, [r4, #0]
 80125ca:	461a      	mov	r2, r3
 80125cc:	f7ef f93b 	bl	8001846 <_lseek>
 80125d0:	1c43      	adds	r3, r0, #1
 80125d2:	d102      	bne.n	80125da <_lseek_r+0x1e>
 80125d4:	6823      	ldr	r3, [r4, #0]
 80125d6:	b103      	cbz	r3, 80125da <_lseek_r+0x1e>
 80125d8:	602b      	str	r3, [r5, #0]
 80125da:	bd38      	pop	{r3, r4, r5, pc}
 80125dc:	20007bf0 	.word	0x20007bf0

080125e0 <__swhatbuf_r>:
 80125e0:	b570      	push	{r4, r5, r6, lr}
 80125e2:	460e      	mov	r6, r1
 80125e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125e8:	b096      	sub	sp, #88	; 0x58
 80125ea:	2900      	cmp	r1, #0
 80125ec:	4614      	mov	r4, r2
 80125ee:	461d      	mov	r5, r3
 80125f0:	da07      	bge.n	8012602 <__swhatbuf_r+0x22>
 80125f2:	2300      	movs	r3, #0
 80125f4:	602b      	str	r3, [r5, #0]
 80125f6:	89b3      	ldrh	r3, [r6, #12]
 80125f8:	061a      	lsls	r2, r3, #24
 80125fa:	d410      	bmi.n	801261e <__swhatbuf_r+0x3e>
 80125fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012600:	e00e      	b.n	8012620 <__swhatbuf_r+0x40>
 8012602:	466a      	mov	r2, sp
 8012604:	f000 f8b0 	bl	8012768 <_fstat_r>
 8012608:	2800      	cmp	r0, #0
 801260a:	dbf2      	blt.n	80125f2 <__swhatbuf_r+0x12>
 801260c:	9a01      	ldr	r2, [sp, #4]
 801260e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012612:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012616:	425a      	negs	r2, r3
 8012618:	415a      	adcs	r2, r3
 801261a:	602a      	str	r2, [r5, #0]
 801261c:	e7ee      	b.n	80125fc <__swhatbuf_r+0x1c>
 801261e:	2340      	movs	r3, #64	; 0x40
 8012620:	2000      	movs	r0, #0
 8012622:	6023      	str	r3, [r4, #0]
 8012624:	b016      	add	sp, #88	; 0x58
 8012626:	bd70      	pop	{r4, r5, r6, pc}

08012628 <__smakebuf_r>:
 8012628:	898b      	ldrh	r3, [r1, #12]
 801262a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801262c:	079d      	lsls	r5, r3, #30
 801262e:	4606      	mov	r6, r0
 8012630:	460c      	mov	r4, r1
 8012632:	d507      	bpl.n	8012644 <__smakebuf_r+0x1c>
 8012634:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012638:	6023      	str	r3, [r4, #0]
 801263a:	6123      	str	r3, [r4, #16]
 801263c:	2301      	movs	r3, #1
 801263e:	6163      	str	r3, [r4, #20]
 8012640:	b002      	add	sp, #8
 8012642:	bd70      	pop	{r4, r5, r6, pc}
 8012644:	ab01      	add	r3, sp, #4
 8012646:	466a      	mov	r2, sp
 8012648:	f7ff ffca 	bl	80125e0 <__swhatbuf_r>
 801264c:	9900      	ldr	r1, [sp, #0]
 801264e:	4605      	mov	r5, r0
 8012650:	4630      	mov	r0, r6
 8012652:	f7fe ffa1 	bl	8011598 <_malloc_r>
 8012656:	b948      	cbnz	r0, 801266c <__smakebuf_r+0x44>
 8012658:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801265c:	059a      	lsls	r2, r3, #22
 801265e:	d4ef      	bmi.n	8012640 <__smakebuf_r+0x18>
 8012660:	f023 0303 	bic.w	r3, r3, #3
 8012664:	f043 0302 	orr.w	r3, r3, #2
 8012668:	81a3      	strh	r3, [r4, #12]
 801266a:	e7e3      	b.n	8012634 <__smakebuf_r+0xc>
 801266c:	4b0d      	ldr	r3, [pc, #52]	; (80126a4 <__smakebuf_r+0x7c>)
 801266e:	62b3      	str	r3, [r6, #40]	; 0x28
 8012670:	89a3      	ldrh	r3, [r4, #12]
 8012672:	6020      	str	r0, [r4, #0]
 8012674:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012678:	81a3      	strh	r3, [r4, #12]
 801267a:	9b00      	ldr	r3, [sp, #0]
 801267c:	6120      	str	r0, [r4, #16]
 801267e:	6163      	str	r3, [r4, #20]
 8012680:	9b01      	ldr	r3, [sp, #4]
 8012682:	b15b      	cbz	r3, 801269c <__smakebuf_r+0x74>
 8012684:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012688:	4630      	mov	r0, r6
 801268a:	f000 f87f 	bl	801278c <_isatty_r>
 801268e:	b128      	cbz	r0, 801269c <__smakebuf_r+0x74>
 8012690:	89a3      	ldrh	r3, [r4, #12]
 8012692:	f023 0303 	bic.w	r3, r3, #3
 8012696:	f043 0301 	orr.w	r3, r3, #1
 801269a:	81a3      	strh	r3, [r4, #12]
 801269c:	89a3      	ldrh	r3, [r4, #12]
 801269e:	431d      	orrs	r5, r3
 80126a0:	81a5      	strh	r5, [r4, #12]
 80126a2:	e7cd      	b.n	8012640 <__smakebuf_r+0x18>
 80126a4:	08011849 	.word	0x08011849

080126a8 <memchr>:
 80126a8:	b510      	push	{r4, lr}
 80126aa:	b2c9      	uxtb	r1, r1
 80126ac:	4402      	add	r2, r0
 80126ae:	4290      	cmp	r0, r2
 80126b0:	4603      	mov	r3, r0
 80126b2:	d101      	bne.n	80126b8 <memchr+0x10>
 80126b4:	2300      	movs	r3, #0
 80126b6:	e003      	b.n	80126c0 <memchr+0x18>
 80126b8:	781c      	ldrb	r4, [r3, #0]
 80126ba:	3001      	adds	r0, #1
 80126bc:	428c      	cmp	r4, r1
 80126be:	d1f6      	bne.n	80126ae <memchr+0x6>
 80126c0:	4618      	mov	r0, r3
 80126c2:	bd10      	pop	{r4, pc}

080126c4 <memmove>:
 80126c4:	4288      	cmp	r0, r1
 80126c6:	b510      	push	{r4, lr}
 80126c8:	eb01 0302 	add.w	r3, r1, r2
 80126cc:	d807      	bhi.n	80126de <memmove+0x1a>
 80126ce:	1e42      	subs	r2, r0, #1
 80126d0:	4299      	cmp	r1, r3
 80126d2:	d00a      	beq.n	80126ea <memmove+0x26>
 80126d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80126d8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80126dc:	e7f8      	b.n	80126d0 <memmove+0xc>
 80126de:	4283      	cmp	r3, r0
 80126e0:	d9f5      	bls.n	80126ce <memmove+0xa>
 80126e2:	1881      	adds	r1, r0, r2
 80126e4:	1ad2      	subs	r2, r2, r3
 80126e6:	42d3      	cmn	r3, r2
 80126e8:	d100      	bne.n	80126ec <memmove+0x28>
 80126ea:	bd10      	pop	{r4, pc}
 80126ec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80126f0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80126f4:	e7f7      	b.n	80126e6 <memmove+0x22>

080126f6 <_realloc_r>:
 80126f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126f8:	4607      	mov	r7, r0
 80126fa:	4614      	mov	r4, r2
 80126fc:	460e      	mov	r6, r1
 80126fe:	b921      	cbnz	r1, 801270a <_realloc_r+0x14>
 8012700:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012704:	4611      	mov	r1, r2
 8012706:	f7fe bf47 	b.w	8011598 <_malloc_r>
 801270a:	b922      	cbnz	r2, 8012716 <_realloc_r+0x20>
 801270c:	f7fe fef8 	bl	8011500 <_free_r>
 8012710:	4625      	mov	r5, r4
 8012712:	4628      	mov	r0, r5
 8012714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012716:	f000 f849 	bl	80127ac <_malloc_usable_size_r>
 801271a:	42a0      	cmp	r0, r4
 801271c:	d20f      	bcs.n	801273e <_realloc_r+0x48>
 801271e:	4621      	mov	r1, r4
 8012720:	4638      	mov	r0, r7
 8012722:	f7fe ff39 	bl	8011598 <_malloc_r>
 8012726:	4605      	mov	r5, r0
 8012728:	2800      	cmp	r0, #0
 801272a:	d0f2      	beq.n	8012712 <_realloc_r+0x1c>
 801272c:	4631      	mov	r1, r6
 801272e:	4622      	mov	r2, r4
 8012730:	f7fe fed3 	bl	80114da <memcpy>
 8012734:	4631      	mov	r1, r6
 8012736:	4638      	mov	r0, r7
 8012738:	f7fe fee2 	bl	8011500 <_free_r>
 801273c:	e7e9      	b.n	8012712 <_realloc_r+0x1c>
 801273e:	4635      	mov	r5, r6
 8012740:	e7e7      	b.n	8012712 <_realloc_r+0x1c>
	...

08012744 <_read_r>:
 8012744:	b538      	push	{r3, r4, r5, lr}
 8012746:	4605      	mov	r5, r0
 8012748:	4608      	mov	r0, r1
 801274a:	4611      	mov	r1, r2
 801274c:	2200      	movs	r2, #0
 801274e:	4c05      	ldr	r4, [pc, #20]	; (8012764 <_read_r+0x20>)
 8012750:	6022      	str	r2, [r4, #0]
 8012752:	461a      	mov	r2, r3
 8012754:	f7ef f81a 	bl	800178c <_read>
 8012758:	1c43      	adds	r3, r0, #1
 801275a:	d102      	bne.n	8012762 <_read_r+0x1e>
 801275c:	6823      	ldr	r3, [r4, #0]
 801275e:	b103      	cbz	r3, 8012762 <_read_r+0x1e>
 8012760:	602b      	str	r3, [r5, #0]
 8012762:	bd38      	pop	{r3, r4, r5, pc}
 8012764:	20007bf0 	.word	0x20007bf0

08012768 <_fstat_r>:
 8012768:	b538      	push	{r3, r4, r5, lr}
 801276a:	2300      	movs	r3, #0
 801276c:	4c06      	ldr	r4, [pc, #24]	; (8012788 <_fstat_r+0x20>)
 801276e:	4605      	mov	r5, r0
 8012770:	4608      	mov	r0, r1
 8012772:	4611      	mov	r1, r2
 8012774:	6023      	str	r3, [r4, #0]
 8012776:	f7ef f84d 	bl	8001814 <_fstat>
 801277a:	1c43      	adds	r3, r0, #1
 801277c:	d102      	bne.n	8012784 <_fstat_r+0x1c>
 801277e:	6823      	ldr	r3, [r4, #0]
 8012780:	b103      	cbz	r3, 8012784 <_fstat_r+0x1c>
 8012782:	602b      	str	r3, [r5, #0]
 8012784:	bd38      	pop	{r3, r4, r5, pc}
 8012786:	bf00      	nop
 8012788:	20007bf0 	.word	0x20007bf0

0801278c <_isatty_r>:
 801278c:	b538      	push	{r3, r4, r5, lr}
 801278e:	2300      	movs	r3, #0
 8012790:	4c05      	ldr	r4, [pc, #20]	; (80127a8 <_isatty_r+0x1c>)
 8012792:	4605      	mov	r5, r0
 8012794:	4608      	mov	r0, r1
 8012796:	6023      	str	r3, [r4, #0]
 8012798:	f7ef f84b 	bl	8001832 <_isatty>
 801279c:	1c43      	adds	r3, r0, #1
 801279e:	d102      	bne.n	80127a6 <_isatty_r+0x1a>
 80127a0:	6823      	ldr	r3, [r4, #0]
 80127a2:	b103      	cbz	r3, 80127a6 <_isatty_r+0x1a>
 80127a4:	602b      	str	r3, [r5, #0]
 80127a6:	bd38      	pop	{r3, r4, r5, pc}
 80127a8:	20007bf0 	.word	0x20007bf0

080127ac <_malloc_usable_size_r>:
 80127ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80127b0:	1f18      	subs	r0, r3, #4
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	bfbc      	itt	lt
 80127b6:	580b      	ldrlt	r3, [r1, r0]
 80127b8:	18c0      	addlt	r0, r0, r3
 80127ba:	4770      	bx	lr

080127bc <_init>:
 80127bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127be:	bf00      	nop
 80127c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80127c2:	bc08      	pop	{r3}
 80127c4:	469e      	mov	lr, r3
 80127c6:	4770      	bx	lr

080127c8 <_fini>:
 80127c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127ca:	bf00      	nop
 80127cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80127ce:	bc08      	pop	{r3}
 80127d0:	469e      	mov	lr, r3
 80127d2:	4770      	bx	lr
