# MIPS-Architecture

Designing a 32-bit single cycle MIPS architecture in Verilog / SystemVerilog
Plan is to finish the single cycle, create a branch Single-Cycle, and pipeline the Master branch.

## Instruction Set

ADD
ADDI
AND
BEQJ
JR
JAL
LW
MFI
MFLO
MULTU
OR
SLT
SUB
SW