\doxysection{TAC\+\_\+\+Glossary}\label{GLOSSARY_TAC_Glossary}
\doxysubsection{API}\label{GLOSSARY_GLOSSARY_API}
Application Programming Interface\doxysubsection{AI}\label{GLOSSARY_GLOSSARY_AI}
Artificial Intelligence\doxysubsection{AIS}\label{GLOSSARY_GLOSSARY_AIS}
Axon Initial Segment\doxysubsection{AP}\label{GLOSSARY_GLOSSARY_AP}
Action Potential\doxysubsection{ANN}\label{GLOSSARY_GLOSSARY_ANN}
Artificial Neural Network\doxysubsection{BASE}\label{GLOSSARY_GLOSSARY_BASE}
The base unit package\doxysubsection{CLI}\label{GLOSSARY_GLOSSARY_CLI}
Command Line Interface\doxysubsection{CNN}\label{GLOSSARY_GLOSSARY_CNN}
Cellular Neural Network\doxysubsection{CNS}\label{GLOSSARY_GLOSSARY_CNS}
Central Nervous System\doxysubsection{CPU}\label{GLOSSARY_GLOSSARY_CPU}
Central Processing Unit\doxysubsection{CW}\label{GLOSSARY_GLOSSARY_CW}
configware\doxysubsection{DMA}\label{GLOSSARY_GLOSSARY_DMA}
Dynamic Memory Access\doxysubsection{EM}\label{GLOSSARY_GLOSSARY_EM}
electromagnetic\doxysubsection{EMPA}\label{GLOSSARY_GLOSSARY_EMPA}
{\bfseries{E}}xplicitly {\bfseries{M}}any {\bfseries{P}}rocessor {\bfseries{A}}pproach\doxysubsection{FIFO}\label{GLOSSARY_GLOSSARY_FIFO}
{\bfseries{F}}irst {\bfseries{I}}n {\bfseries{F}}irst {\bfseries{O}}out access style memory\doxysubsection{FPGA}\label{GLOSSARY_GLOSSARY_FPGA}
{\bfseries{F}}ield {\bfseries{P}}rogrammable {\bfseries{G}}ate {\bfseries{A}}rray\doxysubsection{GUI}\label{GLOSSARY_GLOSSARY_GUI}
Graphic User Interface\doxysubsection{GPGPU}\label{GLOSSARY_GLOSSARY_GPGPU}
General Purpose Graphic Processing Unit\doxysubsection{GPU}\label{GLOSSARY_GLOSSARY_GPU}
Graphic Processing Unit\doxysubsection{HDL}\label{GLOSSARY_GLOSSARY_HDL}
{\bfseries{H}}ardware {\bfseries{D}}escription {\bfseries{L}}anguage\doxysubsection{HPC}\label{GLOSSARY_GLOSSARY_HPC}
High Performance Computing\doxysubsection{HPL}\label{GLOSSARY_GLOSSARY_HPL}
High Performance LINPACK \cite{HPCG_List:2016} \doxysubsection{HPCG}\label{GLOSSARY_GLOSSARY_HPCG}
High Performance Conjugate Gradients \cite{HPCG_List:2016}\doxysubsection{HW}\label{GLOSSARY_GLOSSARY_HW}
hardware\doxysubsection{HThread}\label{GLOSSARY_GLOSSARY_HThread}
hardware thread (similar to hyper-\/thread or hart)\doxysubsection{ID}\label{GLOSSARY_GLOSSARY_ID}
identity\doxysubsection{I/O}\label{GLOSSARY_GLOSSARY_IO}
Input/\+Output\doxysubsection{ILP}\label{GLOSSARY_GLOSSARY_ILP}
Instruction Level Parallelism\doxysubsection{IRQ}\label{GLOSSARY_GLOSSARY_IRQ}
Interrupt Re\+Quest\doxysubsection{ISA}\label{GLOSSARY_GLOSSARY_ISA}
Instruction Set Architecture\doxysubsection{MCP}\label{GLOSSARY_GLOSSARY_MCP}
multi-\/ and many-\/core processor\doxysubsection{mutex}\label{GLOSSARY_GLOSSARY_mutex}
enables to use shared resources in a mutually exclusive way\doxysubsection{NoC}\label{GLOSSARY_GLOSSARY_NoC}
Network on Chip\doxysubsection{OS}\label{GLOSSARY_GLOSSARY_OS}
Operating system\doxysubsection{PC}\label{GLOSSARY_GLOSSARY_PC}
Program Counter\doxysubsection{PSP}\label{GLOSSARY_GLOSSARY_PSP}
Post-\/\+Synaptic Potential\doxysubsection{PERF}\label{GLOSSARY_GLOSSARY_PERF}
The performance measurement package\doxysubsection{PROC}\label{GLOSSARY_GLOSSARY_PROC}
The processor-\/simulation package\doxysubsection{PU}\label{GLOSSARY_GLOSSARY_PU}
Processing Unit\doxysubsection{RTL}\label{GLOSSARY_GLOSSARY_RTL}
Register Transfer Level\doxysubsection{SoC}\label{GLOSSARY_GLOSSARY_SoC}
System on Chip\doxysubsection{QT}\label{GLOSSARY_GLOSSARY_QT}
Quasi-\/\+Thread\doxysubsection{Qt5}\label{GLOSSARY_GLOSSARY_Qt5}
The Qt toolkit\doxysubsection{SPA}\label{GLOSSARY_GLOSSARY_SPA}
Single Processor Approach \cite{AmdahlSingleProcessor67}\doxysubsection{SV}\label{GLOSSARY_GLOSSARY_SV}
Supervisor\doxysubsection{SystemC}\label{GLOSSARY_GLOSSARY_SystemC}
Essentially a class library, but nearly a language. See \cite{SystemChome:2017} \cite{SystemCBook:2010}\doxysubsection{splitter}\label{GLOSSARY_GLOSSARY_splitter}
A window divided by a horizontal or vertical bar into two segments. The share between the two segmens can be changed by dragging the separating bar.\doxysubsection{SW}\label{GLOSSARY_GLOSSARY_SW}
software\doxysubsection{TLP}\label{GLOSSARY_GLOSSARY_TLP}
Thread Level Parallelism\doxysubsection{TAC}\label{GLOSSARY_GLOSSARY_TAC}
Time-\/\+Aware Computing\doxysubsection{TLM}\label{GLOSSARY_GLOSSARY_TLM}
Transaction Level Modeling 