{
  "Top": "sound_operation",
  "RtlTop": "sound_operation",
  "RtlPrefix": "",
  "RtlSubPrefix": "sound_operation_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ramadr": {
      "index": "0",
      "direction": "unused",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_ram",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ramadr_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ramadr_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "sdata": {
      "index": "1",
      "direction": "unused",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "sdata",
          "name": "sdata",
          "usage": "data",
          "direction": "in"
        }]
    },
    "opeout": {
      "index": "2",
      "direction": "unused",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "opeout",
          "name": "opeout",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top sound_operation -name sound_operation",
      "set_directive_interface sound_operation -mode ap_none -register sdata",
      "set_directive_interface sound_operation -mode ap_ctrl_none return",
      "set_directive_interface sound_operation -mode m_axi ramadr -offset slave -bundle ram -num_read_outstanding 16 -max_read_burst_length 32",
      "set_directive_interface sound_operation -mode ap_none -register opeout",
      "set_directive_interface sound_operation -mode ap_none -register cnt",
      "set_directive_interface sound_operation -mode s_axilite ope",
      "set_directive_pipeline sound_operation\/sound_operation_label0 -rewind",
      "set_directive_top sound_operation -name sound_operation"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sound_operation"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sound_operation",
    "Version": "1.0",
    "DisplayName": "Sound_operation",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sound_operation_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sound_operation.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sound_operation_control_s_axi.vhd",
      "impl\/vhdl\/sound_operation.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sound_operation_control_s_axi.v",
      "impl\/verilog\/sound_operation.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sound_operation_v1_0\/data\/sound_operation.mdd",
      "impl\/misc\/drivers\/sound_operation_v1_0\/data\/sound_operation.tcl",
      "impl\/misc\/drivers\/sound_operation_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sound_operation_v1_0\/src\/xsound_operation.c",
      "impl\/misc\/drivers\/sound_operation_v1_0\/src\/xsound_operation.h",
      "impl\/misc\/drivers\/sound_operation_v1_0\/src\/xsound_operation_hw.h",
      "impl\/misc\/drivers\/sound_operation_v1_0\/src\/xsound_operation_linux.c",
      "impl\/misc\/drivers\/sound_operation_v1_0\/src\/xsound_operation_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/sound_operation.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/koutakimura\/workspace\/ProjectFolder\/Xilinx\/workspace\/Arty_z7_20\/Vitis_HLS\/Music\/sound_operation\/sound_operation\/solution1\/.debug\/sound_operation.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_ram",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "m_axi_ram": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_ram_",
      "paramPrefix": "C_M_AXI_RAM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_ram_ARADDR",
        "m_axi_ram_ARBURST",
        "m_axi_ram_ARCACHE",
        "m_axi_ram_ARID",
        "m_axi_ram_ARLEN",
        "m_axi_ram_ARLOCK",
        "m_axi_ram_ARPROT",
        "m_axi_ram_ARQOS",
        "m_axi_ram_ARREADY",
        "m_axi_ram_ARREGION",
        "m_axi_ram_ARSIZE",
        "m_axi_ram_ARUSER",
        "m_axi_ram_ARVALID",
        "m_axi_ram_AWADDR",
        "m_axi_ram_AWBURST",
        "m_axi_ram_AWCACHE",
        "m_axi_ram_AWID",
        "m_axi_ram_AWLEN",
        "m_axi_ram_AWLOCK",
        "m_axi_ram_AWPROT",
        "m_axi_ram_AWQOS",
        "m_axi_ram_AWREADY",
        "m_axi_ram_AWREGION",
        "m_axi_ram_AWSIZE",
        "m_axi_ram_AWUSER",
        "m_axi_ram_AWVALID",
        "m_axi_ram_BID",
        "m_axi_ram_BREADY",
        "m_axi_ram_BRESP",
        "m_axi_ram_BUSER",
        "m_axi_ram_BVALID",
        "m_axi_ram_RDATA",
        "m_axi_ram_RID",
        "m_axi_ram_RLAST",
        "m_axi_ram_RREADY",
        "m_axi_ram_RRESP",
        "m_axi_ram_RUSER",
        "m_axi_ram_RVALID",
        "m_axi_ram_WDATA",
        "m_axi_ram_WID",
        "m_axi_ram_WLAST",
        "m_axi_ram_WREADY",
        "m_axi_ram_WSTRB",
        "m_axi_ram_WUSER",
        "m_axi_ram_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "ramadr"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "ramadr"
        }
      ]
    },
    "opeout": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"opeout": "DATA"},
      "ports": ["opeout"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "1",
          "argName": "opeout"
        }]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_ram",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "ramadr_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ramadr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ramadr",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of ramadr"
            }]
        },
        {
          "offset": "0x14",
          "name": "ramadr_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ramadr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ramadr",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of ramadr"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "ramadr"
        }]
    },
    "sdata": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"sdata": "DATA"},
      "ports": ["sdata"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "1",
          "argName": "sdata"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ram_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ram_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ram_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_ram_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ram_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ram_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ram_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ram_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ram_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ram_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ram_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ram_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ram_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ram_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ram_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ram_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ram_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ram_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ram_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ram_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ram_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ram_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ram_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_ram_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ram_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ram_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ram_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ram_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ram_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ram_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ram_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ram_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ram_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ram_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ram_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ram_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_ram_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ram_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ram_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ram_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ram_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ram_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ram_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ram_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ram_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "sdata": {
      "dir": "in",
      "width": "32"
    },
    "opeout": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "sound_operation"},
    "Info": {"sound_operation": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"sound_operation": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Loops": [{
            "Name": "sound_operation_label0",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "102",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "182",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-05-11 09:13:54 JST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
