
---------- Begin Simulation Statistics ----------
final_tick                                63489402000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 555305                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686516                       # Number of bytes of host memory used
host_op_rate                                  1076202                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.01                       # Real time elapsed on the host
host_tick_rate                             3525570582                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      19380482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063489                       # Number of seconds simulated
sim_ticks                                 63489402000                       # Number of ticks simulated
system.cpu.Branches                           2385778                       # Number of branches fetched
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      19380482                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     2118298                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            40                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1560542                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1215                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    13683212                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            48                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         63489402                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   63489402                       # Number of busy cycles
system.cpu.num_cc_register_reads             12440590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             5934978                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1851559                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 168607                       # Number of float alu accesses
system.cpu.num_fp_insts                        168607                       # number of float instructions
system.cpu.num_fp_register_reads               257365                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              144771                       # number of times the floating registers were written
system.cpu.num_func_calls                      216063                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              19198293                       # Number of integer alu accesses
system.cpu.num_int_insts                     19198293                       # number of integer instructions
system.cpu.num_int_register_reads            37869106                       # number of times the integer registers were read
system.cpu.num_int_register_writes           15592455                       # number of times the integer registers were written
system.cpu.num_load_insts                     2117292                       # Number of load instructions
system.cpu.num_mem_refs                       3677834                       # number of memory refs
system.cpu.num_store_insts                    1560542                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 72434      0.37%      0.37% # Class of executed instruction
system.cpu.op_class::IntAlu                  15268343     78.78%     79.15% # Class of executed instruction
system.cpu.op_class::IntMult                   110408      0.57%     79.72% # Class of executed instruction
system.cpu.op_class::IntDiv                    118131      0.61%     80.33% # Class of executed instruction
system.cpu.op_class::FloatAdd                   10797      0.06%     80.39% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.39% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.39% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.39% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.39% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.39% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.39% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.39% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.39% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.39% # Class of executed instruction
system.cpu.op_class::SimdAlu                      140      0.00%     80.39% # Class of executed instruction
system.cpu.op_class::SimdCmp                       14      0.00%     80.39% # Class of executed instruction
system.cpu.op_class::SimdCvt                    23724      0.12%     80.51% # Class of executed instruction
system.cpu.op_class::SimdMisc                   99263      0.51%     81.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.02% # Class of executed instruction
system.cpu.op_class::MemRead                  2093612     10.80%     91.83% # Class of executed instruction
system.cpu.op_class::MemWrite                 1560390      8.05%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead               23680      0.12%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                152      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   19381088                       # Class of executed instruction
system.cpu.workload.numSyscalls                    30                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        98580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        10405                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         197998                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            10405                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         56927                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5239                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19155                       # Transaction distribution
system.membus.trans_dist::CleanEvict              696                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31837                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31837                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5239                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        94003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        94003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  94003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      3598784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      3598784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3598784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37076                       # Request fanout histogram
system.membus.reqLayer0.occupancy           133547000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          202014750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         13628682                       # number of demand (read+write) hits
system.icache.demand_hits::total             13628682                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        13628682                       # number of overall hits
system.icache.overall_hits::total            13628682                       # number of overall hits
system.icache.demand_misses::.cpu.inst          54530                       # number of demand (read+write) misses
system.icache.demand_misses::total              54530                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         54530                       # number of overall misses
system.icache.overall_misses::total             54530                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   1841858000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   1841858000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   1841858000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   1841858000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     13683212                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         13683212                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     13683212                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        13683212                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.003985                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.003985                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.003985                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.003985                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 33776.966807                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 33776.966807                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 33776.966807                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 33776.966807                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        54530                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         54530                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        54530                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        54530                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   1732798000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   1732798000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   1732798000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   1732798000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.003985                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.003985                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.003985                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.003985                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 31776.966807                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 31776.966807                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 31776.966807                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 31776.966807                       # average overall mshr miss latency
system.icache.replacements                      54197                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        13628682                       # number of ReadReq hits
system.icache.ReadReq_hits::total            13628682                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         54530                       # number of ReadReq misses
system.icache.ReadReq_misses::total             54530                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   1841858000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   1841858000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     13683212                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        13683212                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.003985                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.003985                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 33776.966807                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 33776.966807                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        54530                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        54530                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   1732798000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   1732798000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003985                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.003985                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31776.966807                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 31776.966807                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               331.582852                       # Cycle average of tags in use
system.icache.tags.total_refs                13683212                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 54530                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                250.929983                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   331.582852                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.647623                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.647623                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              13737742                       # Number of tag accesses
system.icache.tags.data_accesses             13737742                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           36160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2336704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2372864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        36160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          36160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1225920                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1225920                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              565                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            36511                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                37076                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         19155                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               19155                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             569544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           36804631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               37374175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        569544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            569544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        19309049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              19309049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        19309049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            569544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          36804631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              56683224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     19155.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       565.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     36511.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.018272560500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          1075                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          1075                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               109412                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               18091                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        37076                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       19155                       # Number of write requests accepted
system.mem_ctrl.readBursts                      37076                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     19155                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2362                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2310                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2215                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2396                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2317                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2279                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2343                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2333                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2330                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2193                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2313                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2482                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2532                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2253                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1213                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1077                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1226                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1092                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1254                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1129                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1265                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1199                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1295                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1222                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1214                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1103                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1209                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1160                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1278                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1199                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       16.61                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     587538250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   185380000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1282713250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      15846.86                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34596.86                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      8870                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    10229                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  23.92                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 53.40                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  37076                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 19155                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    37076                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     957                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     977                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1076                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1076                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1076                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1076                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1077                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        37112                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean      96.936409                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     81.971268                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     94.559131                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         27016     72.80%     72.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         8461     22.80%     95.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          833      2.24%     97.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          186      0.50%     98.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          216      0.58%     98.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          155      0.42%     99.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      0.30%     99.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          112      0.30%     99.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           20      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         37112                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1075                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       34.485581                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      19.971939                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     421.902083                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511           1073     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::13824-14335            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1075                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1075                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.800000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.789568                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.591687                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                99      9.21%      9.21% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                20      1.86%     11.07% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               953     88.65%     99.72% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 3      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1075                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2372864                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1224640                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2372864                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1225920                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         37.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         19.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      37.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      19.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.44                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.29                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.15                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    63487822000                       # Total gap between requests
system.mem_ctrl.avgGap                     1129053.76                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        36160                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2336704                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1224640                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 569543.874424900045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 36804630.794915974140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 19288888.561275154352                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          565                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        36511                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        19155                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17902500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   1264810750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1014408122500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31685.84                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34641.91                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  52957876.40                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     33.97                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             134831760                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              71664780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            134082060                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            50529600                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5011774560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       16370760240                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       10594027200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         32367670200                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         509.812176                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  27373707000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2120040000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  33995655000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             130147920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              69175260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            130640580                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            49355100                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5011774560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       15973380750                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       10928662560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         32293136730                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         508.638225                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  28247986000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2120040000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  33121376000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           53795                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7716                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               61511                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          53795                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7716                       # number of overall hits
system.l2cache.overall_hits::total              61511                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           735                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         37172                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             37907                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          735                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        37172                       # number of overall misses
system.l2cache.overall_misses::total            37907                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    439418000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  26727443000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  27166861000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    439418000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  26727443000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  27166861000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        54530                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        44888                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           99418                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        54530                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        44888                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          99418                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.013479                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.828106                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.381289                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.013479                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.828106                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.381289                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 597847.619048                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 719020.849026                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 716671.353576                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 597847.619048                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 719020.849026                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 716671.353576                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          31902                       # number of writebacks
system.l2cache.writebacks::total                31902                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          735                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        37172                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        37907                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          735                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        37172                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        37907                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    424718000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  25984003000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  26408721000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    424718000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  25984003000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  26408721000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.013479                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.828106                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.381289                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.013479                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.828106                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.381289                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 577847.619048                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 699020.849026                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 696671.353576                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 577847.619048                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 699020.849026                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 696671.353576                       # average overall mshr miss latency
system.l2cache.replacements                     39656                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        41924                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        41924                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        41924                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        41924                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          570                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          570                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            5                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               5                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            2                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             2                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data        92000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total        92000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.285714                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data        46000                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total        46000                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data       144000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total       144000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        72000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        72000                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         4616                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4616                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        31861                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          31861                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  23192926000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  23192926000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        36477                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        36477                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.873455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.873455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 727940.930919                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 727940.930919                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        31861                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        31861                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  22555706000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  22555706000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.873455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.873455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 707940.930919                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 707940.930919                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        53795                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3100                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        56895                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          735                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         5311                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         6046                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    439418000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   3534517000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3973935000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        54530                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         8411                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        62941                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.013479                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.631435                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.096058                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 597847.619048                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 665508.755413                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 657283.327820                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          735                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         5311                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         6046                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    424718000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   3428297000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3853015000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.013479                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.631435                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.096058                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 577847.619048                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 645508.755413                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 637283.327820                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3841.328497                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 197426                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                43752                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.512388                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   340.577386                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    49.413915                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3451.337196                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.083149                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.012064                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.842612                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.937824                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          528                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3218                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               241749                       # Number of tag accesses
system.l2cache.tags.data_accesses              241749                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst               92                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data              228                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                  320                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst              92                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data             228                       # number of overall hits
system.l3Dram.overall_hits::total                 320                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            643                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          36944                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              37587                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           643                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         36944                       # number of overall misses
system.l3Dram.overall_misses::total             37587                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    404589000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  25191763000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  25596352000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    404589000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  25191763000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  25596352000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          735                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        37172                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            37907                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          735                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        37172                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           37907                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.874830                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.993866                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.991558                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.874830                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.993866                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.991558                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 629220.839813                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 681890.509961                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 680989.491047                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 629220.839813                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 681890.509961                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 680989.491047                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks           27456                       # number of writebacks
system.l3Dram.writebacks::total                 27456                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          643                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        36944                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         37587                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          643                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        36944                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        37587                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    371796000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  23307619000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  23679415000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    371796000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  23307619000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  23679415000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.874830                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.993866                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.991558                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.874830                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.993866                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.991558                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 578220.839813                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 630890.509961                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 629989.491047                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 578220.839813                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 630890.509961                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 629989.491047                       # average overall mshr miss latency
system.l3Dram.replacements                      33448                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        31902                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        31902                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        31902                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        31902                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          958                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          958                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total                2                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data            24                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                24                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        31837                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           31837                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data  21885401000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total  21885401000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        31861                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         31861                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.999247                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.999247                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 687420.328549                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 687420.328549                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        31837                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        31837                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data  20261714000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total  20261714000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.999247                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.999247                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 636420.328549                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 636420.328549                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst           92                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data          204                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total           296                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          643                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         5107                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         5750                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    404589000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   3306362000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   3710951000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          735                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         5311                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         6046                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.874830                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.961589                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.951042                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 629220.839813                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 647417.662033                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 645382.782609                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          643                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         5107                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         5750                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    371796000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   3045905000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   3417701000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.874830                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.961589                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.951042                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 578220.839813                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 596417.662033                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 594382.782609                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              7249.207012                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   70400                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 41640                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.690682                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   539.166709                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst    64.616019                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  6645.424284                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.065816                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.007888                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.811209                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.884913                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          559                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         5043                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         2530                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                112998                       # Number of tag accesses
system.l3Dram.tags.data_accesses               112998                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          3633339                       # number of demand (read+write) hits
system.dcache.demand_hits::total              3633339                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         3633339                       # number of overall hits
system.dcache.overall_hits::total             3633339                       # number of overall hits
system.dcache.demand_misses::.cpu.data          44895                       # number of demand (read+write) misses
system.dcache.demand_misses::total              44895                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         44895                       # number of overall misses
system.dcache.overall_misses::total             44895                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  27124511000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  27124511000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  27124511000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  27124511000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      3678234                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          3678234                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      3678234                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         3678234                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.012206                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.012206                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.012206                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.012206                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 604176.656643                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 604176.656643                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 604176.656643                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 604176.656643                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           41924                       # number of writebacks
system.dcache.writebacks::total                 41924                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        44895                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         44895                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        44895                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        44895                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  27034721000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  27034721000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  27034721000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  27034721000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.012206                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.012206                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.012206                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.012206                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 602176.656643                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 602176.656643                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 602176.656643                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 602176.656643                       # average overall mshr miss latency
system.dcache.replacements                      44376                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         2109886                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             2109886                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          8411                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              8411                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   3645898000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   3645898000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      2118297                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         2118297                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.003971                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.003971                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 433467.839734                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 433467.839734                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         8411                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         8411                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   3629076000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   3629076000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003971                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.003971                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 431467.839734                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 431467.839734                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1523453                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1523453                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        36484                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            36484                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  23478613000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  23478613000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1559937                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1559937                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.023388                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.023388                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 643531.767350                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 643531.767350                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        36484                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        36484                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  23405645000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  23405645000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023388                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.023388                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 641531.767350                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 641531.767350                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               505.660350                       # Cycle average of tags in use
system.dcache.tags.total_refs                 3678234                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 44888                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 81.942479                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   505.660350                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.987618                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.987618                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               3723122                       # Number of tag accesses
system.dcache.tags.data_accesses              3723122                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst           78                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          433                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total            511                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst           78                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          433                       # number of overall hits
system.DynamicCache.overall_hits::total           511                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst          565                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        36511                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        37076                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          565                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        36511                       # number of overall misses
system.DynamicCache.overall_misses::total        37076                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    328863000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  21367185000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  21696048000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    328863000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  21367185000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  21696048000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          643                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        36944                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        37587                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          643                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        36944                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        37587                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.878694                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.988280                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.986405                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.878694                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.988280                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.986405                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 582058.407080                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 585225.959300                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 585177.689071                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 582058.407080                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 585225.959300                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 585177.689071                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks        19155                       # number of writebacks
system.DynamicCache.writebacks::total           19155                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          565                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        36511                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        37076                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          565                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        36511                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        37076                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    255413000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  16620755000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  16876168000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    255413000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  16620755000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  16876168000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.878694                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.988280                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.986405                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.878694                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.988280                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.986405                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 452058.407080                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 455225.959300                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 455177.689071                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 452058.407080                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 455225.959300                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 455177.689071                       # average overall mshr miss latency
system.DynamicCache.replacements                40019                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks        27456                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total        27456                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks        27456                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total        27456                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          432                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          432                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data        31837                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        31837                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data  18638027000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total  18638027000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        31837                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        31837                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 585420.328549                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 585420.328549                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        31837                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        31837                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data  14499217000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total  14499217000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 455420.328549                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 455420.328549                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst           78                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          433                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total          511                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          565                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         4674                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         5239                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    328863000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   2729158000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   3058021000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          643                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         5107                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         5750                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.878694                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.915214                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.911130                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 582058.407080                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 583902.011125                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 583703.187631                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          565                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         4674                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         5239                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    255413000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   2121538000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   2376951000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.878694                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.915214                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.911130                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 452058.407080                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 453902.011125                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 453703.187631                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse       12769.442859                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             65845                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           56403                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.167402                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  3533.719428                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   180.284413                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  9055.439017                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.431362                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.022007                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     1.105400                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.558770                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2         1040                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         9857                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         5370                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            2                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          122680                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         122680                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               62941                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        120437                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             91259                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq                 7                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp                7                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              36477                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             36477                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          62941                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       134166                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       163257                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  297423                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      5555968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      3489920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  9045888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            113123                       # Total snoops (count)
system.l2bar.snoopTraffic                     5024832                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             212548                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.048958                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.215781                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   202142     95.10%     95.10% # Request fanout histogram
system.l2bar.snoop_fanout::1                    10406      4.90%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               212548                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            281846000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           163590000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           134671000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63489402000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  63489402000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
