
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000348                       # Number of seconds simulated
sim_ticks                                   348259500                       # Number of ticks simulated
final_tick                                  348259500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  15384                       # Simulator instruction rate (inst/s)
host_op_rate                                    16758                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17712356                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680428                       # Number of bytes of host memory used
host_seconds                                    19.66                       # Real time elapsed on the host
sim_insts                                      302475                       # Number of instructions simulated
sim_ops                                        329490                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           49856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          505280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             555136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        49856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       215936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          215936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3374                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3374                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          143157617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1450872123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1594029739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     143157617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        143157617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       620043387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            620043387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       620043387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         143157617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1450872123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2214073127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        8676                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7359                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8676                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7359                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 301120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  254144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  275776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  555264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               470976                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3971                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3019                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1004                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     348258500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8676                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7359                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    394.909593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   241.335064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.432223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          395     27.26%     27.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          281     19.39%     46.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          187     12.91%     59.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          144      9.94%     69.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           84      5.80%     75.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      2.48%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      1.17%     78.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.52%     80.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          283     19.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1449                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.163424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.680928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.945393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               7      2.72%      2.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             44     17.12%     19.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            49     19.07%     38.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            56     21.79%     60.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            56     21.79%     82.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            32     12.45%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             3      1.17%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             2      0.78%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             3      1.17%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             3      1.17%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           257                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.766537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.701540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.563740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              196     76.26%     76.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      3.11%     79.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13      5.06%     84.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      5.84%     90.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      5.84%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      1.56%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      1.56%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           257                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     93579500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               181798250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23525000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19889.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38639.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       864.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       791.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1594.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1352.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3582                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3970                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      21718.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5355000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2823480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11345460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5616720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             48569130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               566880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       104926170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3905760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              210152760                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            603.436398                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            240267250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       234500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     10165500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      96317750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    230101750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5076540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2671680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                22241100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               16876260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             56517780                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               589920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       100864920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          609120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              232491480                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            667.580199                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            222799250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       306500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      1583250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     113713750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    221216000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   71509                       # Number of BP lookups
system.cpu.branchPred.condPredicted             55222                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4260                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                38696                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   34443                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.009200                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5629                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                565                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1671                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1019                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          178                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       348259500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           696520                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              28670                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         426080                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       71509                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              41743                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        609443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    8726                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  307                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           305                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          700                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    148883                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   366                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             643788                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.743158                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.112546                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   402722     62.56%     62.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   103311     16.05%     78.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    38140      5.92%     84.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    99615     15.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               643788                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.102666                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.611727                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    46942                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                435919                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    123129                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 34084                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3714                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                31087                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   682                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 398626                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15064                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3714                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    80902                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  215551                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          65749                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    121475                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                156397                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 382791                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  6106                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 11179                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1870                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  41698                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  85803                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              389246                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1805910                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           445399                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                330140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    59106                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                408                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            408                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    100468                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               134114                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55950                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             56546                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28695                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     376104                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 701                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    354831                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1652                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           47314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       129516                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        643788                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.551161                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.858747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              416022     64.62%     64.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              129021     20.04%     84.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               72788     11.31%     95.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               23594      3.66%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2363      0.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          643788                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15370     18.11%     18.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      7      0.01%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  62330     73.44%     91.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7153      8.43%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                9      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                170105     47.94%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   57      0.02%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               131013     36.92%     84.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53640     15.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 354831                       # Type of FU issued
system.cpu.iq.rate                           0.509434                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       84869                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.239181                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1439930                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            424147                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       346938                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  41                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 439675                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      25                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            45521                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        11942                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4764                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          222                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3714                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   24869                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 16125                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              376812                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                134114                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                55950                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                397                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    293                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 15559                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             44                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1203                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2585                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3788                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                350098                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                129115                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4733                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                       182138                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    48538                       # Number of branches executed
system.cpu.iew.exec_stores                      53023                       # Number of stores executed
system.cpu.iew.exec_rate                     0.502639                       # Inst execution rate
system.cpu.iew.wb_sent                         347205                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        346954                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    217777                       # num instructions producing a value
system.cpu.iew.wb_consumers                    323489                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.498125                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.673213                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           41789                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             672                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3611                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       636408                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.517734                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.320207                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       495715     77.89%     77.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        76728     12.06%     89.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14178      2.23%     92.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        20978      3.30%     95.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4207      0.66%     96.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15735      2.47%     98.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1950      0.31%     98.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1067      0.17%     99.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5850      0.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       636408                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               302475                       # Number of instructions committed
system.cpu.commit.committedOps                 329490                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         173358                       # Number of memory references committed
system.cpu.commit.loads                        122172                       # Number of loads committed
system.cpu.commit.membars                         302                       # Number of memory barriers committed
system.cpu.commit.branches                      45503                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    290248                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2552                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           156128     47.38%     47.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          122172     37.08%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          51170     15.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            329490                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  5850                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1000979                       # The number of ROB reads
system.cpu.rob.rob_writes                      749945                       # The number of ROB writes
system.cpu.timesIdled                             876                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           52732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      302475                       # Number of Instructions Simulated
system.cpu.committedOps                        329490                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.302736                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.302736                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.434266                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.434266                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   363204                       # number of integer regfile reads
system.cpu.int_regfile_writes                  211039                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   1425528                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   134199                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  181960                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    607                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              7879                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.984021                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              108937                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7895                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.798227                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            661000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.984021                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1053879                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1053879                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        70908                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70908                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        37435                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37435                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          301                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          301                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        108343                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           108343                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       108343                       # number of overall hits
system.cpu.dcache.overall_hits::total          108343                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         9535                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9535                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        12261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12261                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data        21796                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21796                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        21796                       # number of overall misses
system.cpu.dcache.overall_misses::total         21796                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    428269500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    428269500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    577048942                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    577048942                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       340000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       340000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1005318442                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1005318442                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1005318442                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1005318442                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        80443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          303                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          303                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       130139                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       130139                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       130139                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       130139                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.118531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.118531                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.246720                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.246720                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.042484                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.042484                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.006601                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.006601                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.167482                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.167482                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.167482                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.167482                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44915.521762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44915.521762                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47063.774733                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47063.774733                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 26153.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26153.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 46123.987979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46123.987979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 46123.987979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46123.987979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          378                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        74890                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1158                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.671848                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         7879                       # number of writebacks
system.cpu.dcache.writebacks::total              7879                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         3935                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3935                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         9968                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9968                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13903                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13903                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13903                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13903                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         5600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5600                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2293                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2293                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7893                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    259595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    259595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    116962443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    116962443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        43000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        43000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    376557443                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    376557443                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    376557443                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    376557443                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.069615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.069615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.006536                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006536                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.060651                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060651                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.060651                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060651                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46356.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46356.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51008.479285                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51008.479285                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        21500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        21500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 47707.771823                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47707.771823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 47707.771823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47707.771823                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               402                       # number of replacements
system.cpu.icache.tags.tagsinuse           339.952652                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              147979                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            189.960205                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   339.952652                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.663970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.663970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            298537                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           298537                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       147979                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          147979                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        147979                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           147979                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       147979                       # number of overall hits
system.cpu.icache.overall_hits::total          147979                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          900                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           900                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          900                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            900                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          900                       # number of overall misses
system.cpu.icache.overall_misses::total           900                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     52154488                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52154488                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     52154488                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52154488                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     52154488                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52154488                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       148879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       148879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       148879                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       148879                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       148879                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       148879                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006045                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006045                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57949.431111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57949.431111                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57949.431111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57949.431111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57949.431111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57949.431111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11890                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               143                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    83.146853                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          402                       # number of writebacks
system.cpu.icache.writebacks::total               402                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          119                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          781                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          781                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          781                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          781                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          781                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47034989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47034989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47034989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47034989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47034989                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47034989                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005246                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005246                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005246                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005246                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60224.057618                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60224.057618                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60224.057618                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60224.057618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60224.057618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60224.057618                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         16957                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          922                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    348259500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6376                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3374                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4907                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2298                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2298                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            781                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5597                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        23669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        75584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1009536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1085120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8676                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.106501                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.308495                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7752     89.35%     89.35% # Request fanout histogram
system.membus.snoop_fanout::1                     924     10.65%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8676                       # Request fanout histogram
system.membus.reqLayer0.occupancy            51469000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4124744                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40731738                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
