set_global_assignment -name IP_TOOL_NAME "ALTPLL"
set_global_assignment -name IP_TOOL_VERSION "13.1"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "PLL_50MHz_to_50MHz_100MHz.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "PLL_50MHz_to_50MHz_100MHz_inst.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "PLL_50MHz_to_50MHz_100MHz_bb.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "PLL_50MHz_to_50MHz_100MHz.ppf"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "PLL_50MHz_to_50MHz_100MHz_syn.v"]
