/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  reg [19:0] celloutsig_0_14z;
  reg [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire [12:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [13:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [2:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[92] ? in_data[23:19] : in_data[41:37];
  assign celloutsig_0_23z = celloutsig_0_20z ? in_data[62:58] : { celloutsig_0_14z[5:2], celloutsig_0_12z };
  assign celloutsig_0_24z = in_data[37] ? { celloutsig_0_12z, celloutsig_0_14z[13:5], celloutsig_0_19z[3:0] } : celloutsig_0_21z[14:1];
  assign celloutsig_0_26z = celloutsig_0_13z[14] ? in_data[78:66] : { celloutsig_0_14z[6:0], celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_2z };
  assign celloutsig_0_30z = celloutsig_0_26z[12] ? celloutsig_0_8z[7:2] : { celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_0_3z = celloutsig_0_0z[2] ? { in_data[17:10], celloutsig_0_0z[4:3], 1'h1, celloutsig_0_0z[1:0], celloutsig_0_2z } : in_data[84:71];
  assign celloutsig_0_40z = celloutsig_0_2z ? celloutsig_0_24z[10:7] : celloutsig_0_22z;
  assign celloutsig_1_1z = in_data[131] ? in_data[179:169] : { in_data[110:101], 1'h1 };
  assign { celloutsig_1_2z[11:8], celloutsig_1_2z[14:12], celloutsig_1_2z[4:0] } = celloutsig_1_0z ? { 1'h1, celloutsig_1_1z } : { celloutsig_1_1z, 1'h0 };
  assign celloutsig_1_5z = in_data[127] ? { celloutsig_1_2z[14:12], celloutsig_1_2z[4] } : { celloutsig_1_2z[3:1], celloutsig_1_0z };
  assign celloutsig_1_12z[7:1] = celloutsig_1_5z[3] ? { celloutsig_1_2z[8], celloutsig_1_2z[14:12], celloutsig_1_2z[4:2] } : { celloutsig_1_2z[12], celloutsig_1_2z[4:2], celloutsig_1_8z };
  assign celloutsig_1_13z = celloutsig_1_6z ? { celloutsig_1_2z[14:12], celloutsig_1_2z[4], celloutsig_1_0z } : celloutsig_1_12z[7:3];
  assign celloutsig_1_19z = celloutsig_1_12z[4] ? { celloutsig_1_5z, celloutsig_1_6z } : { celloutsig_1_12z[5], 1'h0, celloutsig_1_12z[3:1] };
  assign celloutsig_0_7z[1:0] = celloutsig_0_3z[8] ? { celloutsig_0_3z[4], celloutsig_0_2z } : { celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_8z = in_data[8] ? { celloutsig_0_3z[12:6], celloutsig_0_3z[7:5], celloutsig_0_7z[1:0] } : { celloutsig_0_3z[6:5], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_10z = celloutsig_0_9z ? in_data[33:31] : { celloutsig_0_3z[5], celloutsig_0_5z, celloutsig_0_5z };
  assign { celloutsig_0_11z[15:3], celloutsig_0_11z[0] } = celloutsig_0_10z[0] ? { in_data[20:8], 1'h1 } : { celloutsig_0_0z[3:0], celloutsig_0_5z, 1'h1, celloutsig_0_10z[1], 1'h0, celloutsig_0_0z, 1'h0 };
  assign celloutsig_0_13z = celloutsig_0_5z ? { celloutsig_0_3z[11:2], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, 1'h1, celloutsig_0_12z, 1'h1 } : { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z, 2'h0, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_17z = celloutsig_0_10z[1] ? { celloutsig_0_12z, celloutsig_0_10z[2], 1'h1, celloutsig_0_10z[0], celloutsig_0_9z, celloutsig_0_10z[2], 1'h1, celloutsig_0_10z[0] } : { celloutsig_0_13z[13:9], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_19z[3:0] = celloutsig_0_9z ? { celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_1z } : celloutsig_0_14z[4:1];
  assign celloutsig_0_21z = celloutsig_0_10z[2] ? { celloutsig_0_11z[13:3], 1'h1, celloutsig_0_10z[1], celloutsig_0_11z[0], celloutsig_0_20z } : { celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_22z = celloutsig_0_16z ? celloutsig_0_14z[18:15] : celloutsig_0_0z[3:0];
  always_latch
    if (!clkin_data[128]) celloutsig_1_8z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_8z = { celloutsig_1_5z[2], celloutsig_1_4z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_14z = 20'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_15z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_15z = celloutsig_0_13z[8:5];
  assign celloutsig_0_2z = ~((in_data[53] & celloutsig_0_1z) | (celloutsig_0_0z[1] & celloutsig_0_1z));
  assign celloutsig_0_31z = ~((celloutsig_0_6z & celloutsig_0_30z[3]) | (celloutsig_0_10z[0] & celloutsig_0_2z));
  assign celloutsig_0_33z = ~((celloutsig_0_20z & celloutsig_0_31z) | (celloutsig_0_17z[5] & celloutsig_0_3z[13]));
  assign celloutsig_0_35z = ~((celloutsig_0_3z[6] & celloutsig_0_33z) | (celloutsig_0_30z[2] & celloutsig_0_3z[8]));
  assign celloutsig_0_37z = ~((celloutsig_0_35z & celloutsig_0_5z) | (celloutsig_0_9z & celloutsig_0_5z));
  assign celloutsig_0_41z = ~((celloutsig_0_23z[2] & celloutsig_0_30z[3]) | (celloutsig_0_10z[2] & celloutsig_0_37z));
  assign celloutsig_1_0z = ~((in_data[164] & in_data[103]) | (in_data[167] & in_data[148]));
  assign celloutsig_0_4z = ~((in_data[62] & celloutsig_0_2z) | (celloutsig_0_1z & celloutsig_0_0z[0]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[1] & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_4z = ~((in_data[122] & celloutsig_1_2z[0]) | (celloutsig_1_2z[0] & in_data[99]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & in_data[114]) | (celloutsig_1_4z & celloutsig_1_5z[1]));
  assign celloutsig_1_7z = ~((celloutsig_1_5z[3] & celloutsig_1_0z) | (celloutsig_1_5z[3] & celloutsig_1_5z[1]));
  assign celloutsig_0_5z = ~((celloutsig_0_4z & celloutsig_0_0z[4]) | (celloutsig_0_4z & celloutsig_0_3z[8]));
  assign celloutsig_1_18z = ~((celloutsig_1_5z[2] & celloutsig_1_7z) | (celloutsig_1_13z[4] & celloutsig_1_12z[5]));
  assign celloutsig_0_6z = ~((celloutsig_0_1z & in_data[52]) | (celloutsig_0_0z[2] & celloutsig_0_1z));
  assign celloutsig_0_9z = ~((celloutsig_0_3z[0] & in_data[10]) | (celloutsig_0_7z[1] & celloutsig_0_1z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[2] & celloutsig_0_0z[0]) | (celloutsig_0_0z[4] & in_data[2]));
  assign celloutsig_0_12z = ~((celloutsig_0_1z & celloutsig_0_0z[1]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_0_16z = ~((celloutsig_0_15z[3] & celloutsig_0_10z[0]) | (celloutsig_0_14z[1] & celloutsig_0_3z[5]));
  assign celloutsig_0_20z = ~((celloutsig_0_8z[9] & celloutsig_0_0z[3]) | (celloutsig_0_14z[7] & celloutsig_0_17z[1]));
  assign celloutsig_0_11z[2:1] = celloutsig_0_10z[2:1];
  assign celloutsig_0_19z[12:4] = celloutsig_0_14z[13:5];
  assign celloutsig_0_7z[4:2] = celloutsig_0_3z[7:5];
  assign celloutsig_1_12z[0] = celloutsig_1_3z;
  assign celloutsig_1_2z[7:5] = celloutsig_1_2z[14:12];
  assign { out_data[128], out_data[100:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
