<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_8b10b_encode_comb.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_8b10b_encode_comb.v</a>
time_elapsed: 0.077s
ram usage: 11008 KB
</pre>
<pre class="log">

module bsg_8b10b_encode_comb (
	data_i,
	k_i,
	rd_i,
	data_o,
	rd_o,
	kerr_o
);
	input [7:0] data_i;
	input k_i;
	input rd_i;
	output wire [9:0] data_o;
	output wire rd_o;
	output wire kerr_o;
	wire A = data_i[0];
	wire B = data_i[1];
	wire C = data_i[2];
	wire D = data_i[3];
	wire E = data_i[4];
	wire F = data_i[5];
	wire G = data_i[6];
	wire H = data_i[7];
	wire AxorB = (A ^ B);
	wire CxorD = (C ^ D);
	wire AandB = (A &amp; B);
	wire CandD = (C &amp; D);
	wire NAandNB = (~A &amp; ~B);
	wire NCandND = (~C &amp; ~D);
	wire L22 = (((AandB &amp; NCandND) | (CandD &amp; NAandNB)) | (AxorB &amp; CxorD));
	wire L40 = (AandB &amp; CandD);
	wire L04 = (NAandNB &amp; NCandND);
	wire L13 = ((AxorB &amp; NCandND) | (CxorD &amp; NAandNB));
	wire L31 = ((AxorB &amp; CandD) | (CxorD &amp; AandB));
	wire FxorG = (F ^ G);
	wire FandG = (F &amp; G);
	wire NFandNG = (~F &amp; ~G);
	wire NFandNGandNH = (NFandNG &amp; ~H);
	wire FxorGandK = (FxorG &amp; k_i);
	wire FxorGandNH = (FxorG &amp; ~H);
	wire FandGandH = (FandG &amp; H);
	wire S = ((((rd_i &amp; L31) &amp; D) &amp; ~E) | (((~rd_i &amp; L13) &amp; ~D) &amp; E));
	wire T0 = ((L13 &amp; D) &amp; E);
	wire PDM1S6 = (T0 | ((~L22 &amp; ~L31) &amp; ~E));
	wire ND0S6 = PDM1S6;
	wire PD0S6 = (((E &amp; ~L22) &amp; ~L13) | k_i);
	wire NDM1S6 = (((L31 &amp; ~D) &amp; ~E) | PD0S6);
	wire NDM1S4 = FandG;
	wire ND0S4 = NFandNG;
	wire PDM1S4 = (NFandNG | FxorGandK);
	wire PD0S4 = FandGandH;
	wire COMPLS6 = ((NDM1S6 &amp; rd_i) | (~rd_i &amp; PDM1S6));
	wire NDL6 = (((PD0S6 &amp; ~COMPLS6) | (COMPLS6 &amp; ND0S6)) | ((~ND0S6 &amp; ~PD0S6) &amp; rd_i));
	wire COMPLS4 = ((NDM1S4 &amp; NDL6) | (~NDL6 &amp; PDM1S4));
	assign rd_o = ((((NDL6 &amp; ~PD0S4) &amp; ~ND0S4) | (ND0S4 &amp; COMPLS4)) | (~COMPLS4 &amp; PD0S4));
	wire N0 = A;
	wire N1 = ((~L40 &amp; B) | L04);
	wire N2 = ((L04 | C) | T0);
	wire N3 = (D &amp; ~L40);
	wire N4 = ((~T0 &amp; E) | (~E &amp; L13));
	wire N5 = (((((~E &amp; L22) | (L22 &amp; k_i)) | (L04 &amp; E)) | (E &amp; L40)) | ((E &amp; L13) &amp; ~D));
	assign data_o[0] = (N0 ^ COMPLS6);
	assign data_o[1] = (N1 ^ COMPLS6);
	assign data_o[2] = (N2 ^ COMPLS6);
	assign data_o[3] = (N3 ^ COMPLS6);
	assign data_o[4] = (N4 ^ COMPLS6);
	assign data_o[5] = (N5 ^ COMPLS6);
	wire T1 = ((S &amp; FandGandH) | (FandGandH &amp; k_i));
	wire N6 = ~(~F | T1);
	wire N7 = (G | NFandNGandNH);
	wire N8 = H;
	wire N9 = (T1 | FxorGandNH);
	assign data_o[6] = (N6 ^ COMPLS4);
	assign data_o[7] = (N7 ^ COMPLS4);
	assign data_o[8] = (N8 ^ COMPLS4);
	assign data_o[9] = (N9 ^ COMPLS4);
	assign kerr_o = ((k_i &amp; ~((NAandNB &amp; CandD) &amp; E)) &amp; ~((FandGandH &amp; E) &amp; L31));
endmodule

</pre>
</body>