============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     1
   Run Date =   Mon Sep 15 22:00:34 2025

   Run on =     LAPTOP-EUGMKLPQ
============================================================
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.397111s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (23.5%)

PHY-1001 : Build lut bridge;  0.049306s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Generate nets ...
PHY-1001 : clock net R_rclk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net uidbuf_inst/wfifo_inst/clkw_syn_2 will be merged with clock uidbuf_inst/wfifo_inst/clkw
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 46 feed throughs used by 43 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.200378s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (25.4%)

RUN-1004 : used memory is 562 MB, reserved memory is 535 MB, peak memory is 609 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.896755s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (31.4%)

PHY-1001 : Build lut bridge;  0.080479s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Generate nets ...
PHY-1001 : clock net R_rclk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net uidbuf_inst/wfifo_inst/clkw_syn_2 will be merged with clock uidbuf_inst/wfifo_inst/clkw
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 49 feed throughs used by 42 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.672174s wall, 0.859375s user + 0.187500s system = 1.046875s CPU (39.2%)

RUN-1004 : used memory is 409 MB, reserved memory is 549 MB, peak memory is 609 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.512474s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (30.5%)

PHY-1001 : Build lut bridge;  0.041982s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.4%)

PHY-1001 : Generate nets ...
PHY-1001 : clock net R_rclk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net uidbuf_inst/wfifo_inst/clkw_syn_2 will be merged with clock uidbuf_inst/wfifo_inst/clkw
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 36 feed throughs used by 35 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.425346s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (35.1%)

RUN-1004 : used memory is 422 MB, reserved memory is 546 MB, peak memory is 609 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1100111011010011
KIT-1004 : import watcher inst u_ChipWatcher_uidbuf completed, there are 4 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.354492s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 484 MB, reserved memory is 599 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.540667s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 484 MB, reserved memory is 599 MB, peak memory is 609 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.497700s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (25.1%)

PHY-1001 : Build lut bridge;  0.046045s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (67.9%)

PHY-1001 : Generate nets ...
PHY-1001 : clock net R_rclk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net uidbuf_inst/wfifo_inst/clkw_syn_2 will be merged with clock uidbuf_inst/wfifo_inst/clkw
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 46 feed throughs used by 39 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.387230s wall, 0.562500s user + 0.093750s system = 0.656250s CPU (47.3%)

RUN-1004 : used memory is 447 MB, reserved memory is 590 MB, peak memory is 609 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1100111011010011
KIT-1004 : import watcher inst u_ChipWatcher_uidbuf completed, there are 4 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.489708s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (86.1%)

PHY-1001 : Build lut bridge;  0.047954s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (65.2%)

PHY-1001 : Generate nets ...
PHY-1001 : clock net R_rclk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net uidbuf_inst/wfifo_inst/clkw_syn_2 will be merged with clock uidbuf_inst/wfifo_inst/clkw
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 58 feed throughs used by 49 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.417677s wall, 1.156250s user + 0.062500s system = 1.218750s CPU (86.0%)

RUN-1004 : used memory is 455 MB, reserved memory is 604 MB, peak memory is 609 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1100111011010011
KIT-1004 : import watcher inst u_ChipWatcher_uidbuf completed, there are 4 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.501345s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (71.7%)

PHY-1001 : Build lut bridge;  0.048824s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (64.0%)

PHY-1001 : Generate nets ...
PHY-1001 : clock net R_rclk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net uidbuf_inst/wfifo_inst/clkw_syn_2 will be merged with clock uidbuf_inst/wfifo_inst/clkw
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 49 feed throughs used by 39 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.609774s wall, 1.000000s user + 0.093750s system = 1.093750s CPU (67.9%)

RUN-1004 : used memory is 447 MB, reserved memory is 603 MB, peak memory is 609 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.497994s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (69.0%)

PHY-1001 : Build lut bridge;  0.051781s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.5%)

PHY-1001 : Generate nets ...
PHY-1001 : clock net R_rclk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net uidbuf_inst/wfifo_inst/clkw_syn_2 will be merged with clock uidbuf_inst/wfifo_inst/clkw
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 59 feed throughs used by 46 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.425860s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (71.2%)

RUN-1004 : used memory is 454 MB, reserved memory is 603 MB, peak memory is 609 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1100111011010011
KIT-1004 : import watcher inst u_ChipWatcher_uidbuf completed, there are 4 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.917184s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (15.3%)

PHY-1001 : Build lut bridge;  0.100873s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Generate nets ...
PHY-1001 : clock net R_rclk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net uidbuf_inst/wfifo_inst/clkw_syn_2 will be merged with clock uidbuf_inst/wfifo_inst/clkw
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 49 feed throughs used by 39 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.862491s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (26.2%)

RUN-1004 : used memory is 488 MB, reserved memory is 606 MB, peak memory is 609 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.493149s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (72.9%)

PHY-1001 : Build lut bridge;  0.052685s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (118.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net uidbuf_inst/fs_cap_R0/clk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 82 feed throughs used by 66 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.484274s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (72.6%)

RUN-1004 : used memory is 468 MB, reserved memory is 617 MB, peak memory is 609 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0100000000100001
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 6 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 8.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 8 -p" in  6.420262s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 514 MB, reserved memory is 644 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.601099s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 514 MB, reserved memory is 644 MB, peak memory is 609 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.571108s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (38.3%)

PHY-1001 : Build lut bridge;  0.056331s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (55.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net uidbuf_inst/fs_cap_R0/clk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 61 feed throughs used by 46 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.612172s wall, 0.703125s user + 0.046875s system = 0.750000s CPU (46.5%)

RUN-1004 : used memory is 464 MB, reserved memory is 626 MB, peak memory is 609 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0100000000100001
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 6 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 8.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 8 -p" in  6.472580s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 507 MB, reserved memory is 653 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.658473s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 507 MB, reserved memory is 653 MB, peak memory is 609 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.972999s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (12.8%)

PHY-1001 : Build lut bridge;  0.101131s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (30.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net uidbuf_inst/fs_cap_R0/clk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 82 feed throughs used by 66 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.868471s wall, 0.531250s user + 0.093750s system = 0.625000s CPU (21.8%)

RUN-1004 : used memory is 465 MB, reserved memory is 636 MB, peak memory is 609 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.579392s wall, 0.421875s user + 0.093750s system = 0.515625s CPU (89.0%)

PHY-1001 : Build lut bridge;  0.054505s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (57.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net vid_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 52 feed throughs used by 43 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.724567s wall, 0.953125s user + 0.218750s system = 1.171875s CPU (68.0%)

RUN-1004 : used memory is 456 MB, reserved memory is 627 MB, peak memory is 609 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(221)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(234)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.610117s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (58.9%)

PHY-1001 : Build lut bridge;  0.059931s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net uidbuf_inst/fs_cap_R0/clk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 37 feed throughs used by 35 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.696387s wall, 0.843750s user + 0.187500s system = 1.031250s CPU (60.8%)

RUN-1004 : used memory is 457 MB, reserved memory is 628 MB, peak memory is 609 MB
