{
  "module_name": "mscc_fc_buffer.h",
  "hash_id": "b046d752857be614103fc46e9e66046f73b95923da3b999394fe4220d8782218",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/phy/mscc/mscc_fc_buffer.h",
  "human_readable_source": " \n \n\n#ifndef _MSCC_PHY_FC_BUFFER_H_\n#define _MSCC_PHY_FC_BUFFER_H_\n\n#define MSCC_FCBUF_ENA_CFG\t\t\t\t\t0x00\n#define MSCC_FCBUF_MODE_CFG\t\t\t\t\t0x01\n#define MSCC_FCBUF_PPM_RATE_ADAPT_THRESH_CFG\t\t\t0x02\n#define MSCC_FCBUF_TX_CTRL_QUEUE_CFG\t\t\t\t0x03\n#define MSCC_FCBUF_TX_DATA_QUEUE_CFG\t\t\t\t0x04\n#define MSCC_FCBUF_RX_DATA_QUEUE_CFG\t\t\t\t0x05\n#define MSCC_FCBUF_TX_BUFF_XON_XOFF_THRESH_CFG\t\t\t0x06\n#define MSCC_FCBUF_FC_READ_THRESH_CFG\t\t\t\t0x07\n#define MSCC_FCBUF_TX_FRM_GAP_COMP\t\t\t\t0x08\n\n#define MSCC_FCBUF_ENA_CFG_TX_ENA\t\t\t\tBIT(0)\n#define MSCC_FCBUF_ENA_CFG_RX_ENA\t\t\t\tBIT(4)\n\n#define MSCC_FCBUF_MODE_CFG_DROP_BEHAVIOUR\t\t\tBIT(4)\n#define MSCC_FCBUF_MODE_CFG_PAUSE_REACT_ENA\t\t\tBIT(8)\n#define MSCC_FCBUF_MODE_CFG_RX_PPM_RATE_ADAPT_ENA\t\tBIT(12)\n#define MSCC_FCBUF_MODE_CFG_TX_PPM_RATE_ADAPT_ENA\t\tBIT(16)\n#define MSCC_FCBUF_MODE_CFG_TX_CTRL_QUEUE_ENA\t\t\tBIT(20)\n#define MSCC_FCBUF_MODE_CFG_PAUSE_GEN_ENA\t\t\tBIT(24)\n#define MSCC_FCBUF_MODE_CFG_INCLUDE_PAUSE_RCVD_IN_PAUSE_GEN\tBIT(28)\n\n#define MSCC_FCBUF_PPM_RATE_ADAPT_THRESH_CFG_TX_THRESH(x)\t(x)\n#define MSCC_FCBUF_PPM_RATE_ADAPT_THRESH_CFG_TX_THRESH_M\tGENMASK(15, 0)\n#define MSCC_FCBUF_PPM_RATE_ADAPT_THRESH_CFG_TX_OFFSET(x)\t((x) << 16)\n#define MSCC_FCBUF_PPM_RATE_ADAPT_THRESH_CFG_TX_OFFSET_M\tGENMASK(19, 16)\n#define MSCC_FCBUF_PPM_RATE_ADAPT_THRESH_CFG_RX_THRESH(x)\t((x) << 20)\n#define MSCC_FCBUF_PPM_RATE_ADAPT_THRESH_CFG_RX_THRESH_M\tGENMASK(31, 20)\n\n#define MSCC_FCBUF_TX_CTRL_QUEUE_CFG_START(x)\t\t\t(x)\n#define MSCC_FCBUF_TX_CTRL_QUEUE_CFG_START_M\t\t\tGENMASK(15, 0)\n#define MSCC_FCBUF_TX_CTRL_QUEUE_CFG_END(x)\t\t\t((x) << 16)\n#define MSCC_FCBUF_TX_CTRL_QUEUE_CFG_END_M\t\t\tGENMASK(31, 16)\n\n#define MSCC_FCBUF_TX_DATA_QUEUE_CFG_START(x)\t\t\t(x)\n#define MSCC_FCBUF_TX_DATA_QUEUE_CFG_START_M\t\t\tGENMASK(15, 0)\n#define MSCC_FCBUF_TX_DATA_QUEUE_CFG_END(x)\t\t\t((x) << 16)\n#define MSCC_FCBUF_TX_DATA_QUEUE_CFG_END_M\t\t\tGENMASK(31, 16)\n\n#define MSCC_FCBUF_RX_DATA_QUEUE_CFG_START(x)\t\t\t(x)\n#define MSCC_FCBUF_RX_DATA_QUEUE_CFG_START_M\t\t\tGENMASK(15, 0)\n#define MSCC_FCBUF_RX_DATA_QUEUE_CFG_END(x)\t\t\t((x) << 16)\n#define MSCC_FCBUF_RX_DATA_QUEUE_CFG_END_M\t\t\tGENMASK(31, 16)\n\n#define MSCC_FCBUF_TX_BUFF_XON_XOFF_THRESH_CFG_XOFF_THRESH(x)\t(x)\n#define MSCC_FCBUF_TX_BUFF_XON_XOFF_THRESH_CFG_XOFF_THRESH_M\tGENMASK(15, 0)\n#define MSCC_FCBUF_TX_BUFF_XON_XOFF_THRESH_CFG_XON_THRESH(x)\t((x) << 16)\n#define MSCC_FCBUF_TX_BUFF_XON_XOFF_THRESH_CFG_XON_THRESH_M\tGENMASK(31, 16)\n\n#define MSCC_FCBUF_FC_READ_THRESH_CFG_TX_THRESH(x)\t\t(x)\n#define MSCC_FCBUF_FC_READ_THRESH_CFG_TX_THRESH_M\t\tGENMASK(15, 0)\n#define MSCC_FCBUF_FC_READ_THRESH_CFG_RX_THRESH(x)\t\t((x) << 16)\n#define MSCC_FCBUF_FC_READ_THRESH_CFG_RX_THRESH_M\t\tGENMASK(31, 16)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}