18:38:49 DEBUG : Logs will be stored at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/IDE.log'.
18:38:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_4\V10_4.vitis\temp_xsdb_launch_script.tcl
18:38:56 INFO  : Registering command handlers for Vitis TCF services
18:39:02 INFO  : Platform repository initialization has completed.
18:39:03 INFO  : XSCT server has started successfully.
18:39:03 INFO  : plnx-install-location is set to ''
18:39:05 INFO  : Successfully done setting XSCT server connection channel  
18:39:05 INFO  : Successfully done query RDI_DATADIR 
18:39:05 INFO  : Successfully done setting workspace for the tool. 
18:42:18 INFO  : Result from executing command 'getProjects': V10_4_platform
18:42:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:43:25 ERROR : (XSDB Server)rm: cannot lstat `*.o': Invalid argument

18:43:25 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

18:49:52 INFO  : Result from executing command 'getProjects': V10_4_platform
18:49:52 INFO  : Result from executing command 'getPlatforms': V10_4_platform|D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/V10_4_platform.xpfm;xilinx_vck190_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:49:55 INFO  : Checking for BSP changes to sync application flags for project 'V10_4_app'...
18:51:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
18:51:28 INFO  : 'jtag frequency' command is executed.
18:51:28 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:51:29 INFO  : Context for 'APU' is selected.
18:51:30 INFO  : System reset is completed.
18:51:33 INFO  : 'after 3000' command is executed.
18:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
18:51:55 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
18:51:55 INFO  : Context for 'APU' is selected.
18:51:56 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
18:51:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:56 INFO  : Context for 'APU' is selected.
18:51:56 INFO  : Boot mode is read from the target.
18:51:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:51:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:51:57 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:51:57 INFO  : 'set bp_51_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:51:58 INFO  : 'con -block -timeout 60' command is executed.
18:51:58 INFO  : 'bpremove $bp_51_57_fsbl_bp' command is executed.
18:51:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:51:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:52:00 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:52:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_51_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:00 INFO  : 'con' command is executed.
18:52:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:52:00 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_4\V10_4.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
22:00:02 WARN  : xsct server communication channel is not established.
09:02:37 DEBUG : Logs will be stored at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/IDE.log'.
09:02:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_4\V10_4.vitis\temp_xsdb_launch_script.tcl
09:02:49 INFO  : Platform repository initialization has completed.
09:02:51 INFO  : XSCT server has started successfully.
09:02:51 INFO  : plnx-install-location is set to ''
09:02:51 INFO  : Successfully done setting XSCT server connection channel  
09:02:51 INFO  : Registering command handlers for Vitis TCF services
09:03:02 INFO  : Successfully done setting workspace for the tool. 
09:03:02 INFO  : Successfully done query RDI_DATADIR 
09:06:13 INFO  : Result from executing command 'getProjects': V10_4_platform
09:06:13 INFO  : Result from executing command 'getPlatforms': V10_4_platform|D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/V10_4_platform.xpfm;xilinx_vck190_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
09:06:16 INFO  : Checking for BSP changes to sync application flags for project 'V10_4_app'...
09:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:09:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:09:48 INFO  : 'jtag frequency' command is executed.
09:09:48 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:09:48 INFO  : Context for 'APU' is selected.
09:09:49 INFO  : System reset is completed.
09:09:52 INFO  : 'after 3000' command is executed.
09:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:10:15 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
09:10:15 INFO  : Context for 'APU' is selected.
09:10:16 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
09:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
09:10:16 INFO  : Context for 'APU' is selected.
09:10:16 INFO  : Boot mode is read from the target.
09:10:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:10:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:10:17 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:10:17 INFO  : 'set bp_10_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:10:18 INFO  : 'con -block -timeout 60' command is executed.
09:10:18 INFO  : 'bpremove $bp_10_17_fsbl_bp' command is executed.
09:10:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:10:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:10:21 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:10:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:10:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_10_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:10:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:10:21 INFO  : 'con' command is executed.
09:10:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:10:21 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_4\V10_4.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
09:15:12 INFO  : Disconnected from the channel tcfchan#3.
09:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:15:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:15:23 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:15:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:15:29 INFO  : 'jtag frequency' command is executed.
09:15:29 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:15:29 INFO  : Context for 'APU' is selected.
09:15:30 INFO  : System reset is completed.
09:15:33 INFO  : 'after 3000' command is executed.
09:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:15:54 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
09:15:54 INFO  : Context for 'APU' is selected.
09:15:54 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
09:15:54 INFO  : 'configparams force-mem-access 1' command is executed.
09:15:54 INFO  : Context for 'APU' is selected.
09:15:54 INFO  : Boot mode is read from the target.
09:15:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:15:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:15:55 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:15:55 INFO  : 'set bp_15_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:15:56 INFO  : 'con -block -timeout 60' command is executed.
09:15:56 INFO  : 'bpremove $bp_15_55_fsbl_bp' command is executed.
09:15:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:15:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:15:58 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:15:58 INFO  : 'configparams force-mem-access 0' command is executed.
09:15:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_15_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:15:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:15:58 INFO  : 'con' command is executed.
09:15:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:15:58 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_4\V10_4.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
09:17:51 INFO  : Disconnected from the channel tcfchan#4.
15:46:13 DEBUG : Logs will be stored at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/IDE.log'.
15:46:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\temp_xsdb_launch_script.tcl
15:46:23 INFO  : Registering command handlers for Vitis TCF services
15:46:25 INFO  : Platform repository initialization has completed.
15:46:26 INFO  : XSCT server has started successfully.
15:46:27 INFO  : plnx-install-location is set to ''
15:46:27 INFO  : Successfully done setting XSCT server connection channel  
15:46:27 INFO  : Successfully done setting workspace for the tool. 
15:46:27 INFO  : Successfully done query RDI_DATADIR 
15:47:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:06 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
15:47:06 INFO  : 'jtag frequency' command is executed.
15:47:06 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:47:07 INFO  : Context for 'APU' is selected.
15:47:07 INFO  : System reset is completed.
15:47:10 INFO  : 'after 3000' command is executed.
15:47:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
15:47:34 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
15:47:35 INFO  : Context for 'APU' is selected.
15:47:35 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
15:47:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:35 INFO  : Context for 'APU' is selected.
15:47:35 INFO  : Boot mode is read from the target.
15:47:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:47:36 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:47:37 INFO  : 'set bp_47_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:47:38 INFO  : 'con -block -timeout 60' command is executed.
15:47:38 INFO  : 'bpremove $bp_47_36_fsbl_bp' command is executed.
15:47:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:47:39 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:47:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_47_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:40 INFO  : 'con' command is executed.
15:47:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:47:40 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
15:58:17 INFO  : Result from executing command 'getProjects': V10_4_platform
15:58:17 INFO  : Result from executing command 'getPlatforms': V10_4_platform|D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/V10_4_platform.xpfm;xilinx_vck190_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:58:20 INFO  : Checking for BSP changes to sync application flags for project 'V10_4_app'...
15:59:16 INFO  : Disconnected from the channel tcfchan#1.
15:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
15:59:18 INFO  : 'jtag frequency' command is executed.
15:59:18 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:59:18 INFO  : Context for 'APU' is selected.
15:59:18 INFO  : System reset is completed.
15:59:21 INFO  : 'after 3000' command is executed.
15:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
15:59:43 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
15:59:43 INFO  : Context for 'APU' is selected.
16:00:10 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
16:00:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:10 INFO  : Context for 'APU' is selected.
16:00:10 INFO  : Boot mode is read from the target.
16:00:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:11 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:11 INFO  : 'set bp_0_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:00:12 INFO  : 'con -block -timeout 60' command is executed.
16:00:12 INFO  : 'bpremove $bp_0_11_fsbl_bp' command is executed.
16:00:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:14 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_0_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:14 INFO  : 'con' command is executed.
16:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:00:14 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
16:00:59 INFO  : Disconnected from the channel tcfchan#4.
16:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:01:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
16:01:20 INFO  : 'jtag frequency' command is executed.
16:01:20 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:01:20 INFO  : Context for 'APU' is selected.
16:01:21 INFO  : System reset is completed.
16:01:24 INFO  : 'after 3000' command is executed.
16:01:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
16:01:46 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
16:01:46 INFO  : Context for 'APU' is selected.
16:01:46 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
16:01:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:46 INFO  : Context for 'APU' is selected.
16:01:46 INFO  : Boot mode is read from the target.
16:01:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:47 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:47 INFO  : 'set bp_1_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:01:49 INFO  : 'con -block -timeout 60' command is executed.
16:01:49 INFO  : 'bpremove $bp_1_47_fsbl_bp' command is executed.
16:01:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:51 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_1_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:51 INFO  : 'con' command is executed.
16:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:01:51 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
16:02:10 INFO  : Disconnected from the channel tcfchan#5.
16:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:11 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
16:02:11 INFO  : 'jtag frequency' command is executed.
16:02:11 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:11 INFO  : Context for 'APU' is selected.
16:02:12 INFO  : System reset is completed.
16:02:15 INFO  : 'after 3000' command is executed.
16:02:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
16:02:36 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
16:02:36 INFO  : Context for 'APU' is selected.
16:02:36 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
16:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:36 INFO  : Context for 'APU' is selected.
16:02:36 INFO  : Boot mode is read from the target.
16:02:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:38 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:38 INFO  : 'set bp_2_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:02:40 INFO  : 'con -block -timeout 60' command is executed.
16:02:40 INFO  : 'bpremove $bp_2_38_fsbl_bp' command is executed.
16:02:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:41 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_2_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:42 INFO  : 'con' command is executed.
16:02:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:02:42 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
16:03:03 INFO  : Disconnected from the channel tcfchan#6.
16:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
16:03:05 INFO  : 'jtag frequency' command is executed.
16:03:05 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:03:05 INFO  : Context for 'APU' is selected.
16:03:05 INFO  : System reset is completed.
16:03:08 INFO  : 'after 3000' command is executed.
16:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
16:03:29 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
16:03:30 INFO  : Context for 'APU' is selected.
16:03:30 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
16:03:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:30 INFO  : Context for 'APU' is selected.
16:03:30 INFO  : Boot mode is read from the target.
16:03:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:31 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:31 INFO  : 'set bp_3_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:03:32 INFO  : 'con -block -timeout 60' command is executed.
16:03:32 INFO  : 'bpremove $bp_3_31_fsbl_bp' command is executed.
16:03:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:34 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_3_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:34 INFO  : 'con' command is executed.
16:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:03:34 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
16:17:15 INFO  : Disconnected from the channel tcfchan#7.
16:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:17:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
16:17:33 INFO  : 'jtag frequency' command is executed.
16:17:33 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:17:33 INFO  : Context for 'APU' is selected.
16:17:34 INFO  : System reset is completed.
16:17:37 INFO  : 'after 3000' command is executed.
16:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
16:17:58 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
16:17:58 INFO  : Context for 'APU' is selected.
16:17:58 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
16:17:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:58 INFO  : Context for 'APU' is selected.
16:17:58 INFO  : Boot mode is read from the target.
16:17:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:59 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:59 INFO  : 'set bp_17_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:18:01 INFO  : 'con -block -timeout 60' command is executed.
16:18:01 INFO  : 'bpremove $bp_17_59_fsbl_bp' command is executed.
16:18:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:18:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:18:02 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:18:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_17_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:18:02 INFO  : 'con' command is executed.
16:18:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:18:02 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
16:19:28 INFO  : Disconnected from the channel tcfchan#8.
16:19:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:19:39 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:11 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
16:20:11 INFO  : 'jtag frequency' command is executed.
16:20:11 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:20:11 INFO  : Context for 'APU' is selected.
16:20:11 INFO  : System reset is completed.
16:20:14 INFO  : 'after 3000' command is executed.
16:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
16:20:35 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
16:20:35 INFO  : Context for 'APU' is selected.
16:20:35 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
16:20:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:35 INFO  : Context for 'APU' is selected.
16:20:35 INFO  : Boot mode is read from the target.
16:20:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:20:36 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:20:36 INFO  : 'set bp_20_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:20:37 INFO  : 'con -block -timeout 60' command is executed.
16:20:37 INFO  : 'bpremove $bp_20_36_fsbl_bp' command is executed.
16:20:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:20:39 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_20_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:20:39 INFO  : 'con' command is executed.
16:20:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:20:39 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
16:55:43 INFO  : Disconnected from the channel tcfchan#9.
16:55:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
16:55:45 INFO  : 'jtag frequency' command is executed.
16:55:45 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:55:45 INFO  : Context for 'APU' is selected.
16:55:45 INFO  : System reset is completed.
16:55:48 INFO  : 'after 3000' command is executed.
16:55:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
16:56:09 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
16:56:09 INFO  : Context for 'APU' is selected.
16:56:10 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
16:56:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:10 INFO  : Context for 'APU' is selected.
16:56:10 INFO  : Boot mode is read from the target.
16:56:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:11 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:11 INFO  : 'set bp_56_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:56:12 INFO  : 'con -block -timeout 60' command is executed.
16:56:12 INFO  : 'bpremove $bp_56_11_fsbl_bp' command is executed.
16:56:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:14 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_56_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:14 INFO  : 'con' command is executed.
16:56:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:56:14 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
17:01:18 INFO  : Disconnected from the channel tcfchan#10.
17:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:19 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
17:01:19 INFO  : 'jtag frequency' command is executed.
17:01:19 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:01:19 INFO  : Context for 'APU' is selected.
17:01:20 INFO  : System reset is completed.
17:01:23 INFO  : 'after 3000' command is executed.
17:01:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
17:01:44 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
17:01:44 INFO  : Context for 'APU' is selected.
17:01:44 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
17:01:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:44 INFO  : Context for 'APU' is selected.
17:01:44 INFO  : Boot mode is read from the target.
17:01:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:01:45 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:01:45 INFO  : 'set bp_1_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:01:46 INFO  : 'con -block -timeout 60' command is executed.
17:01:46 INFO  : 'bpremove $bp_1_45_fsbl_bp' command is executed.
17:01:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:01:48 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:01:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_1_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:48 INFO  : 'con' command is executed.
17:01:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:01:48 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
17:29:39 INFO  : Disconnected from the channel tcfchan#11.
17:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:29:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:29:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
17:29:57 INFO  : 'jtag frequency' command is executed.
17:29:57 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:29:57 INFO  : Context for 'APU' is selected.
17:29:58 INFO  : System reset is completed.
17:30:01 INFO  : 'after 3000' command is executed.
17:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
17:30:22 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
17:30:22 INFO  : Context for 'APU' is selected.
17:30:22 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
17:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:22 INFO  : Context for 'APU' is selected.
17:30:22 INFO  : Boot mode is read from the target.
17:30:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:23 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:23 INFO  : 'set bp_30_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:30:24 INFO  : 'con -block -timeout 60' command is executed.
17:30:24 INFO  : 'bpremove $bp_30_23_fsbl_bp' command is executed.
17:30:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:26 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_30_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:26 INFO  : 'con' command is executed.
17:30:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:30:26 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
17:33:37 INFO  : Disconnected from the channel tcfchan#12.
17:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:33:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:33:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
17:33:53 INFO  : 'jtag frequency' command is executed.
17:33:53 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:33:53 INFO  : Context for 'APU' is selected.
17:33:54 INFO  : System reset is completed.
17:33:57 INFO  : 'after 3000' command is executed.
17:33:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
17:34:18 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
17:34:18 INFO  : Context for 'APU' is selected.
17:34:18 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
17:34:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:18 INFO  : Context for 'APU' is selected.
17:34:18 INFO  : Boot mode is read from the target.
17:34:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:19 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:19 INFO  : 'set bp_34_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:34:21 INFO  : 'con -block -timeout 60' command is executed.
17:34:21 INFO  : 'bpremove $bp_34_19_fsbl_bp' command is executed.
17:34:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:23 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_34_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:23 INFO  : 'con' command is executed.
17:34:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:34:23 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
17:47:31 INFO  : Disconnected from the channel tcfchan#13.
17:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:41 WARN  : Part name present in the hardware specification 'xczu28dr-ffvg1517-2-e' doesn't match the one present on the target 'xc7z020'.
17:47:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:03 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
17:48:03 INFO  : 'jtag frequency' command is executed.
17:48:03 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:48:03 INFO  : Context for 'APU' is selected.
17:48:04 INFO  : System reset is completed.
17:48:07 INFO  : 'after 3000' command is executed.
17:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
17:48:28 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
17:48:28 INFO  : Context for 'APU' is selected.
17:48:28 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
17:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:28 INFO  : Context for 'APU' is selected.
17:48:28 INFO  : Boot mode is read from the target.
17:48:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:48:29 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:48:29 INFO  : 'set bp_48_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:48:31 INFO  : 'con -block -timeout 60' command is executed.
17:48:31 INFO  : 'bpremove $bp_48_29_fsbl_bp' command is executed.
17:48:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:48:33 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:48:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_48_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:33 INFO  : 'con' command is executed.
17:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:48:33 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
17:49:20 INFO  : Disconnected from the channel tcfchan#14.
17:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:21 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
17:49:21 INFO  : 'jtag frequency' command is executed.
17:49:21 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:49:21 INFO  : Context for 'APU' is selected.
17:49:21 INFO  : System reset is completed.
17:49:24 INFO  : 'after 3000' command is executed.
17:49:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
17:49:46 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
17:49:46 INFO  : Context for 'APU' is selected.
17:49:46 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
17:49:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:46 INFO  : Context for 'APU' is selected.
17:49:46 INFO  : Boot mode is read from the target.
17:49:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:49:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:49:47 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:49:47 INFO  : 'set bp_49_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:49:48 INFO  : 'con -block -timeout 60' command is executed.
17:49:48 INFO  : 'bpremove $bp_49_47_fsbl_bp' command is executed.
17:49:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:49:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:49:50 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:49:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_49_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:49:51 INFO  : 'con' command is executed.
17:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:49:51 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
17:56:19 INFO  : Disconnected from the channel tcfchan#15.
17:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:56:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:56:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:36 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
17:56:36 INFO  : 'jtag frequency' command is executed.
17:56:36 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:56:36 INFO  : Context for 'APU' is selected.
17:56:36 INFO  : System reset is completed.
17:56:39 INFO  : 'after 3000' command is executed.
17:56:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
17:57:00 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
17:57:00 INFO  : Context for 'APU' is selected.
17:57:00 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
17:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:00 INFO  : Context for 'APU' is selected.
17:57:00 INFO  : Boot mode is read from the target.
17:57:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:57:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:57:01 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:57:02 INFO  : 'set bp_57_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:57:03 INFO  : 'con -block -timeout 60' command is executed.
17:57:03 INFO  : 'bpremove $bp_57_1_fsbl_bp' command is executed.
17:57:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:57:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:57:04 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_57_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:57:05 INFO  : 'con' command is executed.
17:57:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:57:05 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
18:04:31 INFO  : Disconnected from the channel tcfchan#16.
18:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:04:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
18:04:51 INFO  : 'jtag frequency' command is executed.
18:04:51 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:04:51 INFO  : Context for 'APU' is selected.
18:04:51 INFO  : System reset is completed.
18:04:54 INFO  : 'after 3000' command is executed.
18:04:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
18:05:15 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
18:05:16 INFO  : Context for 'APU' is selected.
18:05:16 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
18:05:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:16 INFO  : Context for 'APU' is selected.
18:05:16 INFO  : Boot mode is read from the target.
18:05:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:17 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:17 INFO  : 'set bp_5_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:05:18 INFO  : 'con -block -timeout 60' command is executed.
18:05:18 INFO  : 'bpremove $bp_5_17_fsbl_bp' command is executed.
18:05:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:20 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_5_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:20 INFO  : 'con' command is executed.
18:05:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:05:20 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
18:10:25 INFO  : Disconnected from the channel tcfchan#17.
18:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
18:10:27 INFO  : 'jtag frequency' command is executed.
18:10:27 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:10:27 INFO  : Context for 'APU' is selected.
18:10:27 INFO  : System reset is completed.
18:10:30 INFO  : 'after 3000' command is executed.
18:10:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
18:10:51 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
18:10:51 INFO  : Context for 'APU' is selected.
18:10:51 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
18:10:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:51 INFO  : Context for 'APU' is selected.
18:10:51 INFO  : Boot mode is read from the target.
18:10:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:52 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:52 INFO  : 'set bp_10_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:10:54 INFO  : 'con -block -timeout 60' command is executed.
18:10:54 INFO  : 'bpremove $bp_10_52_fsbl_bp' command is executed.
18:10:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:55 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_10_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:55 INFO  : 'con' command is executed.
18:10:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:10:55 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
18:17:25 INFO  : Disconnected from the channel tcfchan#18.
18:17:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:17:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
18:17:50 INFO  : 'jtag frequency' command is executed.
18:17:50 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:17:50 INFO  : Context for 'APU' is selected.
18:17:50 INFO  : System reset is completed.
18:17:53 INFO  : 'after 3000' command is executed.
18:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
18:18:14 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
18:18:14 INFO  : Context for 'APU' is selected.
18:18:14 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
18:18:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:15 INFO  : Context for 'APU' is selected.
18:18:15 INFO  : Boot mode is read from the target.
18:18:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:18:16 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:18:16 INFO  : 'set bp_18_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:18:17 INFO  : 'con -block -timeout 60' command is executed.
18:18:17 INFO  : 'bpremove $bp_18_16_fsbl_bp' command is executed.
18:18:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:18:18 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:18:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_18_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:19 INFO  : 'con' command is executed.
18:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:18:19 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
18:28:47 INFO  : Checking for BSP changes to sync application flags for project 'V10_4_app'...
18:29:14 INFO  : Disconnected from the channel tcfchan#19.
18:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:29:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:29:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
18:29:29 INFO  : 'jtag frequency' command is executed.
18:29:29 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:29:29 INFO  : Context for 'APU' is selected.
18:29:30 INFO  : System reset is completed.
18:29:33 INFO  : 'after 3000' command is executed.
18:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
18:29:55 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
18:29:55 INFO  : Context for 'APU' is selected.
18:29:55 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
18:29:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:55 INFO  : Context for 'APU' is selected.
18:29:55 INFO  : Boot mode is read from the target.
18:29:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:29:56 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:29:56 INFO  : 'set bp_29_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:29:57 INFO  : 'con -block -timeout 60' command is executed.
18:29:57 INFO  : 'bpremove $bp_29_56_fsbl_bp' command is executed.
18:29:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:29:59 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:29:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_29_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:59 INFO  : 'con' command is executed.
18:29:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:29:59 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
18:32:41 INFO  : Disconnected from the channel tcfchan#21.
18:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:43 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
18:32:43 INFO  : 'jtag frequency' command is executed.
18:32:43 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:32:43 INFO  : Context for 'APU' is selected.
18:32:43 INFO  : System reset is completed.
18:32:46 INFO  : 'after 3000' command is executed.
18:32:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
18:33:07 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
18:33:08 INFO  : Context for 'APU' is selected.
18:33:08 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
18:33:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:08 INFO  : Context for 'APU' is selected.
18:33:08 INFO  : Boot mode is read from the target.
18:33:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:33:09 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:33:09 INFO  : 'set bp_33_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:33:10 INFO  : 'con -block -timeout 60' command is executed.
18:33:10 INFO  : 'bpremove $bp_33_9_fsbl_bp' command is executed.
18:33:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:33:12 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:33:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_33_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:12 INFO  : 'con' command is executed.
18:33:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:33:12 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
18:37:35 INFO  : Checking for BSP changes to sync application flags for project 'V10_4_app'...
18:38:11 INFO  : Checking for BSP changes to sync application flags for project 'V10_4_app'...
18:38:30 INFO  : Disconnected from the channel tcfchan#22.
18:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
18:38:31 INFO  : 'jtag frequency' command is executed.
18:38:31 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:38:32 INFO  : Context for 'APU' is selected.
18:38:32 INFO  : System reset is completed.
18:38:35 INFO  : 'after 3000' command is executed.
18:38:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
18:38:56 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
18:38:57 INFO  : Context for 'APU' is selected.
18:38:57 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
18:38:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:57 INFO  : Context for 'APU' is selected.
18:38:57 INFO  : Boot mode is read from the target.
18:38:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:38:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:38:58 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:38:58 INFO  : 'set bp_38_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:38:59 INFO  : 'con -block -timeout 60' command is executed.
18:38:59 INFO  : 'bpremove $bp_38_58_fsbl_bp' command is executed.
18:38:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:38:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:39:01 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_38_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:39:01 INFO  : 'con' command is executed.
18:39:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:39:01 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
18:42:05 INFO  : Checking for BSP changes to sync application flags for project 'V10_4_app'...
18:42:27 INFO  : Disconnected from the channel tcfchan#25.
18:42:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
18:42:28 INFO  : 'jtag frequency' command is executed.
18:42:28 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:42:28 INFO  : Context for 'APU' is selected.
18:42:29 INFO  : System reset is completed.
18:42:32 INFO  : 'after 3000' command is executed.
18:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
18:42:53 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
18:42:53 INFO  : Context for 'APU' is selected.
18:42:53 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
18:42:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:53 INFO  : Context for 'APU' is selected.
18:42:53 INFO  : Boot mode is read from the target.
18:42:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:42:54 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:42:54 INFO  : 'set bp_42_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:42:55 INFO  : 'con -block -timeout 60' command is executed.
18:42:55 INFO  : 'bpremove $bp_42_54_fsbl_bp' command is executed.
18:42:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:42:57 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:42:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_42_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:57 INFO  : 'con' command is executed.
18:42:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:42:57 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
18:43:48 INFO  : Checking for BSP changes to sync application flags for project 'V10_4_app'...
18:44:08 INFO  : Disconnected from the channel tcfchan#27.
18:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:44:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
18:44:27 INFO  : 'jtag frequency' command is executed.
18:44:27 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:44:27 INFO  : Context for 'APU' is selected.
18:44:28 INFO  : System reset is completed.
18:44:31 INFO  : 'after 3000' command is executed.
18:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
18:44:52 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
18:44:52 INFO  : Context for 'APU' is selected.
18:44:52 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
18:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:52 INFO  : Context for 'APU' is selected.
18:44:52 INFO  : Boot mode is read from the target.
18:44:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:44:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:44:53 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:44:53 INFO  : 'set bp_44_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:44:54 INFO  : 'con -block -timeout 60' command is executed.
18:44:54 INFO  : 'bpremove $bp_44_53_fsbl_bp' command is executed.
18:44:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:44:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:44:56 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:44:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_44_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:44:56 INFO  : 'con' command is executed.
18:44:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:44:56 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
18:53:09 INFO  : Checking for BSP changes to sync application flags for project 'V10_4_app'...
18:53:28 INFO  : Disconnected from the channel tcfchan#29.
18:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:53:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
18:53:44 INFO  : 'jtag frequency' command is executed.
18:53:44 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:53:44 INFO  : Context for 'APU' is selected.
18:53:44 INFO  : System reset is completed.
18:53:47 INFO  : 'after 3000' command is executed.
18:53:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
18:54:08 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
18:54:09 INFO  : Context for 'APU' is selected.
18:54:09 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
18:54:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:09 INFO  : Context for 'APU' is selected.
18:54:09 INFO  : Boot mode is read from the target.
18:54:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:54:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:54:10 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:54:10 INFO  : 'set bp_54_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:54:11 INFO  : 'con -block -timeout 60' command is executed.
18:54:11 INFO  : 'bpremove $bp_54_10_fsbl_bp' command is executed.
18:54:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:54:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:54:13 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:54:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_54_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:54:13 INFO  : 'con' command is executed.
18:54:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:54:13 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
08:36:03 INFO  : Disconnected from the channel tcfchan#31.
08:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:36:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
08:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:36:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
08:36:23 INFO  : 'jtag frequency' command is executed.
08:36:23 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:36:23 INFO  : Context for 'APU' is selected.
08:36:23 INFO  : System reset is completed.
08:36:26 INFO  : 'after 3000' command is executed.
08:36:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
08:36:50 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
08:36:50 INFO  : Context for 'APU' is selected.
08:36:50 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
08:36:50 INFO  : 'configparams force-mem-access 1' command is executed.
08:36:50 INFO  : Context for 'APU' is selected.
08:36:50 INFO  : Boot mode is read from the target.
08:36:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:36:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:36:52 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:36:52 INFO  : 'set bp_36_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:36:53 INFO  : 'con -block -timeout 60' command is executed.
08:36:53 INFO  : 'bpremove $bp_36_52_fsbl_bp' command is executed.
08:36:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:36:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:36:55 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:36:56 INFO  : 'configparams force-mem-access 0' command is executed.
08:36:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_36_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:36:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:36:56 INFO  : 'con' command is executed.
08:36:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:36:56 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
08:46:28 INFO  : Disconnected from the channel tcfchan#32.
08:46:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:46:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:46:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
08:47:00 ERROR : Emulation support is not available for Windows OS. 
08:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:47:07 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
08:47:07 INFO  : 'jtag frequency' command is executed.
08:47:07 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:47:07 INFO  : Context for 'APU' is selected.
08:47:07 INFO  : System reset is completed.
08:47:10 INFO  : 'after 3000' command is executed.
08:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
08:47:32 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
08:47:32 INFO  : Context for 'APU' is selected.
08:47:32 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
08:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
08:47:32 INFO  : Context for 'APU' is selected.
08:47:32 INFO  : Boot mode is read from the target.
08:47:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:47:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:47:33 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:47:33 INFO  : 'set bp_47_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:47:34 INFO  : 'con -block -timeout 60' command is executed.
08:47:34 INFO  : 'bpremove $bp_47_33_fsbl_bp' command is executed.
08:47:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:47:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:47:36 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:47:36 INFO  : 'configparams force-mem-access 0' command is executed.
08:47:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_47_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:47:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:47:36 INFO  : 'con' command is executed.
08:47:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:47:36 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
08:50:45 INFO  : Disconnected from the channel tcfchan#33.
08:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:50:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
08:50:46 INFO  : 'jtag frequency' command is executed.
08:50:46 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:50:46 INFO  : Context for 'APU' is selected.
08:50:47 INFO  : System reset is completed.
08:50:50 INFO  : 'after 3000' command is executed.
08:50:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
08:51:11 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
08:51:11 INFO  : Context for 'APU' is selected.
08:51:11 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
08:51:11 INFO  : 'configparams force-mem-access 1' command is executed.
08:51:11 INFO  : Context for 'APU' is selected.
08:51:11 INFO  : Boot mode is read from the target.
08:51:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:51:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:51:12 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:51:13 INFO  : 'set bp_51_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:51:15 INFO  : 'con -block -timeout 60' command is executed.
08:51:15 INFO  : 'bpremove $bp_51_12_fsbl_bp' command is executed.
08:51:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:51:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:51:16 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:51:16 INFO  : 'configparams force-mem-access 0' command is executed.
08:51:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_51_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:51:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:51:17 INFO  : 'con' command is executed.
08:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:51:17 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
08:51:40 INFO  : Disconnected from the channel tcfchan#34.
08:51:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:51:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
08:51:41 INFO  : 'jtag frequency' command is executed.
08:51:41 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:51:41 INFO  : Context for 'APU' is selected.
08:51:41 INFO  : System reset is completed.
08:51:44 INFO  : 'after 3000' command is executed.
08:51:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
08:52:05 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
08:52:06 INFO  : Context for 'APU' is selected.
08:52:06 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
08:52:06 INFO  : 'configparams force-mem-access 1' command is executed.
08:52:06 INFO  : Context for 'APU' is selected.
08:52:06 INFO  : Boot mode is read from the target.
08:52:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:52:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:52:07 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:52:07 INFO  : 'set bp_52_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:52:09 INFO  : 'con -block -timeout 60' command is executed.
08:52:09 INFO  : 'bpremove $bp_52_7_fsbl_bp' command is executed.
08:52:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:52:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:52:11 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:52:11 INFO  : 'configparams force-mem-access 0' command is executed.
08:52:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_52_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:52:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:52:11 INFO  : 'con' command is executed.
08:52:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:52:11 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
08:53:11 INFO  : Disconnected from the channel tcfchan#35.
08:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:53:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:53:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
08:53:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:53:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
08:53:28 INFO  : 'jtag frequency' command is executed.
08:53:28 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:53:28 INFO  : Context for 'APU' is selected.
08:53:28 INFO  : System reset is completed.
08:53:31 INFO  : 'after 3000' command is executed.
08:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
08:53:52 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
08:53:52 INFO  : Context for 'APU' is selected.
08:53:52 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
08:53:52 INFO  : 'configparams force-mem-access 1' command is executed.
08:53:52 INFO  : Context for 'APU' is selected.
08:53:52 INFO  : Boot mode is read from the target.
08:53:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:53:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:53:53 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:53:53 INFO  : 'set bp_53_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:53:54 INFO  : 'con -block -timeout 60' command is executed.
08:53:54 INFO  : 'bpremove $bp_53_53_fsbl_bp' command is executed.
08:53:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:53:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:53:56 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
08:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_53_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:53:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:53:56 INFO  : 'con' command is executed.
08:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:53:56 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
08:55:58 INFO  : Disconnected from the channel tcfchan#36.
08:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:56:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
08:56:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
08:56:17 INFO  : 'jtag frequency' command is executed.
08:56:17 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:56:17 INFO  : Context for 'APU' is selected.
08:56:17 INFO  : System reset is completed.
08:56:21 INFO  : 'after 3000' command is executed.
08:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
08:56:42 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
08:56:42 INFO  : Context for 'APU' is selected.
08:56:42 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
08:56:42 INFO  : 'configparams force-mem-access 1' command is executed.
08:56:42 INFO  : Context for 'APU' is selected.
08:56:42 INFO  : Boot mode is read from the target.
08:56:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:56:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:56:43 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:56:43 INFO  : 'set bp_56_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:56:44 INFO  : 'con -block -timeout 60' command is executed.
08:56:44 INFO  : 'bpremove $bp_56_43_fsbl_bp' command is executed.
08:56:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:56:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:56:46 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
08:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_56_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:56:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:56:46 INFO  : 'con' command is executed.
08:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:56:46 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
09:00:06 INFO  : Disconnected from the channel tcfchan#37.
09:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:00:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:00:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:00:24 INFO  : 'jtag frequency' command is executed.
09:00:24 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:00:24 INFO  : Context for 'APU' is selected.
09:00:24 INFO  : System reset is completed.
09:00:27 INFO  : 'after 3000' command is executed.
09:00:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:00:48 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
09:00:48 INFO  : Context for 'APU' is selected.
09:00:48 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
09:00:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:00:49 INFO  : Context for 'APU' is selected.
09:00:49 INFO  : Boot mode is read from the target.
09:00:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:00:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:00:50 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:00:50 INFO  : 'set bp_0_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:00:51 INFO  : 'con -block -timeout 60' command is executed.
09:00:51 INFO  : 'bpremove $bp_0_50_fsbl_bp' command is executed.
09:00:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:00:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:00:52 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:00:52 INFO  : 'configparams force-mem-access 0' command is executed.
09:00:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_0_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:00:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:00:53 INFO  : 'con' command is executed.
09:00:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:00:53 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
09:08:35 INFO  : Disconnected from the channel tcfchan#38.
09:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:08:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:08:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:08:52 INFO  : 'jtag frequency' command is executed.
09:08:52 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:08:53 INFO  : Context for 'APU' is selected.
09:08:53 INFO  : System reset is completed.
09:08:56 INFO  : 'after 3000' command is executed.
09:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:09:17 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
09:09:17 INFO  : Context for 'APU' is selected.
09:09:17 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
09:09:17 INFO  : 'configparams force-mem-access 1' command is executed.
09:09:18 INFO  : Context for 'APU' is selected.
09:09:18 INFO  : Boot mode is read from the target.
09:09:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:09:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:09:19 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:09:19 INFO  : 'set bp_9_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:09:20 INFO  : 'con -block -timeout 60' command is executed.
09:09:20 INFO  : 'bpremove $bp_9_19_fsbl_bp' command is executed.
09:09:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:09:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:09:21 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:09:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_9_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:09:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:09:22 INFO  : 'con' command is executed.
09:09:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:09:22 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
09:09:55 INFO  : Disconnected from the channel tcfchan#39.
09:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:10:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:10:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:10:55 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:10:55 INFO  : 'jtag frequency' command is executed.
09:10:55 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:10:55 INFO  : Context for 'APU' is selected.
09:10:56 INFO  : System reset is completed.
09:10:59 INFO  : 'after 3000' command is executed.
09:10:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:11:20 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
09:11:20 INFO  : Context for 'APU' is selected.
09:11:20 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
09:11:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:20 INFO  : Context for 'APU' is selected.
09:11:20 INFO  : Boot mode is read from the target.
09:11:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:11:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:11:21 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:11:21 INFO  : 'set bp_11_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:11:22 INFO  : 'con -block -timeout 60' command is executed.
09:11:22 INFO  : 'bpremove $bp_11_21_fsbl_bp' command is executed.
09:11:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:11:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:11:24 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
09:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_11_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:11:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:11:24 INFO  : 'con' command is executed.
09:11:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:11:24 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
09:13:30 INFO  : Disconnected from the channel tcfchan#40.
09:13:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:13:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:13:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:13:50 INFO  : 'jtag frequency' command is executed.
09:13:50 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:13:50 INFO  : Context for 'APU' is selected.
09:13:51 INFO  : System reset is completed.
09:13:54 INFO  : 'after 3000' command is executed.
09:13:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:13:55 ERROR : 'fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
09:13:55 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
09:13:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

09:13:55 ERROR : 'fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
09:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:16 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:14:16 INFO  : 'jtag frequency' command is executed.
09:14:16 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:14:16 INFO  : Context for 'APU' is selected.
09:14:16 INFO  : System reset is completed.
09:14:19 INFO  : 'after 3000' command is executed.
09:14:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:14:40 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
09:14:40 INFO  : Context for 'APU' is selected.
09:14:40 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
09:14:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:14:40 INFO  : Context for 'APU' is selected.
09:14:41 INFO  : Boot mode is read from the target.
09:14:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:14:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:14:42 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:14:42 INFO  : 'set bp_14_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:14:43 INFO  : 'con -block -timeout 60' command is executed.
09:14:43 INFO  : 'bpremove $bp_14_42_fsbl_bp' command is executed.
09:14:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:14:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:14:44 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:14:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_14_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:14:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:14:45 INFO  : 'con' command is executed.
09:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:14:45 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
09:20:23 INFO  : Disconnected from the channel tcfchan#41.
09:20:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:20:25 INFO  : 'jtag frequency' command is executed.
09:20:25 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:20:25 INFO  : Context for 'APU' is selected.
09:20:25 INFO  : System reset is completed.
09:20:28 INFO  : 'after 3000' command is executed.
09:20:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:20:49 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
09:20:49 INFO  : Context for 'APU' is selected.
09:20:49 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
09:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
09:20:49 INFO  : Context for 'APU' is selected.
09:20:49 INFO  : Boot mode is read from the target.
09:20:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:20:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:20:50 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:20:50 INFO  : 'set bp_20_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:20:51 INFO  : 'con -block -timeout 60' command is executed.
09:20:51 INFO  : 'bpremove $bp_20_50_fsbl_bp' command is executed.
09:20:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:20:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:20:53 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:20:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:20:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_20_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:20:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:20:53 INFO  : 'con' command is executed.
09:20:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:20:53 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
09:30:14 INFO  : Disconnected from the channel tcfchan#42.
09:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:30:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:30:33 INFO  : 'jtag frequency' command is executed.
09:30:33 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:30:33 INFO  : Context for 'APU' is selected.
09:30:34 INFO  : System reset is completed.
09:30:37 INFO  : 'after 3000' command is executed.
09:30:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:30:58 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
09:30:58 INFO  : Context for 'APU' is selected.
09:30:58 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
09:30:58 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:58 INFO  : Context for 'APU' is selected.
09:30:58 INFO  : Boot mode is read from the target.
09:30:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:30:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:30:59 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:30:59 INFO  : 'set bp_30_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:31:02 INFO  : 'con -block -timeout 60' command is executed.
09:31:02 INFO  : 'bpremove $bp_30_59_fsbl_bp' command is executed.
09:31:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:31:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:31:03 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_30_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:31:03 INFO  : 'con' command is executed.
09:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:31:03 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
09:31:15 INFO  : Disconnected from the channel tcfchan#43.
09:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:31:17 INFO  : 'jtag frequency' command is executed.
09:31:17 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:31:17 INFO  : Context for 'APU' is selected.
09:31:17 INFO  : System reset is completed.
09:31:20 INFO  : 'after 3000' command is executed.
09:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:31:41 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
09:31:41 INFO  : Context for 'APU' is selected.
09:31:41 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
09:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:41 INFO  : Context for 'APU' is selected.
09:31:41 INFO  : Boot mode is read from the target.
09:31:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:31:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:31:42 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:31:43 INFO  : 'set bp_31_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:31:45 INFO  : 'con -block -timeout 60' command is executed.
09:31:45 INFO  : 'bpremove $bp_31_42_fsbl_bp' command is executed.
09:31:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:31:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:31:46 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:31:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_31_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:31:47 INFO  : 'con' command is executed.
09:31:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:31:47 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
09:32:17 INFO  : Disconnected from the channel tcfchan#44.
09:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:32:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:32:46 INFO  : 'jtag frequency' command is executed.
09:32:46 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:32:46 INFO  : Context for 'APU' is selected.
09:32:47 INFO  : System reset is completed.
09:32:50 INFO  : 'after 3000' command is executed.
09:32:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:33:11 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
09:33:11 INFO  : Context for 'APU' is selected.
09:33:11 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
09:33:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:11 INFO  : Context for 'APU' is selected.
09:33:11 INFO  : Boot mode is read from the target.
09:33:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:33:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:33:13 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:33:13 INFO  : 'set bp_33_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:33:14 INFO  : 'con -block -timeout 60' command is executed.
09:33:14 INFO  : 'bpremove $bp_33_13_fsbl_bp' command is executed.
09:33:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:33:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:33:15 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:33:15 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_33_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:33:16 INFO  : 'con' command is executed.
09:33:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:33:16 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
09:36:53 INFO  : Disconnected from the channel tcfchan#45.
09:36:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:36:54 INFO  : 'jtag frequency' command is executed.
09:36:54 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:36:55 INFO  : Context for 'APU' is selected.
09:36:55 INFO  : System reset is completed.
09:36:58 INFO  : 'after 3000' command is executed.
09:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:37:19 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
09:37:19 INFO  : Context for 'APU' is selected.
09:37:20 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
09:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:37:20 INFO  : Context for 'APU' is selected.
09:37:20 INFO  : Boot mode is read from the target.
09:37:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:37:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:37:21 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:37:21 INFO  : 'set bp_37_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:37:22 INFO  : 'con -block -timeout 60' command is executed.
09:37:22 INFO  : 'bpremove $bp_37_21_fsbl_bp' command is executed.
09:37:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:37:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:37:23 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:37:23 INFO  : 'configparams force-mem-access 0' command is executed.
09:37:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_37_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:37:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:37:24 INFO  : 'con' command is executed.
09:37:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:37:24 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
09:44:31 INFO  : Disconnected from the channel tcfchan#46.
09:44:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
09:44:33 INFO  : 'jtag frequency' command is executed.
09:44:33 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:44:33 INFO  : Context for 'APU' is selected.
09:44:33 INFO  : System reset is completed.
09:44:36 INFO  : 'after 3000' command is executed.
09:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
09:44:57 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
09:44:57 INFO  : Context for 'APU' is selected.
09:44:57 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
09:44:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:57 INFO  : Context for 'APU' is selected.
09:44:57 INFO  : Boot mode is read from the target.
09:44:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:44:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:44:58 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:44:58 INFO  : 'set bp_44_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:44:59 INFO  : 'con -block -timeout 60' command is executed.
09:44:59 INFO  : 'bpremove $bp_44_58_fsbl_bp' command is executed.
09:45:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:45:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:45:01 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
09:45:01 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_44_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:45:01 INFO  : 'con' command is executed.
09:45:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:45:01 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
10:09:24 INFO  : Disconnected from the channel tcfchan#47.
10:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:09:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:09:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
10:09:51 INFO  : 'jtag frequency' command is executed.
10:09:51 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:09:51 INFO  : Context for 'APU' is selected.
10:09:51 INFO  : System reset is completed.
10:09:54 INFO  : 'after 3000' command is executed.
10:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
10:10:15 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
10:10:15 INFO  : Context for 'APU' is selected.
10:10:15 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
10:10:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:15 INFO  : Context for 'APU' is selected.
10:10:15 INFO  : Boot mode is read from the target.
10:10:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:10:16 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:10:16 INFO  : 'set bp_10_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:10:18 INFO  : 'con -block -timeout 60' command is executed.
10:10:18 INFO  : 'bpremove $bp_10_16_fsbl_bp' command is executed.
10:10:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:10:19 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_10_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:19 INFO  : 'con' command is executed.
10:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:10:19 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
10:16:33 INFO  : Disconnected from the channel tcfchan#48.
10:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:16:43 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
10:17:00 INFO  : 'jtag frequency' command is executed.
10:17:00 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:17:00 INFO  : Context for 'APU' is selected.
10:17:01 INFO  : System reset is completed.
10:17:04 INFO  : 'after 3000' command is executed.
10:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
10:17:25 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
10:17:25 INFO  : Context for 'APU' is selected.
10:17:25 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
10:17:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:25 INFO  : Context for 'APU' is selected.
10:17:25 INFO  : Boot mode is read from the target.
10:17:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:17:26 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:17:26 INFO  : 'set bp_17_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:17:27 INFO  : 'con -block -timeout 60' command is executed.
10:17:27 INFO  : 'bpremove $bp_17_26_fsbl_bp' command is executed.
10:17:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:17:29 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_17_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:29 INFO  : 'con' command is executed.
10:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:17:29 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
10:25:21 INFO  : Disconnected from the channel tcfchan#49.
10:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:25:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
10:25:37 INFO  : 'jtag frequency' command is executed.
10:25:37 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:25:37 INFO  : Context for 'APU' is selected.
10:25:38 INFO  : System reset is completed.
10:25:41 INFO  : 'after 3000' command is executed.
10:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
10:26:02 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
10:26:02 INFO  : Context for 'APU' is selected.
10:26:02 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
10:26:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:02 INFO  : Context for 'APU' is selected.
10:26:02 INFO  : Boot mode is read from the target.
10:26:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:26:03 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:26:03 INFO  : 'set bp_26_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:26:04 INFO  : 'con -block -timeout 60' command is executed.
10:26:04 INFO  : 'bpremove $bp_26_3_fsbl_bp' command is executed.
10:26:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:26:06 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:26:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_26_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:08 INFO  : 'con' command is executed.
10:26:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:26:08 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
17:31:47 INFO  : Checking for BSP changes to sync application flags for project 'V10_4_app'...
17:32:49 INFO  : Disconnected from the channel tcfchan#50.
08:33:40 DEBUG : Logs will be stored at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/IDE.log'.
08:33:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\temp_xsdb_launch_script.tcl
08:34:05 INFO  : XSCT server has started successfully.
08:34:07 INFO  : plnx-install-location is set to ''
08:34:07 INFO  : Successfully done setting XSCT server connection channel  
08:34:07 INFO  : Successfully done setting workspace for the tool. 
08:34:07 INFO  : Registering command handlers for Vitis TCF services
08:34:15 INFO  : Platform repository initialization has completed.
08:34:26 INFO  : Successfully done query RDI_DATADIR 
08:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:35:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 97530A' is selected.
08:35:51 INFO  : 'jtag frequency' command is executed.
08:35:51 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:35:51 INFO  : Context for 'APU' is selected.
08:35:52 INFO  : System reset is completed.
08:35:55 INFO  : 'after 3000' command is executed.
08:35:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}' command is executed.
08:36:18 INFO  : Device configured successfully with "D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit"
08:36:18 INFO  : Context for 'APU' is selected.
08:36:19 INFO  : Hardware design and registers information is loaded from 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa'.
08:36:19 INFO  : 'configparams force-mem-access 1' command is executed.
08:36:19 INFO  : Context for 'APU' is selected.
08:36:19 INFO  : Boot mode is read from the target.
08:36:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:36:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:36:21 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:36:21 INFO  : 'set bp_36_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:36:22 INFO  : 'con -block -timeout 60' command is executed.
08:36:22 INFO  : 'bpremove $bp_36_21_fsbl_bp' command is executed.
08:36:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:36:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:36:24 INFO  : The application 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf' is downloaded to processor 'psu_cortexa53_0'.
08:36:24 INFO  : 'configparams force-mem-access 0' command is executed.
08:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 97530A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-97530A-147e0093-0"}
fpga -file D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/sw/V10_4_platform/boot/fsbl.elf
set bp_36_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:36:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:36:24 INFO  : 'con' command is executed.
08:36:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:36:24 INFO  : Launch script is exported to file 'D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\V10_4_app_system\_ide\scripts\debugger_v10_4_app-default.tcl'
08:39:55 INFO  : Disconnected from the channel tcfchan#1.
09:54:04 DEBUG : Logs will be stored at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/IDE.log'.
09:54:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_5.vitis\temp_xsdb_launch_script.tcl
09:54:21 INFO  : Registering command handlers for Vitis TCF services
09:54:26 INFO  : Platform repository initialization has completed.
09:54:27 INFO  : XSCT server has started successfully.
09:54:37 INFO  : plnx-install-location is set to ''
09:54:37 INFO  : Successfully done query RDI_DATADIR 
09:54:37 INFO  : Successfully done setting XSCT server connection channel  
09:54:37 INFO  : Successfully done setting workspace for the tool. 
