// Seed: 2745145832
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
  wire id_3;
  assign id_3 = id_0;
  assign module_2.id_0 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply1 id_3
);
  assign #id_5 id_3 = -1;
  not primCall (id_2, id_1);
  logic [-1  +  -1 : 1] id_6;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign id_5 = ~-1;
endmodule
module module_2 (
    output tri1 id_0,
    input wor id_1,
    input uwire id_2,
    input supply1 id_3,
    input wor id_4,
    output wor id_5,
    input supply0 id_6,
    output wor id_7,
    input tri1 id_8
    , id_10
);
  assign id_10 = 1;
  tri1 id_11 = -1;
  assign id_0#(.id_8(1)) = id_10;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
