Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 10 16:52:20 2024
| Host         : LAPTOP-LCA5B7K9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-17  Critical Warning  Non-clocked sequential cell     663         
LUTAR-1    Warning           LUT drives async reset alert    7           
TIMING-16  Warning           Large setup violation           56          
TIMING-18  Warning           Missing input or output delay   17          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (728)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5221)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (728)
--------------------------
 There are 639 register/latch pins with no clock driven by root clock pin: divider/clk25MHZ_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: timer/clk1/clk_1s_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/load/Load_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/FD64/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD8/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD8/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD8/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD8/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD8/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD8/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD8/Q_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5221)
---------------------------------------------------
 There are 5221 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.959     -146.817                     56                  922        0.095        0.000                      0                  922        4.600        0.000                       0                   487  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.959     -146.817                     56                  922        0.095        0.000                      0                  922        4.600        0.000                       0                   487  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           56  Failing Endpoints,  Worst Slack       -2.959ns,  Total Violation     -146.817ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.959ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.701ns  (logic 4.717ns (37.139%)  route 7.984ns (62.861%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 14.029 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.384     4.399    game0/gamestart/clk_IBUF_BUFG
    SLICE_X76Y73         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=13, routed)          0.764     5.422    game0/gamestart/square_y[3]
    SLICE_X78Y67         LUT5 (Prop_lut5_I1_O)        0.043     5.465 r  game0/gamestart/map[199]_i_67/O
                         net (fo=1, routed)           0.000     5.465    game0/gamestart/map[199]_i_67_n_1
    SLICE_X78Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.711 r  game0/gamestart/map_reg[199]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.711    game0/gamestart/map_reg[199]_i_34_n_1
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.819 r  game0/gamestart/map_reg[199]_i_52/O[0]
                         net (fo=25, routed)          0.680     6.499    game0/gamestart/p_15_out[8]
    SLICE_X77Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349     6.848 r  game0/gamestart/map_reg[199]_i_95/CO[3]
                         net (fo=1, routed)           0.000     6.848    game0/gamestart/map_reg[199]_i_95_n_1
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  game0/gamestart/map_reg[199]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.901    game0/gamestart/map_reg[199]_i_96_n_1
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  game0/gamestart/map_reg[199]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.954    game0/gamestart/map_reg[199]_i_98_n_1
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.120 r  game0/gamestart/map_reg[199]_i_94/O[1]
                         net (fo=40, routed)          0.638     7.758    game0/gamestart/map_reg[199]_i_94_n_7
    SLICE_X82Y85         LUT3 (Prop_lut3_I2_O)        0.123     7.881 r  game0/gamestart/square_y[4]_i_1433/O
                         net (fo=3, routed)           0.411     8.292    game0/gamestart/square_y[4]_i_1433_n_1
    SLICE_X82Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.485 r  game0/gamestart/square_y_reg[4]_i_3527/CO[3]
                         net (fo=1, routed)           0.000     8.485    game0/gamestart/square_y_reg[4]_i_3527_n_1
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.636 r  game0/gamestart/square_y_reg[4]_i_3146/O[3]
                         net (fo=3, routed)           0.466     9.103    game0/gamestart/square_y_reg[4]_i_3146_n_5
    SLICE_X86Y79         LUT3 (Prop_lut3_I2_O)        0.120     9.223 r  game0/gamestart/square_y[4]_i_2660/O
                         net (fo=1, routed)           0.470     9.693    game0/gamestart/square_y[4]_i_2660_n_1
    SLICE_X84Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     9.883 r  game0/gamestart/square_y_reg[4]_i_1996/CO[3]
                         net (fo=1, routed)           0.000     9.883    game0/gamestart/square_y_reg[4]_i_1996_n_1
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.994 r  game0/gamestart/square_y_reg[4]_i_1376/O[0]
                         net (fo=3, routed)           0.387    10.381    game0/gamestart/square_y_reg[4]_i_1376_n_8
    SLICE_X82Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.505 r  game0/gamestart/square_y[4]_i_1368/O
                         net (fo=1, routed)           0.362    10.867    game0/gamestart/square_y[4]_i_1368_n_1
    SLICE_X80Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    11.117 r  game0/gamestart/square_y_reg[4]_i_916/CO[3]
                         net (fo=1, routed)           0.000    11.117    game0/gamestart/square_y_reg[4]_i_916_n_1
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.170 r  game0/gamestart/square_y_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.000    11.170    game0/gamestart/square_y_reg[4]_i_630_n_1
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.223 r  game0/gamestart/square_y_reg[4]_i_622/CO[3]
                         net (fo=1, routed)           0.000    11.223    game0/gamestart/square_y_reg[4]_i_622_n_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.276 r  game0/gamestart/square_y_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    11.276    game0/gamestart/square_y_reg[4]_i_617_n_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.329 r  game0/gamestart/square_y_reg[4]_i_479/CO[3]
                         net (fo=1, routed)           0.000    11.329    game0/gamestart/square_y_reg[4]_i_479_n_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.495 r  game0/gamestart/square_y_reg[4]_i_474/O[1]
                         net (fo=5, routed)           0.535    12.030    game0/gamestart/square_y_reg[4]_i_474_n_7
    SLICE_X76Y89         LUT2 (Prop_lut2_I0_O)        0.123    12.153 r  game0/gamestart/square_y[4]_i_2136/O
                         net (fo=1, routed)           0.000    12.153    game0/gamestart/square_y[4]_i_2136_n_1
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.399 r  game0/gamestart/square_y_reg[4]_i_1496/CO[3]
                         net (fo=1, routed)           0.000    12.399    game0/gamestart/square_y_reg[4]_i_1496_n_1
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.507 r  game0/gamestart/square_y_reg[4]_i_998/O[0]
                         net (fo=3, routed)           0.431    12.938    game0/gamestart/square_y_reg[4]_i_998_n_8
    SLICE_X77Y89         LUT4 (Prop_lut4_I1_O)        0.123    13.061 r  game0/gamestart/square_y[4]_i_1494/O
                         net (fo=1, routed)           0.000    13.061    game0/gamestart/square_y[4]_i_1494_n_1
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.328 r  game0/gamestart/square_y_reg[4]_i_989/CO[3]
                         net (fo=1, routed)           0.000    13.328    game0/gamestart/square_y_reg[4]_i_989_n_1
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.381 r  game0/gamestart/square_y_reg[4]_i_674/CO[3]
                         net (fo=1, routed)           0.000    13.381    game0/gamestart/square_y_reg[4]_i_674_n_1
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.458 r  game0/gamestart/square_y_reg[4]_i_487/CO[1]
                         net (fo=1, routed)           0.233    13.691    game0/gamestart/square_y_reg[4]_i_487_n_3
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.122    13.813 r  game0/gamestart/square_y[4]_i_397/O
                         net (fo=29, routed)          0.619    14.432    game0/gamestart/square_y[4]_i_397_n_1
    SLICE_X70Y85         LUT6 (Prop_lut6_I1_O)        0.043    14.475 f  game0/gamestart/square_y[4]_i_476/O
                         net (fo=1, routed)           0.448    14.923    game0/gamestart/square_y[4]_i_476_n_1
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043    14.966 r  game0/gamestart/square_y[4]_i_393/O
                         net (fo=1, routed)           0.000    14.966    game0/gamestart/square_y[4]_i_393_n_1
    SLICE_X73Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.233 r  game0/gamestart/square_y_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    15.233    game0/gamestart/square_y_reg[4]_i_273_n_1
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.310 f  game0/gamestart/square_y_reg[4]_i_188/CO[1]
                         net (fo=1, routed)           0.569    15.879    game0/gamestart/isMovable26_out
    SLICE_X72Y76         LUT6 (Prop_lut6_I2_O)        0.122    16.001 f  game0/gamestart/square_y[4]_i_92/O
                         net (fo=1, routed)           0.190    16.191    game0/gamestart/square_y[4]_i_92_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I0_O)        0.043    16.234 r  game0/gamestart/square_y[4]_i_33/O
                         net (fo=1, routed)           0.164    16.398    game0/gamestart/square_y[4]_i_33_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I2_O)        0.043    16.441 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=2, routed)           0.398    16.838    game0/gamestart/square_y[4]_i_10_n_1
    SLICE_X77Y75         LUT3 (Prop_lut3_I0_O)        0.043    16.881 r  game0/gamestart/square_y[4]_i_2_comp/O
                         net (fo=6, routed)           0.219    17.100    game0/gamestart/square_y[4]_i_2_n_1
    SLICE_X77Y74         FDRE                                         r  game0/gamestart/square_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.254    14.029    game0/gamestart/clk_IBUF_BUFG
    SLICE_X77Y74         FDRE                                         r  game0/gamestart/square_y_reg[2]/C
                         clock pessimism              0.348    14.377    
                         clock uncertainty           -0.035    14.342    
    SLICE_X77Y74         FDRE (Setup_fdre_C_CE)      -0.201    14.141    game0/gamestart/square_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                         -17.100    
  -------------------------------------------------------------------
                         slack                                 -2.959    

Slack (VIOLATED) :        -2.946ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 4.717ns (37.168%)  route 7.974ns (62.832%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 14.029 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.384     4.399    game0/gamestart/clk_IBUF_BUFG
    SLICE_X76Y73         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=13, routed)          0.764     5.422    game0/gamestart/square_y[3]
    SLICE_X78Y67         LUT5 (Prop_lut5_I1_O)        0.043     5.465 r  game0/gamestart/map[199]_i_67/O
                         net (fo=1, routed)           0.000     5.465    game0/gamestart/map[199]_i_67_n_1
    SLICE_X78Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.711 r  game0/gamestart/map_reg[199]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.711    game0/gamestart/map_reg[199]_i_34_n_1
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.819 r  game0/gamestart/map_reg[199]_i_52/O[0]
                         net (fo=25, routed)          0.680     6.499    game0/gamestart/p_15_out[8]
    SLICE_X77Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349     6.848 r  game0/gamestart/map_reg[199]_i_95/CO[3]
                         net (fo=1, routed)           0.000     6.848    game0/gamestart/map_reg[199]_i_95_n_1
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  game0/gamestart/map_reg[199]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.901    game0/gamestart/map_reg[199]_i_96_n_1
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  game0/gamestart/map_reg[199]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.954    game0/gamestart/map_reg[199]_i_98_n_1
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.120 r  game0/gamestart/map_reg[199]_i_94/O[1]
                         net (fo=40, routed)          0.638     7.758    game0/gamestart/map_reg[199]_i_94_n_7
    SLICE_X82Y85         LUT3 (Prop_lut3_I2_O)        0.123     7.881 r  game0/gamestart/square_y[4]_i_1433/O
                         net (fo=3, routed)           0.411     8.292    game0/gamestart/square_y[4]_i_1433_n_1
    SLICE_X82Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.485 r  game0/gamestart/square_y_reg[4]_i_3527/CO[3]
                         net (fo=1, routed)           0.000     8.485    game0/gamestart/square_y_reg[4]_i_3527_n_1
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.636 r  game0/gamestart/square_y_reg[4]_i_3146/O[3]
                         net (fo=3, routed)           0.466     9.103    game0/gamestart/square_y_reg[4]_i_3146_n_5
    SLICE_X86Y79         LUT3 (Prop_lut3_I2_O)        0.120     9.223 r  game0/gamestart/square_y[4]_i_2660/O
                         net (fo=1, routed)           0.470     9.693    game0/gamestart/square_y[4]_i_2660_n_1
    SLICE_X84Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     9.883 r  game0/gamestart/square_y_reg[4]_i_1996/CO[3]
                         net (fo=1, routed)           0.000     9.883    game0/gamestart/square_y_reg[4]_i_1996_n_1
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.994 r  game0/gamestart/square_y_reg[4]_i_1376/O[0]
                         net (fo=3, routed)           0.387    10.381    game0/gamestart/square_y_reg[4]_i_1376_n_8
    SLICE_X82Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.505 r  game0/gamestart/square_y[4]_i_1368/O
                         net (fo=1, routed)           0.362    10.867    game0/gamestart/square_y[4]_i_1368_n_1
    SLICE_X80Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    11.117 r  game0/gamestart/square_y_reg[4]_i_916/CO[3]
                         net (fo=1, routed)           0.000    11.117    game0/gamestart/square_y_reg[4]_i_916_n_1
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.170 r  game0/gamestart/square_y_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.000    11.170    game0/gamestart/square_y_reg[4]_i_630_n_1
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.223 r  game0/gamestart/square_y_reg[4]_i_622/CO[3]
                         net (fo=1, routed)           0.000    11.223    game0/gamestart/square_y_reg[4]_i_622_n_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.276 r  game0/gamestart/square_y_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    11.276    game0/gamestart/square_y_reg[4]_i_617_n_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.329 r  game0/gamestart/square_y_reg[4]_i_479/CO[3]
                         net (fo=1, routed)           0.000    11.329    game0/gamestart/square_y_reg[4]_i_479_n_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.495 r  game0/gamestart/square_y_reg[4]_i_474/O[1]
                         net (fo=5, routed)           0.535    12.030    game0/gamestart/square_y_reg[4]_i_474_n_7
    SLICE_X76Y89         LUT2 (Prop_lut2_I0_O)        0.123    12.153 r  game0/gamestart/square_y[4]_i_2136/O
                         net (fo=1, routed)           0.000    12.153    game0/gamestart/square_y[4]_i_2136_n_1
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.399 r  game0/gamestart/square_y_reg[4]_i_1496/CO[3]
                         net (fo=1, routed)           0.000    12.399    game0/gamestart/square_y_reg[4]_i_1496_n_1
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.507 r  game0/gamestart/square_y_reg[4]_i_998/O[0]
                         net (fo=3, routed)           0.431    12.938    game0/gamestart/square_y_reg[4]_i_998_n_8
    SLICE_X77Y89         LUT4 (Prop_lut4_I1_O)        0.123    13.061 r  game0/gamestart/square_y[4]_i_1494/O
                         net (fo=1, routed)           0.000    13.061    game0/gamestart/square_y[4]_i_1494_n_1
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.328 r  game0/gamestart/square_y_reg[4]_i_989/CO[3]
                         net (fo=1, routed)           0.000    13.328    game0/gamestart/square_y_reg[4]_i_989_n_1
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.381 r  game0/gamestart/square_y_reg[4]_i_674/CO[3]
                         net (fo=1, routed)           0.000    13.381    game0/gamestart/square_y_reg[4]_i_674_n_1
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.458 r  game0/gamestart/square_y_reg[4]_i_487/CO[1]
                         net (fo=1, routed)           0.233    13.691    game0/gamestart/square_y_reg[4]_i_487_n_3
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.122    13.813 r  game0/gamestart/square_y[4]_i_397/O
                         net (fo=29, routed)          0.619    14.432    game0/gamestart/square_y[4]_i_397_n_1
    SLICE_X70Y85         LUT6 (Prop_lut6_I1_O)        0.043    14.475 f  game0/gamestart/square_y[4]_i_476/O
                         net (fo=1, routed)           0.448    14.923    game0/gamestart/square_y[4]_i_476_n_1
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043    14.966 r  game0/gamestart/square_y[4]_i_393/O
                         net (fo=1, routed)           0.000    14.966    game0/gamestart/square_y[4]_i_393_n_1
    SLICE_X73Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.233 r  game0/gamestart/square_y_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    15.233    game0/gamestart/square_y_reg[4]_i_273_n_1
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.310 f  game0/gamestart/square_y_reg[4]_i_188/CO[1]
                         net (fo=1, routed)           0.569    15.879    game0/gamestart/isMovable26_out
    SLICE_X72Y76         LUT6 (Prop_lut6_I2_O)        0.122    16.001 f  game0/gamestart/square_y[4]_i_92/O
                         net (fo=1, routed)           0.190    16.191    game0/gamestart/square_y[4]_i_92_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I0_O)        0.043    16.234 r  game0/gamestart/square_y[4]_i_33/O
                         net (fo=1, routed)           0.164    16.398    game0/gamestart/square_y[4]_i_33_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I2_O)        0.043    16.441 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=2, routed)           0.398    16.838    game0/gamestart/square_y[4]_i_10_n_1
    SLICE_X77Y75         LUT3 (Prop_lut3_I0_O)        0.043    16.881 r  game0/gamestart/square_y[4]_i_2_comp/O
                         net (fo=6, routed)           0.209    17.090    game0/gamestart/square_y[4]_i_2_n_1
    SLICE_X74Y75         FDRE                                         r  game0/gamestart/square_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.254    14.029    game0/gamestart/clk_IBUF_BUFG
    SLICE_X74Y75         FDRE                                         r  game0/gamestart/square_x_reg[4]/C
                         clock pessimism              0.328    14.357    
                         clock uncertainty           -0.035    14.322    
    SLICE_X74Y75         FDRE (Setup_fdre_C_CE)      -0.178    14.144    game0/gamestart/square_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                         -17.090    
  -------------------------------------------------------------------
                         slack                                 -2.946    

Slack (VIOLATED) :        -2.943ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.708ns  (logic 4.717ns (37.120%)  route 7.991ns (62.880%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 14.029 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.384     4.399    game0/gamestart/clk_IBUF_BUFG
    SLICE_X76Y73         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=13, routed)          0.764     5.422    game0/gamestart/square_y[3]
    SLICE_X78Y67         LUT5 (Prop_lut5_I1_O)        0.043     5.465 r  game0/gamestart/map[199]_i_67/O
                         net (fo=1, routed)           0.000     5.465    game0/gamestart/map[199]_i_67_n_1
    SLICE_X78Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.711 r  game0/gamestart/map_reg[199]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.711    game0/gamestart/map_reg[199]_i_34_n_1
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.819 r  game0/gamestart/map_reg[199]_i_52/O[0]
                         net (fo=25, routed)          0.680     6.499    game0/gamestart/p_15_out[8]
    SLICE_X77Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349     6.848 r  game0/gamestart/map_reg[199]_i_95/CO[3]
                         net (fo=1, routed)           0.000     6.848    game0/gamestart/map_reg[199]_i_95_n_1
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  game0/gamestart/map_reg[199]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.901    game0/gamestart/map_reg[199]_i_96_n_1
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  game0/gamestart/map_reg[199]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.954    game0/gamestart/map_reg[199]_i_98_n_1
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.120 r  game0/gamestart/map_reg[199]_i_94/O[1]
                         net (fo=40, routed)          0.638     7.758    game0/gamestart/map_reg[199]_i_94_n_7
    SLICE_X82Y85         LUT3 (Prop_lut3_I2_O)        0.123     7.881 r  game0/gamestart/square_y[4]_i_1433/O
                         net (fo=3, routed)           0.411     8.292    game0/gamestart/square_y[4]_i_1433_n_1
    SLICE_X82Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.485 r  game0/gamestart/square_y_reg[4]_i_3527/CO[3]
                         net (fo=1, routed)           0.000     8.485    game0/gamestart/square_y_reg[4]_i_3527_n_1
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.636 r  game0/gamestart/square_y_reg[4]_i_3146/O[3]
                         net (fo=3, routed)           0.466     9.103    game0/gamestart/square_y_reg[4]_i_3146_n_5
    SLICE_X86Y79         LUT3 (Prop_lut3_I2_O)        0.120     9.223 r  game0/gamestart/square_y[4]_i_2660/O
                         net (fo=1, routed)           0.470     9.693    game0/gamestart/square_y[4]_i_2660_n_1
    SLICE_X84Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     9.883 r  game0/gamestart/square_y_reg[4]_i_1996/CO[3]
                         net (fo=1, routed)           0.000     9.883    game0/gamestart/square_y_reg[4]_i_1996_n_1
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.994 r  game0/gamestart/square_y_reg[4]_i_1376/O[0]
                         net (fo=3, routed)           0.387    10.381    game0/gamestart/square_y_reg[4]_i_1376_n_8
    SLICE_X82Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.505 r  game0/gamestart/square_y[4]_i_1368/O
                         net (fo=1, routed)           0.362    10.867    game0/gamestart/square_y[4]_i_1368_n_1
    SLICE_X80Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    11.117 r  game0/gamestart/square_y_reg[4]_i_916/CO[3]
                         net (fo=1, routed)           0.000    11.117    game0/gamestart/square_y_reg[4]_i_916_n_1
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.170 r  game0/gamestart/square_y_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.000    11.170    game0/gamestart/square_y_reg[4]_i_630_n_1
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.223 r  game0/gamestart/square_y_reg[4]_i_622/CO[3]
                         net (fo=1, routed)           0.000    11.223    game0/gamestart/square_y_reg[4]_i_622_n_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.276 r  game0/gamestart/square_y_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    11.276    game0/gamestart/square_y_reg[4]_i_617_n_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.329 r  game0/gamestart/square_y_reg[4]_i_479/CO[3]
                         net (fo=1, routed)           0.000    11.329    game0/gamestart/square_y_reg[4]_i_479_n_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.495 r  game0/gamestart/square_y_reg[4]_i_474/O[1]
                         net (fo=5, routed)           0.535    12.030    game0/gamestart/square_y_reg[4]_i_474_n_7
    SLICE_X76Y89         LUT2 (Prop_lut2_I0_O)        0.123    12.153 r  game0/gamestart/square_y[4]_i_2136/O
                         net (fo=1, routed)           0.000    12.153    game0/gamestart/square_y[4]_i_2136_n_1
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.399 r  game0/gamestart/square_y_reg[4]_i_1496/CO[3]
                         net (fo=1, routed)           0.000    12.399    game0/gamestart/square_y_reg[4]_i_1496_n_1
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.507 r  game0/gamestart/square_y_reg[4]_i_998/O[0]
                         net (fo=3, routed)           0.431    12.938    game0/gamestart/square_y_reg[4]_i_998_n_8
    SLICE_X77Y89         LUT4 (Prop_lut4_I1_O)        0.123    13.061 r  game0/gamestart/square_y[4]_i_1494/O
                         net (fo=1, routed)           0.000    13.061    game0/gamestart/square_y[4]_i_1494_n_1
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.328 r  game0/gamestart/square_y_reg[4]_i_989/CO[3]
                         net (fo=1, routed)           0.000    13.328    game0/gamestart/square_y_reg[4]_i_989_n_1
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.381 r  game0/gamestart/square_y_reg[4]_i_674/CO[3]
                         net (fo=1, routed)           0.000    13.381    game0/gamestart/square_y_reg[4]_i_674_n_1
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.458 r  game0/gamestart/square_y_reg[4]_i_487/CO[1]
                         net (fo=1, routed)           0.233    13.691    game0/gamestart/square_y_reg[4]_i_487_n_3
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.122    13.813 r  game0/gamestart/square_y[4]_i_397/O
                         net (fo=29, routed)          0.619    14.432    game0/gamestart/square_y[4]_i_397_n_1
    SLICE_X70Y85         LUT6 (Prop_lut6_I1_O)        0.043    14.475 f  game0/gamestart/square_y[4]_i_476/O
                         net (fo=1, routed)           0.448    14.923    game0/gamestart/square_y[4]_i_476_n_1
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043    14.966 r  game0/gamestart/square_y[4]_i_393/O
                         net (fo=1, routed)           0.000    14.966    game0/gamestart/square_y[4]_i_393_n_1
    SLICE_X73Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.233 r  game0/gamestart/square_y_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    15.233    game0/gamestart/square_y_reg[4]_i_273_n_1
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.310 f  game0/gamestart/square_y_reg[4]_i_188/CO[1]
                         net (fo=1, routed)           0.569    15.879    game0/gamestart/isMovable26_out
    SLICE_X72Y76         LUT6 (Prop_lut6_I2_O)        0.122    16.001 f  game0/gamestart/square_y[4]_i_92/O
                         net (fo=1, routed)           0.190    16.191    game0/gamestart/square_y[4]_i_92_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I0_O)        0.043    16.234 r  game0/gamestart/square_y[4]_i_33/O
                         net (fo=1, routed)           0.164    16.398    game0/gamestart/square_y[4]_i_33_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I2_O)        0.043    16.441 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=2, routed)           0.398    16.838    game0/gamestart/square_y[4]_i_10_n_1
    SLICE_X77Y75         LUT3 (Prop_lut3_I0_O)        0.043    16.881 r  game0/gamestart/square_y[4]_i_2_comp/O
                         net (fo=6, routed)           0.225    17.107    game0/gamestart/square_y[4]_i_2_n_1
    SLICE_X74Y74         FDRE                                         r  game0/gamestart/square_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.254    14.029    game0/gamestart/clk_IBUF_BUFG
    SLICE_X74Y74         FDRE                                         r  game0/gamestart/square_x_reg[3]/C
                         clock pessimism              0.348    14.377    
                         clock uncertainty           -0.035    14.342    
    SLICE_X74Y74         FDRE (Setup_fdre_C_CE)      -0.178    14.164    game0/gamestart/square_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                         -17.107    
  -------------------------------------------------------------------
                         slack                                 -2.943    

Slack (VIOLATED) :        -2.943ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.708ns  (logic 4.717ns (37.120%)  route 7.991ns (62.880%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 14.029 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.384     4.399    game0/gamestart/clk_IBUF_BUFG
    SLICE_X76Y73         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=13, routed)          0.764     5.422    game0/gamestart/square_y[3]
    SLICE_X78Y67         LUT5 (Prop_lut5_I1_O)        0.043     5.465 r  game0/gamestart/map[199]_i_67/O
                         net (fo=1, routed)           0.000     5.465    game0/gamestart/map[199]_i_67_n_1
    SLICE_X78Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.711 r  game0/gamestart/map_reg[199]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.711    game0/gamestart/map_reg[199]_i_34_n_1
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.819 r  game0/gamestart/map_reg[199]_i_52/O[0]
                         net (fo=25, routed)          0.680     6.499    game0/gamestart/p_15_out[8]
    SLICE_X77Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349     6.848 r  game0/gamestart/map_reg[199]_i_95/CO[3]
                         net (fo=1, routed)           0.000     6.848    game0/gamestart/map_reg[199]_i_95_n_1
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  game0/gamestart/map_reg[199]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.901    game0/gamestart/map_reg[199]_i_96_n_1
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  game0/gamestart/map_reg[199]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.954    game0/gamestart/map_reg[199]_i_98_n_1
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.120 r  game0/gamestart/map_reg[199]_i_94/O[1]
                         net (fo=40, routed)          0.638     7.758    game0/gamestart/map_reg[199]_i_94_n_7
    SLICE_X82Y85         LUT3 (Prop_lut3_I2_O)        0.123     7.881 r  game0/gamestart/square_y[4]_i_1433/O
                         net (fo=3, routed)           0.411     8.292    game0/gamestart/square_y[4]_i_1433_n_1
    SLICE_X82Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.485 r  game0/gamestart/square_y_reg[4]_i_3527/CO[3]
                         net (fo=1, routed)           0.000     8.485    game0/gamestart/square_y_reg[4]_i_3527_n_1
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.636 r  game0/gamestart/square_y_reg[4]_i_3146/O[3]
                         net (fo=3, routed)           0.466     9.103    game0/gamestart/square_y_reg[4]_i_3146_n_5
    SLICE_X86Y79         LUT3 (Prop_lut3_I2_O)        0.120     9.223 r  game0/gamestart/square_y[4]_i_2660/O
                         net (fo=1, routed)           0.470     9.693    game0/gamestart/square_y[4]_i_2660_n_1
    SLICE_X84Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     9.883 r  game0/gamestart/square_y_reg[4]_i_1996/CO[3]
                         net (fo=1, routed)           0.000     9.883    game0/gamestart/square_y_reg[4]_i_1996_n_1
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.994 r  game0/gamestart/square_y_reg[4]_i_1376/O[0]
                         net (fo=3, routed)           0.387    10.381    game0/gamestart/square_y_reg[4]_i_1376_n_8
    SLICE_X82Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.505 r  game0/gamestart/square_y[4]_i_1368/O
                         net (fo=1, routed)           0.362    10.867    game0/gamestart/square_y[4]_i_1368_n_1
    SLICE_X80Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    11.117 r  game0/gamestart/square_y_reg[4]_i_916/CO[3]
                         net (fo=1, routed)           0.000    11.117    game0/gamestart/square_y_reg[4]_i_916_n_1
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.170 r  game0/gamestart/square_y_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.000    11.170    game0/gamestart/square_y_reg[4]_i_630_n_1
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.223 r  game0/gamestart/square_y_reg[4]_i_622/CO[3]
                         net (fo=1, routed)           0.000    11.223    game0/gamestart/square_y_reg[4]_i_622_n_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.276 r  game0/gamestart/square_y_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    11.276    game0/gamestart/square_y_reg[4]_i_617_n_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.329 r  game0/gamestart/square_y_reg[4]_i_479/CO[3]
                         net (fo=1, routed)           0.000    11.329    game0/gamestart/square_y_reg[4]_i_479_n_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.495 r  game0/gamestart/square_y_reg[4]_i_474/O[1]
                         net (fo=5, routed)           0.535    12.030    game0/gamestart/square_y_reg[4]_i_474_n_7
    SLICE_X76Y89         LUT2 (Prop_lut2_I0_O)        0.123    12.153 r  game0/gamestart/square_y[4]_i_2136/O
                         net (fo=1, routed)           0.000    12.153    game0/gamestart/square_y[4]_i_2136_n_1
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.399 r  game0/gamestart/square_y_reg[4]_i_1496/CO[3]
                         net (fo=1, routed)           0.000    12.399    game0/gamestart/square_y_reg[4]_i_1496_n_1
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.507 r  game0/gamestart/square_y_reg[4]_i_998/O[0]
                         net (fo=3, routed)           0.431    12.938    game0/gamestart/square_y_reg[4]_i_998_n_8
    SLICE_X77Y89         LUT4 (Prop_lut4_I1_O)        0.123    13.061 r  game0/gamestart/square_y[4]_i_1494/O
                         net (fo=1, routed)           0.000    13.061    game0/gamestart/square_y[4]_i_1494_n_1
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.328 r  game0/gamestart/square_y_reg[4]_i_989/CO[3]
                         net (fo=1, routed)           0.000    13.328    game0/gamestart/square_y_reg[4]_i_989_n_1
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.381 r  game0/gamestart/square_y_reg[4]_i_674/CO[3]
                         net (fo=1, routed)           0.000    13.381    game0/gamestart/square_y_reg[4]_i_674_n_1
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.458 r  game0/gamestart/square_y_reg[4]_i_487/CO[1]
                         net (fo=1, routed)           0.233    13.691    game0/gamestart/square_y_reg[4]_i_487_n_3
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.122    13.813 r  game0/gamestart/square_y[4]_i_397/O
                         net (fo=29, routed)          0.619    14.432    game0/gamestart/square_y[4]_i_397_n_1
    SLICE_X70Y85         LUT6 (Prop_lut6_I1_O)        0.043    14.475 f  game0/gamestart/square_y[4]_i_476/O
                         net (fo=1, routed)           0.448    14.923    game0/gamestart/square_y[4]_i_476_n_1
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043    14.966 r  game0/gamestart/square_y[4]_i_393/O
                         net (fo=1, routed)           0.000    14.966    game0/gamestart/square_y[4]_i_393_n_1
    SLICE_X73Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.233 r  game0/gamestart/square_y_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    15.233    game0/gamestart/square_y_reg[4]_i_273_n_1
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.310 f  game0/gamestart/square_y_reg[4]_i_188/CO[1]
                         net (fo=1, routed)           0.569    15.879    game0/gamestart/isMovable26_out
    SLICE_X72Y76         LUT6 (Prop_lut6_I2_O)        0.122    16.001 f  game0/gamestart/square_y[4]_i_92/O
                         net (fo=1, routed)           0.190    16.191    game0/gamestart/square_y[4]_i_92_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I0_O)        0.043    16.234 r  game0/gamestart/square_y[4]_i_33/O
                         net (fo=1, routed)           0.164    16.398    game0/gamestart/square_y[4]_i_33_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I2_O)        0.043    16.441 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=2, routed)           0.398    16.838    game0/gamestart/square_y[4]_i_10_n_1
    SLICE_X77Y75         LUT3 (Prop_lut3_I0_O)        0.043    16.881 r  game0/gamestart/square_y[4]_i_2_comp/O
                         net (fo=6, routed)           0.225    17.107    game0/gamestart/square_y[4]_i_2_n_1
    SLICE_X74Y74         FDRE                                         r  game0/gamestart/square_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.254    14.029    game0/gamestart/clk_IBUF_BUFG
    SLICE_X74Y74         FDRE                                         r  game0/gamestart/square_y_reg[4]/C
                         clock pessimism              0.348    14.377    
                         clock uncertainty           -0.035    14.342    
    SLICE_X74Y74         FDRE (Setup_fdre_C_CE)      -0.178    14.164    game0/gamestart/square_y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                         -17.107    
  -------------------------------------------------------------------
                         slack                                 -2.943    

Slack (VIOLATED) :        -2.938ns  (required time - arrival time)
  Source:                 game0/gamestart/next_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.674ns  (logic 4.812ns (37.968%)  route 7.862ns (62.032%))
  Logic Levels:           34  (CARRY4=21 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 14.030 - 10.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.394     4.409    game0/gamestart/clk_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  game0/gamestart/next_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.236     4.645 r  game0/gamestart/next_y_reg[1]/Q
                         net (fo=14, routed)          0.734     5.379    game0/gamestart/next_y[1]
    SLICE_X60Y67         LUT5 (Prop_lut5_I1_O)        0.124     5.503 r  game0/gamestart/state[2]_i_350/O
                         net (fo=1, routed)           0.000     5.503    game0/gamestart/state[2]_i_350_n_1
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.762 r  game0/gamestart/state_reg[2]_i_148/CO[3]
                         net (fo=1, routed)           0.000     5.762    game0/gamestart/state_reg[2]_i_148_n_1
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.873 r  game0/gamestart/state_reg[2]_i_41/O[0]
                         net (fo=13, routed)          0.605     6.479    game0/gamestart/state_reg[2]_i_41_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.350     6.829 r  game0/gamestart/state_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.829    game0/gamestart/state_reg[2]_i_42_n_1
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.882 r  game0/gamestart/state_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.882    game0/gamestart/state_reg[2]_i_128_n_1
    SLICE_X73Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.048 r  game0/gamestart/state_reg[2]_i_131/O[1]
                         net (fo=40, routed)          0.516     7.563    game0/gamestart/state_reg[2]_i_131_n_7
    SLICE_X77Y73         LUT3 (Prop_lut3_I1_O)        0.123     7.686 r  game0/gamestart/square_y[4]_i_2266/O
                         net (fo=3, routed)           0.646     8.332    game0/gamestart/square_y[4]_i_2266_n_1
    SLICE_X74Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     8.615 r  game0/gamestart/square_y_reg[4]_i_3604/CO[3]
                         net (fo=1, routed)           0.000     8.615    game0/gamestart/square_y_reg[4]_i_3604_n_1
    SLICE_X74Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.669 r  game0/gamestart/square_y_reg[4]_i_3267/CO[3]
                         net (fo=1, routed)           0.000     8.669    game0/gamestart/square_y_reg[4]_i_3267_n_1
    SLICE_X74Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.777 r  game0/gamestart/square_y_reg[4]_i_2888/O[0]
                         net (fo=3, routed)           0.208     8.985    game0/gamestart/square_y_reg[4]_i_2888_n_8
    SLICE_X74Y71         LUT3 (Prop_lut3_I2_O)        0.123     9.108 r  game0/gamestart/square_y[4]_i_2782/O
                         net (fo=1, routed)           0.518     9.626    game0/gamestart/square_y[4]_i_2782_n_1
    SLICE_X75Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     9.895 r  game0/gamestart/square_y_reg[4]_i_2166/CO[3]
                         net (fo=1, routed)           0.000     9.895    game0/gamestart/square_y_reg[4]_i_2166_n_1
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.948 r  game0/gamestart/square_y_reg[4]_i_2139/CO[3]
                         net (fo=1, routed)           0.000     9.948    game0/gamestart/square_y_reg[4]_i_2139_n_1
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.114 r  game0/gamestart/square_y_reg[4]_i_1592/O[1]
                         net (fo=3, routed)           0.536    10.650    game0/gamestart/square_y_reg[4]_i_1592_n_7
    SLICE_X75Y77         LUT3 (Prop_lut3_I0_O)        0.123    10.773 r  game0/gamestart/square_y[4]_i_1518/O
                         net (fo=1, routed)           0.502    11.274    game0/gamestart/square_y[4]_i_1518_n_1
    SLICE_X74Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    11.476 r  game0/gamestart/square_y_reg[4]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    11.476    game0/gamestart/square_y_reg[4]_i_1022_n_1
    SLICE_X74Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.627 r  game0/gamestart/square_y_reg[4]_i_721/O[3]
                         net (fo=5, routed)           0.454    12.081    game0/gamestart/square_y_reg[4]_i_721_n_5
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.120    12.201 r  game0/gamestart/square_y[4]_i_2330/O
                         net (fo=1, routed)           0.000    12.201    game0/gamestart/square_y[4]_i_2330_n_1
    SLICE_X75Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.460 r  game0/gamestart/square_y_reg[4]_i_1663/CO[3]
                         net (fo=1, routed)           0.000    12.460    game0/gamestart/square_y_reg[4]_i_1663_n_1
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.513 r  game0/gamestart/square_y_reg[4]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    12.513    game0/gamestart/square_y_reg[4]_i_1099_n_1
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.624 r  game0/gamestart/square_y_reg[4]_i_744/O[0]
                         net (fo=3, routed)           0.590    13.214    game0/gamestart/square_y_reg[4]_i_744_n_8
    SLICE_X79Y80         LUT4 (Prop_lut4_I1_O)        0.124    13.338 r  game0/gamestart/square_y[4]_i_1097/O
                         net (fo=1, routed)           0.000    13.338    game0/gamestart/square_y[4]_i_1097_n_1
    SLICE_X79Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.605 r  game0/gamestart/square_y_reg[4]_i_739/CO[3]
                         net (fo=1, routed)           0.000    13.605    game0/gamestart/square_y_reg[4]_i_739_n_1
    SLICE_X79Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.682 r  game0/gamestart/square_y_reg[4]_i_523/CO[1]
                         net (fo=11, routed)          0.205    13.888    game0/gamestart/square_y_reg[4]_i_523_n_3
    SLICE_X78Y82         LUT3 (Prop_lut3_I0_O)        0.122    14.010 r  game0/gamestart/square_y[4]_i_530/O
                         net (fo=19, routed)          0.541    14.550    game0/gamestart/square_y[4]_i_530_n_1
    SLICE_X75Y77         LUT6 (Prop_lut6_I4_O)        0.043    14.593 f  game0/gamestart/square_y[4]_i_698/O
                         net (fo=1, routed)           0.425    15.018    game0/gamestart/square_y[4]_i_698_n_1
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.043    15.061 r  game0/gamestart/square_y[4]_i_502/O
                         net (fo=1, routed)           0.000    15.061    game0/gamestart/square_y[4]_i_502_n_1
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.317 r  game0/gamestart/square_y_reg[4]_i_405/CO[3]
                         net (fo=1, routed)           0.000    15.317    game0/gamestart/square_y_reg[4]_i_405_n_1
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.371 r  game0/gamestart/square_y_reg[4]_i_276/CO[3]
                         net (fo=1, routed)           0.000    15.371    game0/gamestart/square_y_reg[4]_i_276_n_1
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.447 f  game0/gamestart/square_y_reg[4]_i_189/CO[1]
                         net (fo=1, routed)           0.401    15.848    game0/gamestart/isMovable2
    SLICE_X72Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.972 f  game0/gamestart/square_y[4]_i_92/O
                         net (fo=1, routed)           0.190    16.162    game0/gamestart/square_y[4]_i_92_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I0_O)        0.043    16.205 r  game0/gamestart/square_y[4]_i_33/O
                         net (fo=1, routed)           0.164    16.369    game0/gamestart/square_y[4]_i_33_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I2_O)        0.043    16.412 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=2, routed)           0.398    16.809    game0/gamestart/square_y[4]_i_10_n_1
    SLICE_X77Y75         LUT3 (Prop_lut3_I0_O)        0.043    16.852 r  game0/gamestart/square_y[4]_i_2_comp/O
                         net (fo=6, routed)           0.231    17.083    game0/gamestart/square_y[4]_i_2_n_1
    SLICE_X76Y73         FDRE                                         r  game0/gamestart/square_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.255    14.030    game0/gamestart/clk_IBUF_BUFG
    SLICE_X76Y73         FDRE                                         r  game0/gamestart/square_y_reg[1]/C
                         clock pessimism              0.328    14.358    
                         clock uncertainty           -0.035    14.323    
    SLICE_X76Y73         FDRE (Setup_fdre_C_CE)      -0.178    14.145    game0/gamestart/square_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                         -17.083    
  -------------------------------------------------------------------
                         slack                                 -2.938    

Slack (VIOLATED) :        -2.938ns  (required time - arrival time)
  Source:                 game0/gamestart/next_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.674ns  (logic 4.812ns (37.968%)  route 7.862ns (62.032%))
  Logic Levels:           34  (CARRY4=21 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 14.030 - 10.000 ) 
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.394     4.409    game0/gamestart/clk_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  game0/gamestart/next_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.236     4.645 r  game0/gamestart/next_y_reg[1]/Q
                         net (fo=14, routed)          0.734     5.379    game0/gamestart/next_y[1]
    SLICE_X60Y67         LUT5 (Prop_lut5_I1_O)        0.124     5.503 r  game0/gamestart/state[2]_i_350/O
                         net (fo=1, routed)           0.000     5.503    game0/gamestart/state[2]_i_350_n_1
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.762 r  game0/gamestart/state_reg[2]_i_148/CO[3]
                         net (fo=1, routed)           0.000     5.762    game0/gamestart/state_reg[2]_i_148_n_1
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.873 r  game0/gamestart/state_reg[2]_i_41/O[0]
                         net (fo=13, routed)          0.605     6.479    game0/gamestart/state_reg[2]_i_41_n_8
    SLICE_X73Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.350     6.829 r  game0/gamestart/state_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.829    game0/gamestart/state_reg[2]_i_42_n_1
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.882 r  game0/gamestart/state_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.882    game0/gamestart/state_reg[2]_i_128_n_1
    SLICE_X73Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.048 r  game0/gamestart/state_reg[2]_i_131/O[1]
                         net (fo=40, routed)          0.516     7.563    game0/gamestart/state_reg[2]_i_131_n_7
    SLICE_X77Y73         LUT3 (Prop_lut3_I1_O)        0.123     7.686 r  game0/gamestart/square_y[4]_i_2266/O
                         net (fo=3, routed)           0.646     8.332    game0/gamestart/square_y[4]_i_2266_n_1
    SLICE_X74Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     8.615 r  game0/gamestart/square_y_reg[4]_i_3604/CO[3]
                         net (fo=1, routed)           0.000     8.615    game0/gamestart/square_y_reg[4]_i_3604_n_1
    SLICE_X74Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.669 r  game0/gamestart/square_y_reg[4]_i_3267/CO[3]
                         net (fo=1, routed)           0.000     8.669    game0/gamestart/square_y_reg[4]_i_3267_n_1
    SLICE_X74Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.777 r  game0/gamestart/square_y_reg[4]_i_2888/O[0]
                         net (fo=3, routed)           0.208     8.985    game0/gamestart/square_y_reg[4]_i_2888_n_8
    SLICE_X74Y71         LUT3 (Prop_lut3_I2_O)        0.123     9.108 r  game0/gamestart/square_y[4]_i_2782/O
                         net (fo=1, routed)           0.518     9.626    game0/gamestart/square_y[4]_i_2782_n_1
    SLICE_X75Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     9.895 r  game0/gamestart/square_y_reg[4]_i_2166/CO[3]
                         net (fo=1, routed)           0.000     9.895    game0/gamestart/square_y_reg[4]_i_2166_n_1
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.948 r  game0/gamestart/square_y_reg[4]_i_2139/CO[3]
                         net (fo=1, routed)           0.000     9.948    game0/gamestart/square_y_reg[4]_i_2139_n_1
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.114 r  game0/gamestart/square_y_reg[4]_i_1592/O[1]
                         net (fo=3, routed)           0.536    10.650    game0/gamestart/square_y_reg[4]_i_1592_n_7
    SLICE_X75Y77         LUT3 (Prop_lut3_I0_O)        0.123    10.773 r  game0/gamestart/square_y[4]_i_1518/O
                         net (fo=1, routed)           0.502    11.274    game0/gamestart/square_y[4]_i_1518_n_1
    SLICE_X74Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    11.476 r  game0/gamestart/square_y_reg[4]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    11.476    game0/gamestart/square_y_reg[4]_i_1022_n_1
    SLICE_X74Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.627 r  game0/gamestart/square_y_reg[4]_i_721/O[3]
                         net (fo=5, routed)           0.454    12.081    game0/gamestart/square_y_reg[4]_i_721_n_5
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.120    12.201 r  game0/gamestart/square_y[4]_i_2330/O
                         net (fo=1, routed)           0.000    12.201    game0/gamestart/square_y[4]_i_2330_n_1
    SLICE_X75Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.460 r  game0/gamestart/square_y_reg[4]_i_1663/CO[3]
                         net (fo=1, routed)           0.000    12.460    game0/gamestart/square_y_reg[4]_i_1663_n_1
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.513 r  game0/gamestart/square_y_reg[4]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    12.513    game0/gamestart/square_y_reg[4]_i_1099_n_1
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.624 r  game0/gamestart/square_y_reg[4]_i_744/O[0]
                         net (fo=3, routed)           0.590    13.214    game0/gamestart/square_y_reg[4]_i_744_n_8
    SLICE_X79Y80         LUT4 (Prop_lut4_I1_O)        0.124    13.338 r  game0/gamestart/square_y[4]_i_1097/O
                         net (fo=1, routed)           0.000    13.338    game0/gamestart/square_y[4]_i_1097_n_1
    SLICE_X79Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.605 r  game0/gamestart/square_y_reg[4]_i_739/CO[3]
                         net (fo=1, routed)           0.000    13.605    game0/gamestart/square_y_reg[4]_i_739_n_1
    SLICE_X79Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.682 r  game0/gamestart/square_y_reg[4]_i_523/CO[1]
                         net (fo=11, routed)          0.205    13.888    game0/gamestart/square_y_reg[4]_i_523_n_3
    SLICE_X78Y82         LUT3 (Prop_lut3_I0_O)        0.122    14.010 r  game0/gamestart/square_y[4]_i_530/O
                         net (fo=19, routed)          0.541    14.550    game0/gamestart/square_y[4]_i_530_n_1
    SLICE_X75Y77         LUT6 (Prop_lut6_I4_O)        0.043    14.593 f  game0/gamestart/square_y[4]_i_698/O
                         net (fo=1, routed)           0.425    15.018    game0/gamestart/square_y[4]_i_698_n_1
    SLICE_X72Y78         LUT6 (Prop_lut6_I0_O)        0.043    15.061 r  game0/gamestart/square_y[4]_i_502/O
                         net (fo=1, routed)           0.000    15.061    game0/gamestart/square_y[4]_i_502_n_1
    SLICE_X72Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.317 r  game0/gamestart/square_y_reg[4]_i_405/CO[3]
                         net (fo=1, routed)           0.000    15.317    game0/gamestart/square_y_reg[4]_i_405_n_1
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.371 r  game0/gamestart/square_y_reg[4]_i_276/CO[3]
                         net (fo=1, routed)           0.000    15.371    game0/gamestart/square_y_reg[4]_i_276_n_1
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.447 f  game0/gamestart/square_y_reg[4]_i_189/CO[1]
                         net (fo=1, routed)           0.401    15.848    game0/gamestart/isMovable2
    SLICE_X72Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.972 f  game0/gamestart/square_y[4]_i_92/O
                         net (fo=1, routed)           0.190    16.162    game0/gamestart/square_y[4]_i_92_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I0_O)        0.043    16.205 r  game0/gamestart/square_y[4]_i_33/O
                         net (fo=1, routed)           0.164    16.369    game0/gamestart/square_y[4]_i_33_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I2_O)        0.043    16.412 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=2, routed)           0.398    16.809    game0/gamestart/square_y[4]_i_10_n_1
    SLICE_X77Y75         LUT3 (Prop_lut3_I0_O)        0.043    16.852 r  game0/gamestart/square_y[4]_i_2_comp/O
                         net (fo=6, routed)           0.231    17.083    game0/gamestart/square_y[4]_i_2_n_1
    SLICE_X76Y73         FDRE                                         r  game0/gamestart/square_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.255    14.030    game0/gamestart/clk_IBUF_BUFG
    SLICE_X76Y73         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
                         clock pessimism              0.328    14.358    
                         clock uncertainty           -0.035    14.323    
    SLICE_X76Y73         FDRE (Setup_fdre_C_CE)      -0.178    14.145    game0/gamestart/square_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                         -17.083    
  -------------------------------------------------------------------
                         slack                                 -2.938    

Slack (VIOLATED) :        -2.857ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 4.760ns (36.989%)  route 8.109ns (63.011%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.384     4.399    game0/gamestart/clk_IBUF_BUFG
    SLICE_X76Y73         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=13, routed)          0.764     5.422    game0/gamestart/square_y[3]
    SLICE_X78Y67         LUT5 (Prop_lut5_I1_O)        0.043     5.465 r  game0/gamestart/map[199]_i_67/O
                         net (fo=1, routed)           0.000     5.465    game0/gamestart/map[199]_i_67_n_1
    SLICE_X78Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.711 r  game0/gamestart/map_reg[199]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.711    game0/gamestart/map_reg[199]_i_34_n_1
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.819 r  game0/gamestart/map_reg[199]_i_52/O[0]
                         net (fo=25, routed)          0.680     6.499    game0/gamestart/p_15_out[8]
    SLICE_X77Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349     6.848 r  game0/gamestart/map_reg[199]_i_95/CO[3]
                         net (fo=1, routed)           0.000     6.848    game0/gamestart/map_reg[199]_i_95_n_1
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  game0/gamestart/map_reg[199]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.901    game0/gamestart/map_reg[199]_i_96_n_1
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  game0/gamestart/map_reg[199]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.954    game0/gamestart/map_reg[199]_i_98_n_1
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.120 r  game0/gamestart/map_reg[199]_i_94/O[1]
                         net (fo=40, routed)          0.638     7.758    game0/gamestart/map_reg[199]_i_94_n_7
    SLICE_X82Y85         LUT3 (Prop_lut3_I2_O)        0.123     7.881 r  game0/gamestart/square_y[4]_i_1433/O
                         net (fo=3, routed)           0.411     8.292    game0/gamestart/square_y[4]_i_1433_n_1
    SLICE_X82Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.485 r  game0/gamestart/square_y_reg[4]_i_3527/CO[3]
                         net (fo=1, routed)           0.000     8.485    game0/gamestart/square_y_reg[4]_i_3527_n_1
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.636 r  game0/gamestart/square_y_reg[4]_i_3146/O[3]
                         net (fo=3, routed)           0.466     9.103    game0/gamestart/square_y_reg[4]_i_3146_n_5
    SLICE_X86Y79         LUT3 (Prop_lut3_I2_O)        0.120     9.223 r  game0/gamestart/square_y[4]_i_2660/O
                         net (fo=1, routed)           0.470     9.693    game0/gamestart/square_y[4]_i_2660_n_1
    SLICE_X84Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     9.883 r  game0/gamestart/square_y_reg[4]_i_1996/CO[3]
                         net (fo=1, routed)           0.000     9.883    game0/gamestart/square_y_reg[4]_i_1996_n_1
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.994 r  game0/gamestart/square_y_reg[4]_i_1376/O[0]
                         net (fo=3, routed)           0.387    10.381    game0/gamestart/square_y_reg[4]_i_1376_n_8
    SLICE_X82Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.505 r  game0/gamestart/square_y[4]_i_1368/O
                         net (fo=1, routed)           0.362    10.867    game0/gamestart/square_y[4]_i_1368_n_1
    SLICE_X80Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    11.117 r  game0/gamestart/square_y_reg[4]_i_916/CO[3]
                         net (fo=1, routed)           0.000    11.117    game0/gamestart/square_y_reg[4]_i_916_n_1
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.170 r  game0/gamestart/square_y_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.000    11.170    game0/gamestart/square_y_reg[4]_i_630_n_1
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.223 r  game0/gamestart/square_y_reg[4]_i_622/CO[3]
                         net (fo=1, routed)           0.000    11.223    game0/gamestart/square_y_reg[4]_i_622_n_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.276 r  game0/gamestart/square_y_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    11.276    game0/gamestart/square_y_reg[4]_i_617_n_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.329 r  game0/gamestart/square_y_reg[4]_i_479/CO[3]
                         net (fo=1, routed)           0.000    11.329    game0/gamestart/square_y_reg[4]_i_479_n_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.495 r  game0/gamestart/square_y_reg[4]_i_474/O[1]
                         net (fo=5, routed)           0.535    12.030    game0/gamestart/square_y_reg[4]_i_474_n_7
    SLICE_X76Y89         LUT2 (Prop_lut2_I0_O)        0.123    12.153 r  game0/gamestart/square_y[4]_i_2136/O
                         net (fo=1, routed)           0.000    12.153    game0/gamestart/square_y[4]_i_2136_n_1
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.399 r  game0/gamestart/square_y_reg[4]_i_1496/CO[3]
                         net (fo=1, routed)           0.000    12.399    game0/gamestart/square_y_reg[4]_i_1496_n_1
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.507 r  game0/gamestart/square_y_reg[4]_i_998/O[0]
                         net (fo=3, routed)           0.431    12.938    game0/gamestart/square_y_reg[4]_i_998_n_8
    SLICE_X77Y89         LUT4 (Prop_lut4_I1_O)        0.123    13.061 r  game0/gamestart/square_y[4]_i_1494/O
                         net (fo=1, routed)           0.000    13.061    game0/gamestart/square_y[4]_i_1494_n_1
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.328 r  game0/gamestart/square_y_reg[4]_i_989/CO[3]
                         net (fo=1, routed)           0.000    13.328    game0/gamestart/square_y_reg[4]_i_989_n_1
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.381 r  game0/gamestart/square_y_reg[4]_i_674/CO[3]
                         net (fo=1, routed)           0.000    13.381    game0/gamestart/square_y_reg[4]_i_674_n_1
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.458 r  game0/gamestart/square_y_reg[4]_i_487/CO[1]
                         net (fo=1, routed)           0.233    13.691    game0/gamestart/square_y_reg[4]_i_487_n_3
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.122    13.813 r  game0/gamestart/square_y[4]_i_397/O
                         net (fo=29, routed)          0.619    14.432    game0/gamestart/square_y[4]_i_397_n_1
    SLICE_X70Y85         LUT6 (Prop_lut6_I1_O)        0.043    14.475 f  game0/gamestart/square_y[4]_i_476/O
                         net (fo=1, routed)           0.448    14.923    game0/gamestart/square_y[4]_i_476_n_1
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043    14.966 r  game0/gamestart/square_y[4]_i_393/O
                         net (fo=1, routed)           0.000    14.966    game0/gamestart/square_y[4]_i_393_n_1
    SLICE_X73Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.233 r  game0/gamestart/square_y_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    15.233    game0/gamestart/square_y_reg[4]_i_273_n_1
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.310 f  game0/gamestart/square_y_reg[4]_i_188/CO[1]
                         net (fo=1, routed)           0.569    15.879    game0/gamestart/isMovable26_out
    SLICE_X72Y76         LUT6 (Prop_lut6_I2_O)        0.122    16.001 f  game0/gamestart/square_y[4]_i_92/O
                         net (fo=1, routed)           0.190    16.191    game0/gamestart/square_y[4]_i_92_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I0_O)        0.043    16.234 r  game0/gamestart/square_y[4]_i_33/O
                         net (fo=1, routed)           0.164    16.398    game0/gamestart/square_y[4]_i_33_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I2_O)        0.043    16.441 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=2, routed)           0.112    16.553    game0/gamestart/square_y[4]_i_10_n_1
    SLICE_X72Y75         LUT6 (Prop_lut6_I0_O)        0.043    16.596 r  game0/gamestart/square_y[4]_i_5/O
                         net (fo=5, routed)           0.629    17.225    game0/gamestart/square_y[4]_i_15_0
    SLICE_X79Y66         LUT6 (Prop_lut6_I3_O)        0.043    17.268 r  game0/gamestart/square_x[0]_i_1/O
                         net (fo=1, routed)           0.000    17.268    game0/gamestart/square_x[0]_i_1_n_1
    SLICE_X79Y66         FDRE                                         r  game0/gamestart/square_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.309    14.084    game0/gamestart/clk_IBUF_BUFG
    SLICE_X79Y66         FDRE                                         r  game0/gamestart/square_x_reg[0]/C
                         clock pessimism              0.328    14.412    
                         clock uncertainty           -0.035    14.377    
    SLICE_X79Y66         FDRE (Setup_fdre_C_D)        0.034    14.411    game0/gamestart/square_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -17.268    
  -------------------------------------------------------------------
                         slack                                 -2.857    

Slack (VIOLATED) :        -2.837ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/isMovable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.802ns  (logic 4.760ns (37.181%)  route 8.042ns (62.819%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns = ( 14.038 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.384     4.399    game0/gamestart/clk_IBUF_BUFG
    SLICE_X76Y73         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=13, routed)          0.764     5.422    game0/gamestart/square_y[3]
    SLICE_X78Y67         LUT5 (Prop_lut5_I1_O)        0.043     5.465 r  game0/gamestart/map[199]_i_67/O
                         net (fo=1, routed)           0.000     5.465    game0/gamestart/map[199]_i_67_n_1
    SLICE_X78Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.711 r  game0/gamestart/map_reg[199]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.711    game0/gamestart/map_reg[199]_i_34_n_1
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.819 r  game0/gamestart/map_reg[199]_i_52/O[0]
                         net (fo=25, routed)          0.680     6.499    game0/gamestart/p_15_out[8]
    SLICE_X77Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349     6.848 r  game0/gamestart/map_reg[199]_i_95/CO[3]
                         net (fo=1, routed)           0.000     6.848    game0/gamestart/map_reg[199]_i_95_n_1
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  game0/gamestart/map_reg[199]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.901    game0/gamestart/map_reg[199]_i_96_n_1
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  game0/gamestart/map_reg[199]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.954    game0/gamestart/map_reg[199]_i_98_n_1
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.120 r  game0/gamestart/map_reg[199]_i_94/O[1]
                         net (fo=40, routed)          0.638     7.758    game0/gamestart/map_reg[199]_i_94_n_7
    SLICE_X82Y85         LUT3 (Prop_lut3_I2_O)        0.123     7.881 r  game0/gamestart/square_y[4]_i_1433/O
                         net (fo=3, routed)           0.411     8.292    game0/gamestart/square_y[4]_i_1433_n_1
    SLICE_X82Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.485 r  game0/gamestart/square_y_reg[4]_i_3527/CO[3]
                         net (fo=1, routed)           0.000     8.485    game0/gamestart/square_y_reg[4]_i_3527_n_1
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.636 r  game0/gamestart/square_y_reg[4]_i_3146/O[3]
                         net (fo=3, routed)           0.466     9.103    game0/gamestart/square_y_reg[4]_i_3146_n_5
    SLICE_X86Y79         LUT3 (Prop_lut3_I2_O)        0.120     9.223 r  game0/gamestart/square_y[4]_i_2660/O
                         net (fo=1, routed)           0.470     9.693    game0/gamestart/square_y[4]_i_2660_n_1
    SLICE_X84Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     9.883 r  game0/gamestart/square_y_reg[4]_i_1996/CO[3]
                         net (fo=1, routed)           0.000     9.883    game0/gamestart/square_y_reg[4]_i_1996_n_1
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.994 r  game0/gamestart/square_y_reg[4]_i_1376/O[0]
                         net (fo=3, routed)           0.387    10.381    game0/gamestart/square_y_reg[4]_i_1376_n_8
    SLICE_X82Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.505 r  game0/gamestart/square_y[4]_i_1368/O
                         net (fo=1, routed)           0.362    10.867    game0/gamestart/square_y[4]_i_1368_n_1
    SLICE_X80Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    11.117 r  game0/gamestart/square_y_reg[4]_i_916/CO[3]
                         net (fo=1, routed)           0.000    11.117    game0/gamestart/square_y_reg[4]_i_916_n_1
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.170 r  game0/gamestart/square_y_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.000    11.170    game0/gamestart/square_y_reg[4]_i_630_n_1
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.223 r  game0/gamestart/square_y_reg[4]_i_622/CO[3]
                         net (fo=1, routed)           0.000    11.223    game0/gamestart/square_y_reg[4]_i_622_n_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.276 r  game0/gamestart/square_y_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    11.276    game0/gamestart/square_y_reg[4]_i_617_n_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.329 r  game0/gamestart/square_y_reg[4]_i_479/CO[3]
                         net (fo=1, routed)           0.000    11.329    game0/gamestart/square_y_reg[4]_i_479_n_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.495 r  game0/gamestart/square_y_reg[4]_i_474/O[1]
                         net (fo=5, routed)           0.535    12.030    game0/gamestart/square_y_reg[4]_i_474_n_7
    SLICE_X76Y89         LUT2 (Prop_lut2_I0_O)        0.123    12.153 r  game0/gamestart/square_y[4]_i_2136/O
                         net (fo=1, routed)           0.000    12.153    game0/gamestart/square_y[4]_i_2136_n_1
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.399 r  game0/gamestart/square_y_reg[4]_i_1496/CO[3]
                         net (fo=1, routed)           0.000    12.399    game0/gamestart/square_y_reg[4]_i_1496_n_1
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.507 r  game0/gamestart/square_y_reg[4]_i_998/O[0]
                         net (fo=3, routed)           0.431    12.938    game0/gamestart/square_y_reg[4]_i_998_n_8
    SLICE_X77Y89         LUT4 (Prop_lut4_I1_O)        0.123    13.061 r  game0/gamestart/square_y[4]_i_1494/O
                         net (fo=1, routed)           0.000    13.061    game0/gamestart/square_y[4]_i_1494_n_1
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.328 r  game0/gamestart/square_y_reg[4]_i_989/CO[3]
                         net (fo=1, routed)           0.000    13.328    game0/gamestart/square_y_reg[4]_i_989_n_1
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.381 r  game0/gamestart/square_y_reg[4]_i_674/CO[3]
                         net (fo=1, routed)           0.000    13.381    game0/gamestart/square_y_reg[4]_i_674_n_1
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.458 r  game0/gamestart/square_y_reg[4]_i_487/CO[1]
                         net (fo=1, routed)           0.233    13.691    game0/gamestart/square_y_reg[4]_i_487_n_3
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.122    13.813 r  game0/gamestart/square_y[4]_i_397/O
                         net (fo=29, routed)          0.619    14.432    game0/gamestart/square_y[4]_i_397_n_1
    SLICE_X70Y85         LUT6 (Prop_lut6_I1_O)        0.043    14.475 f  game0/gamestart/square_y[4]_i_476/O
                         net (fo=1, routed)           0.448    14.923    game0/gamestart/square_y[4]_i_476_n_1
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043    14.966 r  game0/gamestart/square_y[4]_i_393/O
                         net (fo=1, routed)           0.000    14.966    game0/gamestart/square_y[4]_i_393_n_1
    SLICE_X73Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.233 r  game0/gamestart/square_y_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    15.233    game0/gamestart/square_y_reg[4]_i_273_n_1
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.310 f  game0/gamestart/square_y_reg[4]_i_188/CO[1]
                         net (fo=1, routed)           0.569    15.879    game0/gamestart/isMovable26_out
    SLICE_X72Y76         LUT6 (Prop_lut6_I2_O)        0.122    16.001 f  game0/gamestart/square_y[4]_i_92/O
                         net (fo=1, routed)           0.190    16.191    game0/gamestart/square_y[4]_i_92_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I0_O)        0.043    16.234 r  game0/gamestart/square_y[4]_i_33/O
                         net (fo=1, routed)           0.164    16.398    game0/gamestart/square_y[4]_i_33_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I2_O)        0.043    16.441 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=2, routed)           0.112    16.553    game0/gamestart/square_y[4]_i_10_n_1
    SLICE_X72Y75         LUT6 (Prop_lut6_I0_O)        0.043    16.596 r  game0/gamestart/square_y[4]_i_5/O
                         net (fo=5, routed)           0.563    17.159    game0/gamestart_n_11
    SLICE_X71Y64         LUT6 (Prop_lut6_I1_O)        0.043    17.202 r  game0/isMovable_i_1/O
                         net (fo=1, routed)           0.000    17.202    game0/gamestart/isMovable_reg_1
    SLICE_X71Y64         FDRE                                         r  game0/gamestart/isMovable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.263    14.038    game0/gamestart/clk_IBUF_BUFG
    SLICE_X71Y64         FDRE                                         r  game0/gamestart/isMovable_reg/C
                         clock pessimism              0.328    14.366    
                         clock uncertainty           -0.035    14.331    
    SLICE_X71Y64         FDRE (Setup_fdre_C_D)        0.034    14.365    game0/gamestart/isMovable_reg
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -17.202    
  -------------------------------------------------------------------
                         slack                                 -2.837    

Slack (VIOLATED) :        -2.830ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.873ns  (logic 4.760ns (36.978%)  route 8.113ns (63.022%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 14.085 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.384     4.399    game0/gamestart/clk_IBUF_BUFG
    SLICE_X76Y73         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=13, routed)          0.764     5.422    game0/gamestart/square_y[3]
    SLICE_X78Y67         LUT5 (Prop_lut5_I1_O)        0.043     5.465 r  game0/gamestart/map[199]_i_67/O
                         net (fo=1, routed)           0.000     5.465    game0/gamestart/map[199]_i_67_n_1
    SLICE_X78Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.711 r  game0/gamestart/map_reg[199]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.711    game0/gamestart/map_reg[199]_i_34_n_1
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.819 r  game0/gamestart/map_reg[199]_i_52/O[0]
                         net (fo=25, routed)          0.680     6.499    game0/gamestart/p_15_out[8]
    SLICE_X77Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349     6.848 r  game0/gamestart/map_reg[199]_i_95/CO[3]
                         net (fo=1, routed)           0.000     6.848    game0/gamestart/map_reg[199]_i_95_n_1
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  game0/gamestart/map_reg[199]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.901    game0/gamestart/map_reg[199]_i_96_n_1
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  game0/gamestart/map_reg[199]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.954    game0/gamestart/map_reg[199]_i_98_n_1
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.120 r  game0/gamestart/map_reg[199]_i_94/O[1]
                         net (fo=40, routed)          0.638     7.758    game0/gamestart/map_reg[199]_i_94_n_7
    SLICE_X82Y85         LUT3 (Prop_lut3_I2_O)        0.123     7.881 r  game0/gamestart/square_y[4]_i_1433/O
                         net (fo=3, routed)           0.411     8.292    game0/gamestart/square_y[4]_i_1433_n_1
    SLICE_X82Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.485 r  game0/gamestart/square_y_reg[4]_i_3527/CO[3]
                         net (fo=1, routed)           0.000     8.485    game0/gamestart/square_y_reg[4]_i_3527_n_1
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.636 r  game0/gamestart/square_y_reg[4]_i_3146/O[3]
                         net (fo=3, routed)           0.466     9.103    game0/gamestart/square_y_reg[4]_i_3146_n_5
    SLICE_X86Y79         LUT3 (Prop_lut3_I2_O)        0.120     9.223 r  game0/gamestart/square_y[4]_i_2660/O
                         net (fo=1, routed)           0.470     9.693    game0/gamestart/square_y[4]_i_2660_n_1
    SLICE_X84Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     9.883 r  game0/gamestart/square_y_reg[4]_i_1996/CO[3]
                         net (fo=1, routed)           0.000     9.883    game0/gamestart/square_y_reg[4]_i_1996_n_1
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.994 r  game0/gamestart/square_y_reg[4]_i_1376/O[0]
                         net (fo=3, routed)           0.387    10.381    game0/gamestart/square_y_reg[4]_i_1376_n_8
    SLICE_X82Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.505 r  game0/gamestart/square_y[4]_i_1368/O
                         net (fo=1, routed)           0.362    10.867    game0/gamestart/square_y[4]_i_1368_n_1
    SLICE_X80Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    11.117 r  game0/gamestart/square_y_reg[4]_i_916/CO[3]
                         net (fo=1, routed)           0.000    11.117    game0/gamestart/square_y_reg[4]_i_916_n_1
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.170 r  game0/gamestart/square_y_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.000    11.170    game0/gamestart/square_y_reg[4]_i_630_n_1
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.223 r  game0/gamestart/square_y_reg[4]_i_622/CO[3]
                         net (fo=1, routed)           0.000    11.223    game0/gamestart/square_y_reg[4]_i_622_n_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.276 r  game0/gamestart/square_y_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    11.276    game0/gamestart/square_y_reg[4]_i_617_n_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.329 r  game0/gamestart/square_y_reg[4]_i_479/CO[3]
                         net (fo=1, routed)           0.000    11.329    game0/gamestart/square_y_reg[4]_i_479_n_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.495 r  game0/gamestart/square_y_reg[4]_i_474/O[1]
                         net (fo=5, routed)           0.535    12.030    game0/gamestart/square_y_reg[4]_i_474_n_7
    SLICE_X76Y89         LUT2 (Prop_lut2_I0_O)        0.123    12.153 r  game0/gamestart/square_y[4]_i_2136/O
                         net (fo=1, routed)           0.000    12.153    game0/gamestart/square_y[4]_i_2136_n_1
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.399 r  game0/gamestart/square_y_reg[4]_i_1496/CO[3]
                         net (fo=1, routed)           0.000    12.399    game0/gamestart/square_y_reg[4]_i_1496_n_1
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.507 r  game0/gamestart/square_y_reg[4]_i_998/O[0]
                         net (fo=3, routed)           0.431    12.938    game0/gamestart/square_y_reg[4]_i_998_n_8
    SLICE_X77Y89         LUT4 (Prop_lut4_I1_O)        0.123    13.061 r  game0/gamestart/square_y[4]_i_1494/O
                         net (fo=1, routed)           0.000    13.061    game0/gamestart/square_y[4]_i_1494_n_1
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.328 r  game0/gamestart/square_y_reg[4]_i_989/CO[3]
                         net (fo=1, routed)           0.000    13.328    game0/gamestart/square_y_reg[4]_i_989_n_1
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.381 r  game0/gamestart/square_y_reg[4]_i_674/CO[3]
                         net (fo=1, routed)           0.000    13.381    game0/gamestart/square_y_reg[4]_i_674_n_1
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.458 r  game0/gamestart/square_y_reg[4]_i_487/CO[1]
                         net (fo=1, routed)           0.233    13.691    game0/gamestart/square_y_reg[4]_i_487_n_3
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.122    13.813 r  game0/gamestart/square_y[4]_i_397/O
                         net (fo=29, routed)          0.619    14.432    game0/gamestart/square_y[4]_i_397_n_1
    SLICE_X70Y85         LUT6 (Prop_lut6_I1_O)        0.043    14.475 f  game0/gamestart/square_y[4]_i_476/O
                         net (fo=1, routed)           0.448    14.923    game0/gamestart/square_y[4]_i_476_n_1
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043    14.966 r  game0/gamestart/square_y[4]_i_393/O
                         net (fo=1, routed)           0.000    14.966    game0/gamestart/square_y[4]_i_393_n_1
    SLICE_X73Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.233 r  game0/gamestart/square_y_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    15.233    game0/gamestart/square_y_reg[4]_i_273_n_1
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.310 f  game0/gamestart/square_y_reg[4]_i_188/CO[1]
                         net (fo=1, routed)           0.569    15.879    game0/gamestart/isMovable26_out
    SLICE_X72Y76         LUT6 (Prop_lut6_I2_O)        0.122    16.001 f  game0/gamestart/square_y[4]_i_92/O
                         net (fo=1, routed)           0.190    16.191    game0/gamestart/square_y[4]_i_92_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I0_O)        0.043    16.234 r  game0/gamestart/square_y[4]_i_33/O
                         net (fo=1, routed)           0.164    16.398    game0/gamestart/square_y[4]_i_33_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I2_O)        0.043    16.441 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=2, routed)           0.112    16.553    game0/gamestart/square_y[4]_i_10_n_1
    SLICE_X72Y75         LUT6 (Prop_lut6_I0_O)        0.043    16.596 r  game0/gamestart/square_y[4]_i_5/O
                         net (fo=5, routed)           0.633    17.229    game0/gamestart/square_y[4]_i_15_0
    SLICE_X78Y65         LUT6 (Prop_lut6_I5_O)        0.043    17.272 r  game0/gamestart/square_y[0]_i_1/O
                         net (fo=1, routed)           0.000    17.272    game0/gamestart/square_y[0]_i_1_n_1
    SLICE_X78Y65         FDRE                                         r  game0/gamestart/square_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.310    14.085    game0/gamestart/clk_IBUF_BUFG
    SLICE_X78Y65         FDRE                                         r  game0/gamestart/square_y_reg[0]/C
                         clock pessimism              0.328    14.413    
                         clock uncertainty           -0.035    14.378    
    SLICE_X78Y65         FDRE (Setup_fdre_C_D)        0.064    14.442    game0/gamestart/square_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -17.272    
  -------------------------------------------------------------------
                         slack                                 -2.830    

Slack (VIOLATED) :        -2.788ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.799ns  (logic 4.760ns (37.190%)  route 8.039ns (62.810%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.384     4.399    game0/gamestart/clk_IBUF_BUFG
    SLICE_X76Y73         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=13, routed)          0.764     5.422    game0/gamestart/square_y[3]
    SLICE_X78Y67         LUT5 (Prop_lut5_I1_O)        0.043     5.465 r  game0/gamestart/map[199]_i_67/O
                         net (fo=1, routed)           0.000     5.465    game0/gamestart/map[199]_i_67_n_1
    SLICE_X78Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.711 r  game0/gamestart/map_reg[199]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.711    game0/gamestart/map_reg[199]_i_34_n_1
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.819 r  game0/gamestart/map_reg[199]_i_52/O[0]
                         net (fo=25, routed)          0.680     6.499    game0/gamestart/p_15_out[8]
    SLICE_X77Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349     6.848 r  game0/gamestart/map_reg[199]_i_95/CO[3]
                         net (fo=1, routed)           0.000     6.848    game0/gamestart/map_reg[199]_i_95_n_1
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  game0/gamestart/map_reg[199]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.901    game0/gamestart/map_reg[199]_i_96_n_1
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  game0/gamestart/map_reg[199]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.954    game0/gamestart/map_reg[199]_i_98_n_1
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.120 r  game0/gamestart/map_reg[199]_i_94/O[1]
                         net (fo=40, routed)          0.638     7.758    game0/gamestart/map_reg[199]_i_94_n_7
    SLICE_X82Y85         LUT3 (Prop_lut3_I2_O)        0.123     7.881 r  game0/gamestart/square_y[4]_i_1433/O
                         net (fo=3, routed)           0.411     8.292    game0/gamestart/square_y[4]_i_1433_n_1
    SLICE_X82Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.485 r  game0/gamestart/square_y_reg[4]_i_3527/CO[3]
                         net (fo=1, routed)           0.000     8.485    game0/gamestart/square_y_reg[4]_i_3527_n_1
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.636 r  game0/gamestart/square_y_reg[4]_i_3146/O[3]
                         net (fo=3, routed)           0.466     9.103    game0/gamestart/square_y_reg[4]_i_3146_n_5
    SLICE_X86Y79         LUT3 (Prop_lut3_I2_O)        0.120     9.223 r  game0/gamestart/square_y[4]_i_2660/O
                         net (fo=1, routed)           0.470     9.693    game0/gamestart/square_y[4]_i_2660_n_1
    SLICE_X84Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     9.883 r  game0/gamestart/square_y_reg[4]_i_1996/CO[3]
                         net (fo=1, routed)           0.000     9.883    game0/gamestart/square_y_reg[4]_i_1996_n_1
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.994 r  game0/gamestart/square_y_reg[4]_i_1376/O[0]
                         net (fo=3, routed)           0.387    10.381    game0/gamestart/square_y_reg[4]_i_1376_n_8
    SLICE_X82Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.505 r  game0/gamestart/square_y[4]_i_1368/O
                         net (fo=1, routed)           0.362    10.867    game0/gamestart/square_y[4]_i_1368_n_1
    SLICE_X80Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    11.117 r  game0/gamestart/square_y_reg[4]_i_916/CO[3]
                         net (fo=1, routed)           0.000    11.117    game0/gamestart/square_y_reg[4]_i_916_n_1
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.170 r  game0/gamestart/square_y_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.000    11.170    game0/gamestart/square_y_reg[4]_i_630_n_1
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.223 r  game0/gamestart/square_y_reg[4]_i_622/CO[3]
                         net (fo=1, routed)           0.000    11.223    game0/gamestart/square_y_reg[4]_i_622_n_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.276 r  game0/gamestart/square_y_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    11.276    game0/gamestart/square_y_reg[4]_i_617_n_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.329 r  game0/gamestart/square_y_reg[4]_i_479/CO[3]
                         net (fo=1, routed)           0.000    11.329    game0/gamestart/square_y_reg[4]_i_479_n_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.495 r  game0/gamestart/square_y_reg[4]_i_474/O[1]
                         net (fo=5, routed)           0.535    12.030    game0/gamestart/square_y_reg[4]_i_474_n_7
    SLICE_X76Y89         LUT2 (Prop_lut2_I0_O)        0.123    12.153 r  game0/gamestart/square_y[4]_i_2136/O
                         net (fo=1, routed)           0.000    12.153    game0/gamestart/square_y[4]_i_2136_n_1
    SLICE_X76Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.399 r  game0/gamestart/square_y_reg[4]_i_1496/CO[3]
                         net (fo=1, routed)           0.000    12.399    game0/gamestart/square_y_reg[4]_i_1496_n_1
    SLICE_X76Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.507 r  game0/gamestart/square_y_reg[4]_i_998/O[0]
                         net (fo=3, routed)           0.431    12.938    game0/gamestart/square_y_reg[4]_i_998_n_8
    SLICE_X77Y89         LUT4 (Prop_lut4_I1_O)        0.123    13.061 r  game0/gamestart/square_y[4]_i_1494/O
                         net (fo=1, routed)           0.000    13.061    game0/gamestart/square_y[4]_i_1494_n_1
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.328 r  game0/gamestart/square_y_reg[4]_i_989/CO[3]
                         net (fo=1, routed)           0.000    13.328    game0/gamestart/square_y_reg[4]_i_989_n_1
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.381 r  game0/gamestart/square_y_reg[4]_i_674/CO[3]
                         net (fo=1, routed)           0.000    13.381    game0/gamestart/square_y_reg[4]_i_674_n_1
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.458 r  game0/gamestart/square_y_reg[4]_i_487/CO[1]
                         net (fo=1, routed)           0.233    13.691    game0/gamestart/square_y_reg[4]_i_487_n_3
    SLICE_X77Y92         LUT3 (Prop_lut3_I0_O)        0.122    13.813 r  game0/gamestart/square_y[4]_i_397/O
                         net (fo=29, routed)          0.619    14.432    game0/gamestart/square_y[4]_i_397_n_1
    SLICE_X70Y85         LUT6 (Prop_lut6_I1_O)        0.043    14.475 f  game0/gamestart/square_y[4]_i_476/O
                         net (fo=1, routed)           0.448    14.923    game0/gamestart/square_y[4]_i_476_n_1
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043    14.966 r  game0/gamestart/square_y[4]_i_393/O
                         net (fo=1, routed)           0.000    14.966    game0/gamestart/square_y[4]_i_393_n_1
    SLICE_X73Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.233 r  game0/gamestart/square_y_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    15.233    game0/gamestart/square_y_reg[4]_i_273_n_1
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.310 f  game0/gamestart/square_y_reg[4]_i_188/CO[1]
                         net (fo=1, routed)           0.569    15.879    game0/gamestart/isMovable26_out
    SLICE_X72Y76         LUT6 (Prop_lut6_I2_O)        0.122    16.001 f  game0/gamestart/square_y[4]_i_92/O
                         net (fo=1, routed)           0.190    16.191    game0/gamestart/square_y[4]_i_92_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I0_O)        0.043    16.234 r  game0/gamestart/square_y[4]_i_33/O
                         net (fo=1, routed)           0.164    16.398    game0/gamestart/square_y[4]_i_33_n_1
    SLICE_X72Y75         LUT5 (Prop_lut5_I2_O)        0.043    16.441 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=2, routed)           0.112    16.553    game0/gamestart/square_y[4]_i_10_n_1
    SLICE_X72Y75         LUT6 (Prop_lut6_I0_O)        0.043    16.596 r  game0/gamestart/square_y[4]_i_5/O
                         net (fo=5, routed)           0.559    17.156    game0/gamestart/square_y[4]_i_15_0
    SLICE_X79Y66         LUT6 (Prop_lut6_I3_O)        0.043    17.199 r  game0/gamestart/square_x[2]_i_1/O
                         net (fo=1, routed)           0.000    17.199    game0/gamestart/square_x[2]_i_1_n_1
    SLICE_X79Y66         FDRE                                         r  game0/gamestart/square_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.309    14.084    game0/gamestart/clk_IBUF_BUFG
    SLICE_X79Y66         FDRE                                         r  game0/gamestart/square_x_reg[2]/C
                         clock pessimism              0.328    14.412    
                         clock uncertainty           -0.035    14.377    
    SLICE_X79Y66         FDRE (Setup_fdre_C_D)        0.034    14.411    game0/gamestart/square_x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -17.199    
  -------------------------------------------------------------------
                         slack                                 -2.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 timer/seg1/s2/shift8/FD6/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift8/FD7/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.180%)  route 0.065ns (33.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.341ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.563     1.709    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.028     1.737 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.260     1.996    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.022 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.582     2.604    timer/seg1/s2/shift8/FD6/n_0_7066_BUFG
    SLICE_X95Y102        FDRE                                         r  timer/seg1/s2/shift8/FD6/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y102        FDRE (Prop_fdre_C_Q)         0.100     2.704 r  timer/seg1/s2/shift8/FD6/Q_reg_reg/Q
                         net (fo=2, routed)           0.065     2.770    timer/My1/p_0_in[0]
    SLICE_X94Y102        LUT6 (Prop_lut6_I5_O)        0.028     2.798 r  timer/My1/Q_reg_i_1__9/O
                         net (fo=1, routed)           0.000     2.798    timer/seg1/s2/shift8/FD7/D7_28
    SLICE_X94Y102        FDRE                                         r  timer/seg1/s2/shift8/FD7/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.782     3.341    timer/seg1/s2/shift8/FD7/n_0_7066_BUFG
    SLICE_X94Y102        FDRE                                         r  timer/seg1/s2/shift8/FD7/Q_reg_reg/C
                         clock pessimism             -0.725     2.615    
    SLICE_X94Y102        FDRE (Hold_fdre_C_D)         0.087     2.702    timer/seg1/s2/shift8/FD7/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 game0/gamestart/complete_rows_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.146ns (44.503%)  route 0.182ns (55.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.653     1.899    game0/gamestart/clk_IBUF_BUFG
    SLICE_X72Y49         FDRE                                         r  game0/gamestart/complete_rows_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.118     2.017 r  game0/gamestart/complete_rows_reg[0]/Q
                         net (fo=1, routed)           0.182     2.199    game0/gamestart/complete_rows_reg_n_1_[0]
    SLICE_X74Y55         LUT5 (Prop_lut5_I0_O)        0.028     2.227 r  game0/gamestart/i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.227    game0/gamestart/i[0]_i_1_n_1
    SLICE_X74Y55         FDRE                                         r  game0/gamestart/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.820     2.305    game0/gamestart/clk_IBUF_BUFG
    SLICE_X74Y55         FDRE                                         r  game0/gamestart/i_reg[0]/C
                         clock pessimism             -0.267     2.038    
    SLICE_X74Y55         FDRE (Hold_fdre_C_D)         0.087     2.125    game0/gamestart/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 timer/seg1/s2/shift4/FD8/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift3/FD1/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.951%)  route 0.089ns (41.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.563     1.709    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.028     1.737 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.260     1.996    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.022 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.581     2.603    timer/seg1/s2/shift4/FD8/n_0_7066_BUFG
    SLICE_X99Y103        FDRE                                         r  timer/seg1/s2/shift4/FD8/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDRE (Prop_fdre_C_Q)         0.100     2.703 r  timer/seg1/s2/shift4/FD8/Q_reg_reg/Q
                         net (fo=2, routed)           0.089     2.792    timer/My6/p_0_in[6]
    SLICE_X98Y103        LUT6 (Prop_lut6_I0_O)        0.028     2.820 r  timer/My6/Q_reg_i_1__32/O
                         net (fo=1, routed)           0.000     2.820    timer/seg1/s2/shift3/FD1/D1
    SLICE_X98Y103        FDRE                                         r  timer/seg1/s2/shift3/FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.781     3.340    timer/seg1/s2/shift3/FD1/n_0_7066_BUFG
    SLICE_X98Y103        FDRE                                         r  timer/seg1/s2/shift3/FD1/Q_reg_reg/C
                         clock pessimism             -0.725     2.614    
    SLICE_X98Y103        FDRE (Hold_fdre_C_D)         0.087     2.701    timer/seg1/s2/shift3/FD1/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 timer/seg1/s2/shift6/FD4/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift6/FD5/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.904%)  route 0.063ns (33.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.341ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.563     1.709    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.028     1.737 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.260     1.996    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.022 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.582     2.604    timer/seg1/s2/shift6/FD4/n_0_7066_BUFG
    SLICE_X97Y101        FDRE                                         r  timer/seg1/s2/shift6/FD4/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y101        FDRE (Prop_fdre_C_Q)         0.100     2.704 r  timer/seg1/s2/shift6/FD4/Q_reg_reg/Q
                         net (fo=2, routed)           0.063     2.767    timer/My3/p_0_in[2]
    SLICE_X96Y101        LUT6 (Prop_lut6_I5_O)        0.028     2.795 r  timer/My3/Q_reg_i_1__42/O
                         net (fo=1, routed)           0.000     2.795    timer/seg1/s2/shift6/FD5/D5_16
    SLICE_X96Y101        FDRE                                         r  timer/seg1/s2/shift6/FD5/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.782     3.341    timer/seg1/s2/shift6/FD5/n_0_7066_BUFG
    SLICE_X96Y101        FDRE                                         r  timer/seg1/s2/shift6/FD5/Q_reg_reg/C
                         clock pessimism             -0.725     2.615    
    SLICE_X96Y101        FDRE (Hold_fdre_C_D)         0.061     2.676    timer/seg1/s2/shift6/FD5/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 timer/seg1/s2/shift4/FD7/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift4/FD8/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.090%)  route 0.112ns (52.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.563     1.709    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.028     1.737 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.260     1.996    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.022 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.581     2.603    timer/seg1/s2/shift4/FD7/n_0_7066_BUFG
    SLICE_X100Y103       FDRE                                         r  timer/seg1/s2/shift4/FD7/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y103       FDRE (Prop_fdre_C_Q)         0.100     2.703 r  timer/seg1/s2/shift4/FD7/Q_reg_reg/Q
                         net (fo=2, routed)           0.112     2.816    timer/seg1/s2/shift4/FD8/p_0_in[0]
    SLICE_X99Y103        FDRE                                         r  timer/seg1/s2/shift4/FD8/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.781     3.340    timer/seg1/s2/shift4/FD8/n_0_7066_BUFG
    SLICE_X99Y103        FDRE                                         r  timer/seg1/s2/shift4/FD8/Q_reg_reg/C
                         clock pessimism             -0.704     2.635    
    SLICE_X99Y103        FDRE (Hold_fdre_C_D)         0.043     2.678    timer/seg1/s2/shift4/FD8/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 timer/seg1/s2/shift2/FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift2/FD2/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.011%)  route 0.113ns (52.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.563     1.709    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.028     1.737 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.260     1.996    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.022 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.581     2.603    timer/seg1/s2/shift2/FD1/n_0_7066_BUFG
    SLICE_X96Y104        FDRE                                         r  timer/seg1/s2/shift2/FD1/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y104        FDRE (Prop_fdre_C_Q)         0.100     2.703 r  timer/seg1/s2/shift2/FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.113     2.816    timer/seg1/s2/shift2/FD2/p_0_in[0]
    SLICE_X94Y104        FDRE                                         r  timer/seg1/s2/shift2/FD2/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.781     3.340    timer/seg1/s2/shift2/FD2/n_0_7066_BUFG
    SLICE_X94Y104        FDRE                                         r  timer/seg1/s2/shift2/FD2/Q_reg_reg/C
                         clock pessimism             -0.704     2.635    
    SLICE_X94Y104        FDRE (Hold_fdre_C_D)         0.042     2.677    timer/seg1/s2/shift2/FD2/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/clk25MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.877%)  route 0.134ns (51.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.543     1.789    divider/clk_IBUF_BUFG
    SLICE_X53Y146        FDRE                                         r  divider/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  divider/clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.134     2.023    divider/clkdiv_reg[1]
    SLICE_X54Y146        LUT3 (Prop_lut3_I0_O)        0.028     2.051 r  divider/clk25MHZ_i_1/O
                         net (fo=1, routed)           0.000     2.051    divider/clk25MHZ_i_1_n_1
    SLICE_X54Y146        FDRE                                         r  divider/clk25MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.740     2.225    divider/clk_IBUF_BUFG
    SLICE_X54Y146        FDRE                                         r  divider/clk25MHZ_reg/C
                         clock pessimism             -0.407     1.818    
    SLICE_X54Y146        FDRE (Hold_fdre_C_D)         0.087     1.905    divider/clk25MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pkd/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pkd/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.304%)  route 0.117ns (47.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.624     1.870    pkd/clk_IBUF_BUFG
    SLICE_X91Y69         FDRE                                         r  pkd/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y69         FDRE (Prop_fdre_C_Q)         0.100     1.970 r  pkd/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.117     2.086    pkd/state[1]
    SLICE_X90Y69         LUT6 (Prop_lut6_I0_O)        0.028     2.114 r  pkd/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.114    pkd/FSM_sequential_state[0]_i_1_n_1
    SLICE_X90Y69         FDRE                                         r  pkd/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.842     2.327    pkd/clk_IBUF_BUFG
    SLICE_X90Y69         FDRE                                         r  pkd/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.446     1.881    
    SLICE_X90Y69         FDRE (Hold_fdre_C_D)         0.087     1.968    pkd/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 timer/seg1/s2/FD64/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift8/FD1/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.703%)  route 0.098ns (43.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.563     1.709    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.028     1.737 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.260     1.996    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.022 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.581     2.603    timer/seg1/s2/FD64/n_0_7066_BUFG
    SLICE_X95Y104        FDRE                                         r  timer/seg1/s2/FD64/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.100     2.703 r  timer/seg1/s2/FD64/Q_reg_reg/Q
                         net (fo=2, routed)           0.098     2.801    timer/My1/p_0_in[6]
    SLICE_X95Y103        LUT6 (Prop_lut6_I5_O)        0.028     2.829 r  timer/My1/Q_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.829    timer/seg1/s2/shift8/FD1/D1_34
    SLICE_X95Y103        FDRE                                         r  timer/seg1/s2/shift8/FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.781     3.340    timer/seg1/s2/shift8/FD1/n_0_7066_BUFG
    SLICE_X95Y103        FDRE                                         r  timer/seg1/s2/shift8/FD1/Q_reg_reg/C
                         clock pessimism             -0.722     2.617    
    SLICE_X95Y103        FDRE (Hold_fdre_C_D)         0.060     2.677    timer/seg1/s2/shift8/FD1/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pkd/PS2_shift_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pkd/PS2_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.179ns (74.581%)  route 0.061ns (25.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.625     1.871    pkd/clk_IBUF_BUFG
    SLICE_X90Y68         FDSE                                         r  pkd/PS2_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y68         FDSE (Prop_fdse_C_Q)         0.107     1.978 r  pkd/PS2_shift_reg[9]/Q
                         net (fo=2, routed)           0.061     2.039    pkd/in13[8]
    SLICE_X90Y68         LUT3 (Prop_lut3_I0_O)        0.072     2.111 r  pkd/PS2_shift[8]_i_1/O
                         net (fo=1, routed)           0.000     2.111    pkd/PS2_shift[8]
    SLICE_X90Y68         FDRE                                         r  pkd/PS2_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.843     2.328    pkd/clk_IBUF_BUFG
    SLICE_X90Y68         FDRE                                         r  pkd/PS2_shift_reg[8]/C
                         clock pessimism             -0.457     1.871    
    SLICE_X90Y68         FDRE (Hold_fdre_C_D)         0.087     1.958    pkd/PS2_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2  n_0_7066_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X86Y69   game0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X86Y69   game0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X70Y64   game0/gamestart/act_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X70Y64   game0/gamestart/act_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X72Y50   game0/gamestart/complete_rows_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X70Y61   game0/gamestart/count_time_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X72Y63   game0/gamestart/count_time_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X71Y61   game0/gamestart/count_time_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X86Y69   game0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X86Y69   game0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X86Y69   game0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X86Y69   game0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X70Y64   game0/gamestart/act_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X70Y64   game0/gamestart/act_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X70Y64   game0/gamestart/act_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X70Y64   game0/gamestart/act_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X72Y50   game0/gamestart/complete_rows_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X72Y50   game0/gamestart/complete_rows_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X75Y50   d0/display/cl/div_res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X75Y50   d0/display/cl/div_res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X75Y52   d0/display/cl/div_res_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X75Y52   d0/display/cl/div_res_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X75Y52   d0/display/cl/div_res_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X75Y52   d0/display/cl/div_res_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X75Y53   d0/display/cl/div_res_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X75Y53   d0/display/cl/div_res_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X75Y53   d0/display/cl/div_res_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X75Y53   d0/display/cl/div_res_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5200 Endpoints
Min Delay          5200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga0/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.490ns  (logic 4.911ns (22.852%)  route 16.579ns (77.148%))
  Logic Levels:           33  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDRE                         0.000     0.000 r  vga0/col_reg[1]/C
    SLICE_X90Y71         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vga0/col_reg[1]/Q
                         net (fo=118, routed)         1.518     1.777    vga0/col[1]
    SLICE_X99Y75         LUT6 (Prop_lut6_I3_O)        0.043     1.820 r  vga0/color[2]_i_10/O
                         net (fo=24, routed)          0.825     2.645    vga0/color[2]_i_10_n_1
    SLICE_X98Y77         LUT5 (Prop_lut5_I2_O)        0.047     2.692 r  vga0/color[11]_i_355/O
                         net (fo=73, routed)          1.133     3.825    vga0/color[11]_i_355_n_1
    SLICE_X97Y80         LUT2 (Prop_lut2_I0_O)        0.134     3.959 r  vga0/color[11]_i_523/O
                         net (fo=41, routed)          0.446     4.406    vga0/color[11]_i_338_n_1
    SLICE_X97Y79         LUT3 (Prop_lut3_I0_O)        0.043     4.449 r  vga0/color[11]_i_655/O
                         net (fo=8, routed)           0.542     4.991    vga0/color[11]_i_655_n_1
    SLICE_X96Y75         LUT4 (Prop_lut4_I0_O)        0.043     5.034 r  vga0/color[11]_i_726/O
                         net (fo=1, routed)           0.000     5.034    vga0/color[11]_i_726_n_1
    SLICE_X96Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.227 r  vga0/color_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000     5.227    vga0/color_reg[11]_i_534_n_1
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.280 r  vga0/color_reg[11]_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.280    vga0/color_reg[11]_i_346_n_1
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.357 r  vga0/color_reg[11]_i_191/CO[1]
                         net (fo=33, routed)          1.110     6.467    vga0/color_reg[11]_i_191_n_3
    SLICE_X99Y81         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.839 r  vga0/color_reg[11]_i_193/CO[2]
                         net (fo=5, routed)           0.294     7.133    vga0/color_reg[11]_i_193_n_2
    SLICE_X100Y81        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     7.512 r  vga0/color_reg[11]_i_494/CO[2]
                         net (fo=3, routed)           0.662     8.174    vga0/color_reg[11]_i_494_n_2
    SLICE_X91Y84         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     8.553 f  vga0/color_reg[11]_i_312/CO[2]
                         net (fo=28, routed)          0.766     9.319    vga0/color_reg[11]_i_312_n_2
    SLICE_X94Y82         LUT5 (Prop_lut5_I3_O)        0.129     9.448 r  vga0/color[11]_i_680/O
                         net (fo=2, routed)           0.415     9.862    vga0/color[11]_i_680_n_1
    SLICE_X95Y83         LUT6 (Prop_lut6_I0_O)        0.043     9.905 r  vga0/color[11]_i_684/O
                         net (fo=1, routed)           0.000     9.905    vga0/color[11]_i_684_n_1
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.100 r  vga0/color_reg[11]_i_479/CO[3]
                         net (fo=1, routed)           0.000    10.100    vga0/color_reg[11]_i_479_n_1
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.211 r  vga0/color_reg[11]_i_303/O[2]
                         net (fo=3, routed)           0.622    10.833    vga0/color_reg[11]_i_303_n_6
    SLICE_X97Y86         LUT2 (Prop_lut2_I0_O)        0.122    10.955 r  vga0/color[11]_i_477/O
                         net (fo=1, routed)           0.000    10.955    vga0/color[11]_i_477_n_1
    SLICE_X97Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.222 r  vga0/color_reg[11]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.222    vga0/color_reg[11]_i_298_n_1
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.275 r  vga0/color_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    11.275    vga0/color_reg[11]_i_167_n_1
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.386 r  vga0/color_reg[11]_i_91/O[0]
                         net (fo=3, routed)           0.519    11.905    vga0/color_reg[11]_i_91_n_8
    SLICE_X98Y87         LUT3 (Prop_lut3_I0_O)        0.124    12.029 r  vga0/color[11]_i_186/O
                         net (fo=1, routed)           0.000    12.029    vga0/color[11]_i_186_n_1
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.285 r  vga0/color_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.285    vga0/color_reg[11]_i_93_n_1
    SLICE_X98Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.418 r  vga0/color_reg[11]_i_57/CO[0]
                         net (fo=8, routed)           0.772    13.191    vga0/color_reg[11]_i_57_n_4
    SLICE_X99Y82         LUT3 (Prop_lut3_I0_O)        0.134    13.325 r  vga0/color[11]_i_88/O
                         net (fo=1, routed)           0.353    13.678    vga0/color[11]_i_88_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I4_O)        0.136    13.814 r  vga0/color[11]_i_44/O
                         net (fo=1, routed)           0.000    13.814    vga0/color[11]_i_44_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    14.032 r  vga0/color_reg[11]_i_20/O[1]
                         net (fo=25, routed)          2.699    16.731    game0/gamestart/color_reg[11]_i_12_1[1]
    SLICE_X58Y46         MUXF7 (Prop_muxf7_S_O)       0.251    16.982 r  game0/gamestart/color_reg[11]_i_114/O
                         net (fo=1, routed)           0.000    16.982    game0/gamestart/color_reg[11]_i_114_n_1
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.046    17.028 r  game0/gamestart/color_reg[11]_i_64/O
                         net (fo=1, routed)           0.774    17.802    game0/gamestart/color_reg[11]_i_64_n_1
    SLICE_X63Y50         LUT6 (Prop_lut6_I1_O)        0.125    17.927 r  game0/gamestart/color[11]_i_27/O
                         net (fo=1, routed)           0.000    17.927    game0/gamestart/color[11]_i_27_n_1
    SLICE_X63Y50         MUXF7 (Prop_muxf7_I1_O)      0.122    18.049 r  game0/gamestart/color_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    18.049    game0/gamestart/color_reg[11]_i_11_n_1
    SLICE_X63Y50         MUXF8 (Prop_muxf8_I0_O)      0.045    18.094 r  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=6, routed)           2.105    20.199    game0/gamestart/color_reg[11]_i_12_0
    SLICE_X84Y93         LUT5 (Prop_lut5_I0_O)        0.132    20.331 f  game0/gamestart/color[2]_i_3/O
                         net (fo=3, routed)           1.023    21.354    dis/color_reg[2]_1
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.136    21.490 r  dis/color[2]_i_1/O
                         net (fo=1, routed)           0.000    21.490    dis/p_1_in__0[2]
    SLICE_X60Y93         FDRE                                         r  dis/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.443ns  (logic 4.911ns (22.902%)  route 16.532ns (77.098%))
  Logic Levels:           33  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDRE                         0.000     0.000 r  vga0/col_reg[1]/C
    SLICE_X90Y71         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vga0/col_reg[1]/Q
                         net (fo=118, routed)         1.518     1.777    vga0/col[1]
    SLICE_X99Y75         LUT6 (Prop_lut6_I3_O)        0.043     1.820 r  vga0/color[2]_i_10/O
                         net (fo=24, routed)          0.825     2.645    vga0/color[2]_i_10_n_1
    SLICE_X98Y77         LUT5 (Prop_lut5_I2_O)        0.047     2.692 r  vga0/color[11]_i_355/O
                         net (fo=73, routed)          1.133     3.825    vga0/color[11]_i_355_n_1
    SLICE_X97Y80         LUT2 (Prop_lut2_I0_O)        0.134     3.959 r  vga0/color[11]_i_523/O
                         net (fo=41, routed)          0.446     4.406    vga0/color[11]_i_338_n_1
    SLICE_X97Y79         LUT3 (Prop_lut3_I0_O)        0.043     4.449 r  vga0/color[11]_i_655/O
                         net (fo=8, routed)           0.542     4.991    vga0/color[11]_i_655_n_1
    SLICE_X96Y75         LUT4 (Prop_lut4_I0_O)        0.043     5.034 r  vga0/color[11]_i_726/O
                         net (fo=1, routed)           0.000     5.034    vga0/color[11]_i_726_n_1
    SLICE_X96Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.227 r  vga0/color_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000     5.227    vga0/color_reg[11]_i_534_n_1
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.280 r  vga0/color_reg[11]_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.280    vga0/color_reg[11]_i_346_n_1
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.357 r  vga0/color_reg[11]_i_191/CO[1]
                         net (fo=33, routed)          1.110     6.467    vga0/color_reg[11]_i_191_n_3
    SLICE_X99Y81         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.839 r  vga0/color_reg[11]_i_193/CO[2]
                         net (fo=5, routed)           0.294     7.133    vga0/color_reg[11]_i_193_n_2
    SLICE_X100Y81        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     7.512 r  vga0/color_reg[11]_i_494/CO[2]
                         net (fo=3, routed)           0.662     8.174    vga0/color_reg[11]_i_494_n_2
    SLICE_X91Y84         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     8.553 f  vga0/color_reg[11]_i_312/CO[2]
                         net (fo=28, routed)          0.766     9.319    vga0/color_reg[11]_i_312_n_2
    SLICE_X94Y82         LUT5 (Prop_lut5_I3_O)        0.129     9.448 r  vga0/color[11]_i_680/O
                         net (fo=2, routed)           0.415     9.862    vga0/color[11]_i_680_n_1
    SLICE_X95Y83         LUT6 (Prop_lut6_I0_O)        0.043     9.905 r  vga0/color[11]_i_684/O
                         net (fo=1, routed)           0.000     9.905    vga0/color[11]_i_684_n_1
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.100 r  vga0/color_reg[11]_i_479/CO[3]
                         net (fo=1, routed)           0.000    10.100    vga0/color_reg[11]_i_479_n_1
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.211 r  vga0/color_reg[11]_i_303/O[2]
                         net (fo=3, routed)           0.622    10.833    vga0/color_reg[11]_i_303_n_6
    SLICE_X97Y86         LUT2 (Prop_lut2_I0_O)        0.122    10.955 r  vga0/color[11]_i_477/O
                         net (fo=1, routed)           0.000    10.955    vga0/color[11]_i_477_n_1
    SLICE_X97Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.222 r  vga0/color_reg[11]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.222    vga0/color_reg[11]_i_298_n_1
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.275 r  vga0/color_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    11.275    vga0/color_reg[11]_i_167_n_1
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.386 r  vga0/color_reg[11]_i_91/O[0]
                         net (fo=3, routed)           0.519    11.905    vga0/color_reg[11]_i_91_n_8
    SLICE_X98Y87         LUT3 (Prop_lut3_I0_O)        0.124    12.029 r  vga0/color[11]_i_186/O
                         net (fo=1, routed)           0.000    12.029    vga0/color[11]_i_186_n_1
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.285 r  vga0/color_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.285    vga0/color_reg[11]_i_93_n_1
    SLICE_X98Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.418 r  vga0/color_reg[11]_i_57/CO[0]
                         net (fo=8, routed)           0.772    13.191    vga0/color_reg[11]_i_57_n_4
    SLICE_X99Y82         LUT3 (Prop_lut3_I0_O)        0.134    13.325 r  vga0/color[11]_i_88/O
                         net (fo=1, routed)           0.353    13.678    vga0/color[11]_i_88_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I4_O)        0.136    13.814 r  vga0/color[11]_i_44/O
                         net (fo=1, routed)           0.000    13.814    vga0/color[11]_i_44_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    14.032 r  vga0/color_reg[11]_i_20/O[1]
                         net (fo=25, routed)          2.699    16.731    game0/gamestart/color_reg[11]_i_12_1[1]
    SLICE_X58Y46         MUXF7 (Prop_muxf7_S_O)       0.251    16.982 r  game0/gamestart/color_reg[11]_i_114/O
                         net (fo=1, routed)           0.000    16.982    game0/gamestart/color_reg[11]_i_114_n_1
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.046    17.028 r  game0/gamestart/color_reg[11]_i_64/O
                         net (fo=1, routed)           0.774    17.802    game0/gamestart/color_reg[11]_i_64_n_1
    SLICE_X63Y50         LUT6 (Prop_lut6_I1_O)        0.125    17.927 r  game0/gamestart/color[11]_i_27/O
                         net (fo=1, routed)           0.000    17.927    game0/gamestart/color[11]_i_27_n_1
    SLICE_X63Y50         MUXF7 (Prop_muxf7_I1_O)      0.122    18.049 r  game0/gamestart/color_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    18.049    game0/gamestart/color_reg[11]_i_11_n_1
    SLICE_X63Y50         MUXF8 (Prop_muxf8_I0_O)      0.045    18.094 r  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=6, routed)           2.105    20.199    game0/gamestart/color_reg[11]_i_12_0
    SLICE_X84Y93         LUT5 (Prop_lut5_I0_O)        0.132    20.331 f  game0/gamestart/color[2]_i_3/O
                         net (fo=3, routed)           0.976    21.307    vga0/color_reg[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.136    21.443 r  vga0/color[0]_i_1/O
                         net (fo=1, routed)           0.000    21.443    dis/D[0]
    SLICE_X62Y93         FDRE                                         r  dis/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.351ns  (logic 4.911ns (23.001%)  route 16.440ns (76.999%))
  Logic Levels:           33  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDRE                         0.000     0.000 r  vga0/col_reg[1]/C
    SLICE_X90Y71         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vga0/col_reg[1]/Q
                         net (fo=118, routed)         1.518     1.777    vga0/col[1]
    SLICE_X99Y75         LUT6 (Prop_lut6_I3_O)        0.043     1.820 r  vga0/color[2]_i_10/O
                         net (fo=24, routed)          0.825     2.645    vga0/color[2]_i_10_n_1
    SLICE_X98Y77         LUT5 (Prop_lut5_I2_O)        0.047     2.692 r  vga0/color[11]_i_355/O
                         net (fo=73, routed)          1.133     3.825    vga0/color[11]_i_355_n_1
    SLICE_X97Y80         LUT2 (Prop_lut2_I0_O)        0.134     3.959 r  vga0/color[11]_i_523/O
                         net (fo=41, routed)          0.446     4.406    vga0/color[11]_i_338_n_1
    SLICE_X97Y79         LUT3 (Prop_lut3_I0_O)        0.043     4.449 r  vga0/color[11]_i_655/O
                         net (fo=8, routed)           0.542     4.991    vga0/color[11]_i_655_n_1
    SLICE_X96Y75         LUT4 (Prop_lut4_I0_O)        0.043     5.034 r  vga0/color[11]_i_726/O
                         net (fo=1, routed)           0.000     5.034    vga0/color[11]_i_726_n_1
    SLICE_X96Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.227 r  vga0/color_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000     5.227    vga0/color_reg[11]_i_534_n_1
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.280 r  vga0/color_reg[11]_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.280    vga0/color_reg[11]_i_346_n_1
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.357 r  vga0/color_reg[11]_i_191/CO[1]
                         net (fo=33, routed)          1.110     6.467    vga0/color_reg[11]_i_191_n_3
    SLICE_X99Y81         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.839 r  vga0/color_reg[11]_i_193/CO[2]
                         net (fo=5, routed)           0.294     7.133    vga0/color_reg[11]_i_193_n_2
    SLICE_X100Y81        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     7.512 r  vga0/color_reg[11]_i_494/CO[2]
                         net (fo=3, routed)           0.662     8.174    vga0/color_reg[11]_i_494_n_2
    SLICE_X91Y84         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     8.553 f  vga0/color_reg[11]_i_312/CO[2]
                         net (fo=28, routed)          0.766     9.319    vga0/color_reg[11]_i_312_n_2
    SLICE_X94Y82         LUT5 (Prop_lut5_I3_O)        0.129     9.448 r  vga0/color[11]_i_680/O
                         net (fo=2, routed)           0.415     9.862    vga0/color[11]_i_680_n_1
    SLICE_X95Y83         LUT6 (Prop_lut6_I0_O)        0.043     9.905 r  vga0/color[11]_i_684/O
                         net (fo=1, routed)           0.000     9.905    vga0/color[11]_i_684_n_1
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.100 r  vga0/color_reg[11]_i_479/CO[3]
                         net (fo=1, routed)           0.000    10.100    vga0/color_reg[11]_i_479_n_1
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.211 r  vga0/color_reg[11]_i_303/O[2]
                         net (fo=3, routed)           0.622    10.833    vga0/color_reg[11]_i_303_n_6
    SLICE_X97Y86         LUT2 (Prop_lut2_I0_O)        0.122    10.955 r  vga0/color[11]_i_477/O
                         net (fo=1, routed)           0.000    10.955    vga0/color[11]_i_477_n_1
    SLICE_X97Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.222 r  vga0/color_reg[11]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.222    vga0/color_reg[11]_i_298_n_1
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.275 r  vga0/color_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    11.275    vga0/color_reg[11]_i_167_n_1
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.386 r  vga0/color_reg[11]_i_91/O[0]
                         net (fo=3, routed)           0.519    11.905    vga0/color_reg[11]_i_91_n_8
    SLICE_X98Y87         LUT3 (Prop_lut3_I0_O)        0.124    12.029 r  vga0/color[11]_i_186/O
                         net (fo=1, routed)           0.000    12.029    vga0/color[11]_i_186_n_1
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.285 r  vga0/color_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.285    vga0/color_reg[11]_i_93_n_1
    SLICE_X98Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.418 r  vga0/color_reg[11]_i_57/CO[0]
                         net (fo=8, routed)           0.772    13.191    vga0/color_reg[11]_i_57_n_4
    SLICE_X99Y82         LUT3 (Prop_lut3_I0_O)        0.134    13.325 r  vga0/color[11]_i_88/O
                         net (fo=1, routed)           0.353    13.678    vga0/color[11]_i_88_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I4_O)        0.136    13.814 r  vga0/color[11]_i_44/O
                         net (fo=1, routed)           0.000    13.814    vga0/color[11]_i_44_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    14.032 r  vga0/color_reg[11]_i_20/O[1]
                         net (fo=25, routed)          2.699    16.731    game0/gamestart/color_reg[11]_i_12_1[1]
    SLICE_X58Y46         MUXF7 (Prop_muxf7_S_O)       0.251    16.982 r  game0/gamestart/color_reg[11]_i_114/O
                         net (fo=1, routed)           0.000    16.982    game0/gamestart/color_reg[11]_i_114_n_1
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.046    17.028 r  game0/gamestart/color_reg[11]_i_64/O
                         net (fo=1, routed)           0.774    17.802    game0/gamestart/color_reg[11]_i_64_n_1
    SLICE_X63Y50         LUT6 (Prop_lut6_I1_O)        0.125    17.927 r  game0/gamestart/color[11]_i_27/O
                         net (fo=1, routed)           0.000    17.927    game0/gamestart/color[11]_i_27_n_1
    SLICE_X63Y50         MUXF7 (Prop_muxf7_I1_O)      0.122    18.049 r  game0/gamestart/color_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    18.049    game0/gamestart/color_reg[11]_i_11_n_1
    SLICE_X63Y50         MUXF8 (Prop_muxf8_I0_O)      0.045    18.094 r  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=6, routed)           2.105    20.199    game0/gamestart/color_reg[11]_i_12_0
    SLICE_X84Y93         LUT5 (Prop_lut5_I0_O)        0.132    20.331 f  game0/gamestart/color[2]_i_3/O
                         net (fo=3, routed)           0.884    21.215    vga0/color_reg[1]
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.136    21.351 r  vga0/color[1]_i_1/O
                         net (fo=1, routed)           0.000    21.351    dis/D[1]
    SLICE_X60Y93         FDRE                                         r  dis/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.349ns  (logic 4.812ns (22.539%)  route 16.537ns (77.461%))
  Logic Levels:           33  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDRE                         0.000     0.000 r  vga0/col_reg[1]/C
    SLICE_X90Y71         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vga0/col_reg[1]/Q
                         net (fo=118, routed)         1.518     1.777    vga0/col[1]
    SLICE_X99Y75         LUT6 (Prop_lut6_I3_O)        0.043     1.820 r  vga0/color[2]_i_10/O
                         net (fo=24, routed)          0.825     2.645    vga0/color[2]_i_10_n_1
    SLICE_X98Y77         LUT5 (Prop_lut5_I2_O)        0.047     2.692 r  vga0/color[11]_i_355/O
                         net (fo=73, routed)          1.133     3.825    vga0/color[11]_i_355_n_1
    SLICE_X97Y80         LUT2 (Prop_lut2_I0_O)        0.134     3.959 r  vga0/color[11]_i_523/O
                         net (fo=41, routed)          0.446     4.406    vga0/color[11]_i_338_n_1
    SLICE_X97Y79         LUT3 (Prop_lut3_I0_O)        0.043     4.449 r  vga0/color[11]_i_655/O
                         net (fo=8, routed)           0.542     4.991    vga0/color[11]_i_655_n_1
    SLICE_X96Y75         LUT4 (Prop_lut4_I0_O)        0.043     5.034 r  vga0/color[11]_i_726/O
                         net (fo=1, routed)           0.000     5.034    vga0/color[11]_i_726_n_1
    SLICE_X96Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.227 r  vga0/color_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000     5.227    vga0/color_reg[11]_i_534_n_1
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.280 r  vga0/color_reg[11]_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.280    vga0/color_reg[11]_i_346_n_1
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.357 r  vga0/color_reg[11]_i_191/CO[1]
                         net (fo=33, routed)          1.110     6.467    vga0/color_reg[11]_i_191_n_3
    SLICE_X99Y81         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.839 r  vga0/color_reg[11]_i_193/CO[2]
                         net (fo=5, routed)           0.294     7.133    vga0/color_reg[11]_i_193_n_2
    SLICE_X100Y81        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     7.512 r  vga0/color_reg[11]_i_494/CO[2]
                         net (fo=3, routed)           0.662     8.174    vga0/color_reg[11]_i_494_n_2
    SLICE_X91Y84         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     8.553 f  vga0/color_reg[11]_i_312/CO[2]
                         net (fo=28, routed)          0.766     9.319    vga0/color_reg[11]_i_312_n_2
    SLICE_X94Y82         LUT5 (Prop_lut5_I3_O)        0.129     9.448 r  vga0/color[11]_i_680/O
                         net (fo=2, routed)           0.415     9.862    vga0/color[11]_i_680_n_1
    SLICE_X95Y83         LUT6 (Prop_lut6_I0_O)        0.043     9.905 r  vga0/color[11]_i_684/O
                         net (fo=1, routed)           0.000     9.905    vga0/color[11]_i_684_n_1
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.100 r  vga0/color_reg[11]_i_479/CO[3]
                         net (fo=1, routed)           0.000    10.100    vga0/color_reg[11]_i_479_n_1
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.211 r  vga0/color_reg[11]_i_303/O[2]
                         net (fo=3, routed)           0.622    10.833    vga0/color_reg[11]_i_303_n_6
    SLICE_X97Y86         LUT2 (Prop_lut2_I0_O)        0.122    10.955 r  vga0/color[11]_i_477/O
                         net (fo=1, routed)           0.000    10.955    vga0/color[11]_i_477_n_1
    SLICE_X97Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.222 r  vga0/color_reg[11]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.222    vga0/color_reg[11]_i_298_n_1
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.275 r  vga0/color_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    11.275    vga0/color_reg[11]_i_167_n_1
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.386 r  vga0/color_reg[11]_i_91/O[0]
                         net (fo=3, routed)           0.519    11.905    vga0/color_reg[11]_i_91_n_8
    SLICE_X98Y87         LUT3 (Prop_lut3_I0_O)        0.124    12.029 r  vga0/color[11]_i_186/O
                         net (fo=1, routed)           0.000    12.029    vga0/color[11]_i_186_n_1
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.285 r  vga0/color_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.285    vga0/color_reg[11]_i_93_n_1
    SLICE_X98Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.418 r  vga0/color_reg[11]_i_57/CO[0]
                         net (fo=8, routed)           0.772    13.191    vga0/color_reg[11]_i_57_n_4
    SLICE_X99Y82         LUT3 (Prop_lut3_I0_O)        0.134    13.325 r  vga0/color[11]_i_88/O
                         net (fo=1, routed)           0.353    13.678    vga0/color[11]_i_88_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I4_O)        0.136    13.814 r  vga0/color[11]_i_44/O
                         net (fo=1, routed)           0.000    13.814    vga0/color[11]_i_44_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    14.032 r  vga0/color_reg[11]_i_20/O[1]
                         net (fo=25, routed)          2.699    16.731    game0/gamestart/color_reg[11]_i_12_1[1]
    SLICE_X58Y46         MUXF7 (Prop_muxf7_S_O)       0.251    16.982 f  game0/gamestart/color_reg[11]_i_114/O
                         net (fo=1, routed)           0.000    16.982    game0/gamestart/color_reg[11]_i_114_n_1
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.046    17.028 f  game0/gamestart/color_reg[11]_i_64/O
                         net (fo=1, routed)           0.774    17.802    game0/gamestart/color_reg[11]_i_64_n_1
    SLICE_X63Y50         LUT6 (Prop_lut6_I1_O)        0.125    17.927 f  game0/gamestart/color[11]_i_27/O
                         net (fo=1, routed)           0.000    17.927    game0/gamestart/color[11]_i_27_n_1
    SLICE_X63Y50         MUXF7 (Prop_muxf7_I1_O)      0.122    18.049 f  game0/gamestart/color_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    18.049    game0/gamestart/color_reg[11]_i_11_n_1
    SLICE_X63Y50         MUXF8 (Prop_muxf8_I0_O)      0.045    18.094 f  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=6, routed)           2.100    20.194    game0/gamestart/color_reg[11]_i_12_0
    SLICE_X84Y93         LUT6 (Prop_lut6_I0_O)        0.126    20.320 r  game0/gamestart/color[7]_i_5/O
                         net (fo=2, routed)           0.986    21.306    game0/gamestart/color[7]_i_5_n_1
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.043    21.349 r  game0/gamestart/color[3]_i_1/O
                         net (fo=1, routed)           0.000    21.349    dis/D[2]
    SLICE_X60Y93         FDRE                                         r  dis/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.196ns  (logic 4.812ns (22.703%)  route 16.384ns (77.297%))
  Logic Levels:           33  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDRE                         0.000     0.000 r  vga0/col_reg[1]/C
    SLICE_X90Y71         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vga0/col_reg[1]/Q
                         net (fo=118, routed)         1.518     1.777    vga0/col[1]
    SLICE_X99Y75         LUT6 (Prop_lut6_I3_O)        0.043     1.820 r  vga0/color[2]_i_10/O
                         net (fo=24, routed)          0.825     2.645    vga0/color[2]_i_10_n_1
    SLICE_X98Y77         LUT5 (Prop_lut5_I2_O)        0.047     2.692 r  vga0/color[11]_i_355/O
                         net (fo=73, routed)          1.133     3.825    vga0/color[11]_i_355_n_1
    SLICE_X97Y80         LUT2 (Prop_lut2_I0_O)        0.134     3.959 r  vga0/color[11]_i_523/O
                         net (fo=41, routed)          0.446     4.406    vga0/color[11]_i_338_n_1
    SLICE_X97Y79         LUT3 (Prop_lut3_I0_O)        0.043     4.449 r  vga0/color[11]_i_655/O
                         net (fo=8, routed)           0.542     4.991    vga0/color[11]_i_655_n_1
    SLICE_X96Y75         LUT4 (Prop_lut4_I0_O)        0.043     5.034 r  vga0/color[11]_i_726/O
                         net (fo=1, routed)           0.000     5.034    vga0/color[11]_i_726_n_1
    SLICE_X96Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.227 r  vga0/color_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000     5.227    vga0/color_reg[11]_i_534_n_1
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.280 r  vga0/color_reg[11]_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.280    vga0/color_reg[11]_i_346_n_1
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.357 r  vga0/color_reg[11]_i_191/CO[1]
                         net (fo=33, routed)          1.110     6.467    vga0/color_reg[11]_i_191_n_3
    SLICE_X99Y81         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.839 r  vga0/color_reg[11]_i_193/CO[2]
                         net (fo=5, routed)           0.294     7.133    vga0/color_reg[11]_i_193_n_2
    SLICE_X100Y81        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     7.512 r  vga0/color_reg[11]_i_494/CO[2]
                         net (fo=3, routed)           0.662     8.174    vga0/color_reg[11]_i_494_n_2
    SLICE_X91Y84         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     8.553 f  vga0/color_reg[11]_i_312/CO[2]
                         net (fo=28, routed)          0.766     9.319    vga0/color_reg[11]_i_312_n_2
    SLICE_X94Y82         LUT5 (Prop_lut5_I3_O)        0.129     9.448 r  vga0/color[11]_i_680/O
                         net (fo=2, routed)           0.415     9.862    vga0/color[11]_i_680_n_1
    SLICE_X95Y83         LUT6 (Prop_lut6_I0_O)        0.043     9.905 r  vga0/color[11]_i_684/O
                         net (fo=1, routed)           0.000     9.905    vga0/color[11]_i_684_n_1
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.100 r  vga0/color_reg[11]_i_479/CO[3]
                         net (fo=1, routed)           0.000    10.100    vga0/color_reg[11]_i_479_n_1
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.211 r  vga0/color_reg[11]_i_303/O[2]
                         net (fo=3, routed)           0.622    10.833    vga0/color_reg[11]_i_303_n_6
    SLICE_X97Y86         LUT2 (Prop_lut2_I0_O)        0.122    10.955 r  vga0/color[11]_i_477/O
                         net (fo=1, routed)           0.000    10.955    vga0/color[11]_i_477_n_1
    SLICE_X97Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.222 r  vga0/color_reg[11]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.222    vga0/color_reg[11]_i_298_n_1
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.275 r  vga0/color_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    11.275    vga0/color_reg[11]_i_167_n_1
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.386 r  vga0/color_reg[11]_i_91/O[0]
                         net (fo=3, routed)           0.519    11.905    vga0/color_reg[11]_i_91_n_8
    SLICE_X98Y87         LUT3 (Prop_lut3_I0_O)        0.124    12.029 r  vga0/color[11]_i_186/O
                         net (fo=1, routed)           0.000    12.029    vga0/color[11]_i_186_n_1
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.285 r  vga0/color_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.285    vga0/color_reg[11]_i_93_n_1
    SLICE_X98Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.418 r  vga0/color_reg[11]_i_57/CO[0]
                         net (fo=8, routed)           0.772    13.191    vga0/color_reg[11]_i_57_n_4
    SLICE_X99Y82         LUT3 (Prop_lut3_I0_O)        0.134    13.325 r  vga0/color[11]_i_88/O
                         net (fo=1, routed)           0.353    13.678    vga0/color[11]_i_88_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I4_O)        0.136    13.814 r  vga0/color[11]_i_44/O
                         net (fo=1, routed)           0.000    13.814    vga0/color[11]_i_44_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    14.032 r  vga0/color_reg[11]_i_20/O[1]
                         net (fo=25, routed)          2.699    16.731    game0/gamestart/color_reg[11]_i_12_1[1]
    SLICE_X58Y46         MUXF7 (Prop_muxf7_S_O)       0.251    16.982 f  game0/gamestart/color_reg[11]_i_114/O
                         net (fo=1, routed)           0.000    16.982    game0/gamestart/color_reg[11]_i_114_n_1
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.046    17.028 f  game0/gamestart/color_reg[11]_i_64/O
                         net (fo=1, routed)           0.774    17.802    game0/gamestart/color_reg[11]_i_64_n_1
    SLICE_X63Y50         LUT6 (Prop_lut6_I1_O)        0.125    17.927 f  game0/gamestart/color[11]_i_27/O
                         net (fo=1, routed)           0.000    17.927    game0/gamestart/color[11]_i_27_n_1
    SLICE_X63Y50         MUXF7 (Prop_muxf7_I1_O)      0.122    18.049 f  game0/gamestart/color_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    18.049    game0/gamestart/color_reg[11]_i_11_n_1
    SLICE_X63Y50         MUXF8 (Prop_muxf8_I0_O)      0.045    18.094 f  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=6, routed)           2.100    20.194    game0/gamestart/color_reg[11]_i_12_0
    SLICE_X84Y93         LUT6 (Prop_lut6_I0_O)        0.126    20.320 r  game0/gamestart/color[7]_i_5/O
                         net (fo=2, routed)           0.833    21.153    game0/gamestart/color[7]_i_5_n_1
    SLICE_X60Y94         LUT6 (Prop_lut6_I4_O)        0.043    21.196 r  game0/gamestart/color[7]_i_1/O
                         net (fo=1, routed)           0.000    21.196    dis/D[6]
    SLICE_X60Y94         FDRE                                         r  dis/color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.682ns  (logic 4.812ns (23.267%)  route 15.870ns (76.733%))
  Logic Levels:           33  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDRE                         0.000     0.000 r  vga0/col_reg[1]/C
    SLICE_X90Y71         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vga0/col_reg[1]/Q
                         net (fo=118, routed)         1.518     1.777    vga0/col[1]
    SLICE_X99Y75         LUT6 (Prop_lut6_I3_O)        0.043     1.820 r  vga0/color[2]_i_10/O
                         net (fo=24, routed)          0.825     2.645    vga0/color[2]_i_10_n_1
    SLICE_X98Y77         LUT5 (Prop_lut5_I2_O)        0.047     2.692 r  vga0/color[11]_i_355/O
                         net (fo=73, routed)          1.133     3.825    vga0/color[11]_i_355_n_1
    SLICE_X97Y80         LUT2 (Prop_lut2_I0_O)        0.134     3.959 r  vga0/color[11]_i_523/O
                         net (fo=41, routed)          0.446     4.406    vga0/color[11]_i_338_n_1
    SLICE_X97Y79         LUT3 (Prop_lut3_I0_O)        0.043     4.449 r  vga0/color[11]_i_655/O
                         net (fo=8, routed)           0.542     4.991    vga0/color[11]_i_655_n_1
    SLICE_X96Y75         LUT4 (Prop_lut4_I0_O)        0.043     5.034 r  vga0/color[11]_i_726/O
                         net (fo=1, routed)           0.000     5.034    vga0/color[11]_i_726_n_1
    SLICE_X96Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.227 r  vga0/color_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000     5.227    vga0/color_reg[11]_i_534_n_1
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.280 r  vga0/color_reg[11]_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.280    vga0/color_reg[11]_i_346_n_1
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.357 r  vga0/color_reg[11]_i_191/CO[1]
                         net (fo=33, routed)          1.110     6.467    vga0/color_reg[11]_i_191_n_3
    SLICE_X99Y81         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.839 r  vga0/color_reg[11]_i_193/CO[2]
                         net (fo=5, routed)           0.294     7.133    vga0/color_reg[11]_i_193_n_2
    SLICE_X100Y81        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     7.512 r  vga0/color_reg[11]_i_494/CO[2]
                         net (fo=3, routed)           0.662     8.174    vga0/color_reg[11]_i_494_n_2
    SLICE_X91Y84         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     8.553 f  vga0/color_reg[11]_i_312/CO[2]
                         net (fo=28, routed)          0.766     9.319    vga0/color_reg[11]_i_312_n_2
    SLICE_X94Y82         LUT5 (Prop_lut5_I3_O)        0.129     9.448 r  vga0/color[11]_i_680/O
                         net (fo=2, routed)           0.415     9.862    vga0/color[11]_i_680_n_1
    SLICE_X95Y83         LUT6 (Prop_lut6_I0_O)        0.043     9.905 r  vga0/color[11]_i_684/O
                         net (fo=1, routed)           0.000     9.905    vga0/color[11]_i_684_n_1
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.100 r  vga0/color_reg[11]_i_479/CO[3]
                         net (fo=1, routed)           0.000    10.100    vga0/color_reg[11]_i_479_n_1
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.211 r  vga0/color_reg[11]_i_303/O[2]
                         net (fo=3, routed)           0.622    10.833    vga0/color_reg[11]_i_303_n_6
    SLICE_X97Y86         LUT2 (Prop_lut2_I0_O)        0.122    10.955 r  vga0/color[11]_i_477/O
                         net (fo=1, routed)           0.000    10.955    vga0/color[11]_i_477_n_1
    SLICE_X97Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.222 r  vga0/color_reg[11]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.222    vga0/color_reg[11]_i_298_n_1
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.275 r  vga0/color_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    11.275    vga0/color_reg[11]_i_167_n_1
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.386 r  vga0/color_reg[11]_i_91/O[0]
                         net (fo=3, routed)           0.519    11.905    vga0/color_reg[11]_i_91_n_8
    SLICE_X98Y87         LUT3 (Prop_lut3_I0_O)        0.124    12.029 r  vga0/color[11]_i_186/O
                         net (fo=1, routed)           0.000    12.029    vga0/color[11]_i_186_n_1
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.285 r  vga0/color_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.285    vga0/color_reg[11]_i_93_n_1
    SLICE_X98Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.418 r  vga0/color_reg[11]_i_57/CO[0]
                         net (fo=8, routed)           0.772    13.191    vga0/color_reg[11]_i_57_n_4
    SLICE_X99Y82         LUT3 (Prop_lut3_I0_O)        0.134    13.325 r  vga0/color[11]_i_88/O
                         net (fo=1, routed)           0.353    13.678    vga0/color[11]_i_88_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I4_O)        0.136    13.814 r  vga0/color[11]_i_44/O
                         net (fo=1, routed)           0.000    13.814    vga0/color[11]_i_44_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    14.032 r  vga0/color_reg[11]_i_20/O[1]
                         net (fo=25, routed)          2.699    16.731    game0/gamestart/color_reg[11]_i_12_1[1]
    SLICE_X58Y46         MUXF7 (Prop_muxf7_S_O)       0.251    16.982 r  game0/gamestart/color_reg[11]_i_114/O
                         net (fo=1, routed)           0.000    16.982    game0/gamestart/color_reg[11]_i_114_n_1
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.046    17.028 r  game0/gamestart/color_reg[11]_i_64/O
                         net (fo=1, routed)           0.774    17.802    game0/gamestart/color_reg[11]_i_64_n_1
    SLICE_X63Y50         LUT6 (Prop_lut6_I1_O)        0.125    17.927 r  game0/gamestart/color[11]_i_27/O
                         net (fo=1, routed)           0.000    17.927    game0/gamestart/color[11]_i_27_n_1
    SLICE_X63Y50         MUXF7 (Prop_muxf7_I1_O)      0.122    18.049 r  game0/gamestart/color_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    18.049    game0/gamestart/color_reg[11]_i_11_n_1
    SLICE_X63Y50         MUXF8 (Prop_muxf8_I0_O)      0.045    18.094 r  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=6, routed)           1.764    19.858    game0/gamestart/color_reg[11]_i_12_0
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.126    19.984 f  game0/gamestart/color[5]_i_2/O
                         net (fo=1, routed)           0.655    20.639    game0/gamestart/color[5]_i_2_n_1
    SLICE_X60Y96         LUT6 (Prop_lut6_I3_O)        0.043    20.682 r  game0/gamestart/color[5]_i_1/O
                         net (fo=1, routed)           0.000    20.682    dis/D[4]
    SLICE_X60Y96         FDRE                                         r  dis/color_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.466ns  (logic 4.812ns (23.512%)  route 15.654ns (76.488%))
  Logic Levels:           33  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDRE                         0.000     0.000 r  vga0/col_reg[1]/C
    SLICE_X90Y71         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vga0/col_reg[1]/Q
                         net (fo=118, routed)         1.518     1.777    vga0/col[1]
    SLICE_X99Y75         LUT6 (Prop_lut6_I3_O)        0.043     1.820 r  vga0/color[2]_i_10/O
                         net (fo=24, routed)          0.825     2.645    vga0/color[2]_i_10_n_1
    SLICE_X98Y77         LUT5 (Prop_lut5_I2_O)        0.047     2.692 r  vga0/color[11]_i_355/O
                         net (fo=73, routed)          1.133     3.825    vga0/color[11]_i_355_n_1
    SLICE_X97Y80         LUT2 (Prop_lut2_I0_O)        0.134     3.959 r  vga0/color[11]_i_523/O
                         net (fo=41, routed)          0.446     4.406    vga0/color[11]_i_338_n_1
    SLICE_X97Y79         LUT3 (Prop_lut3_I0_O)        0.043     4.449 r  vga0/color[11]_i_655/O
                         net (fo=8, routed)           0.542     4.991    vga0/color[11]_i_655_n_1
    SLICE_X96Y75         LUT4 (Prop_lut4_I0_O)        0.043     5.034 r  vga0/color[11]_i_726/O
                         net (fo=1, routed)           0.000     5.034    vga0/color[11]_i_726_n_1
    SLICE_X96Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.227 r  vga0/color_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000     5.227    vga0/color_reg[11]_i_534_n_1
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.280 r  vga0/color_reg[11]_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.280    vga0/color_reg[11]_i_346_n_1
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.357 r  vga0/color_reg[11]_i_191/CO[1]
                         net (fo=33, routed)          1.110     6.467    vga0/color_reg[11]_i_191_n_3
    SLICE_X99Y81         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.839 r  vga0/color_reg[11]_i_193/CO[2]
                         net (fo=5, routed)           0.294     7.133    vga0/color_reg[11]_i_193_n_2
    SLICE_X100Y81        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     7.512 r  vga0/color_reg[11]_i_494/CO[2]
                         net (fo=3, routed)           0.662     8.174    vga0/color_reg[11]_i_494_n_2
    SLICE_X91Y84         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     8.553 f  vga0/color_reg[11]_i_312/CO[2]
                         net (fo=28, routed)          0.766     9.319    vga0/color_reg[11]_i_312_n_2
    SLICE_X94Y82         LUT5 (Prop_lut5_I3_O)        0.129     9.448 r  vga0/color[11]_i_680/O
                         net (fo=2, routed)           0.415     9.862    vga0/color[11]_i_680_n_1
    SLICE_X95Y83         LUT6 (Prop_lut6_I0_O)        0.043     9.905 r  vga0/color[11]_i_684/O
                         net (fo=1, routed)           0.000     9.905    vga0/color[11]_i_684_n_1
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.100 r  vga0/color_reg[11]_i_479/CO[3]
                         net (fo=1, routed)           0.000    10.100    vga0/color_reg[11]_i_479_n_1
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.211 r  vga0/color_reg[11]_i_303/O[2]
                         net (fo=3, routed)           0.622    10.833    vga0/color_reg[11]_i_303_n_6
    SLICE_X97Y86         LUT2 (Prop_lut2_I0_O)        0.122    10.955 r  vga0/color[11]_i_477/O
                         net (fo=1, routed)           0.000    10.955    vga0/color[11]_i_477_n_1
    SLICE_X97Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.222 r  vga0/color_reg[11]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.222    vga0/color_reg[11]_i_298_n_1
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.275 r  vga0/color_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    11.275    vga0/color_reg[11]_i_167_n_1
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.386 r  vga0/color_reg[11]_i_91/O[0]
                         net (fo=3, routed)           0.519    11.905    vga0/color_reg[11]_i_91_n_8
    SLICE_X98Y87         LUT3 (Prop_lut3_I0_O)        0.124    12.029 r  vga0/color[11]_i_186/O
                         net (fo=1, routed)           0.000    12.029    vga0/color[11]_i_186_n_1
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.285 r  vga0/color_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.285    vga0/color_reg[11]_i_93_n_1
    SLICE_X98Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.418 r  vga0/color_reg[11]_i_57/CO[0]
                         net (fo=8, routed)           0.772    13.191    vga0/color_reg[11]_i_57_n_4
    SLICE_X99Y82         LUT3 (Prop_lut3_I0_O)        0.134    13.325 r  vga0/color[11]_i_88/O
                         net (fo=1, routed)           0.353    13.678    vga0/color[11]_i_88_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I4_O)        0.136    13.814 r  vga0/color[11]_i_44/O
                         net (fo=1, routed)           0.000    13.814    vga0/color[11]_i_44_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    14.032 r  vga0/color_reg[11]_i_20/O[1]
                         net (fo=25, routed)          2.699    16.731    game0/gamestart/color_reg[11]_i_12_1[1]
    SLICE_X58Y46         MUXF7 (Prop_muxf7_S_O)       0.251    16.982 r  game0/gamestart/color_reg[11]_i_114/O
                         net (fo=1, routed)           0.000    16.982    game0/gamestart/color_reg[11]_i_114_n_1
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.046    17.028 r  game0/gamestart/color_reg[11]_i_64/O
                         net (fo=1, routed)           0.774    17.802    game0/gamestart/color_reg[11]_i_64_n_1
    SLICE_X63Y50         LUT6 (Prop_lut6_I1_O)        0.125    17.927 r  game0/gamestart/color[11]_i_27/O
                         net (fo=1, routed)           0.000    17.927    game0/gamestart/color[11]_i_27_n_1
    SLICE_X63Y50         MUXF7 (Prop_muxf7_I1_O)      0.122    18.049 r  game0/gamestart/color_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    18.049    game0/gamestart/color_reg[11]_i_11_n_1
    SLICE_X63Y50         MUXF8 (Prop_muxf8_I0_O)      0.045    18.094 r  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=6, routed)           1.758    19.853    game0/gamestart/color_reg[11]_i_12_0
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.126    19.979 f  game0/gamestart/color[4]_i_2/O
                         net (fo=1, routed)           0.445    20.423    game0/gamestart/color[4]_i_2_n_1
    SLICE_X60Y95         LUT6 (Prop_lut6_I3_O)        0.043    20.466 r  game0/gamestart/color[4]_i_1/O
                         net (fo=1, routed)           0.000    20.466    dis/D[3]
    SLICE_X60Y95         FDRE                                         r  dis/color_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.329ns  (logic 4.812ns (23.670%)  route 15.517ns (76.330%))
  Logic Levels:           33  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDRE                         0.000     0.000 r  vga0/col_reg[1]/C
    SLICE_X90Y71         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vga0/col_reg[1]/Q
                         net (fo=118, routed)         1.518     1.777    vga0/col[1]
    SLICE_X99Y75         LUT6 (Prop_lut6_I3_O)        0.043     1.820 r  vga0/color[2]_i_10/O
                         net (fo=24, routed)          0.825     2.645    vga0/color[2]_i_10_n_1
    SLICE_X98Y77         LUT5 (Prop_lut5_I2_O)        0.047     2.692 r  vga0/color[11]_i_355/O
                         net (fo=73, routed)          1.133     3.825    vga0/color[11]_i_355_n_1
    SLICE_X97Y80         LUT2 (Prop_lut2_I0_O)        0.134     3.959 r  vga0/color[11]_i_523/O
                         net (fo=41, routed)          0.446     4.406    vga0/color[11]_i_338_n_1
    SLICE_X97Y79         LUT3 (Prop_lut3_I0_O)        0.043     4.449 r  vga0/color[11]_i_655/O
                         net (fo=8, routed)           0.542     4.991    vga0/color[11]_i_655_n_1
    SLICE_X96Y75         LUT4 (Prop_lut4_I0_O)        0.043     5.034 r  vga0/color[11]_i_726/O
                         net (fo=1, routed)           0.000     5.034    vga0/color[11]_i_726_n_1
    SLICE_X96Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.227 r  vga0/color_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000     5.227    vga0/color_reg[11]_i_534_n_1
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.280 r  vga0/color_reg[11]_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.280    vga0/color_reg[11]_i_346_n_1
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.357 r  vga0/color_reg[11]_i_191/CO[1]
                         net (fo=33, routed)          1.110     6.467    vga0/color_reg[11]_i_191_n_3
    SLICE_X99Y81         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.839 r  vga0/color_reg[11]_i_193/CO[2]
                         net (fo=5, routed)           0.294     7.133    vga0/color_reg[11]_i_193_n_2
    SLICE_X100Y81        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     7.512 r  vga0/color_reg[11]_i_494/CO[2]
                         net (fo=3, routed)           0.662     8.174    vga0/color_reg[11]_i_494_n_2
    SLICE_X91Y84         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     8.553 f  vga0/color_reg[11]_i_312/CO[2]
                         net (fo=28, routed)          0.766     9.319    vga0/color_reg[11]_i_312_n_2
    SLICE_X94Y82         LUT5 (Prop_lut5_I3_O)        0.129     9.448 r  vga0/color[11]_i_680/O
                         net (fo=2, routed)           0.415     9.862    vga0/color[11]_i_680_n_1
    SLICE_X95Y83         LUT6 (Prop_lut6_I0_O)        0.043     9.905 r  vga0/color[11]_i_684/O
                         net (fo=1, routed)           0.000     9.905    vga0/color[11]_i_684_n_1
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.100 r  vga0/color_reg[11]_i_479/CO[3]
                         net (fo=1, routed)           0.000    10.100    vga0/color_reg[11]_i_479_n_1
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.211 r  vga0/color_reg[11]_i_303/O[2]
                         net (fo=3, routed)           0.622    10.833    vga0/color_reg[11]_i_303_n_6
    SLICE_X97Y86         LUT2 (Prop_lut2_I0_O)        0.122    10.955 r  vga0/color[11]_i_477/O
                         net (fo=1, routed)           0.000    10.955    vga0/color[11]_i_477_n_1
    SLICE_X97Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.222 r  vga0/color_reg[11]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.222    vga0/color_reg[11]_i_298_n_1
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.275 r  vga0/color_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    11.275    vga0/color_reg[11]_i_167_n_1
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.386 r  vga0/color_reg[11]_i_91/O[0]
                         net (fo=3, routed)           0.519    11.905    vga0/color_reg[11]_i_91_n_8
    SLICE_X98Y87         LUT3 (Prop_lut3_I0_O)        0.124    12.029 r  vga0/color[11]_i_186/O
                         net (fo=1, routed)           0.000    12.029    vga0/color[11]_i_186_n_1
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.285 r  vga0/color_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.285    vga0/color_reg[11]_i_93_n_1
    SLICE_X98Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.418 r  vga0/color_reg[11]_i_57/CO[0]
                         net (fo=8, routed)           0.772    13.191    vga0/color_reg[11]_i_57_n_4
    SLICE_X99Y82         LUT3 (Prop_lut3_I0_O)        0.134    13.325 r  vga0/color[11]_i_88/O
                         net (fo=1, routed)           0.353    13.678    vga0/color[11]_i_88_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I4_O)        0.136    13.814 r  vga0/color[11]_i_44/O
                         net (fo=1, routed)           0.000    13.814    vga0/color[11]_i_44_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    14.032 r  vga0/color_reg[11]_i_20/O[1]
                         net (fo=25, routed)          2.699    16.731    game0/gamestart/color_reg[11]_i_12_1[1]
    SLICE_X58Y46         MUXF7 (Prop_muxf7_S_O)       0.251    16.982 r  game0/gamestart/color_reg[11]_i_114/O
                         net (fo=1, routed)           0.000    16.982    game0/gamestart/color_reg[11]_i_114_n_1
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.046    17.028 r  game0/gamestart/color_reg[11]_i_64/O
                         net (fo=1, routed)           0.774    17.802    game0/gamestart/color_reg[11]_i_64_n_1
    SLICE_X63Y50         LUT6 (Prop_lut6_I1_O)        0.125    17.927 r  game0/gamestart/color[11]_i_27/O
                         net (fo=1, routed)           0.000    17.927    game0/gamestart/color[11]_i_27_n_1
    SLICE_X63Y50         MUXF7 (Prop_muxf7_I1_O)      0.122    18.049 r  game0/gamestart/color_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    18.049    game0/gamestart/color_reg[11]_i_11_n_1
    SLICE_X63Y50         MUXF8 (Prop_muxf8_I0_O)      0.045    18.094 r  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=6, routed)           1.643    19.738    game0/gamestart/color_reg[11]_i_12_0
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.126    19.864 f  game0/gamestart/color[6]_i_2/O
                         net (fo=1, routed)           0.423    20.286    game0/gamestart/color[6]_i_2_n_1
    SLICE_X60Y96         LUT6 (Prop_lut6_I3_O)        0.043    20.329 r  game0/gamestart/color[6]_i_1/O
                         net (fo=1, routed)           0.000    20.329    dis/D[5]
    SLICE_X60Y96         FDRE                                         r  dis/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.177ns  (logic 4.812ns (23.849%)  route 15.365ns (76.151%))
  Logic Levels:           33  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDRE                         0.000     0.000 r  vga0/col_reg[1]/C
    SLICE_X90Y71         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vga0/col_reg[1]/Q
                         net (fo=118, routed)         1.518     1.777    vga0/col[1]
    SLICE_X99Y75         LUT6 (Prop_lut6_I3_O)        0.043     1.820 r  vga0/color[2]_i_10/O
                         net (fo=24, routed)          0.825     2.645    vga0/color[2]_i_10_n_1
    SLICE_X98Y77         LUT5 (Prop_lut5_I2_O)        0.047     2.692 r  vga0/color[11]_i_355/O
                         net (fo=73, routed)          1.133     3.825    vga0/color[11]_i_355_n_1
    SLICE_X97Y80         LUT2 (Prop_lut2_I0_O)        0.134     3.959 r  vga0/color[11]_i_523/O
                         net (fo=41, routed)          0.446     4.406    vga0/color[11]_i_338_n_1
    SLICE_X97Y79         LUT3 (Prop_lut3_I0_O)        0.043     4.449 r  vga0/color[11]_i_655/O
                         net (fo=8, routed)           0.542     4.991    vga0/color[11]_i_655_n_1
    SLICE_X96Y75         LUT4 (Prop_lut4_I0_O)        0.043     5.034 r  vga0/color[11]_i_726/O
                         net (fo=1, routed)           0.000     5.034    vga0/color[11]_i_726_n_1
    SLICE_X96Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.227 r  vga0/color_reg[11]_i_534/CO[3]
                         net (fo=1, routed)           0.000     5.227    vga0/color_reg[11]_i_534_n_1
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.280 r  vga0/color_reg[11]_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.280    vga0/color_reg[11]_i_346_n_1
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.357 r  vga0/color_reg[11]_i_191/CO[1]
                         net (fo=33, routed)          1.110     6.467    vga0/color_reg[11]_i_191_n_3
    SLICE_X99Y81         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     6.839 r  vga0/color_reg[11]_i_193/CO[2]
                         net (fo=5, routed)           0.294     7.133    vga0/color_reg[11]_i_193_n_2
    SLICE_X100Y81        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     7.512 r  vga0/color_reg[11]_i_494/CO[2]
                         net (fo=3, routed)           0.662     8.174    vga0/color_reg[11]_i_494_n_2
    SLICE_X91Y84         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     8.553 f  vga0/color_reg[11]_i_312/CO[2]
                         net (fo=28, routed)          0.766     9.319    vga0/color_reg[11]_i_312_n_2
    SLICE_X94Y82         LUT5 (Prop_lut5_I3_O)        0.129     9.448 r  vga0/color[11]_i_680/O
                         net (fo=2, routed)           0.415     9.862    vga0/color[11]_i_680_n_1
    SLICE_X95Y83         LUT6 (Prop_lut6_I0_O)        0.043     9.905 r  vga0/color[11]_i_684/O
                         net (fo=1, routed)           0.000     9.905    vga0/color[11]_i_684_n_1
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.100 r  vga0/color_reg[11]_i_479/CO[3]
                         net (fo=1, routed)           0.000    10.100    vga0/color_reg[11]_i_479_n_1
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.211 r  vga0/color_reg[11]_i_303/O[2]
                         net (fo=3, routed)           0.622    10.833    vga0/color_reg[11]_i_303_n_6
    SLICE_X97Y86         LUT2 (Prop_lut2_I0_O)        0.122    10.955 r  vga0/color[11]_i_477/O
                         net (fo=1, routed)           0.000    10.955    vga0/color[11]_i_477_n_1
    SLICE_X97Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.222 r  vga0/color_reg[11]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.222    vga0/color_reg[11]_i_298_n_1
    SLICE_X97Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.275 r  vga0/color_reg[11]_i_167/CO[3]
                         net (fo=1, routed)           0.000    11.275    vga0/color_reg[11]_i_167_n_1
    SLICE_X97Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.386 r  vga0/color_reg[11]_i_91/O[0]
                         net (fo=3, routed)           0.519    11.905    vga0/color_reg[11]_i_91_n_8
    SLICE_X98Y87         LUT3 (Prop_lut3_I0_O)        0.124    12.029 r  vga0/color[11]_i_186/O
                         net (fo=1, routed)           0.000    12.029    vga0/color[11]_i_186_n_1
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.285 r  vga0/color_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.285    vga0/color_reg[11]_i_93_n_1
    SLICE_X98Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.418 r  vga0/color_reg[11]_i_57/CO[0]
                         net (fo=8, routed)           0.772    13.191    vga0/color_reg[11]_i_57_n_4
    SLICE_X99Y82         LUT3 (Prop_lut3_I0_O)        0.134    13.325 r  vga0/color[11]_i_88/O
                         net (fo=1, routed)           0.353    13.678    vga0/color[11]_i_88_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I4_O)        0.136    13.814 r  vga0/color[11]_i_44/O
                         net (fo=1, routed)           0.000    13.814    vga0/color[11]_i_44_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    14.032 r  vga0/color_reg[11]_i_20/O[1]
                         net (fo=25, routed)          2.699    16.731    game0/gamestart/color_reg[11]_i_12_1[1]
    SLICE_X58Y46         MUXF7 (Prop_muxf7_S_O)       0.251    16.982 f  game0/gamestart/color_reg[11]_i_114/O
                         net (fo=1, routed)           0.000    16.982    game0/gamestart/color_reg[11]_i_114_n_1
    SLICE_X58Y46         MUXF8 (Prop_muxf8_I0_O)      0.046    17.028 f  game0/gamestart/color_reg[11]_i_64/O
                         net (fo=1, routed)           0.774    17.802    game0/gamestart/color_reg[11]_i_64_n_1
    SLICE_X63Y50         LUT6 (Prop_lut6_I1_O)        0.125    17.927 f  game0/gamestart/color[11]_i_27/O
                         net (fo=1, routed)           0.000    17.927    game0/gamestart/color[11]_i_27_n_1
    SLICE_X63Y50         MUXF7 (Prop_muxf7_I1_O)      0.122    18.049 f  game0/gamestart/color_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    18.049    game0/gamestart/color_reg[11]_i_11_n_1
    SLICE_X63Y50         MUXF8 (Prop_muxf8_I0_O)      0.045    18.094 f  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=6, routed)           1.490    19.585    vga0/color_reg[11]_0
    SLICE_X62Y91         LUT4 (Prop_lut4_I2_O)        0.126    19.711 r  vga0/color[11]_i_4/O
                         net (fo=1, routed)           0.423    20.134    game0/color_reg[11]
    SLICE_X60Y96         LUT6 (Prop_lut6_I3_O)        0.043    20.177 r  game0/color[11]_i_2/O
                         net (fo=1, routed)           0.000    20.177    dis/D[7]
    SLICE_X60Y96         FDRE                                         r  dis/color_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.231ns  (logic 0.302ns (2.282%)  route 12.929ns (97.718%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE                         0.000     0.000 r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=94, routed)          9.321     9.580    dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_2
    SLICE_X78Y64         LUT3 (Prop_lut3_I1_O)        0.043     9.623 r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_675/O
                         net (fo=1, routed)           3.608    13.231    dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_347
    RAMB36_X4Y45         RAMB36E1                                     r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dis/color_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/B_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.100ns (48.315%)  route 0.107ns (51.685%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE                         0.000     0.000 r  dis/color_reg[8]/C
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dis/color_reg[8]/Q
                         net (fo=1, routed)           0.107     0.207    vga0/B_reg[3]_1[8]
    SLICE_X59Y93         FDRE                                         r  vga0/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/color_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/R_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.100ns (47.744%)  route 0.109ns (52.256%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE                         0.000     0.000 r  dis/color_reg[2]/C
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dis/color_reg[2]/Q
                         net (fo=1, routed)           0.109     0.209    vga0/B_reg[3]_1[2]
    SLICE_X60Y92         FDRE                                         r  vga0/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE                         0.000     0.000 r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.096     0.214    dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y43         FDRE                                         r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDRE                         0.000     0.000 r  dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X40Y120        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.107     0.225    dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X41Y120        FDRE                                         r  dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDRE                         0.000     0.000 r  dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X40Y120        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.107     0.225    dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X40Y120        FDRE                                         r  dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE                         0.000     0.000 r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.107     0.225    dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y43         FDRE                                         r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE                         0.000     0.000 r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.107     0.225    dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X47Y43         FDRE                                         r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga0/v_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.157ns (67.692%)  route 0.075ns (32.308%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y71         FDCE                         0.000     0.000 r  vga0/v_count_reg[8]/C
    SLICE_X99Y71         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.075     0.166    vga0/v_count_reg_n_1_[8]
    SLICE_X99Y71         LUT6 (Prop_lut6_I4_O)        0.066     0.232 r  vga0/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.232    vga0/v_count[9]_i_2_n_1
    SLICE_X99Y71         FDCE                                         r  vga0/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.157ns (65.808%)  route 0.082ns (34.192%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y70         FDRE                         0.000     0.000 r  vga0/h_count_reg[8]/C
    SLICE_X91Y70         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga0/h_count_reg[8]/Q
                         net (fo=8, routed)           0.082     0.173    vga0/h_count_reg[8]
    SLICE_X91Y70         LUT6 (Prop_lut6_I1_O)        0.066     0.239 r  vga0/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.239    vga0/h_count[9]_i_2_n_1
    SLICE_X91Y70         FDRE                                         r  vga0/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/color_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/R_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.100ns (41.905%)  route 0.139ns (58.095%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE                         0.000     0.000 r  dis/color_reg[1]/C
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dis/color_reg[1]/Q
                         net (fo=1, routed)           0.139     0.239    vga0/B_reg[3]_1[1]
    SLICE_X60Y92         FDRE                                         r  vga0/R_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer/load/Load_out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 3.610ns (43.297%)  route 4.728ns (56.703%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.908     8.547    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.043     8.590 f  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.554     9.144    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     9.237 f  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          1.284    10.521    timer/load/clk0
    SLICE_X93Y102        FDRE                                         r  timer/load/Load_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y102        FDRE (Prop_fdre_C_Q)         0.228    10.749 f  timer/load/Load_out_reg/Q
                         net (fo=2, routed)           0.534    11.282    timer/seg1/s2/shift1/FD4/start
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.047    11.329 r  timer/seg1/s2/shift1/FD4/SEG_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.195    15.524    SEG_EN_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.335    18.859 r  SEG_EN_OBUF_inst/O
                         net (fo=0)                   0.000    18.859    SEG_EN
    R18                                                               r  SEG_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.066ns  (logic 4.117ns (34.122%)  route 7.949ns (65.878%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.908     8.547    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.043     8.590 f  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.109    10.699    timer/seg1/s2/shift1/FD4/n_0_7066_BUFG_inst_n_1
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.051    10.750 r  timer/seg1/s2/shift1/FD4/SEG_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.933    13.682    SEG_CLK_OBUF
    M24                  OBUF (Prop_obuf_I_O)         3.384    17.066 r  SEG_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    17.066    SEG_CLK
    M24                                                               r  SEG_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.562ns  (logic 3.809ns (39.837%)  route 5.753ns (60.163%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.401     4.416    game0/gamestart/clk_IBUF_BUFG
    SLICE_X73Y57         FDRE                                         r  game0/gamestart/score_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y57         FDRE (Prop_fdre_C_Q)         0.223     4.639 r  game0/gamestart/score_reg[15]/Q
                         net (fo=8, routed)           0.666     5.305    game0/gamestart/score[15]
    SLICE_X77Y56         LUT6 (Prop_lut6_I3_O)        0.043     5.348 f  game0/gamestart/SEG_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.530     5.878    game0/gamestart/SEG_OBUF[6]_inst_i_19_n_1
    SLICE_X77Y55         LUT6 (Prop_lut6_I0_O)        0.043     5.921 r  game0/gamestart/SEG_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.104     6.025    game0/gamestart/SEG_OBUF[6]_inst_i_7_n_1
    SLICE_X77Y55         LUT6 (Prop_lut6_I5_O)        0.043     6.068 r  game0/gamestart/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.444     6.513    game0/gamestart/SEG_OBUF[6]_inst_i_8_n_1
    SLICE_X76Y54         LUT6 (Prop_lut6_I0_O)        0.043     6.556 r  game0/gamestart/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.581     7.136    game0/gamestart/SEG_OBUF[6]_inst_i_3_n_1
    SLICE_X76Y52         LUT4 (Prop_lut4_I1_O)        0.046     7.182 r  game0/gamestart/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.428    10.610    SEG_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.368    13.978 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.978    SEG[6]
    AC23                                                              r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.517ns  (logic 3.788ns (39.801%)  route 5.729ns (60.199%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.402     4.417    game0/gamestart/clk_IBUF_BUFG
    SLICE_X73Y55         FDRE                                         r  game0/gamestart/score_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y55         FDRE (Prop_fdre_C_Q)         0.223     4.640 r  game0/gamestart/score_reg[6]/Q
                         net (fo=8, routed)           0.748     5.388    game0/gamestart/score[6]
    SLICE_X77Y54         LUT6 (Prop_lut6_I4_O)        0.043     5.431 r  game0/gamestart/SEG_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.465     5.896    game0/gamestart/SEG_OBUF[6]_inst_i_22_n_1
    SLICE_X77Y53         LUT6 (Prop_lut6_I3_O)        0.043     5.939 r  game0/gamestart/SEG_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.409     6.348    game0/gamestart/SEG_OBUF[6]_inst_i_16_n_1
    SLICE_X77Y54         LUT6 (Prop_lut6_I1_O)        0.043     6.391 r  game0/gamestart/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.236     6.627    game0/gamestart/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X77Y54         LUT5 (Prop_lut5_I0_O)        0.043     6.670 r  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.473     7.143    game0/gamestart/SEG_OBUF[6]_inst_i_2_n_1
    SLICE_X76Y52         LUT4 (Prop_lut4_I3_O)        0.047     7.190 r  game0/gamestart/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.399    10.588    SEG_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.346    13.934 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.934    SEG[3]
    Y21                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.506ns  (logic 3.703ns (38.953%)  route 5.803ns (61.047%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.402     4.417    game0/gamestart/clk_IBUF_BUFG
    SLICE_X73Y55         FDRE                                         r  game0/gamestart/score_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y55         FDRE (Prop_fdre_C_Q)         0.223     4.640 r  game0/gamestart/score_reg[6]/Q
                         net (fo=8, routed)           0.748     5.388    game0/gamestart/score[6]
    SLICE_X77Y54         LUT6 (Prop_lut6_I4_O)        0.043     5.431 r  game0/gamestart/SEG_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.465     5.896    game0/gamestart/SEG_OBUF[6]_inst_i_22_n_1
    SLICE_X77Y53         LUT6 (Prop_lut6_I3_O)        0.043     5.939 r  game0/gamestart/SEG_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.409     6.348    game0/gamestart/SEG_OBUF[6]_inst_i_16_n_1
    SLICE_X77Y54         LUT6 (Prop_lut6_I1_O)        0.043     6.391 f  game0/gamestart/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.236     6.627    game0/gamestart/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X77Y54         LUT5 (Prop_lut5_I0_O)        0.043     6.670 f  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.473     7.143    game0/gamestart/SEG_OBUF[6]_inst_i_2_n_1
    SLICE_X76Y52         LUT4 (Prop_lut4_I2_O)        0.043     7.186 r  game0/gamestart/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.473    10.658    SEG_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.265    13.923 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.923    SEG[0]
    AB22                                                              r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.440ns  (logic 3.720ns (39.411%)  route 5.720ns (60.589%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.401     4.416    game0/gamestart/clk_IBUF_BUFG
    SLICE_X73Y57         FDRE                                         r  game0/gamestart/score_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y57         FDRE (Prop_fdre_C_Q)         0.223     4.639 r  game0/gamestart/score_reg[15]/Q
                         net (fo=8, routed)           0.666     5.305    game0/gamestart/score[15]
    SLICE_X77Y56         LUT6 (Prop_lut6_I3_O)        0.043     5.348 f  game0/gamestart/SEG_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.530     5.878    game0/gamestart/SEG_OBUF[6]_inst_i_19_n_1
    SLICE_X77Y55         LUT6 (Prop_lut6_I0_O)        0.043     5.921 r  game0/gamestart/SEG_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.104     6.025    game0/gamestart/SEG_OBUF[6]_inst_i_7_n_1
    SLICE_X77Y55         LUT6 (Prop_lut6_I5_O)        0.043     6.068 r  game0/gamestart/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.444     6.513    game0/gamestart/SEG_OBUF[6]_inst_i_8_n_1
    SLICE_X76Y54         LUT6 (Prop_lut6_I0_O)        0.043     6.556 r  game0/gamestart/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.581     7.136    game0/gamestart/SEG_OBUF[6]_inst_i_3_n_1
    SLICE_X76Y52         LUT4 (Prop_lut4_I3_O)        0.043     7.179 r  game0/gamestart/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.395    10.574    SEG_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.282    13.857 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.857    SEG[5]
    AC24                                                              r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 3.726ns (39.586%)  route 5.687ns (60.414%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.402     4.417    game0/gamestart/clk_IBUF_BUFG
    SLICE_X73Y55         FDRE                                         r  game0/gamestart/score_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y55         FDRE (Prop_fdre_C_Q)         0.223     4.640 r  game0/gamestart/score_reg[6]/Q
                         net (fo=8, routed)           0.748     5.388    game0/gamestart/score[6]
    SLICE_X77Y54         LUT6 (Prop_lut6_I4_O)        0.043     5.431 r  game0/gamestart/SEG_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.465     5.896    game0/gamestart/SEG_OBUF[6]_inst_i_22_n_1
    SLICE_X77Y53         LUT6 (Prop_lut6_I3_O)        0.043     5.939 r  game0/gamestart/SEG_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.409     6.348    game0/gamestart/SEG_OBUF[6]_inst_i_16_n_1
    SLICE_X77Y54         LUT6 (Prop_lut6_I1_O)        0.043     6.391 r  game0/gamestart/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.236     6.627    game0/gamestart/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X77Y54         LUT5 (Prop_lut5_I0_O)        0.043     6.670 r  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.469     7.139    game0/gamestart/SEG_OBUF[6]_inst_i_2_n_1
    SLICE_X76Y52         LUT3 (Prop_lut3_I1_O)        0.043     7.182 r  game0/gamestart/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.360    10.542    SEG_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    13.830 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.830    SEG[1]
    AD24                                                              r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 3.824ns (41.635%)  route 5.360ns (58.365%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.402     4.417    game0/gamestart/clk_IBUF_BUFG
    SLICE_X73Y55         FDRE                                         r  game0/gamestart/score_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y55         FDRE (Prop_fdre_C_Q)         0.223     4.640 r  game0/gamestart/score_reg[6]/Q
                         net (fo=8, routed)           0.748     5.388    game0/gamestart/score[6]
    SLICE_X77Y54         LUT6 (Prop_lut6_I4_O)        0.043     5.431 r  game0/gamestart/SEG_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.465     5.896    game0/gamestart/SEG_OBUF[6]_inst_i_22_n_1
    SLICE_X77Y53         LUT6 (Prop_lut6_I3_O)        0.043     5.939 r  game0/gamestart/SEG_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.409     6.348    game0/gamestart/SEG_OBUF[6]_inst_i_16_n_1
    SLICE_X77Y54         LUT6 (Prop_lut6_I1_O)        0.043     6.391 r  game0/gamestart/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.236     6.627    game0/gamestart/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X77Y54         LUT5 (Prop_lut5_I0_O)        0.043     6.670 r  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.469     7.139    game0/gamestart/SEG_OBUF[6]_inst_i_2_n_1
    SLICE_X76Y52         LUT3 (Prop_lut3_I0_O)        0.051     7.190 r  game0/gamestart/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.034    10.224    SEG_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.378    13.601 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.601    SEG[2]
    AD23                                                              r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.949ns  (logic 3.695ns (41.284%)  route 5.255ns (58.716%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.402     4.417    game0/gamestart/clk_IBUF_BUFG
    SLICE_X73Y55         FDRE                                         r  game0/gamestart/score_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y55         FDRE (Prop_fdre_C_Q)         0.223     4.640 r  game0/gamestart/score_reg[6]/Q
                         net (fo=8, routed)           0.748     5.388    game0/gamestart/score[6]
    SLICE_X77Y54         LUT6 (Prop_lut6_I4_O)        0.043     5.431 r  game0/gamestart/SEG_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.465     5.896    game0/gamestart/SEG_OBUF[6]_inst_i_22_n_1
    SLICE_X77Y53         LUT6 (Prop_lut6_I3_O)        0.043     5.939 r  game0/gamestart/SEG_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.409     6.348    game0/gamestart/SEG_OBUF[6]_inst_i_16_n_1
    SLICE_X77Y54         LUT6 (Prop_lut6_I1_O)        0.043     6.391 f  game0/gamestart/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.236     6.627    game0/gamestart/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X77Y54         LUT5 (Prop_lut5_I0_O)        0.043     6.670 f  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.388     7.058    game0/gamestart/SEG_OBUF[6]_inst_i_2_n_1
    SLICE_X76Y52         LUT3 (Prop_lut3_I0_O)        0.043     7.101 r  game0/gamestart/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.009    10.110    SEG_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.257    13.366 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.366    SEG[4]
    W20                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer/seg1/s2/shift1/FD8/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 3.523ns (49.532%)  route 3.589ns (50.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.908     3.547    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.043     3.590 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.554     4.144    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.237 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          1.284     5.521    timer/seg1/s2/shift1/FD8/n_0_7066_BUFG
    SLICE_X93Y104        FDRE                                         r  timer/seg1/s2/shift1/FD8/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y104        FDRE (Prop_fdre_C_Q)         0.223     5.744 r  timer/seg1/s2/shift1/FD8/Q_reg_reg/Q
                         net (fo=1, routed)           3.589     9.333    SEG_DO_OBUF
    L24                  OBUF (Prop_obuf_I_O)         3.300    12.633 r  SEG_DO_OBUF_inst/O
                         net (fo=0)                   0.000    12.633    SEG_DO
    L24                                                               r  SEG_DO (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/over_addr_reg/CEP
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.146ns (25.409%)  route 0.429ns (74.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.621     1.867    game0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  game0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.118     1.985 f  game0/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.190     2.174    game0/Q[0]
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.028     2.202 r  game0/over_addr_reg_i_1/O
                         net (fo=1, routed)           0.239     2.441    dis/CEP
    DSP48_X5Y28          DSP48E1                                      r  dis/over_addr_reg/CEP
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/start_addr_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.171ns (27.479%)  route 0.451ns (72.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.621     1.867    game0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.107     1.974 f  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.213     2.187    game0/Q[1]
    SLICE_X86Y69         LUT2 (Prop_lut2_I0_O)        0.064     2.251 r  game0/start_addr[18]_i_1/O
                         net (fo=20, routed)          0.238     2.489    dis/start_addr_reg[18]_0[0]
    SLICE_X89Y71         FDRE                                         r  dis/start_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/start_addr_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.171ns (25.134%)  route 0.509ns (74.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.621     1.867    game0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.107     1.974 f  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.213     2.187    game0/Q[1]
    SLICE_X86Y69         LUT2 (Prop_lut2_I0_O)        0.064     2.251 r  game0/start_addr[18]_i_1/O
                         net (fo=20, routed)          0.296     2.547    dis/start_addr_reg[18]_0[0]
    SLICE_X89Y73         FDRE                                         r  dis/start_addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/start_addr_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.171ns (24.714%)  route 0.521ns (75.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.621     1.867    game0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.107     1.974 f  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.213     2.187    game0/Q[1]
    SLICE_X86Y69         LUT2 (Prop_lut2_I0_O)        0.064     2.251 r  game0/start_addr[18]_i_1/O
                         net (fo=20, routed)          0.308     2.559    dis/start_addr_reg[18]_0[0]
    SLICE_X92Y70         FDRE                                         r  dis/start_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/start_addr_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.171ns (24.714%)  route 0.521ns (75.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.621     1.867    game0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.107     1.974 f  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.213     2.187    game0/Q[1]
    SLICE_X86Y69         LUT2 (Prop_lut2_I0_O)        0.064     2.251 r  game0/start_addr[18]_i_1/O
                         net (fo=20, routed)          0.308     2.559    dis/start_addr_reg[18]_0[0]
    SLICE_X92Y70         FDRE                                         r  dis/start_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/start_addr_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.171ns (24.714%)  route 0.521ns (75.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.621     1.867    game0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.107     1.974 f  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.213     2.187    game0/Q[1]
    SLICE_X86Y69         LUT2 (Prop_lut2_I0_O)        0.064     2.251 r  game0/start_addr[18]_i_1/O
                         net (fo=20, routed)          0.308     2.559    dis/start_addr_reg[18]_0[0]
    SLICE_X92Y70         FDRE                                         r  dis/start_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/start_addr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.171ns (24.714%)  route 0.521ns (75.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.621     1.867    game0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.107     1.974 f  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.213     2.187    game0/Q[1]
    SLICE_X86Y69         LUT2 (Prop_lut2_I0_O)        0.064     2.251 r  game0/start_addr[18]_i_1/O
                         net (fo=20, routed)          0.308     2.559    dis/start_addr_reg[18]_0[0]
    SLICE_X92Y70         FDRE                                         r  dis/start_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/start_addr_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.171ns (24.714%)  route 0.521ns (75.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.621     1.867    game0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.107     1.974 f  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.213     2.187    game0/Q[1]
    SLICE_X86Y69         LUT2 (Prop_lut2_I0_O)        0.064     2.251 r  game0/start_addr[18]_i_1/O
                         net (fo=20, routed)          0.308     2.559    dis/start_addr_reg[18]_0[0]
    SLICE_X92Y70         FDRE                                         r  dis/start_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/start_addr_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.171ns (24.714%)  route 0.521ns (75.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.621     1.867    game0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.107     1.974 f  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.213     2.187    game0/Q[1]
    SLICE_X86Y69         LUT2 (Prop_lut2_I0_O)        0.064     2.251 r  game0/start_addr[18]_i_1/O
                         net (fo=20, routed)          0.308     2.559    dis/start_addr_reg[18]_0[0]
    SLICE_X92Y70         FDRE                                         r  dis/start_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/start_addr_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.171ns (23.429%)  route 0.559ns (76.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.621     1.867    game0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.107     1.974 f  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.213     2.187    game0/Q[1]
    SLICE_X86Y69         LUT2 (Prop_lut2_I0_O)        0.064     2.251 r  game0/start_addr[18]_i_1/O
                         net (fo=20, routed)          0.346     2.597    dis/start_addr_reg[18]_0[0]
    SLICE_X93Y71         FDRE                                         r  dis/start_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           717 Endpoints
Min Delay           717 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.540ns  (logic 1.202ns (14.074%)  route 7.338ns (85.926%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        4.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.158     2.903    game0/gamestart/rst_IBUF
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.050     2.953 f  game0/gamestart/state[3]_i_1/O
                         net (fo=223, routed)         1.485     4.438    game0/gamestart/map1__0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.132     4.570 r  game0/gamestart/i[4]_i_3/O
                         net (fo=8, routed)           0.553     5.123    game0/gamestart/i[4]_i_3_n_1
    SLICE_X70Y58         LUT6 (Prop_lut6_I2_O)        0.043     5.166 f  game0/gamestart/map[71]_i_4/O
                         net (fo=17, routed)          0.805     5.971    game0/gamestart/map[71]_i_4_n_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.043     6.014 f  game0/gamestart/map[127]_i_7/O
                         net (fo=28, routed)          1.781     7.795    game0/gamestart/map[127]_i_7_n_1
    SLICE_X46Y52         LUT3 (Prop_lut3_I1_O)        0.051     7.846 r  game0/gamestart/map[125]_i_3/O
                         net (fo=2, routed)           0.556     8.402    game0/gamestart/map[125]_i_3_n_1
    SLICE_X46Y48         LUT6 (Prop_lut6_I3_O)        0.138     8.540 r  game0/gamestart/map[124]_i_1/O
                         net (fo=1, routed)           0.000     8.540    game0/gamestart/map[124]_i_1_n_1
    SLICE_X46Y48         FDRE                                         r  game0/gamestart/map_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.442     4.217    game0/gamestart/clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  game0/gamestart/map_reg[124]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.523ns  (logic 1.198ns (14.055%)  route 7.325ns (85.945%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        4.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.158     2.903    game0/gamestart/rst_IBUF
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.050     2.953 f  game0/gamestart/state[3]_i_1/O
                         net (fo=223, routed)         1.485     4.438    game0/gamestart/map1__0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.132     4.570 r  game0/gamestart/i[4]_i_3/O
                         net (fo=8, routed)           0.553     5.123    game0/gamestart/i[4]_i_3_n_1
    SLICE_X70Y58         LUT6 (Prop_lut6_I2_O)        0.043     5.166 f  game0/gamestart/map[71]_i_4/O
                         net (fo=17, routed)          0.805     5.971    game0/gamestart/map[71]_i_4_n_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.043     6.014 f  game0/gamestart/map[127]_i_7/O
                         net (fo=28, routed)          1.600     7.613    game0/gamestart/map[127]_i_7_n_1
    SLICE_X46Y52         LUT3 (Prop_lut3_I1_O)        0.051     7.664 r  game0/gamestart/map[83]_i_3/O
                         net (fo=2, routed)           0.724     8.389    game0/gamestart/map[83]_i_3_n_1
    SLICE_X46Y49         LUT6 (Prop_lut6_I3_O)        0.134     8.523 r  game0/gamestart/map[83]_i_1/O
                         net (fo=1, routed)           0.000     8.523    game0/gamestart/map[83]_i_1_n_1
    SLICE_X46Y49         FDRE                                         r  game0/gamestart/map_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.442     4.217    game0/gamestart/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  game0/gamestart/map_reg[83]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.486ns  (logic 1.202ns (14.162%)  route 7.284ns (85.838%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        4.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.158     2.903    game0/gamestart/rst_IBUF
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.050     2.953 f  game0/gamestart/state[3]_i_1/O
                         net (fo=223, routed)         1.485     4.438    game0/gamestart/map1__0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.132     4.570 r  game0/gamestart/i[4]_i_3/O
                         net (fo=8, routed)           0.553     5.123    game0/gamestart/i[4]_i_3_n_1
    SLICE_X70Y58         LUT6 (Prop_lut6_I2_O)        0.043     5.166 f  game0/gamestart/map[71]_i_4/O
                         net (fo=17, routed)          0.805     5.971    game0/gamestart/map[71]_i_4_n_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.043     6.014 f  game0/gamestart/map[127]_i_7/O
                         net (fo=28, routed)          1.781     7.795    game0/gamestart/map[127]_i_7_n_1
    SLICE_X46Y52         LUT3 (Prop_lut3_I1_O)        0.051     7.846 r  game0/gamestart/map[125]_i_3/O
                         net (fo=2, routed)           0.503     8.348    game0/gamestart/map[125]_i_3_n_1
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.138     8.486 r  game0/gamestart/map[125]_i_1/O
                         net (fo=1, routed)           0.000     8.486    game0/gamestart/map[125]_i_1_n_1
    SLICE_X45Y49         FDRE                                         r  game0/gamestart/map_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.442     4.217    game0/gamestart/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  game0/gamestart/map_reg[125]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.397ns  (logic 1.099ns (13.087%)  route 7.298ns (86.913%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        4.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.158     2.903    game0/gamestart/rst_IBUF
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.050     2.953 f  game0/gamestart/state[3]_i_1/O
                         net (fo=223, routed)         1.485     4.438    game0/gamestart/map1__0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.132     4.570 r  game0/gamestart/i[4]_i_3/O
                         net (fo=8, routed)           0.553     5.123    game0/gamestart/i[4]_i_3_n_1
    SLICE_X70Y58         LUT6 (Prop_lut6_I2_O)        0.043     5.166 f  game0/gamestart/map[71]_i_4/O
                         net (fo=17, routed)          0.805     5.971    game0/gamestart/map[71]_i_4_n_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.043     6.014 f  game0/gamestart/map[127]_i_7/O
                         net (fo=28, routed)          1.600     7.613    game0/gamestart/map[127]_i_7_n_1
    SLICE_X46Y52         LUT3 (Prop_lut3_I1_O)        0.043     7.656 r  game0/gamestart/map[77]_i_4/O
                         net (fo=2, routed)           0.697     8.354    game0/gamestart/map[77]_i_4_n_1
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.043     8.397 r  game0/gamestart/map[77]_i_1/O
                         net (fo=1, routed)           0.000     8.397    game0/gamestart/map[77]_i_1_n_1
    SLICE_X53Y50         FDRE                                         r  game0/gamestart/map_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.266     4.041    game0/gamestart/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  game0/gamestart/map_reg[77]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.317ns  (logic 1.198ns (14.403%)  route 7.119ns (85.597%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        4.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.158     2.903    game0/gamestart/rst_IBUF
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.050     2.953 f  game0/gamestart/state[3]_i_1/O
                         net (fo=223, routed)         1.485     4.438    game0/gamestart/map1__0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.132     4.570 r  game0/gamestart/i[4]_i_3/O
                         net (fo=8, routed)           0.553     5.123    game0/gamestart/i[4]_i_3_n_1
    SLICE_X70Y58         LUT6 (Prop_lut6_I2_O)        0.043     5.166 f  game0/gamestart/map[71]_i_4/O
                         net (fo=17, routed)          0.805     5.971    game0/gamestart/map[71]_i_4_n_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.043     6.014 f  game0/gamestart/map[127]_i_7/O
                         net (fo=28, routed)          1.580     7.593    game0/gamestart/map[127]_i_7_n_1
    SLICE_X44Y51         LUT3 (Prop_lut3_I1_O)        0.051     7.644 r  game0/gamestart/map[115]_i_4/O
                         net (fo=2, routed)           0.538     8.183    game0/gamestart/map[115]_i_4_n_1
    SLICE_X45Y52         LUT6 (Prop_lut6_I3_O)        0.134     8.317 r  game0/gamestart/map[114]_i_1/O
                         net (fo=1, routed)           0.000     8.317    game0/gamestart/map[114]_i_1_n_1
    SLICE_X45Y52         FDRE                                         r  game0/gamestart/map_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.272     4.047    game0/gamestart/clk_IBUF_BUFG
    SLICE_X45Y52         FDRE                                         r  game0/gamestart/map_reg[114]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.248ns  (logic 1.099ns (13.323%)  route 7.149ns (86.677%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.158     2.903    game0/gamestart/rst_IBUF
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.050     2.953 f  game0/gamestart/state[3]_i_1/O
                         net (fo=223, routed)         1.485     4.438    game0/gamestart/map1__0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.132     4.570 r  game0/gamestart/i[4]_i_3/O
                         net (fo=8, routed)           0.553     5.123    game0/gamestart/i[4]_i_3_n_1
    SLICE_X70Y58         LUT6 (Prop_lut6_I2_O)        0.043     5.166 f  game0/gamestart/map[71]_i_4/O
                         net (fo=17, routed)          0.805     5.971    game0/gamestart/map[71]_i_4_n_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.043     6.014 f  game0/gamestart/map[127]_i_7/O
                         net (fo=28, routed)          1.477     7.491    game0/gamestart/map[127]_i_7_n_1
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.043     7.534 r  game0/gamestart/map[103]_i_3/O
                         net (fo=2, routed)           0.671     8.205    game0/gamestart/map[103]_i_3_n_1
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.043     8.248 r  game0/gamestart/map[102]_i_1/O
                         net (fo=1, routed)           0.000     8.248    game0/gamestart/map[102]_i_1_n_1
    SLICE_X48Y47         FDRE                                         r  game0/gamestart/map_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.438     4.213    game0/gamestart/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  game0/gamestart/map_reg[102]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.232ns  (logic 1.191ns (14.466%)  route 7.041ns (85.534%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        4.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.158     2.903    game0/gamestart/rst_IBUF
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.050     2.953 f  game0/gamestart/state[3]_i_1/O
                         net (fo=223, routed)         1.485     4.438    game0/gamestart/map1__0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.132     4.570 r  game0/gamestart/i[4]_i_3/O
                         net (fo=8, routed)           0.553     5.123    game0/gamestart/i[4]_i_3_n_1
    SLICE_X70Y58         LUT6 (Prop_lut6_I2_O)        0.043     5.166 f  game0/gamestart/map[71]_i_4/O
                         net (fo=17, routed)          0.805     5.971    game0/gamestart/map[71]_i_4_n_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.043     6.014 f  game0/gamestart/map[127]_i_7/O
                         net (fo=28, routed)          1.666     7.679    game0/gamestart/map[127]_i_7_n_1
    SLICE_X44Y51         LUT3 (Prop_lut3_I1_O)        0.046     7.725 r  game0/gamestart/map[93]_i_3/O
                         net (fo=2, routed)           0.375     8.100    game0/gamestart/map[93]_i_3_n_1
    SLICE_X47Y51         LUT6 (Prop_lut6_I3_O)        0.132     8.232 r  game0/gamestart/map[92]_i_1/O
                         net (fo=1, routed)           0.000     8.232    game0/gamestart/map[92]_i_1_n_1
    SLICE_X47Y51         FDRE                                         r  game0/gamestart/map_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.272     4.047    game0/gamestart/clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  game0/gamestart/map_reg[92]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.219ns  (logic 1.198ns (14.575%)  route 7.021ns (85.425%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        4.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.158     2.903    game0/gamestart/rst_IBUF
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.050     2.953 f  game0/gamestart/state[3]_i_1/O
                         net (fo=223, routed)         1.485     4.438    game0/gamestart/map1__0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.132     4.570 r  game0/gamestart/i[4]_i_3/O
                         net (fo=8, routed)           0.553     5.123    game0/gamestart/i[4]_i_3_n_1
    SLICE_X70Y58         LUT6 (Prop_lut6_I2_O)        0.043     5.166 f  game0/gamestart/map[71]_i_4/O
                         net (fo=17, routed)          0.805     5.971    game0/gamestart/map[71]_i_4_n_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.043     6.014 f  game0/gamestart/map[127]_i_7/O
                         net (fo=28, routed)          1.580     7.593    game0/gamestart/map[127]_i_7_n_1
    SLICE_X44Y51         LUT3 (Prop_lut3_I1_O)        0.051     7.644 r  game0/gamestart/map[115]_i_4/O
                         net (fo=2, routed)           0.440     8.085    game0/gamestart/map[115]_i_4_n_1
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.134     8.219 r  game0/gamestart/map[115]_i_1/O
                         net (fo=1, routed)           0.000     8.219    game0/gamestart/map[115]_i_1_n_1
    SLICE_X46Y51         FDRE                                         r  game0/gamestart/map_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.272     4.047    game0/gamestart/clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  game0/gamestart/map_reg[115]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.201ns  (logic 1.099ns (13.398%)  route 7.103ns (86.602%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        4.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.158     2.903    game0/gamestart/rst_IBUF
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.050     2.953 f  game0/gamestart/state[3]_i_1/O
                         net (fo=223, routed)         1.485     4.438    game0/gamestart/map1__0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.132     4.570 r  game0/gamestart/i[4]_i_3/O
                         net (fo=8, routed)           0.553     5.123    game0/gamestart/i[4]_i_3_n_1
    SLICE_X70Y58         LUT6 (Prop_lut6_I2_O)        0.043     5.166 f  game0/gamestart/map[71]_i_4/O
                         net (fo=17, routed)          0.805     5.971    game0/gamestart/map[71]_i_4_n_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.043     6.014 f  game0/gamestart/map[127]_i_7/O
                         net (fo=28, routed)          1.600     7.613    game0/gamestart/map[127]_i_7_n_1
    SLICE_X46Y52         LUT3 (Prop_lut3_I1_O)        0.043     7.656 r  game0/gamestart/map[77]_i_4/O
                         net (fo=2, routed)           0.502     8.158    game0/gamestart/map[77]_i_4_n_1
    SLICE_X53Y52         LUT6 (Prop_lut6_I3_O)        0.043     8.201 r  game0/gamestart/map[76]_i_1/O
                         net (fo=1, routed)           0.000     8.201    game0/gamestart/map[76]_i_1_n_1
    SLICE_X53Y52         FDRE                                         r  game0/gamestart/map_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.266     4.041    game0/gamestart/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  game0/gamestart/map_reg[76]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.132ns  (logic 1.099ns (13.513%)  route 7.033ns (86.487%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        4.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.158     2.903    game0/gamestart/rst_IBUF
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.050     2.953 f  game0/gamestart/state[3]_i_1/O
                         net (fo=223, routed)         1.485     4.438    game0/gamestart/map1__0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.132     4.570 r  game0/gamestart/i[4]_i_3/O
                         net (fo=8, routed)           0.553     5.123    game0/gamestart/i[4]_i_3_n_1
    SLICE_X70Y58         LUT6 (Prop_lut6_I2_O)        0.043     5.166 f  game0/gamestart/map[71]_i_4/O
                         net (fo=17, routed)          0.805     5.971    game0/gamestart/map[71]_i_4_n_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.043     6.014 f  game0/gamestart/map[127]_i_7/O
                         net (fo=28, routed)          1.781     7.795    game0/gamestart/map[127]_i_7_n_1
    SLICE_X46Y52         LUT3 (Prop_lut3_I1_O)        0.043     7.838 r  game0/gamestart/map[117]_i_3/O
                         net (fo=2, routed)           0.251     8.089    game0/gamestart/map[117]_i_3_n_1
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.043     8.132 r  game0/gamestart/map[116]_i_1/O
                         net (fo=1, routed)           0.000     8.132    game0/gamestart/map[116]_i_1_n_1
    SLICE_X46Y52         FDRE                                         r  game0/gamestart/map_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.272     4.047    game0/gamestart/clk_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  game0/gamestart/map_reg[116]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer/My3/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift6/FD6/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.714%)  route 0.110ns (46.286%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDCE                         0.000     0.000 r  timer/My3/Q_reg_reg[2]/C
    SLICE_X97Y100        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  timer/My3/Q_reg_reg[2]/Q
                         net (fo=11, routed)          0.110     0.210    timer/My3/num_8[2]
    SLICE_X96Y100        LUT6 (Prop_lut6_I1_O)        0.028     0.238 r  timer/My3/Q_reg_i_1__15/O
                         net (fo=1, routed)           0.000     0.238    timer/seg1/s2/shift6/FD6/D6_15
    SLICE_X96Y100        FDRE                                         r  timer/seg1/s2/shift6/FD6/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.782     3.341    timer/seg1/s2/shift6/FD6/n_0_7066_BUFG
    SLICE_X96Y100        FDRE                                         r  timer/seg1/s2/shift6/FD6/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My1/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift8/FD3/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.115%)  route 0.113ns (46.885%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDCE                         0.000     0.000 r  timer/My1/Q_reg_reg[3]/C
    SLICE_X93Y101        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  timer/My1/Q_reg_reg[3]/Q
                         net (fo=13, routed)          0.113     0.213    timer/My1/Q_reg_reg[3]_0[1]
    SLICE_X94Y101        LUT6 (Prop_lut6_I1_O)        0.028     0.241 r  timer/My1/Q_reg_i_1__2/O
                         net (fo=1, routed)           0.000     0.241    timer/seg1/s2/shift8/FD3/D3_32
    SLICE_X94Y101        FDRE                                         r  timer/seg1/s2/shift8/FD3/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.782     3.341    timer/seg1/s2/shift8/FD3/n_0_7066_BUFG
    SLICE_X94Y101        FDRE                                         r  timer/seg1/s2/shift8/FD3/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My3/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift6/FD7/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.901%)  route 0.114ns (47.099%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDCE                         0.000     0.000 r  timer/My3/Q_reg_reg[2]/C
    SLICE_X97Y100        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  timer/My3/Q_reg_reg[2]/Q
                         net (fo=11, routed)          0.114     0.214    timer/My3/num_8[2]
    SLICE_X96Y100        LUT6 (Prop_lut6_I3_O)        0.028     0.242 r  timer/My3/Q_reg_i_1__16/O
                         net (fo=1, routed)           0.000     0.242    timer/seg1/s2/shift6/FD7/D7_14
    SLICE_X96Y100        FDRE                                         r  timer/seg1/s2/shift6/FD7/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.782     3.341    timer/seg1/s2/shift6/FD7/n_0_7066_BUFG
    SLICE_X96Y100        FDRE                                         r  timer/seg1/s2/shift6/FD7/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My1/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift8/FD4/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.895%)  route 0.114ns (47.105%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDCE                         0.000     0.000 r  timer/My1/Q_reg_reg[3]/C
    SLICE_X93Y101        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  timer/My1/Q_reg_reg[3]/Q
                         net (fo=13, routed)          0.114     0.214    timer/My1/Q_reg_reg[3]_0[1]
    SLICE_X94Y101        LUT6 (Prop_lut6_I3_O)        0.028     0.242 r  timer/My1/Q_reg_i_1__1/O
                         net (fo=1, routed)           0.000     0.242    timer/seg1/s2/shift8/FD4/D4_31
    SLICE_X94Y101        FDRE                                         r  timer/seg1/s2/shift8/FD4/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.782     3.341    timer/seg1/s2/shift8/FD4/n_0_7066_BUFG
    SLICE_X94Y101        FDRE                                         r  timer/seg1/s2/shift8/FD4/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My1/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift8/FD1/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.855%)  route 0.111ns (43.145%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDCE                         0.000     0.000 r  timer/My1/Q_reg_reg[0]/C
    SLICE_X94Y103        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  timer/My1/Q_reg_reg[0]/Q
                         net (fo=16, routed)          0.111     0.229    timer/My1/Q_reg_reg[3]_0[0]
    SLICE_X95Y103        LUT6 (Prop_lut6_I3_O)        0.028     0.257 r  timer/My1/Q_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.257    timer/seg1/s2/shift8/FD1/D1_34
    SLICE_X95Y103        FDRE                                         r  timer/seg1/s2/shift8/FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.781     3.340    timer/seg1/s2/shift8/FD1/n_0_7066_BUFG
    SLICE_X95Y103        FDRE                                         r  timer/seg1/s2/shift8/FD1/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My1/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift8/FD2/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.635%)  route 0.112ns (43.365%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDCE                         0.000     0.000 r  timer/My1/Q_reg_reg[0]/C
    SLICE_X94Y103        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  timer/My1/Q_reg_reg[0]/Q
                         net (fo=16, routed)          0.112     0.230    timer/My1/Q_reg_reg[3]_0[0]
    SLICE_X95Y103        LUT6 (Prop_lut6_I0_O)        0.028     0.258 r  timer/My1/Q_reg_i_1__7/O
                         net (fo=1, routed)           0.000     0.258    timer/seg1/s2/shift8/FD2/D2_33
    SLICE_X95Y103        FDRE                                         r  timer/seg1/s2/shift8/FD2/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.781     3.340    timer/seg1/s2/shift8/FD2/n_0_7066_BUFG
    SLICE_X95Y103        FDRE                                         r  timer/seg1/s2/shift8/FD2/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My1/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift8/FD5/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.157ns (58.917%)  route 0.109ns (41.083%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y103        FDCE                         0.000     0.000 r  timer/My1/Q_reg_reg[2]/C
    SLICE_X93Y103        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  timer/My1/Q_reg_reg[2]/Q
                         net (fo=11, routed)          0.109     0.200    timer/My1/num_0[2]
    SLICE_X95Y102        LUT6 (Prop_lut6_I0_O)        0.066     0.266 r  timer/My1/Q_reg_i_1__3/O
                         net (fo=1, routed)           0.000     0.266    timer/seg1/s2/shift8/FD5/D5_30
    SLICE_X95Y102        FDRE                                         r  timer/seg1/s2/shift8/FD5/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.782     3.341    timer/seg1/s2/shift8/FD5/n_0_7066_BUFG
    SLICE_X95Y102        FDRE                                         r  timer/seg1/s2/shift8/FD5/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My1/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift8/FD6/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.260%)  route 0.143ns (52.740%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y103        FDCE                         0.000     0.000 r  timer/My1/Q_reg_reg[1]/C
    SLICE_X93Y103        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  timer/My1/Q_reg_reg[1]/Q
                         net (fo=12, routed)          0.143     0.243    timer/My1/num_0[1]
    SLICE_X95Y102        LUT6 (Prop_lut6_I3_O)        0.028     0.271 r  timer/My1/Q_reg_i_1__8/O
                         net (fo=1, routed)           0.000     0.271    timer/seg1/s2/shift8/FD6/D6_29
    SLICE_X95Y102        FDRE                                         r  timer/seg1/s2/shift8/FD6/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.782     3.341    timer/seg1/s2/shift8/FD6/n_0_7066_BUFG
    SLICE_X95Y102        FDRE                                         r  timer/seg1/s2/shift8/FD6/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My6/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift3/FD1/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.157ns (57.621%)  route 0.115ns (42.379%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y102        FDCE                         0.000     0.000 r  timer/My6/Q_reg_reg[1]/C
    SLICE_X97Y102        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  timer/My6/Q_reg_reg[1]/Q
                         net (fo=11, routed)          0.115     0.206    timer/My6/num_20[1]
    SLICE_X98Y103        LUT6 (Prop_lut6_I2_O)        0.066     0.272 r  timer/My6/Q_reg_i_1__32/O
                         net (fo=1, routed)           0.000     0.272    timer/seg1/s2/shift3/FD1/D1
    SLICE_X98Y103        FDRE                                         r  timer/seg1/s2/shift3/FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.781     3.340    timer/seg1/s2/shift3/FD1/n_0_7066_BUFG
    SLICE_X98Y103        FDRE                                         r  timer/seg1/s2/shift3/FD1/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My5/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift4/FD6/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.855%)  route 0.145ns (53.145%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y102        FDCE                         0.000     0.000 r  timer/My5/Q_reg_reg[0]/C
    SLICE_X99Y102        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  timer/My5/Q_reg_reg[0]/Q
                         net (fo=14, routed)          0.145     0.245    timer/My5/Q[0]
    SLICE_X99Y104        LUT6 (Prop_lut6_I2_O)        0.028     0.273 r  timer/My5/Q_reg_i_1__28/O
                         net (fo=1, routed)           0.000     0.273    timer/seg1/s2/shift4/FD6/D6_1
    SLICE_X99Y104        FDRE                                         r  timer/seg1/s2/shift4/FD6/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.879     2.191    game0/gamestart/clk_IBUF
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.035     2.226 r  game0/gamestart/n_0_7066_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.303     2.529    n_0_7066_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.559 r  n_0_7066_BUFG_inst/O
                         net (fo=94, routed)          0.781     3.340    timer/seg1/s2/shift4/FD6/n_0_7066_BUFG
    SLICE_X99Y104        FDRE                                         r  timer/seg1/s2/shift4/FD6/Q_reg_reg/C





