<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: import/chips/p10/procedures/xml/error_info/p10_freq_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER EKB Project                                                  -->
<!--                                                                        -->
<!-- COPYRIGHT 2019,2022                                                    -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<hwpErrors>
  <hwpError>
    <rc>RC_P10_MSS_BAD_FREQ_CALCULATED</rc>
    <description>
        No frequency found for MC Either bad mrw attribute or no DIMMS installed?
        Should be a code bug if we get here
    </description>
    <ffdc>MSS_FREQ</ffdc>
    <ffdc>SUPPORTED_FREQ_0</ffdc>
    <ffdc>SUPPORTED_FREQ_1</ffdc>
    <ffdc>SUPPORTED_FREQ_2</ffdc>
    <ffdc>SUPPORTED_FREQ_3</ffdc>
    <ffdc>TARGET</ffdc>
    <ffdc>PROC_TYPE</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <!-- Cronus only error when we can't match DIMM speeds to sync mode -->
  <hwpError>
    <rc>RC_P10_MSS_FAILED_SYNC_MODE</rc>
    <description>
      DIMM speeds are different and sync mode is required
    </description>
    <ffdc>OMI_FREQ</ffdc>
    <ffdc>MEM_FREQ</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_P10_MSS_MRW_FREQ_MAX_FREQ_EMPTY_SET</rc>
    <description>
      When considering the frequencies in the MRW, the OMI frequency, and the max supported
      frequencies based on DIMM config (MAX_ALLOWED_DIMM_FREQ), there are no applicable frequencies
      remaining
    </description>
    <ffdc>MSS_VPD_FREQ_0</ffdc>
    <ffdc>MSS_VPD_FREQ_1</ffdc>
    <ffdc>MSS_VPD_FREQ_2</ffdc>
    <ffdc>MSS_MAX_FREQ_0</ffdc>
    <ffdc>MSS_MAX_FREQ_1</ffdc>
    <ffdc>MSS_MAX_FREQ_2</ffdc>
    <ffdc>MSS_MAX_FREQ_3</ffdc>
    <ffdc>MSS_MAX_FREQ_4</ffdc>
    <ffdc>OMI_FREQ_0</ffdc>
    <ffdc>OMI_FREQ_1</ffdc>
    <ffdc>OMI_FREQ_2</ffdc>
    <ffdc>OMI_FREQ_3</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
     <callout>
      <childTargets>
          <parent>PORT_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_P10_MSS_NO_SUPPORTED_FREQ</rc>
    <description>
      When considering the frequencies in the MRW and the max supported
      frequencies based on DIMM config, there are no applicable frequencies
      remaining. User data PORTX_FREQ_SUPPORT is a bitmap of DDR frequencies
      supported by each memory port due to MRW and SPD constraints, with
      bit0=2666 bit1=2933 bit2=3200 MT/s bit3=4000 MT/s
    </description>
    <ffdc>FREQ_DOMAIN_TARGET</ffdc>
    <ffdc>MRW_MAX_FREQ_0</ffdc>
    <ffdc>MRW_MAX_FREQ_1</ffdc>
    <ffdc>MRW_MAX_FREQ_2</ffdc>
    <ffdc>MRW_MAX_FREQ_3</ffdc>
    <ffdc>MRW_MAX_FREQ_4</ffdc>
    <ffdc>PORT0_FREQ_SUPPORT</ffdc>
    <ffdc>PORT1_FREQ_SUPPORT</ffdc>
    <ffdc>PORT2_FREQ_SUPPORT</ffdc>
    <ffdc>PORT3_FREQ_SUPPORT</ffdc>
    <ffdc>PORT4_FREQ_SUPPORT</ffdc>
    <ffdc>PORT5_FREQ_SUPPORT</ffdc>
    <ffdc>PORT6_FREQ_SUPPORT</ffdc>
    <ffdc>PORT7_FREQ_SUPPORT</ffdc>
    <ffdc>PORT8_FREQ_SUPPORT</ffdc>
    <ffdc>PORT9_FREQ_SUPPORT</ffdc>
    <ffdc>PORT10_FREQ_SUPPORT</ffdc>
    <ffdc>PORT11_FREQ_SUPPORT</ffdc>
    <ffdc>PORT12_FREQ_SUPPORT</ffdc>
    <ffdc>PORT13_FREQ_SUPPORT</ffdc>
    <ffdc>PORT14_FREQ_SUPPORT</ffdc>
    <ffdc>PORT15_FREQ_SUPPORT</ffdc>
    <ffdc>PORT16_FREQ_SUPPORT</ffdc>
    <ffdc>PORT17_FREQ_SUPPORT</ffdc>
    <ffdc>PORT18_FREQ_SUPPORT</ffdc>
    <ffdc>PORT19_FREQ_SUPPORT</ffdc>
    <ffdc>PORT20_FREQ_SUPPORT</ffdc>
    <ffdc>PORT21_FREQ_SUPPORT</ffdc>
    <ffdc>PORT22_FREQ_SUPPORT</ffdc>
    <ffdc>PORT23_FREQ_SUPPORT</ffdc>
    <ffdc>PORT24_FREQ_SUPPORT</ffdc>
    <ffdc>PORT25_FREQ_SUPPORT</ffdc>
    <ffdc>PORT26_FREQ_SUPPORT</ffdc>
    <ffdc>PORT27_FREQ_SUPPORT</ffdc>
    <ffdc>PORT28_FREQ_SUPPORT</ffdc>
    <ffdc>PORT29_FREQ_SUPPORT</ffdc>
    <ffdc>PORT30_FREQ_SUPPORT</ffdc>
    <ffdc>PORT31_FREQ_SUPPORT</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
     <callout>
      <childTargets>
          <parent>FREQ_DOMAIN_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_P10_MSS_UNSUPPORTED_OMI_FREQ</rc>
    <description>
       Unsupported OMI frequency encountered in mss_freq_system
    </description>
    <ffdc>OMI_FREQ_ENUM</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_P10_MSS_ZERO_HOST_TO_DDR_FREQ_RATIO</rc>
    <description>
       Zero OMI to DDR frequency ratio encountered in mss_freq_system
    </description>
    <ffdc>PORT_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

</hwpErrors>
