<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="mkdown.css" />
<title>CLKDIV</title></head>
<body class="markdown-body">
<h1>CLKDIV</h1>
<h2>Information</h2>
<p><strong>Type:</strong>  CLKDIV <br />
<strong>Vendor:</strong>  GOWIN Semiconductor</p>
<h2>Summary</h2>
<p>Gowin FPGA provides a clock division module (CLKDIV), which is used for high-speed clock division. The division factors supported by GW1N-1S/GW1N-2/GW1NR-2/GW1NS-4/GW1NS-4C/GW1NSR-4/GW1NSR-4C/GW1NSER-4C/GW1N-9/GW1NR-9/GW1N-1P5 include 2, 3.5, 4, 5 and 8, while the division factors supported by other devices include 2, 3.5, 4 and 5.</p>
<h2>Reference</h2>
<ul>
<li><a href="http://cdn.gowinsemi.com.cn/UG286.pdf">UG286</a> - Gowin Clock User Guide(CN)</li>
<li><a href="http://cdn.gowinsemi.com.cn/UG286E.pdf">UG286E</a> - Gowin Clock User Guide(EN)</li>
</ul>
</body>
</html>
