//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Unknown Toolkit Version
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_61, texmode_independent
.address_size 64

	// .globl	ClCheckEnd
// ClCalculateIter1Mrqcof1Curve1_$_tmave has been demoted
// ClCalculateIter1Mrqcof1Curve1Last_$_res has been demoted
// ClCalculateIter1Mrqcof2Curve1_$_tmave has been demoted
// ClCalculateIter1Mrqcof2Curve1Last_$_res has been demoted
.const .align 8 .b8 __internal_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.entry ClCheckEnd(
	.param .u64 .ptr .global .align 4 ClCheckEnd_param_0,
	.param .u32 ClCheckEnd_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [ClCheckEnd_param_0];
	ld.param.u32 	%r1, [ClCheckEnd_param_1];
	mov.b32 	%r2, %envreg0;
	mov.u32 	%r3, %ctaid.x;
	neg.s32 	%r4, %r3;
	setp.ne.s32 	%p1, %r2, %r4;
	@%p1 bra 	$L__BB0_2;

	st.global.u32 	[%rd1], %r1;

$L__BB0_2:
	ret;

}
	// .globl	ClCalculatePrepare
.entry ClCalculatePrepare(
	.param .u64 .ptr .global .align 8 ClCalculatePrepare_param_0,
	.param .u64 .ptr .global .align 8 ClCalculatePrepare_param_1,
	.param .u64 .ptr .global .align 4 ClCalculatePrepare_param_2,
	.param .f64 ClCalculatePrepare_param_3,
	.param .f64 ClCalculatePrepare_param_4,
	.param .u32 ClCalculatePrepare_param_5,
	.param .u32 ClCalculatePrepare_param_6
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<10>;
	.reg .f64 	%fd<6>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd5, [ClCalculatePrepare_param_0];
	ld.param.u64 	%rd4, [ClCalculatePrepare_param_1];
	ld.param.f64 	%fd1, [ClCalculatePrepare_param_3];
	ld.param.f64 	%fd2, [ClCalculatePrepare_param_4];
	ld.param.u32 	%r2, [ClCalculatePrepare_param_5];
	ld.param.u32 	%r3, [ClCalculatePrepare_param_6];
	mov.b32 	%r4, %envreg0;
	mov.u32 	%r5, %ctaid.x;
	add.s32 	%r6, %r4, %r5;
	cvt.s64.s32 	%rd1, %r6;
	add.s32 	%r1, %r6, %r3;
	setp.gt.s32 	%p1, %r1, %r2;
	mul.wide.s32 	%rd6, %r6, 4232760;
	add.s64 	%rd7, %rd5, %rd6;
	add.s64 	%rd2, %rd7, 4229216;
	add.s64 	%rd3, %rd4, 52;
	@%p1 bra 	$L__BB1_2;
	bra.uni 	$L__BB1_1;

$L__BB1_2:
	mov.u32 	%r9, 1;
	st.global.u32 	[%rd2+88], %r9;
	st.global.u32 	[%rd3], %r9;
	bra.uni 	$L__BB1_3;

$L__BB1_1:
	mov.u32 	%r7, 0;
	st.global.u32 	[%rd2+88], %r7;
	st.global.u32 	[%rd3], %r7;
	add.s32 	%r8, %r1, -1;
	cvt.rn.f64.s32 	%fd3, %r8;
	neg.f64 	%fd4, %fd3;
	fma.rn.f64 	%fd5, %fd4, %fd2, %fd1;
	st.global.f64 	[%rd2], %fd5;
	shl.b64 	%rd8, %rd1, 6;
	mov.u64 	%rd9, 0;
	add.s64 	%rd10, %rd4, %rd8;
	st.global.u64 	[%rd10+8], %rd9;
	st.global.u64 	[%rd10], %rd9;
	st.global.u64 	[%rd10+24], %rd9;
	st.global.u64 	[%rd10+32], %rd9;
	mov.u64 	%rd11, 5205425776111082661;
	st.global.u64 	[%rd10+16], %rd11;

$L__BB1_3:
	ret;

}
	// .globl	ClCalculatePreparePole
.entry ClCalculatePreparePole(
	.param .u64 .ptr .global .align 8 ClCalculatePreparePole_param_0,
	.param .u64 .ptr .global .align 8 ClCalculatePreparePole_param_1,
	.param .u64 .ptr .global .align 8 ClCalculatePreparePole_param_2,
	.param .u64 .ptr .global .align 8 ClCalculatePreparePole_param_3,
	.param .u64 .ptr .global .align 4 ClCalculatePreparePole_param_4,
	.param .u32 ClCalculatePreparePole_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<73>;
	.reg .f64 	%fd<74>;
	.reg .b64 	%rd<59>;


	ld.param.u64 	%rd11, [ClCalculatePreparePole_param_0];
	ld.param.u64 	%rd58, [ClCalculatePreparePole_param_1];
	ld.param.u64 	%rd13, [ClCalculatePreparePole_param_2];
	ld.param.u64 	%rd56, [ClCalculatePreparePole_param_3];
	ld.param.u64 	%rd15, [ClCalculatePreparePole_param_4];
	ld.param.u32 	%r21, [ClCalculatePreparePole_param_5];
	mov.b32 	%r22, %envreg0;
	mov.u32 	%r23, %ctaid.x;
	add.s32 	%r24, %r22, %r23;
	cvt.s64.s32 	%rd1, %r24;
	mul.wide.s32 	%rd16, %r24, 4232760;
	add.s64 	%rd17, %rd11, %rd16;
	add.s64 	%rd2, %rd17, 4229304;
	ld.global.u32 	%r25, [%rd17+4229304];
	setp.eq.s32 	%p1, %r25, 0;
	@%p1 bra 	$L__BB2_2;

	atom.global.add.u32 	%r26, [%rd15], 1;
	mov.u32 	%r27, 0;
	st.global.u32 	[%rd13+48], %r27;
	bra.uni 	$L__BB2_16;

$L__BB2_2:
	ld.global.f64 	%fd1, [%rd2+-88];
	add.s64 	%rd3, %rd58, 4387960;
	ld.global.u32 	%r66, [%rd58+4387960];
	setp.lt.s32 	%p2, %r66, 1;
	@%p2 bra 	$L__BB2_5;

	mul.lo.s64 	%rd18, %rd1, 4232760;
	add.s64 	%rd19, %rd11, %rd18;
	add.s64 	%rd57, %rd19, 3886480;
	mov.u32 	%r65, 0;

$L__BB2_4:
	add.s64 	%rd7, %rd56, 8;
	ld.global.f64 	%fd11, [%rd56+8];
	st.global.f64 	[%rd57], %fd11;
	add.s64 	%rd57, %rd57, 8;
	add.s32 	%r65, %r65, 1;
	ld.global.u32 	%r66, [%rd3];
	setp.lt.s32 	%p3, %r65, %r66;
	mov.u64 	%rd56, %rd7;
	@%p3 bra 	$L__BB2_4;

$L__BB2_5:
	mul.wide.s32 	%rd20, %r21, 8;
	add.s64 	%rd21, %rd58, %rd20;
	ld.global.f64 	%fd12, [%rd21+112];
	add.s32 	%r29, %r66, 1;
	mul.lo.s64 	%rd22, %rd1, 4232760;
	add.s64 	%rd23, %rd11, %rd22;
	add.s64 	%rd24, %rd23, 3886472;
	mul.wide.s32 	%rd25, %r29, 8;
	add.s64 	%rd26, %rd24, %rd25;
	st.global.f64 	[%rd26], %fd12;
	ld.global.f64 	%fd13, [%rd21+24];
	ld.global.u32 	%r30, [%rd3];
	add.s32 	%r31, %r30, 2;
	mul.wide.s32 	%rd27, %r31, 8;
	add.s64 	%rd28, %rd24, %rd27;
	st.global.f64 	[%rd28], %fd13;
	ld.global.u32 	%r32, [%rd3];
	add.s32 	%r33, %r32, 1;
	mul.wide.s32 	%rd29, %r33, 8;
	add.s64 	%rd30, %rd24, %rd29;
	ld.global.f64 	%fd14, [%rd30];
	mov.f64 	%fd15, 0d4056800000000000;
	sub.f64 	%fd16, %fd15, %fd14;
	st.global.f64 	[%rd30], %fd16;
	ld.global.u32 	%r34, [%rd3];
	add.s32 	%r35, %r34, 1;
	mul.wide.s32 	%rd31, %r35, 8;
	add.s64 	%rd32, %rd24, %rd31;
	ld.global.f64 	%fd17, [%rd32];
	mul.f64 	%fd18, %fd17, 0d3F91DF46A2529D39;
	st.global.f64 	[%rd32], %fd18;
	ld.global.u32 	%r36, [%rd3];
	add.s32 	%r37, %r36, 2;
	mul.wide.s32 	%rd33, %r37, 8;
	add.s64 	%rd34, %rd24, %rd33;
	ld.global.f64 	%fd19, [%rd34];
	mul.f64 	%fd20, %fd19, 0d3F91DF46A2529D39;
	st.global.f64 	[%rd34], %fd20;
	ld.global.u32 	%r38, [%rd3];
	add.s32 	%r39, %r38, 3;
	mul.wide.s32 	%rd35, %r39, 8;
	add.s64 	%rd36, %rd24, %rd35;
	rcp.rn.f64 	%fd21, %fd1;
	mov.f64 	%fd22, 0d4062D97C7F3321D2;
	div.rn.f64 	%fd23, %fd22, %fd21;
	st.global.f64 	[%rd36], %fd23;
	ld.global.u32 	%r68, [%rd3+16];
	setp.lt.s32 	%p4, %r68, 1;
	@%p4 bra 	$L__BB2_8;

	mov.u32 	%r67, 0;

$L__BB2_7:
	ld.global.f64 	%fd24, [%rd58+208];
	ld.global.u32 	%r41, [%rd3];
	add.s32 	%r42, %r67, %r41;
	add.s32 	%r43, %r42, 4;
	mul.wide.s32 	%rd39, %r43, 8;
	add.s64 	%rd40, %rd23, %rd39;
	st.global.f64 	[%rd40+3886472], %fd24;
	add.s64 	%rd58, %rd58, 8;
	add.s32 	%r67, %r67, 1;
	ld.global.u32 	%r68, [%rd3+16];
	setp.lt.s32 	%p5, %r67, %r68;
	@%p5 bra 	$L__BB2_7;

$L__BB2_8:
	ld.global.u32 	%r45, [%rd3];
	add.s32 	%r46, %r45, %r68;
	add.s32 	%r47, %r46, 5;
	mul.wide.s32 	%rd43, %r47, 8;
	add.s64 	%rd44, %rd23, %rd43;
	mov.u64 	%rd45, 4607182418800017408;
	st.global.u64 	[%rd44+3886472], %rd45;
	ld.global.f64 	%fd71, [%rd3+-4387944];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd71;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r70, %temp}, %fd71;
	}
	setp.gt.s32 	%p6, %r69, 1048575;
	mov.u32 	%r71, -1023;
	@%p6 bra 	$L__BB2_10;

	mul.f64 	%fd71, %fd71, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd71;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r70, %temp}, %fd71;
	}
	mov.u32 	%r71, -1077;

$L__BB2_10:
	add.s32 	%r49, %r69, -1;
	setp.lt.u32 	%p7, %r49, 2146435071;
	@%p7 bra 	$L__BB2_12;
	bra.uni 	$L__BB2_11;

$L__BB2_12:
	shr.u32 	%r51, %r69, 20;
	add.s32 	%r72, %r71, %r51;
	and.b32  	%r52, %r69, -2146435073;
	or.b32  	%r53, %r52, 1072693248;
	mov.b64 	%fd72, {%r70, %r53};
	setp.lt.s32 	%p9, %r53, 1073127583;
	@%p9 bra 	$L__BB2_14;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r54, %temp}, %fd72;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd72;
	}
	add.s32 	%r56, %r55, -1048576;
	mov.b64 	%fd72, {%r54, %r56};
	add.s32 	%r72, %r72, 1;

$L__BB2_14:
	add.f64 	%fd27, %fd72, 0d3FF0000000000000;
	mov.f64 	%fd28, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd29, %fd27;
	neg.f64 	%fd30, %fd27;
	fma.rn.f64 	%fd31, %fd30, %fd29, %fd28;
	fma.rn.f64 	%fd32, %fd31, %fd31, %fd31;
	fma.rn.f64 	%fd33, %fd32, %fd29, %fd29;
	add.f64 	%fd34, %fd72, 0dBFF0000000000000;
	mul.f64 	%fd35, %fd34, %fd33;
	fma.rn.f64 	%fd36, %fd34, %fd33, %fd35;
	mul.f64 	%fd37, %fd36, %fd36;
	mov.f64 	%fd38, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd39, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd40, %fd39, %fd37, %fd38;
	mov.f64 	%fd41, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd42, %fd40, %fd37, %fd41;
	mov.f64 	%fd43, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd44, %fd42, %fd37, %fd43;
	mov.f64 	%fd45, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd46, %fd44, %fd37, %fd45;
	mov.f64 	%fd47, 0d3F624924923BE72D;
	fma.rn.f64 	%fd48, %fd46, %fd37, %fd47;
	mov.f64 	%fd49, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd50, %fd48, %fd37, %fd49;
	mov.f64 	%fd51, 0d3FB5555555555554;
	fma.rn.f64 	%fd52, %fd50, %fd37, %fd51;
	sub.f64 	%fd53, %fd34, %fd36;
	add.f64 	%fd54, %fd53, %fd53;
	neg.f64 	%fd55, %fd36;
	fma.rn.f64 	%fd56, %fd55, %fd34, %fd54;
	mul.f64 	%fd57, %fd33, %fd56;
	mul.f64 	%fd58, %fd37, %fd52;
	fma.rn.f64 	%fd59, %fd58, %fd36, %fd57;
	xor.b32  	%r57, %r72, -2147483648;
	mov.u32 	%r58, -2147483648;
	mov.u32 	%r59, 1127219200;
	mov.b64 	%fd60, {%r57, %r59};
	mov.b64 	%fd61, {%r58, %r59};
	sub.f64 	%fd62, %fd60, %fd61;
	mov.f64 	%fd63, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd64, %fd62, %fd63, %fd36;
	neg.f64 	%fd65, %fd62;
	fma.rn.f64 	%fd66, %fd65, %fd63, %fd64;
	sub.f64 	%fd67, %fd66, %fd36;
	sub.f64 	%fd68, %fd59, %fd67;
	mov.f64 	%fd69, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd70, %fd62, %fd69, %fd68;
	add.f64 	%fd73, %fd64, %fd70;
	bra.uni 	$L__BB2_15;

$L__BB2_11:
	mov.f64 	%fd25, 0d7FF0000000000000;
	fma.rn.f64 	%fd26, %fd71, %fd25, %fd25;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd71;
	}
	mov.b32 	%f1, %r50;
	setp.eq.f32 	%p8, %f1, 0f00000000;
	selp.f64 	%fd73, 0dFFF0000000000000, %fd26, %p8;

$L__BB2_15:
	ld.global.u32 	%r60, [%rd3];
	ld.global.u32 	%r61, [%rd3+16];
	add.s32 	%r62, %r60, %r61;
	add.s32 	%r63, %r62, 4;
	mul.wide.s32 	%rd48, %r63, 8;
	add.s64 	%rd49, %rd23, %rd48;
	st.global.f64 	[%rd49+3886472], %fd73;
	mov.u64 	%rd50, -4616189618054758400;
	st.global.u64 	[%rd2+-56], %rd50;
	st.global.u64 	[%rd2+-80], %rd50;
	mov.u32 	%r64, 0;
	st.global.u32 	[%rd2+-16], %r64;
	mov.u64 	%rd51, 5205425776111082661;
	st.global.u64 	[%rd2+-40], %rd51;
	mov.u64 	%rd52, 5055640609639927018;
	st.global.u64 	[%rd2+-32], %rd52;
	mov.u64 	%rd53, 0;
	st.global.u64 	[%rd2+-24], %rd53;
	shl.b64 	%rd54, %rd1, 6;
	add.s64 	%rd55, %rd13, %rd54;
	st.global.u32 	[%rd55+48], %r64;

$L__BB2_16:
	ret;

}
	// .globl	ClCalculateIter1Begin
.entry ClCalculateIter1Begin(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Begin_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Begin_param_1,
	.param .u64 .ptr .global .align 4 ClCalculateIter1Begin_param_2,
	.param .u32 ClCalculateIter1Begin_param_3,
	.param .u32 ClCalculateIter1Begin_param_4,
	.param .f64 ClCalculateIter1Begin_param_5,
	.param .f64 ClCalculateIter1Begin_param_6
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<18>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd6, [ClCalculateIter1Begin_param_0];
	ld.param.u64 	%rd4, [ClCalculateIter1Begin_param_1];
	ld.param.u64 	%rd5, [ClCalculateIter1Begin_param_2];
	ld.param.u32 	%r4, [ClCalculateIter1Begin_param_3];
	ld.param.u32 	%r5, [ClCalculateIter1Begin_param_4];
	ld.param.f64 	%fd1, [ClCalculateIter1Begin_param_5];
	ld.param.f64 	%fd2, [ClCalculateIter1Begin_param_6];
	mov.b32 	%r6, %envreg0;
	mov.u32 	%r7, %ctaid.x;
	add.s32 	%r8, %r6, %r7;
	cvt.s64.s32 	%rd1, %r8;
	mul.wide.s32 	%rd7, %r8, 4232760;
	add.s64 	%rd8, %rd6, %rd7;
	add.s64 	%rd2, %rd8, 4229304;
	ld.global.u32 	%r9, [%rd8+4229304];
	setp.ne.s32 	%p1, %r9, 0;
	@%p1 bra 	$L__BB3_10;
	bra.uni 	$L__BB3_1;

$L__BB3_10:
	ret;

$L__BB3_1:
	ld.global.u32 	%r1, [%rd2+-16];
	setp.ge.s32 	%p2, %r1, %r5;
	@%p2 bra 	$L__BB3_3;

	ld.global.f64 	%fd3, [%rd2+-40];
	setp.gt.f64 	%p3, %fd3, %fd1;
	mov.u32 	%r17, 1;
	@%p3 bra 	$L__BB3_4;

$L__BB3_3:
	setp.lt.s32 	%p4, %r1, %r4;
	selp.u32 	%r17, 1, 0, %p4;

$L__BB3_4:
	st.global.u32 	[%rd2+8], %r17;
	st.global.u32 	[%rd4+56], %r17;
	ld.global.u32 	%r11, [%rd2+8];
	setp.eq.s32 	%p5, %r11, 0;
	@%p5 bra 	$L__BB3_8;

	ld.global.f64 	%fd4, [%rd2+-80];
	setp.lt.f64 	%p6, %fd4, 0d0000000000000000;
	@%p6 bra 	$L__BB3_7;
	bra.uni 	$L__BB3_6;

$L__BB3_7:
	mov.u32 	%r13, 1;
	st.global.u32 	[%rd2+4], %r13;
	st.global.f64 	[%rd2+-80], %fd2;
	bra.uni 	$L__BB3_10;

$L__BB3_8:
	shl.b64 	%rd9, %rd1, 6;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd3, %rd10, 48;
	ld.global.u32 	%r14, [%rd10+48];
	setp.ne.s32 	%p7, %r14, 0;
	@%p7 bra 	$L__BB3_10;

	mov.u32 	%r15, 1;
	atom.global.add.u32 	%r16, [%rd5], 1;
	st.global.u32 	[%rd3], %r15;
	bra.uni 	$L__BB3_10;

$L__BB3_6:
	mov.u32 	%r12, 0;
	st.global.u32 	[%rd2+4], %r12;
	bra.uni 	$L__BB3_10;

}
	// .globl	ClCalculateIter1Mrqcof1Start
.entry ClCalculateIter1Mrqcof1Start(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof1Start_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof1Start_param_1
)
{
	.local .align 8 .b8 	__local_depot4[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<127>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<372>;
	.reg .f64 	%fd<481>;
	.reg .b64 	%rd<514>;


	mov.u64 	%SPL, __local_depot4;
	ld.param.u64 	%rd154, [ClCalculateIter1Mrqcof1Start_param_0];
	ld.param.u64 	%rd155, [ClCalculateIter1Mrqcof1Start_param_1];
	mov.u32 	%r130, %ctaid.x;
	mov.b32 	%r131, %envreg0;
	add.s32 	%r132, %r131, %r130;
	cvt.s64.s32 	%rd1, %r132;
	mul.wide.s32 	%rd156, %r132, 4232760;
	add.s64 	%rd157, %rd154, %rd156;
	add.s64 	%rd2, %rd157, 4229304;
	ld.global.u32 	%r133, [%rd157+4229304];
	setp.ne.s32 	%p3, %r133, 0;
	@%p3 bra 	$L__BB4_131;
	bra.uni 	$L__BB4_1;

$L__BB4_131:
	ret;

$L__BB4_1:
	ld.global.u32 	%r134, [%rd2+8];
	setp.eq.s32 	%p4, %r134, 0;
	@%p4 bra 	$L__BB4_131;

	ld.global.u32 	%r135, [%rd2+4];
	setp.eq.s32 	%p5, %r135, 0;
	@%p5 bra 	$L__BB4_131;

	mov.u32 	%r1, %tid.x;
	add.s64 	%rd3, %rd155, 4387968;
	ld.global.u32 	%r136, [%rd155+4387968];
	shr.s32 	%r137, %r136, 31;
	shr.u32 	%r138, %r137, 25;
	add.s32 	%r139, %r136, %r138;
	shr.s32 	%r140, %r139, 7;
	and.b32  	%r141, %r136, 127;
	setp.ne.s32 	%p6, %r141, 0;
	selp.u32 	%r142, 1, 0, %p6;
	add.s32 	%r143, %r140, %r142;
	mul.lo.s32 	%r327, %r143, %r1;
	add.s32 	%r144, %r327, %r143;
	min.s32 	%r3, %r144, %r136;
	setp.ge.s32 	%p7, %r327, %r3;
	@%p7 bra 	$L__BB4_42;

	add.s64 	%rd4, %rd155, 3419112;

$L__BB4_5:
	mov.u32 	%r4, %r327;
	add.s32 	%r327, %r4, 1;
	ld.global.u32 	%r6, [%rd3+-20];
	setp.lt.s32 	%p8, %r6, 0;
	mov.f64 	%fd466, 0d0000000000000000;
	mov.u32 	%r337, 0;
	@%p8 bra 	$L__BB4_30;

	ld.global.u32 	%r7, [%rd3+-16];
	cvt.s64.s32 	%rd5, %r327;
	mul.wide.s32 	%rd158, %r4, 968;
	add.s64 	%rd6, %rd4, %rd158;
	mov.u32 	%r328, %r337;

$L__BB4_7:
	mov.u32 	%r8, %r328;
	setp.gt.s32 	%p9, %r8, %r7;
	@%p9 bra 	$L__BB4_29;

	mov.u32 	%r149, 1;
	sub.s32 	%r150, %r149, %r8;
	cvt.s64.s32 	%rd7, %r8;
	mul.lo.s64 	%rd159, %rd5, 88;
	add.s64 	%rd160, %rd155, %rd159;
	mul.wide.s32 	%rd161, %r8, 8;
	add.s64 	%rd162, %rd160, %rd161;
	add.s64 	%rd8, %rd162, 1600328;
	ld.global.f64 	%fd2, [%rd162+1600328];
	max.s32 	%r10, %r7, %r8;
	add.s32 	%r151, %r10, %r150;
	and.b32  	%r11, %r151, 3;
	setp.eq.s32 	%p10, %r11, 0;
	mov.u32 	%r333, %r8;
	mov.u32 	%r334, %r337;
	@%p10 bra 	$L__BB4_18;

	setp.eq.s32 	%p11, %r8, 0;
	add.s32 	%r334, %r337, 1;
	mul.lo.s64 	%rd163, %rd1, 4232760;
	add.s64 	%rd164, %rd154, %rd163;
	mul.wide.s32 	%rd165, %r334, 8;
	add.s64 	%rd166, %rd164, %rd165;
	add.s64 	%rd9, %rd166, 3886472;
	ld.global.f64 	%fd83, [%rd166+3886472];
	mul.f64 	%fd456, %fd83, %fd2;
	@%p11 bra 	$L__BB4_11;

	add.s32 	%r334, %r337, 2;
	ld.global.f64 	%fd84, [%rd8+88088];
	ld.global.f64 	%fd85, [%rd9+8];
	fma.rn.f64 	%fd456, %fd85, %fd84, %fd456;

$L__BB4_11:
	mul.lo.s64 	%rd167, %rd5, 968;
	add.s64 	%rd168, %rd155, %rd167;
	mul.lo.s64 	%rd169, %rd7, 88;
	add.s64 	%rd170, %rd168, %rd169;
	shl.b64 	%rd171, %rd7, 3;
	add.s64 	%rd172, %rd170, %rd171;
	add.s64 	%rd10, %rd172, 3418144;
	ld.global.f64 	%fd86, [%rd172+3418144];
	fma.rn.f64 	%fd466, %fd86, %fd456, %fd466;
	add.s32 	%r333, %r8, 1;
	setp.eq.s32 	%p12, %r11, 1;
	mov.u32 	%r337, %r334;
	@%p12 bra 	$L__BB4_18;

	add.s32 	%r337, %r334, 1;
	mul.wide.s32 	%rd175, %r337, 8;
	add.s64 	%rd176, %rd164, %rd175;
	add.s64 	%rd11, %rd176, 3886472;
	ld.global.f64 	%fd87, [%rd176+3886472];
	mul.f64 	%fd457, %fd87, %fd2;
	@%p11 bra 	$L__BB4_14;

	add.s32 	%r337, %r334, 2;
	ld.global.f64 	%fd88, [%rd8+88088];
	ld.global.f64 	%fd89, [%rd11+8];
	fma.rn.f64 	%fd457, %fd89, %fd88, %fd457;

$L__BB4_14:
	ld.global.f64 	%fd90, [%rd10+88];
	fma.rn.f64 	%fd466, %fd90, %fd457, %fd466;
	add.s32 	%r333, %r8, 2;
	setp.eq.s32 	%p14, %r11, 2;
	mov.u32 	%r334, %r337;
	@%p14 bra 	$L__BB4_18;

	add.s32 	%r334, %r337, 1;
	mul.wide.s32 	%rd179, %r334, 8;
	add.s64 	%rd180, %rd164, %rd179;
	add.s64 	%rd12, %rd180, 3886472;
	ld.global.f64 	%fd91, [%rd180+3886472];
	mul.f64 	%fd458, %fd91, %fd2;
	@%p11 bra 	$L__BB4_17;

	add.s32 	%r334, %r337, 2;
	ld.global.f64 	%fd92, [%rd8+88088];
	ld.global.f64 	%fd93, [%rd12+8];
	fma.rn.f64 	%fd458, %fd93, %fd92, %fd458;

$L__BB4_17:
	ld.global.f64 	%fd94, [%rd10+176];
	fma.rn.f64 	%fd466, %fd94, %fd458, %fd466;
	add.s32 	%r333, %r8, 3;
	mov.u32 	%r337, %r334;

$L__BB4_18:
	sub.s32 	%r152, %r10, %r8;
	setp.lt.u32 	%p16, %r152, 3;
	@%p16 bra 	$L__BB4_29;

	cvt.s64.s32 	%rd464, %r8;
	add.s32 	%r336, %r333, -1;
	mul.wide.s32 	%rd181, %r333, 11;
	add.s64 	%rd182, %rd181, %rd464;
	shl.b64 	%rd183, %rd182, 3;
	add.s64 	%rd465, %rd6, %rd183;
	mov.u32 	%r337, %r334;

$L__BB4_20:
	add.s32 	%r338, %r337, 1;
	mul.lo.s64 	%rd184, %rd1, 4232760;
	add.s64 	%rd185, %rd154, %rd184;
	mul.wide.s32 	%rd186, %r338, 8;
	add.s64 	%rd187, %rd185, %rd186;
	add.s64 	%rd15, %rd187, 3886472;
	ld.global.f64 	%fd95, [%rd187+3886472];
	mul.f64 	%fd462, %fd95, %fd2;
	setp.eq.s32 	%p17, %r8, 0;
	@%p17 bra 	$L__BB4_22;

	add.s32 	%r338, %r337, 2;
	ld.global.f64 	%fd96, [%rd8+88088];
	ld.global.f64 	%fd97, [%rd15+8];
	fma.rn.f64 	%fd462, %fd97, %fd96, %fd462;

$L__BB4_22:
	ld.global.f64 	%fd98, [%rd465];
	fma.rn.f64 	%fd21, %fd98, %fd462, %fd466;
	add.s32 	%r339, %r338, 1;
	mul.wide.s32 	%rd190, %r339, 8;
	add.s64 	%rd191, %rd185, %rd190;
	add.s64 	%rd16, %rd191, 3886472;
	ld.global.f64 	%fd99, [%rd191+3886472];
	mul.f64 	%fd463, %fd99, %fd2;
	@%p17 bra 	$L__BB4_24;

	add.s32 	%r339, %r338, 2;
	ld.global.f64 	%fd100, [%rd8+88088];
	ld.global.f64 	%fd101, [%rd16+8];
	fma.rn.f64 	%fd463, %fd101, %fd100, %fd463;

$L__BB4_24:
	ld.global.f64 	%fd102, [%rd465+88];
	fma.rn.f64 	%fd25, %fd102, %fd463, %fd21;
	add.s32 	%r340, %r339, 1;
	mul.wide.s32 	%rd194, %r340, 8;
	add.s64 	%rd195, %rd185, %rd194;
	add.s64 	%rd17, %rd195, 3886472;
	ld.global.f64 	%fd103, [%rd195+3886472];
	mul.f64 	%fd464, %fd103, %fd2;
	@%p17 bra 	$L__BB4_26;

	add.s32 	%r340, %r339, 2;
	ld.global.f64 	%fd104, [%rd8+88088];
	ld.global.f64 	%fd105, [%rd17+8];
	fma.rn.f64 	%fd464, %fd105, %fd104, %fd464;

$L__BB4_26:
	ld.global.f64 	%fd106, [%rd465+176];
	fma.rn.f64 	%fd29, %fd106, %fd464, %fd25;
	add.s32 	%r337, %r340, 1;
	mul.wide.s32 	%rd198, %r337, 8;
	add.s64 	%rd199, %rd185, %rd198;
	add.s64 	%rd18, %rd199, 3886472;
	ld.global.f64 	%fd107, [%rd199+3886472];
	mul.f64 	%fd465, %fd107, %fd2;
	@%p17 bra 	$L__BB4_28;

	add.s32 	%r337, %r340, 2;
	ld.global.f64 	%fd108, [%rd8+88088];
	ld.global.f64 	%fd109, [%rd18+8];
	fma.rn.f64 	%fd465, %fd109, %fd108, %fd465;

$L__BB4_28:
	add.s64 	%rd19, %rd465, 352;
	ld.global.f64 	%fd110, [%rd465+264];
	fma.rn.f64 	%fd466, %fd110, %fd465, %fd29;
	add.s32 	%r336, %r336, 4;
	setp.lt.s32 	%p21, %r336, %r7;
	mov.u64 	%rd465, %rd19;
	@%p21 bra 	$L__BB4_20;

$L__BB4_29:
	add.s32 	%r328, %r8, 1;
	setp.lt.s32 	%p22, %r8, %r6;
	@%p22 bra 	$L__BB4_7;

$L__BB4_30:
	mov.f64 	%fd111, 0d4338000000000000;
	mov.f64 	%fd112, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd113, %fd466, %fd112, %fd111;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r46, %temp}, %fd113;
	}
	mov.f64 	%fd114, 0dC338000000000000;
	add.rn.f64 	%fd115, %fd113, %fd114;
	mov.f64 	%fd116, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd117, %fd115, %fd116, %fd466;
	mov.f64 	%fd118, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd119, %fd115, %fd118, %fd117;
	mov.f64 	%fd120, 0d3E928AF3FCA213EA;
	mov.f64 	%fd121, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd122, %fd121, %fd119, %fd120;
	mov.f64 	%fd123, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd124, %fd122, %fd119, %fd123;
	mov.f64 	%fd125, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd126, %fd124, %fd119, %fd125;
	mov.f64 	%fd127, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd128, %fd126, %fd119, %fd127;
	mov.f64 	%fd129, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd130, %fd128, %fd119, %fd129;
	mov.f64 	%fd131, 0d3F81111111122322;
	fma.rn.f64 	%fd132, %fd130, %fd119, %fd131;
	mov.f64 	%fd133, 0d3FA55555555502A1;
	fma.rn.f64 	%fd134, %fd132, %fd119, %fd133;
	mov.f64 	%fd135, 0d3FC5555555555511;
	fma.rn.f64 	%fd136, %fd134, %fd119, %fd135;
	mov.f64 	%fd137, 0d3FE000000000000B;
	fma.rn.f64 	%fd138, %fd136, %fd119, %fd137;
	mov.f64 	%fd139, 0d3FF0000000000000;
	fma.rn.f64 	%fd140, %fd138, %fd119, %fd139;
	fma.rn.f64 	%fd141, %fd140, %fd119, %fd139;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd141;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd141;
	}
	shl.b32 	%r153, %r46, 20;
	add.s32 	%r154, %r48, %r153;
	mov.b64 	%fd468, {%r47, %r154};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r155}, %fd466;
	}
	mov.b32 	%f2, %r155;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p23, %f1, 0f4086232B;
	@%p23 bra 	$L__BB4_33;

	setp.lt.f64 	%p24, %fd466, 0d0000000000000000;
	add.f64 	%fd142, %fd466, 0d7FF0000000000000;
	selp.f64 	%fd468, 0d0000000000000000, %fd142, %p24;
	setp.geu.f32 	%p25, %f1, 0f40874800;
	@%p25 bra 	$L__BB4_33;

	mov.f64 	%fd454, 0d4338000000000000;
	mov.f64 	%fd453, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd452, %fd466, %fd453, %fd454;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r326, %temp}, %fd452;
	}
	shr.u32 	%r156, %r326, 31;
	add.s32 	%r157, %r326, %r156;
	shr.s32 	%r158, %r157, 1;
	shl.b32 	%r159, %r158, 20;
	add.s32 	%r160, %r48, %r159;
	mov.b64 	%fd143, {%r47, %r160};
	sub.s32 	%r161, %r326, %r158;
	shl.b32 	%r162, %r161, 20;
	add.s32 	%r163, %r162, 1072693248;
	mov.u32 	%r164, 0;
	mov.b64 	%fd144, {%r164, %r163};
	mul.f64 	%fd468, %fd143, %fd144;

$L__BB4_33:
	cvt.s64.s32 	%rd20, %r327;
	mul.wide.s32 	%rd200, %r327, 8;
	add.s64 	%rd201, %rd155, %rd200;
	ld.global.f64 	%fd145, [%rd201+1776504];
	mul.f64 	%fd146, %fd468, %fd145;
	mul.lo.s64 	%rd202, %rd1, 4232760;
	add.s64 	%rd203, %rd154, %rd202;
	add.s64 	%rd204, %rd203, %rd200;
	st.global.f64 	[%rd204], %fd146;
	setp.lt.s32 	%p26, %r337, 1;
	@%p26 bra 	$L__BB4_41;

	add.s32 	%r166, %r337, -1;
	and.b32  	%r49, %r337, 3;
	setp.lt.u32 	%p27, %r166, 3;
	mov.u32 	%r346, 1;
	@%p27 bra 	$L__BB4_37;

	sub.s32 	%r345, %r337, %r49;

$L__BB4_36:
	ld.global.u32 	%r168, [%rd3+4];
	mad.lo.s32 	%r169, %r168, %r346, %r327;
	mul.lo.s64 	%rd205, %rd20, 1608;
	add.s64 	%rd206, %rd155, %rd205;
	mul.wide.s32 	%rd207, %r346, 8;
	add.s64 	%rd208, %rd206, %rd207;
	ld.global.f64 	%fd147, [%rd208+1808536];
	mul.f64 	%fd148, %fd468, %fd147;
	mul.wide.s32 	%rd209, %r169, 8;
	add.s64 	%rd212, %rd203, 8008;
	add.s64 	%rd213, %rd212, %rd209;
	st.global.f64 	[%rd213], %fd148;
	ld.global.u32 	%r170, [%rd3+4];
	add.s32 	%r171, %r346, 1;
	mad.lo.s32 	%r172, %r170, %r171, %r327;
	ld.global.f64 	%fd149, [%rd208+1808544];
	mul.f64 	%fd150, %fd468, %fd149;
	mul.wide.s32 	%rd214, %r172, 8;
	add.s64 	%rd215, %rd212, %rd214;
	st.global.f64 	[%rd215], %fd150;
	ld.global.u32 	%r173, [%rd3+4];
	add.s32 	%r174, %r346, 2;
	mad.lo.s32 	%r175, %r173, %r174, %r327;
	ld.global.f64 	%fd151, [%rd208+1808552];
	mul.f64 	%fd152, %fd468, %fd151;
	mul.wide.s32 	%rd216, %r175, 8;
	add.s64 	%rd217, %rd212, %rd216;
	st.global.f64 	[%rd217], %fd152;
	ld.global.u32 	%r176, [%rd3+4];
	add.s32 	%r177, %r346, 3;
	mad.lo.s32 	%r178, %r176, %r177, %r327;
	ld.global.f64 	%fd153, [%rd208+1808560];
	mul.f64 	%fd154, %fd468, %fd153;
	mul.wide.s32 	%rd218, %r178, 8;
	add.s64 	%rd219, %rd212, %rd218;
	st.global.f64 	[%rd219], %fd154;
	add.s32 	%r346, %r346, 4;
	add.s32 	%r345, %r345, -4;
	setp.ne.s32 	%p28, %r345, 0;
	@%p28 bra 	$L__BB4_36;

$L__BB4_37:
	setp.eq.s32 	%p29, %r49, 0;
	@%p29 bra 	$L__BB4_41;

	ld.global.u32 	%r179, [%rd3+4];
	mad.lo.s32 	%r180, %r179, %r346, %r327;
	mul.lo.s64 	%rd220, %rd20, 1608;
	add.s64 	%rd221, %rd155, %rd220;
	mul.wide.s32 	%rd222, %r346, 8;
	add.s64 	%rd223, %rd221, %rd222;
	add.s64 	%rd21, %rd223, 1808536;
	ld.global.f64 	%fd155, [%rd223+1808536];
	mul.f64 	%fd156, %fd468, %fd155;
	mul.wide.s32 	%rd224, %r180, 8;
	add.s64 	%rd227, %rd203, %rd224;
	st.global.f64 	[%rd227+8008], %fd156;
	setp.eq.s32 	%p30, %r49, 1;
	@%p30 bra 	$L__BB4_41;

	ld.global.u32 	%r181, [%rd3+4];
	add.s32 	%r182, %r346, 1;
	mad.lo.s32 	%r183, %r181, %r182, %r327;
	ld.global.f64 	%fd157, [%rd21+8];
	mul.f64 	%fd158, %fd468, %fd157;
	mul.wide.s32 	%rd228, %r183, 8;
	add.s64 	%rd231, %rd203, %rd228;
	st.global.f64 	[%rd231+8008], %fd158;
	setp.eq.s32 	%p31, %r49, 2;
	@%p31 bra 	$L__BB4_41;

	ld.global.u32 	%r184, [%rd3+4];
	add.s32 	%r185, %r346, 2;
	mad.lo.s32 	%r186, %r184, %r185, %r327;
	ld.global.f64 	%fd159, [%rd21+16];
	mul.f64 	%fd160, %fd468, %fd159;
	mul.wide.s32 	%rd232, %r186, 8;
	add.s64 	%rd235, %rd203, %rd232;
	st.global.f64 	[%rd235+8008], %fd160;

$L__BB4_41:
	setp.lt.s32 	%p32, %r327, %r3;
	@%p32 bra 	$L__BB4_5;

$L__BB4_42:
	mov.u32 	%r321, %tid.x;
	bar.sync 	0;
	setp.ne.s32 	%p33, %r321, 0;
	@%p33 bra 	$L__BB4_119;

	ld.global.u32 	%r187, [%rd3+-32];
	add.s32 	%r188, %r187, -4;
	ld.global.u32 	%r189, [%rd3+8];
	sub.s32 	%r190, %r188, %r189;
	mul.lo.s64 	%rd236, %rd1, 4232760;
	add.s64 	%rd237, %rd154, %rd236;
	mul.wide.s32 	%rd238, %r190, 8;
	add.s64 	%rd239, %rd237, %rd238;
	ld.global.f64 	%fd40, [%rd239+3886480];
	ld.global.f64 	%fd41, [%rd239+3886472];
	{
	.reg .b32 %temp; 
	mov.b64 	{%r191, %temp}, %fd41;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r192}, %fd41;
	}
	and.b32  	%r193, %r192, 2147483647;
	setp.eq.s32 	%p34, %r193, 2146435072;
	setp.eq.s32 	%p35, %r191, 0;
	and.pred  	%p1, %p35, %p34;
	mov.f64 	%fd471, 0dFFF8000000000000;
	@%p1 bra 	$L__BB4_61;

	add.u64 	%rd22, %SPL, 0;
	abs.f64 	%fd162, %fd41;
	setp.gt.f64 	%p36, %fd162, 0d41E0000000000000;
	@%p36 bra 	$L__BB4_46;
	bra.uni 	$L__BB4_45;

$L__BB4_46:
	mov.b64 	%rd23, %fd41;
	and.b64  	%rd24, %rd23, -9223372036854775808;
	shr.u64 	%rd25, %rd23, 52;
	cvt.u32.u64 	%r195, %rd25;
	and.b32  	%r196, %r195, 2047;
	add.s32 	%r57, %r196, -1024;
	shr.u32 	%r197, %r57, 6;
	mov.u32 	%r198, 16;
	sub.s32 	%r199, %r198, %r197;
	mov.u32 	%r200, 15;
	sub.s32 	%r58, %r200, %r197;
	mov.u32 	%r201, 19;
	sub.s32 	%r202, %r201, %r197;
	min.s32 	%r59, %r202, 18;
	setp.gt.s32 	%p37, %r199, %r59;
	mov.u64 	%rd469, 0;
	mov.u32 	%r348, %r58;
	@%p37 bra 	$L__BB4_49;

	shl.b64 	%rd243, %rd23, 11;
	or.b64  	%rd26, %rd243, -9223372036854775808;
	add.s32 	%r203, %r58, -15;
	mul.wide.s32 	%rd244, %r203, 8;
	mov.u64 	%rd245, __internal_i2opi_d;
	add.s64 	%rd246, %rd245, %rd244;
	add.s64 	%rd467, %rd246, 120;
	mov.u64 	%rd466, %rd22;
	mov.u32 	%r348, %r58;

$L__BB4_48:
	.pragma "nounroll";
	ld.const.u64 	%rd247, [%rd467];
	mul.lo.s64 	%rd248, %rd247, %rd26;
	mul.hi.u64 	%rd249, %rd247, %rd26;
	add.s64 	%rd250, %rd248, %rd469;
	setp.lt.u64 	%p38, %rd250, %rd248;
	selp.u64 	%rd251, 1, 0, %p38;
	add.s64 	%rd469, %rd249, %rd251;
	st.local.u64 	[%rd466], %rd250;
	add.s64 	%rd467, %rd467, 8;
	add.s64 	%rd466, %rd466, 8;
	add.s32 	%r348, %r348, 1;
	setp.lt.s32 	%p39, %r348, %r59;
	@%p39 bra 	$L__BB4_48;

$L__BB4_49:
	sub.s32 	%r204, %r348, %r58;
	mul.wide.s32 	%rd252, %r204, 8;
	add.s64 	%rd253, %rd22, %rd252;
	st.local.u64 	[%rd253], %rd469;
	ld.local.u64 	%rd471, [%rd22+24];
	ld.local.u64 	%rd470, [%rd22+16];
	and.b32  	%r63, %r57, 63;
	setp.eq.s32 	%p40, %r63, 0;
	@%p40 bra 	$L__BB4_51;

	neg.s64 	%rd254, %rd25;
	shl.b64 	%rd255, %rd471, %r63;
	cvt.u32.u64 	%r205, %rd254;
	and.b32  	%r206, %r205, 63;
	shr.u64 	%rd256, %rd470, %r206;
	or.b64  	%rd471, %rd256, %rd255;
	shl.b64 	%rd257, %rd470, %r63;
	ld.local.u64 	%rd258, [%rd22+8];
	shr.u64 	%rd259, %rd258, %r206;
	or.b64  	%rd470, %rd259, %rd257;

$L__BB4_51:
	shr.u64 	%rd260, %rd471, 62;
	cvt.u32.u64 	%r207, %rd260;
	shr.u64 	%rd261, %rd470, 62;
	shl.b64 	%rd262, %rd471, 2;
	or.b64  	%rd477, %rd262, %rd261;
	shl.b64 	%rd476, %rd470, 2;
	setp.ne.s64 	%p41, %rd476, 0;
	selp.u64 	%rd263, 1, 0, %p41;
	or.b64  	%rd264, %rd477, %rd263;
	setp.lt.u64 	%p42, %rd264, -9223372036854775807;
	setp.gt.u64 	%p43, %rd264, -9223372036854775808;
	selp.u32 	%r208, 1, 0, %p43;
	add.s32 	%r64, %r208, %r207;
	mov.u64 	%rd474, %rd24;
	@%p42 bra 	$L__BB4_53;

	not.b64 	%rd265, %rd477;
	neg.s64 	%rd44, %rd476;
	setp.eq.s64 	%p44, %rd476, 0;
	selp.u64 	%rd266, 1, 0, %p44;
	add.s64 	%rd477, %rd265, %rd266;
	xor.b64  	%rd474, %rd24, -9223372036854775808;
	mov.u64 	%rd476, %rd44;

$L__BB4_53:
	setp.lt.s64 	%p45, %rd477, 1;
	setp.eq.s64 	%p46, %rd24, 0;
	neg.s32 	%r210, %r64;
	mov.u32 	%r350, 0;
	selp.b32 	%r351, %r64, %r210, %p46;
	@%p45 bra 	$L__BB4_56;

$L__BB4_55:
	shr.u64 	%rd267, %rd476, 63;
	shl.b64 	%rd268, %rd477, 1;
	or.b64  	%rd477, %rd268, %rd267;
	shl.b64 	%rd476, %rd476, 1;
	add.s32 	%r350, %r350, -1;
	setp.gt.s64 	%p47, %rd477, 0;
	@%p47 bra 	$L__BB4_55;

$L__BB4_56:
	mov.u64 	%rd269, -3958705157555305931;
	mul.hi.u64 	%rd270, %rd477, %rd269;
	setp.gt.s64 	%p48, %rd270, 0;
	shl.b64 	%rd271, %rd270, 1;
	mul.lo.s64 	%rd272, %rd477, -3958705157555305931;
	shr.u64 	%rd273, %rd272, 63;
	or.b64  	%rd274, %rd271, %rd273;
	selp.b32 	%r212, -1, 0, %p48;
	mul.lo.s64 	%rd275, %rd477, -7917410315110611862;
	selp.b64 	%rd276, %rd275, %rd272, %p48;
	selp.b64 	%rd277, %rd274, %rd270, %p48;
	setp.ne.s64 	%p49, %rd276, 0;
	selp.u64 	%rd278, 1, 0, %p49;
	add.s64 	%rd279, %rd277, %rd278;
	add.s32 	%r213, %r350, %r212;
	add.s32 	%r214, %r213, 1022;
	cvt.u64.u32 	%rd280, %r214;
	shl.b64 	%rd281, %rd280, 52;
	shr.u64 	%rd282, %rd279, 11;
	add.s64 	%rd283, %rd282, %rd281;
	bfe.u64 	%rd284, %rd279, 10, 1;
	add.s64 	%rd285, %rd283, %rd284;
	or.b64  	%rd286, %rd285, %rd474;
	mov.b64 	%fd469, %rd286;
	bra.uni 	$L__BB4_57;

$L__BB4_45:
	mov.f64 	%fd176, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd163, %fd41, %fd176;
	// begin inline asm
	cvt.rni.s32.f64 	%r351, %fd163;
	// end inline asm
	cvt.rn.f64.s32 	%fd177, %r351;
	neg.f64 	%fd173, %fd177;
	mov.f64 	%fd166, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd164, %fd173, %fd166, %fd41;
	// end inline asm
	mov.f64 	%fd170, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd168, %fd173, %fd170, %fd164;
	// end inline asm
	mov.f64 	%fd174, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd469, %fd173, %fd174, %fd168;
	// end inline asm

$L__BB4_57:
	add.s32 	%r70, %r351, 1;
	and.b32  	%r215, %r70, 1;
	setp.eq.b32 	%p50, %r215, 1;
	mov.pred 	%p51, 0;
	xor.pred  	%p52, %p50, %p51;
	not.pred 	%p53, %p52;
	mul.rn.f64 	%fd45, %fd469, %fd469;
	@%p53 bra 	$L__BB4_59;
	bra.uni 	$L__BB4_58;

$L__BB4_59:
	mov.f64 	%fd207, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd209, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd206, %fd207, %fd45, %fd209;
	// end inline asm
	mov.f64 	%fd213, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd210, %fd206, %fd45, %fd213;
	// end inline asm
	mov.f64 	%fd217, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd214, %fd210, %fd45, %fd217;
	// end inline asm
	mov.f64 	%fd221, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd218, %fd214, %fd45, %fd221;
	// end inline asm
	mov.f64 	%fd225, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd222, %fd218, %fd45, %fd225;
	// end inline asm
	mul.rn.f64 	%fd227, %fd222, %fd45;
	// begin inline asm
	fma.rn.f64 	%fd470, %fd227, %fd469, %fd469;
	// end inline asm
	bra.uni 	$L__BB4_60;

$L__BB4_58:
	mov.f64 	%fd179, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd181, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd178, %fd179, %fd45, %fd181;
	// end inline asm
	mov.f64 	%fd185, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd182, %fd178, %fd45, %fd185;
	// end inline asm
	mov.f64 	%fd189, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd186, %fd182, %fd45, %fd189;
	// end inline asm
	mov.f64 	%fd193, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd190, %fd186, %fd45, %fd193;
	// end inline asm
	mov.f64 	%fd197, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd194, %fd190, %fd45, %fd197;
	// end inline asm
	mov.f64 	%fd201, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd198, %fd194, %fd45, %fd201;
	// end inline asm
	mov.f64 	%fd205, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd470, %fd198, %fd45, %fd205;
	// end inline asm

$L__BB4_60:
	and.b32  	%r216, %r70, 2;
	setp.eq.s32 	%p54, %r216, 0;
	neg.f64 	%fd230, %fd470;
	selp.f64 	%fd471, %fd470, %fd230, %p54;

$L__BB4_61:
	setp.eq.f64 	%p55, %fd41, 0d0000000000000000;
	or.pred  	%p56, %p55, %p1;
	@%p56 bra 	$L__BB4_79;
	bra.uni 	$L__BB4_62;

$L__BB4_79:
	mov.f64 	%fd300, 0d0000000000000000;
	mul.rn.f64 	%fd474, %fd41, %fd300;
	bra.uni 	$L__BB4_80;

$L__BB4_62:
	add.u64 	%rd55, %SPL, 0;
	abs.f64 	%fd231, %fd41;
	setp.gt.f64 	%p57, %fd231, 0d41E0000000000000;
	@%p57 bra 	$L__BB4_64;
	bra.uni 	$L__BB4_63;

$L__BB4_64:
	mov.b64 	%rd56, %fd41;
	and.b64  	%rd57, %rd56, -9223372036854775808;
	shr.u64 	%rd58, %rd56, 52;
	cvt.u32.u64 	%r218, %rd58;
	and.b32  	%r219, %r218, 2047;
	add.s32 	%r72, %r219, -1024;
	shr.u32 	%r220, %r72, 6;
	mov.u32 	%r221, 16;
	sub.s32 	%r222, %r221, %r220;
	mov.u32 	%r223, 15;
	sub.s32 	%r73, %r223, %r220;
	mov.u32 	%r224, 19;
	sub.s32 	%r225, %r224, %r220;
	min.s32 	%r74, %r225, 18;
	setp.gt.s32 	%p58, %r222, %r74;
	mov.u64 	%rd481, 0;
	mov.u32 	%r353, %r73;
	@%p58 bra 	$L__BB4_67;

	shl.b64 	%rd290, %rd56, 11;
	or.b64  	%rd59, %rd290, -9223372036854775808;
	add.s32 	%r226, %r73, -15;
	mul.wide.s32 	%rd291, %r226, 8;
	mov.u64 	%rd292, __internal_i2opi_d;
	add.s64 	%rd293, %rd292, %rd291;
	add.s64 	%rd479, %rd293, 120;
	mov.u64 	%rd478, %rd55;
	mov.u32 	%r353, %r73;

$L__BB4_66:
	.pragma "nounroll";
	ld.const.u64 	%rd294, [%rd479];
	mul.lo.s64 	%rd295, %rd294, %rd59;
	mul.hi.u64 	%rd296, %rd294, %rd59;
	add.s64 	%rd297, %rd295, %rd481;
	setp.lt.u64 	%p59, %rd297, %rd295;
	selp.u64 	%rd298, 1, 0, %p59;
	add.s64 	%rd481, %rd296, %rd298;
	st.local.u64 	[%rd478], %rd297;
	add.s64 	%rd479, %rd479, 8;
	add.s64 	%rd478, %rd478, 8;
	add.s32 	%r353, %r353, 1;
	setp.lt.s32 	%p60, %r353, %r74;
	@%p60 bra 	$L__BB4_66;

$L__BB4_67:
	sub.s32 	%r227, %r353, %r73;
	mul.wide.s32 	%rd299, %r227, 8;
	add.s64 	%rd300, %rd55, %rd299;
	st.local.u64 	[%rd300], %rd481;
	ld.local.u64 	%rd483, [%rd55+24];
	ld.local.u64 	%rd482, [%rd55+16];
	and.b32  	%r78, %r72, 63;
	setp.eq.s32 	%p61, %r78, 0;
	@%p61 bra 	$L__BB4_69;

	neg.s64 	%rd301, %rd58;
	shl.b64 	%rd302, %rd483, %r78;
	cvt.u32.u64 	%r228, %rd301;
	and.b32  	%r229, %r228, 63;
	shr.u64 	%rd303, %rd482, %r229;
	or.b64  	%rd483, %rd303, %rd302;
	shl.b64 	%rd304, %rd482, %r78;
	ld.local.u64 	%rd305, [%rd55+8];
	shr.u64 	%rd306, %rd305, %r229;
	or.b64  	%rd482, %rd306, %rd304;

$L__BB4_69:
	shr.u64 	%rd307, %rd483, 62;
	cvt.u32.u64 	%r230, %rd307;
	shr.u64 	%rd308, %rd482, 62;
	shl.b64 	%rd309, %rd483, 2;
	or.b64  	%rd489, %rd309, %rd308;
	shl.b64 	%rd488, %rd482, 2;
	setp.ne.s64 	%p62, %rd488, 0;
	selp.u64 	%rd310, 1, 0, %p62;
	or.b64  	%rd311, %rd489, %rd310;
	setp.lt.u64 	%p63, %rd311, -9223372036854775807;
	setp.gt.u64 	%p64, %rd311, -9223372036854775808;
	selp.u32 	%r231, 1, 0, %p64;
	add.s32 	%r79, %r231, %r230;
	mov.u64 	%rd486, %rd57;
	@%p63 bra 	$L__BB4_71;

	not.b64 	%rd312, %rd489;
	neg.s64 	%rd77, %rd488;
	setp.eq.s64 	%p65, %rd488, 0;
	selp.u64 	%rd313, 1, 0, %p65;
	add.s64 	%rd489, %rd312, %rd313;
	xor.b64  	%rd486, %rd57, -9223372036854775808;
	mov.u64 	%rd488, %rd77;

$L__BB4_71:
	setp.lt.s64 	%p66, %rd489, 1;
	setp.eq.s64 	%p67, %rd57, 0;
	neg.s32 	%r233, %r79;
	mov.u32 	%r355, 0;
	selp.b32 	%r356, %r79, %r233, %p67;
	@%p66 bra 	$L__BB4_74;

$L__BB4_73:
	shr.u64 	%rd314, %rd488, 63;
	shl.b64 	%rd315, %rd489, 1;
	or.b64  	%rd489, %rd315, %rd314;
	shl.b64 	%rd488, %rd488, 1;
	add.s32 	%r355, %r355, -1;
	setp.gt.s64 	%p68, %rd489, 0;
	@%p68 bra 	$L__BB4_73;

$L__BB4_74:
	mov.u64 	%rd316, -3958705157555305931;
	mul.hi.u64 	%rd317, %rd489, %rd316;
	setp.gt.s64 	%p69, %rd317, 0;
	shl.b64 	%rd318, %rd317, 1;
	mul.lo.s64 	%rd319, %rd489, -3958705157555305931;
	shr.u64 	%rd320, %rd319, 63;
	or.b64  	%rd321, %rd318, %rd320;
	selp.b32 	%r235, -1, 0, %p69;
	mul.lo.s64 	%rd322, %rd489, -7917410315110611862;
	selp.b64 	%rd323, %rd322, %rd319, %p69;
	selp.b64 	%rd324, %rd321, %rd317, %p69;
	setp.ne.s64 	%p70, %rd323, 0;
	selp.u64 	%rd325, 1, 0, %p70;
	add.s64 	%rd326, %rd324, %rd325;
	add.s32 	%r236, %r355, %r235;
	add.s32 	%r237, %r236, 1022;
	cvt.u64.u32 	%rd327, %r237;
	shl.b64 	%rd328, %rd327, 52;
	shr.u64 	%rd329, %rd326, 11;
	add.s64 	%rd330, %rd329, %rd328;
	bfe.u64 	%rd331, %rd326, 10, 1;
	add.s64 	%rd332, %rd330, %rd331;
	or.b64  	%rd333, %rd332, %rd486;
	mov.b64 	%fd472, %rd333;
	bra.uni 	$L__BB4_75;

$L__BB4_63:
	mov.f64 	%fd245, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd232, %fd41, %fd245;
	// begin inline asm
	cvt.rni.s32.f64 	%r356, %fd232;
	// end inline asm
	cvt.rn.f64.s32 	%fd246, %r356;
	neg.f64 	%fd242, %fd246;
	mov.f64 	%fd235, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd233, %fd242, %fd235, %fd41;
	// end inline asm
	mov.f64 	%fd239, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd237, %fd242, %fd239, %fd233;
	// end inline asm
	mov.f64 	%fd243, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd472, %fd242, %fd243, %fd237;
	// end inline asm

$L__BB4_75:
	and.b32  	%r238, %r356, 1;
	setp.eq.b32 	%p71, %r238, 1;
	mov.pred 	%p72, 0;
	xor.pred  	%p73, %p71, %p72;
	not.pred 	%p74, %p73;
	mul.rn.f64 	%fd54, %fd472, %fd472;
	@%p74 bra 	$L__BB4_77;
	bra.uni 	$L__BB4_76;

$L__BB4_77:
	mov.f64 	%fd276, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd278, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd275, %fd276, %fd54, %fd278;
	// end inline asm
	mov.f64 	%fd282, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd279, %fd275, %fd54, %fd282;
	// end inline asm
	mov.f64 	%fd286, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd283, %fd279, %fd54, %fd286;
	// end inline asm
	mov.f64 	%fd290, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd287, %fd283, %fd54, %fd290;
	// end inline asm
	mov.f64 	%fd294, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd291, %fd287, %fd54, %fd294;
	// end inline asm
	mul.rn.f64 	%fd296, %fd291, %fd54;
	// begin inline asm
	fma.rn.f64 	%fd473, %fd296, %fd472, %fd472;
	// end inline asm
	bra.uni 	$L__BB4_78;

$L__BB4_76:
	mov.f64 	%fd248, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd250, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd247, %fd248, %fd54, %fd250;
	// end inline asm
	mov.f64 	%fd254, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd251, %fd247, %fd54, %fd254;
	// end inline asm
	mov.f64 	%fd258, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd255, %fd251, %fd54, %fd258;
	// end inline asm
	mov.f64 	%fd262, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd259, %fd255, %fd54, %fd262;
	// end inline asm
	mov.f64 	%fd266, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd263, %fd259, %fd54, %fd266;
	// end inline asm
	mov.f64 	%fd270, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd267, %fd263, %fd54, %fd270;
	// end inline asm
	mov.f64 	%fd274, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd473, %fd267, %fd54, %fd274;
	// end inline asm

$L__BB4_78:
	and.b32  	%r239, %r356, 2;
	setp.eq.s32 	%p75, %r239, 0;
	neg.f64 	%fd299, %fd473;
	selp.f64 	%fd474, %fd473, %fd299, %p75;

$L__BB4_80:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r240}, %fd40;
	}
	and.b32  	%r241, %r240, 2147483647;
	setp.eq.s32 	%p76, %r241, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r242, %temp}, %fd40;
	}
	setp.eq.s32 	%p77, %r242, 0;
	and.pred  	%p2, %p77, %p76;
	mov.f64 	%fd477, 0dFFF8000000000000;
	@%p2 bra 	$L__BB4_98;

	add.u64 	%rd88, %SPL, 0;
	abs.f64 	%fd302, %fd40;
	setp.gt.f64 	%p78, %fd302, 0d41E0000000000000;
	@%p78 bra 	$L__BB4_83;
	bra.uni 	$L__BB4_82;

$L__BB4_83:
	mov.b64 	%rd89, %fd40;
	and.b64  	%rd90, %rd89, -9223372036854775808;
	shr.u64 	%rd91, %rd89, 52;
	cvt.u32.u64 	%r244, %rd91;
	and.b32  	%r245, %r244, 2047;
	add.s32 	%r86, %r245, -1024;
	shr.u32 	%r246, %r86, 6;
	mov.u32 	%r247, 16;
	sub.s32 	%r248, %r247, %r246;
	mov.u32 	%r249, 15;
	sub.s32 	%r87, %r249, %r246;
	mov.u32 	%r250, 19;
	sub.s32 	%r251, %r250, %r246;
	min.s32 	%r88, %r251, 18;
	setp.gt.s32 	%p79, %r248, %r88;
	mov.u64 	%rd493, 0;
	mov.u32 	%r358, %r87;
	@%p79 bra 	$L__BB4_86;

	shl.b64 	%rd337, %rd89, 11;
	or.b64  	%rd92, %rd337, -9223372036854775808;
	add.s32 	%r252, %r87, -15;
	mul.wide.s32 	%rd338, %r252, 8;
	mov.u64 	%rd339, __internal_i2opi_d;
	add.s64 	%rd340, %rd339, %rd338;
	add.s64 	%rd491, %rd340, 120;
	mov.u64 	%rd490, %rd88;
	mov.u32 	%r358, %r87;

$L__BB4_85:
	.pragma "nounroll";
	ld.const.u64 	%rd341, [%rd491];
	mul.lo.s64 	%rd342, %rd341, %rd92;
	mul.hi.u64 	%rd343, %rd341, %rd92;
	add.s64 	%rd344, %rd342, %rd493;
	setp.lt.u64 	%p80, %rd344, %rd342;
	selp.u64 	%rd345, 1, 0, %p80;
	add.s64 	%rd493, %rd343, %rd345;
	st.local.u64 	[%rd490], %rd344;
	add.s64 	%rd491, %rd491, 8;
	add.s64 	%rd490, %rd490, 8;
	add.s32 	%r358, %r358, 1;
	setp.lt.s32 	%p81, %r358, %r88;
	@%p81 bra 	$L__BB4_85;

$L__BB4_86:
	sub.s32 	%r253, %r358, %r87;
	mul.wide.s32 	%rd346, %r253, 8;
	add.s64 	%rd347, %rd88, %rd346;
	st.local.u64 	[%rd347], %rd493;
	ld.local.u64 	%rd495, [%rd88+24];
	ld.local.u64 	%rd494, [%rd88+16];
	and.b32  	%r92, %r86, 63;
	setp.eq.s32 	%p82, %r92, 0;
	@%p82 bra 	$L__BB4_88;

	neg.s64 	%rd348, %rd91;
	shl.b64 	%rd349, %rd495, %r92;
	cvt.u32.u64 	%r254, %rd348;
	and.b32  	%r255, %r254, 63;
	shr.u64 	%rd350, %rd494, %r255;
	or.b64  	%rd495, %rd350, %rd349;
	shl.b64 	%rd351, %rd494, %r92;
	ld.local.u64 	%rd352, [%rd88+8];
	shr.u64 	%rd353, %rd352, %r255;
	or.b64  	%rd494, %rd353, %rd351;

$L__BB4_88:
	shr.u64 	%rd354, %rd495, 62;
	cvt.u32.u64 	%r256, %rd354;
	shr.u64 	%rd355, %rd494, 62;
	shl.b64 	%rd356, %rd495, 2;
	or.b64  	%rd501, %rd356, %rd355;
	shl.b64 	%rd500, %rd494, 2;
	setp.ne.s64 	%p83, %rd500, 0;
	selp.u64 	%rd357, 1, 0, %p83;
	or.b64  	%rd358, %rd501, %rd357;
	setp.lt.u64 	%p84, %rd358, -9223372036854775807;
	setp.gt.u64 	%p85, %rd358, -9223372036854775808;
	selp.u32 	%r257, 1, 0, %p85;
	add.s32 	%r93, %r257, %r256;
	mov.u64 	%rd498, %rd90;
	@%p84 bra 	$L__BB4_90;

	not.b64 	%rd359, %rd501;
	neg.s64 	%rd110, %rd500;
	setp.eq.s64 	%p86, %rd500, 0;
	selp.u64 	%rd360, 1, 0, %p86;
	add.s64 	%rd501, %rd359, %rd360;
	xor.b64  	%rd498, %rd90, -9223372036854775808;
	mov.u64 	%rd500, %rd110;

$L__BB4_90:
	setp.lt.s64 	%p87, %rd501, 1;
	setp.eq.s64 	%p88, %rd90, 0;
	neg.s32 	%r259, %r93;
	mov.u32 	%r360, 0;
	selp.b32 	%r361, %r93, %r259, %p88;
	@%p87 bra 	$L__BB4_93;

$L__BB4_92:
	shr.u64 	%rd361, %rd500, 63;
	shl.b64 	%rd362, %rd501, 1;
	or.b64  	%rd501, %rd362, %rd361;
	shl.b64 	%rd500, %rd500, 1;
	add.s32 	%r360, %r360, -1;
	setp.gt.s64 	%p89, %rd501, 0;
	@%p89 bra 	$L__BB4_92;

$L__BB4_93:
	mov.u64 	%rd363, -3958705157555305931;
	mul.hi.u64 	%rd364, %rd501, %rd363;
	setp.gt.s64 	%p90, %rd364, 0;
	shl.b64 	%rd365, %rd364, 1;
	mul.lo.s64 	%rd366, %rd501, -3958705157555305931;
	shr.u64 	%rd367, %rd366, 63;
	or.b64  	%rd368, %rd365, %rd367;
	selp.b32 	%r261, -1, 0, %p90;
	mul.lo.s64 	%rd369, %rd501, -7917410315110611862;
	selp.b64 	%rd370, %rd369, %rd366, %p90;
	selp.b64 	%rd371, %rd368, %rd364, %p90;
	setp.ne.s64 	%p91, %rd370, 0;
	selp.u64 	%rd372, 1, 0, %p91;
	add.s64 	%rd373, %rd371, %rd372;
	add.s32 	%r262, %r360, %r261;
	add.s32 	%r263, %r262, 1022;
	cvt.u64.u32 	%rd374, %r263;
	shl.b64 	%rd375, %rd374, 52;
	shr.u64 	%rd376, %rd373, 11;
	add.s64 	%rd377, %rd376, %rd375;
	bfe.u64 	%rd378, %rd373, 10, 1;
	add.s64 	%rd379, %rd377, %rd378;
	or.b64  	%rd380, %rd379, %rd498;
	mov.b64 	%fd475, %rd380;
	bra.uni 	$L__BB4_94;

$L__BB4_82:
	mov.f64 	%fd316, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd303, %fd40, %fd316;
	// begin inline asm
	cvt.rni.s32.f64 	%r361, %fd303;
	// end inline asm
	cvt.rn.f64.s32 	%fd317, %r361;
	neg.f64 	%fd313, %fd317;
	mov.f64 	%fd306, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd304, %fd313, %fd306, %fd40;
	// end inline asm
	mov.f64 	%fd310, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd308, %fd313, %fd310, %fd304;
	// end inline asm
	mov.f64 	%fd314, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd475, %fd313, %fd314, %fd308;
	// end inline asm

$L__BB4_94:
	add.s32 	%r99, %r361, 1;
	and.b32  	%r264, %r99, 1;
	setp.eq.b32 	%p92, %r264, 1;
	mov.pred 	%p93, 0;
	xor.pred  	%p94, %p92, %p93;
	not.pred 	%p95, %p94;
	mul.rn.f64 	%fd64, %fd475, %fd475;
	@%p95 bra 	$L__BB4_96;
	bra.uni 	$L__BB4_95;

$L__BB4_96:
	mov.f64 	%fd347, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd349, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd346, %fd347, %fd64, %fd349;
	// end inline asm
	mov.f64 	%fd353, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd350, %fd346, %fd64, %fd353;
	// end inline asm
	mov.f64 	%fd357, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd354, %fd350, %fd64, %fd357;
	// end inline asm
	mov.f64 	%fd361, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd358, %fd354, %fd64, %fd361;
	// end inline asm
	mov.f64 	%fd365, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd362, %fd358, %fd64, %fd365;
	// end inline asm
	mul.rn.f64 	%fd367, %fd362, %fd64;
	// begin inline asm
	fma.rn.f64 	%fd476, %fd367, %fd475, %fd475;
	// end inline asm
	bra.uni 	$L__BB4_97;

$L__BB4_95:
	mov.f64 	%fd319, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd321, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd318, %fd319, %fd64, %fd321;
	// end inline asm
	mov.f64 	%fd325, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd322, %fd318, %fd64, %fd325;
	// end inline asm
	mov.f64 	%fd329, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd326, %fd322, %fd64, %fd329;
	// end inline asm
	mov.f64 	%fd333, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd330, %fd326, %fd64, %fd333;
	// end inline asm
	mov.f64 	%fd337, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd334, %fd330, %fd64, %fd337;
	// end inline asm
	mov.f64 	%fd341, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd338, %fd334, %fd64, %fd341;
	// end inline asm
	mov.f64 	%fd345, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd476, %fd338, %fd64, %fd345;
	// end inline asm

$L__BB4_97:
	and.b32  	%r265, %r99, 2;
	setp.eq.s32 	%p96, %r265, 0;
	neg.f64 	%fd370, %fd476;
	selp.f64 	%fd477, %fd476, %fd370, %p96;

$L__BB4_98:
	setp.eq.f64 	%p97, %fd40, 0d0000000000000000;
	or.pred  	%p98, %p97, %p2;
	@%p98 bra 	$L__BB4_117;
	bra.uni 	$L__BB4_99;

$L__BB4_117:
	mov.f64 	%fd440, 0d0000000000000000;
	mul.rn.f64 	%fd480, %fd40, %fd440;
	bra.uni 	$L__BB4_118;

$L__BB4_99:
	add.u64 	%rd121, %SPL, 0;
	abs.f64 	%fd371, %fd40;
	setp.gt.f64 	%p99, %fd371, 0d41E0000000000000;
	@%p99 bra 	$L__BB4_101;
	bra.uni 	$L__BB4_100;

$L__BB4_101:
	mov.b64 	%rd122, %fd40;
	and.b64  	%rd123, %rd122, -9223372036854775808;
	shr.u64 	%rd124, %rd122, 52;
	cvt.u32.u64 	%r267, %rd124;
	and.b32  	%r268, %r267, 2047;
	add.s32 	%r101, %r268, -1024;
	shr.u32 	%r269, %r101, 6;
	mov.u32 	%r270, 16;
	sub.s32 	%r271, %r270, %r269;
	mov.u32 	%r272, 15;
	sub.s32 	%r102, %r272, %r269;
	mov.u32 	%r273, 19;
	sub.s32 	%r274, %r273, %r269;
	min.s32 	%r103, %r274, 18;
	setp.gt.s32 	%p100, %r271, %r103;
	mov.u64 	%rd505, 0;
	mov.u32 	%r363, %r102;
	@%p100 bra 	$L__BB4_104;

	shl.b64 	%rd384, %rd122, 11;
	or.b64  	%rd125, %rd384, -9223372036854775808;
	add.s32 	%r275, %r102, -15;
	mul.wide.s32 	%rd385, %r275, 8;
	mov.u64 	%rd386, __internal_i2opi_d;
	add.s64 	%rd387, %rd386, %rd385;
	add.s64 	%rd503, %rd387, 120;
	mov.u64 	%rd502, %rd121;
	mov.u32 	%r363, %r102;

$L__BB4_103:
	.pragma "nounroll";
	ld.const.u64 	%rd388, [%rd503];
	mul.lo.s64 	%rd389, %rd388, %rd125;
	mul.hi.u64 	%rd390, %rd388, %rd125;
	add.s64 	%rd391, %rd389, %rd505;
	setp.lt.u64 	%p101, %rd391, %rd389;
	selp.u64 	%rd392, 1, 0, %p101;
	add.s64 	%rd505, %rd390, %rd392;
	st.local.u64 	[%rd502], %rd391;
	add.s64 	%rd503, %rd503, 8;
	add.s64 	%rd502, %rd502, 8;
	add.s32 	%r363, %r363, 1;
	setp.lt.s32 	%p102, %r363, %r103;
	@%p102 bra 	$L__BB4_103;

$L__BB4_104:
	sub.s32 	%r276, %r363, %r102;
	mul.wide.s32 	%rd393, %r276, 8;
	add.s64 	%rd394, %rd121, %rd393;
	st.local.u64 	[%rd394], %rd505;
	ld.local.u64 	%rd507, [%rd121+24];
	ld.local.u64 	%rd506, [%rd121+16];
	and.b32  	%r107, %r101, 63;
	setp.eq.s32 	%p103, %r107, 0;
	@%p103 bra 	$L__BB4_106;

	neg.s64 	%rd395, %rd124;
	shl.b64 	%rd396, %rd507, %r107;
	cvt.u32.u64 	%r277, %rd395;
	and.b32  	%r278, %r277, 63;
	shr.u64 	%rd397, %rd506, %r278;
	or.b64  	%rd507, %rd397, %rd396;
	shl.b64 	%rd398, %rd506, %r107;
	ld.local.u64 	%rd399, [%rd121+8];
	shr.u64 	%rd400, %rd399, %r278;
	or.b64  	%rd506, %rd400, %rd398;

$L__BB4_106:
	shr.u64 	%rd401, %rd507, 62;
	cvt.u32.u64 	%r279, %rd401;
	shr.u64 	%rd402, %rd506, 62;
	shl.b64 	%rd403, %rd507, 2;
	or.b64  	%rd513, %rd403, %rd402;
	shl.b64 	%rd512, %rd506, 2;
	setp.ne.s64 	%p104, %rd512, 0;
	selp.u64 	%rd404, 1, 0, %p104;
	or.b64  	%rd405, %rd513, %rd404;
	setp.lt.u64 	%p105, %rd405, -9223372036854775807;
	setp.gt.u64 	%p106, %rd405, -9223372036854775808;
	selp.u32 	%r280, 1, 0, %p106;
	add.s32 	%r108, %r280, %r279;
	mov.u64 	%rd510, %rd123;
	@%p105 bra 	$L__BB4_108;

	not.b64 	%rd406, %rd513;
	neg.s64 	%rd143, %rd512;
	setp.eq.s64 	%p107, %rd512, 0;
	selp.u64 	%rd407, 1, 0, %p107;
	add.s64 	%rd513, %rd406, %rd407;
	xor.b64  	%rd510, %rd123, -9223372036854775808;
	mov.u64 	%rd512, %rd143;

$L__BB4_108:
	setp.lt.s64 	%p108, %rd513, 1;
	setp.eq.s64 	%p109, %rd123, 0;
	neg.s32 	%r282, %r108;
	selp.b32 	%r366, %r108, %r282, %p109;
	mov.u32 	%r365, 1022;
	@%p108 bra 	$L__BB4_112;

	mov.u32 	%r364, 0;

$L__BB4_110:
	mov.u32 	%r110, %r364;
	shr.u64 	%rd408, %rd512, 63;
	shl.b64 	%rd409, %rd513, 1;
	or.b64  	%rd513, %rd409, %rd408;
	shl.b64 	%rd512, %rd512, 1;
	add.s32 	%r364, %r110, -1;
	setp.gt.s64 	%p110, %rd513, 0;
	@%p110 bra 	$L__BB4_110;

	add.s32 	%r365, %r110, 1021;

$L__BB4_112:
	mov.u64 	%rd410, -3958705157555305931;
	mul.hi.u64 	%rd411, %rd513, %rd410;
	setp.gt.s64 	%p111, %rd411, 0;
	shl.b64 	%rd412, %rd411, 1;
	mul.lo.s64 	%rd413, %rd513, -3958705157555305931;
	shr.u64 	%rd414, %rd413, 63;
	or.b64  	%rd415, %rd412, %rd414;
	selp.b32 	%r284, -1, 0, %p111;
	mul.lo.s64 	%rd416, %rd513, -7917410315110611862;
	selp.b64 	%rd417, %rd416, %rd413, %p111;
	selp.b64 	%rd418, %rd415, %rd411, %p111;
	setp.ne.s64 	%p112, %rd417, 0;
	selp.u64 	%rd419, 1, 0, %p112;
	add.s64 	%rd420, %rd418, %rd419;
	add.s32 	%r285, %r365, %r284;
	cvt.u64.u32 	%rd421, %r285;
	shl.b64 	%rd422, %rd421, 52;
	shr.u64 	%rd423, %rd420, 11;
	add.s64 	%rd424, %rd423, %rd422;
	bfe.u64 	%rd425, %rd420, 10, 1;
	add.s64 	%rd426, %rd424, %rd425;
	or.b64  	%rd427, %rd426, %rd510;
	mov.b64 	%fd478, %rd427;
	bra.uni 	$L__BB4_113;

$L__BB4_100:
	mov.f64 	%fd385, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd372, %fd40, %fd385;
	// begin inline asm
	cvt.rni.s32.f64 	%r366, %fd372;
	// end inline asm
	cvt.rn.f64.s32 	%fd386, %r366;
	neg.f64 	%fd382, %fd386;
	mov.f64 	%fd375, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd373, %fd382, %fd375, %fd40;
	// end inline asm
	mov.f64 	%fd379, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd377, %fd382, %fd379, %fd373;
	// end inline asm
	mov.f64 	%fd383, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd478, %fd382, %fd383, %fd377;
	// end inline asm

$L__BB4_113:
	and.b32  	%r286, %r366, 1;
	setp.eq.b32 	%p113, %r286, 1;
	mov.pred 	%p114, 0;
	xor.pred  	%p115, %p113, %p114;
	not.pred 	%p116, %p115;
	mul.rn.f64 	%fd73, %fd478, %fd478;
	@%p116 bra 	$L__BB4_115;
	bra.uni 	$L__BB4_114;

$L__BB4_115:
	mov.f64 	%fd416, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd418, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd415, %fd416, %fd73, %fd418;
	// end inline asm
	mov.f64 	%fd422, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd419, %fd415, %fd73, %fd422;
	// end inline asm
	mov.f64 	%fd426, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd423, %fd419, %fd73, %fd426;
	// end inline asm
	mov.f64 	%fd430, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd427, %fd423, %fd73, %fd430;
	// end inline asm
	mov.f64 	%fd434, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd431, %fd427, %fd73, %fd434;
	// end inline asm
	mul.rn.f64 	%fd436, %fd431, %fd73;
	// begin inline asm
	fma.rn.f64 	%fd479, %fd436, %fd478, %fd478;
	// end inline asm
	bra.uni 	$L__BB4_116;

$L__BB4_114:
	mov.f64 	%fd388, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd390, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd387, %fd388, %fd73, %fd390;
	// end inline asm
	mov.f64 	%fd394, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd391, %fd387, %fd73, %fd394;
	// end inline asm
	mov.f64 	%fd398, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd395, %fd391, %fd73, %fd398;
	// end inline asm
	mov.f64 	%fd402, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd399, %fd395, %fd73, %fd402;
	// end inline asm
	mov.f64 	%fd406, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd403, %fd399, %fd73, %fd406;
	// end inline asm
	mov.f64 	%fd410, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd407, %fd403, %fd73, %fd410;
	// end inline asm
	mov.f64 	%fd414, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd479, %fd407, %fd73, %fd414;
	// end inline asm

$L__BB4_116:
	and.b32  	%r287, %r366, 2;
	setp.eq.s32 	%p117, %r287, 0;
	neg.f64 	%fd439, %fd479;
	selp.f64 	%fd480, %fd479, %fd439, %p117;

$L__BB4_118:
	mov.u32 	%r325, %ctaid.x;
	mov.b32 	%r324, %envreg0;
	add.s32 	%r323, %r324, %r325;
	mul.wide.s32 	%rd463, %r323, 4232760;
	add.s64 	%rd462, %rd154, %rd463;
	add.s64 	%rd461, %rd462, 4229304;
	mul.f64 	%fd441, %fd471, %fd477;
	mov.u64 	%rd428, 0;
	st.global.f64 	[%rd461+-341184], %fd441;
	mul.f64 	%fd442, %fd471, %fd480;
	st.global.f64 	[%rd461+-341176], %fd442;
	neg.f64 	%fd443, %fd474;
	st.global.f64 	[%rd461+-341168], %fd443;
	neg.f64 	%fd444, %fd480;
	st.global.f64 	[%rd461+-341152], %fd444;
	st.global.f64 	[%rd461+-341144], %fd477;
	st.global.u64 	[%rd461+-341136], %rd428;
	mul.f64 	%fd445, %fd474, %fd477;
	st.global.f64 	[%rd461+-341120], %fd445;
	mul.f64 	%fd446, %fd474, %fd480;
	st.global.f64 	[%rd461+-341112], %fd446;
	st.global.f64 	[%rd461+-341104], %fd471;
	neg.f64 	%fd447, %fd445;
	st.global.f64 	[%rd461+-340928], %fd447;
	neg.f64 	%fd448, %fd446;
	st.global.f64 	[%rd461+-340920], %fd448;
	neg.f64 	%fd449, %fd471;
	st.global.f64 	[%rd461+-340912], %fd449;
	st.global.u64 	[%rd461+-340896], %rd428;
	st.global.u64 	[%rd461+-340888], %rd428;
	st.global.u64 	[%rd461+-340880], %rd428;
	st.global.f64 	[%rd461+-340864], %fd441;
	st.global.f64 	[%rd461+-340856], %fd442;
	st.global.f64 	[%rd461+-340848], %fd443;
	neg.f64 	%fd450, %fd442;
	st.global.f64 	[%rd461+-340800], %fd450;
	st.global.f64 	[%rd461+-340792], %fd441;
	st.global.u64 	[%rd461+-340784], %rd428;
	neg.f64 	%fd451, %fd477;
	st.global.f64 	[%rd461+-340768], %fd451;
	st.global.f64 	[%rd461+-340760], %fd444;
	st.global.u64 	[%rd461+-340752], %rd428;
	st.global.f64 	[%rd461+-340736], %fd448;
	st.global.f64 	[%rd461+-340728], %fd445;
	st.global.u64 	[%rd461+-340720], %rd428;
	st.global.u64 	[%rd461+-48], %rd428;
	mov.u32 	%r288, 0;
	st.global.u32 	[%rd461+-12], %r288;
	st.global.u64 	[%rd461+-8], %rd428;
	st.global.u64 	[%rd461+-96], %rd428;

$L__BB4_119:
	mov.u32 	%r322, %tid.x;
	ld.global.u32 	%r289, [%rd3+-28];
	shr.s32 	%r290, %r289, 31;
	shr.u32 	%r291, %r290, 25;
	add.s32 	%r292, %r289, %r291;
	shr.s32 	%r293, %r292, 7;
	and.b32  	%r294, %r289, 127;
	setp.ne.s32 	%p118, %r294, 0;
	selp.u32 	%r295, 1, 0, %p118;
	add.s32 	%r296, %r293, %r295;
	mul.lo.s32 	%r115, %r296, %r322;
	add.s32 	%r297, %r115, %r296;
	min.s32 	%r116, %r297, %r289;
	setp.ge.s32 	%p119, %r115, %r116;
	@%p119 bra 	$L__BB4_130;

	add.s32 	%r117, %r115, 1;
	mov.u32 	%r367, 0;
	mul.lo.s64 	%rd430, %rd1, 4232760;
	add.s64 	%rd431, %rd154, %rd430;
	add.s64 	%rd432, %rd431, 1617616;
	mov.u32 	%r368, %r115;

$L__BB4_121:
	mov.u32 	%r119, %r368;
	add.s32 	%r120, %r117, %r367;
	add.s32 	%r368, %r119, 1;
	setp.lt.s32 	%p120, %r119, 0;
	@%p120 bra 	$L__BB4_129;

	and.b32  	%r122, %r120, 3;
	add.s32 	%r300, %r115, %r367;
	setp.lt.u32 	%p121, %r300, 3;
	mov.u32 	%r371, 1;
	@%p121 bra 	$L__BB4_125;

	sub.s32 	%r370, %r120, %r122;

$L__BB4_124:
	ld.global.u32 	%r302, [%rd3+-24];
	mad.lo.s32 	%r303, %r302, %r368, %r371;
	mul.wide.s32 	%rd429, %r303, 8;
	add.s64 	%rd433, %rd432, %rd429;
	mov.u64 	%rd434, 0;
	st.global.u64 	[%rd433], %rd434;
	ld.global.u32 	%r304, [%rd3+-24];
	mad.lo.s32 	%r305, %r304, %r368, %r371;
	add.s32 	%r306, %r305, 1;
	mul.wide.s32 	%rd435, %r306, 8;
	add.s64 	%rd436, %rd432, %rd435;
	st.global.u64 	[%rd436], %rd434;
	ld.global.u32 	%r307, [%rd3+-24];
	mad.lo.s32 	%r308, %r307, %r368, %r371;
	add.s32 	%r309, %r308, 2;
	mul.wide.s32 	%rd437, %r309, 8;
	add.s64 	%rd438, %rd432, %rd437;
	st.global.u64 	[%rd438], %rd434;
	ld.global.u32 	%r310, [%rd3+-24];
	mad.lo.s32 	%r311, %r310, %r368, %r371;
	add.s32 	%r312, %r311, 3;
	mul.wide.s32 	%rd439, %r312, 8;
	add.s64 	%rd440, %rd432, %rd439;
	st.global.u64 	[%rd440], %rd434;
	add.s32 	%r371, %r371, 4;
	add.s32 	%r370, %r370, -4;
	setp.ne.s32 	%p122, %r370, 0;
	@%p122 bra 	$L__BB4_124;

$L__BB4_125:
	setp.eq.s32 	%p123, %r122, 0;
	@%p123 bra 	$L__BB4_129;

	ld.global.u32 	%r313, [%rd3+-24];
	mad.lo.s32 	%r314, %r313, %r368, %r371;
	mul.wide.s32 	%rd441, %r314, 8;
	add.s64 	%rd444, %rd431, %rd441;
	mov.u64 	%rd445, 0;
	st.global.u64 	[%rd444+1617616], %rd445;
	setp.eq.s32 	%p124, %r122, 1;
	@%p124 bra 	$L__BB4_129;

	ld.global.u32 	%r315, [%rd3+-24];
	mad.lo.s32 	%r316, %r315, %r368, %r371;
	add.s32 	%r317, %r316, 1;
	mul.wide.s32 	%rd446, %r317, 8;
	add.s64 	%rd449, %rd431, %rd446;
	st.global.u64 	[%rd449+1617616], %rd445;
	setp.eq.s32 	%p125, %r122, 2;
	@%p125 bra 	$L__BB4_129;

	ld.global.u32 	%r318, [%rd3+-24];
	mad.lo.s32 	%r319, %r318, %r368, %r371;
	add.s32 	%r320, %r319, 2;
	mul.wide.s32 	%rd451, %r320, 8;
	add.s64 	%rd454, %rd431, %rd451;
	mov.u64 	%rd455, 0;
	st.global.u64 	[%rd454+1617616], %rd455;

$L__BB4_129:
	mul.wide.s32 	%rd458, %r368, 8;
	add.s64 	%rd459, %rd431, %rd458;
	mov.u64 	%rd460, 0;
	st.global.u64 	[%rd459+3881648], %rd460;
	add.s32 	%r367, %r367, 1;
	setp.lt.s32 	%p126, %r368, %r116;
	@%p126 bra 	$L__BB4_121;

$L__BB4_130:
	bar.sync 	0;
	bra.uni 	$L__BB4_131;

}
	// .globl	ClCalculateIter1Mrqcof1Matrix
.entry ClCalculateIter1Mrqcof1Matrix(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof1Matrix_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof1Matrix_param_1,
	.param .u32 ClCalculateIter1Mrqcof1Matrix_param_2
)
{
	.local .align 8 .b8 	__local_depot5[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<99>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<238>;
	.reg .f64 	%fd<618>;
	.reg .b64 	%rd<298>;


	mov.u64 	%SPL, __local_depot5;
	ld.param.u64 	%rd78, [ClCalculateIter1Mrqcof1Matrix_param_0];
	ld.param.u64 	%rd79, [ClCalculateIter1Mrqcof1Matrix_param_1];
	ld.param.u32 	%r67, [ClCalculateIter1Mrqcof1Matrix_param_2];
	mov.u32 	%r68, %ctaid.x;
	mov.b32 	%r69, %envreg0;
	add.s32 	%r70, %r69, %r68;
	cvt.s64.s32 	%rd1, %r70;
	mul.wide.s32 	%rd80, %r70, 4232760;
	add.s64 	%rd81, %rd78, %rd80;
	add.s64 	%rd2, %rd81, 4229304;
	ld.global.u32 	%r71, [%rd81+4229304];
	setp.ne.s32 	%p2, %r71, 0;
	@%p2 bra 	$L__BB5_79;
	bra.uni 	$L__BB5_1;

$L__BB5_79:
	ret;

$L__BB5_1:
	ld.global.u32 	%r72, [%rd2+8];
	setp.eq.s32 	%p3, %r72, 0;
	@%p3 bra 	$L__BB5_79;

	ld.global.u32 	%r73, [%rd2+4];
	setp.eq.s32 	%p4, %r73, 0;
	@%p4 bra 	$L__BB5_79;

	mov.u32 	%r74, %tid.x;
	and.b32  	%r75, %r67, 127;
	setp.ne.s32 	%p5, %r75, 0;
	selp.u32 	%r76, 1, 0, %p5;
	shr.s32 	%r77, %r67, 31;
	shr.u32 	%r78, %r77, 25;
	add.s32 	%r79, %r67, %r78;
	shr.s32 	%r80, %r79, 7;
	add.s32 	%r81, %r80, %r76;
	mul.lo.s32 	%r217, %r81, %r74;
	add.s32 	%r82, %r217, %r81;
	min.s32 	%r2, %r82, %r67;
	setp.ge.s32 	%p6, %r217, %r2;
	@%p6 bra 	$L__BB5_78;

	ld.global.u32 	%r83, [%rd2+-12];
	mov.f64 	%fd56, 0d401921FB54442D18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd56;
	}
	and.b32  	%r3, %r84, 2147483647;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r85, %temp}, %fd56;
	}
	mov.b64 	%fd1, {%r85, %r3};
	add.u64 	%rd3, %SPL, 0;
	mul.f64 	%fd2, %fd1, 0d4350000000000000;
	add.s32 	%r218, %r83, %r217;
	mul.lo.s64 	%rd87, %rd1, 4232760;
	add.s64 	%rd88, %rd78, %rd87;

$L__BB5_5:
	add.s32 	%r7, %r217, 1;
	add.s32 	%r8, %r218, 1;
	mul.wide.s32 	%rd83, %r218, 24;
	add.s64 	%rd84, %rd79, %rd83;
	mul.wide.s32 	%rd85, %r8, 8;
	add.s64 	%rd86, %rd79, %rd85;
	ld.global.f64 	%fd3, [%rd86+248];
	ld.global.f64 	%fd4, [%rd84+640312];
	ld.global.f64 	%fd5, [%rd84+160288];
	mul.f64 	%fd57, %fd5, %fd4;
	ld.global.f64 	%fd6, [%rd84+640304];
	ld.global.f64 	%fd7, [%rd84+160280];
	fma.rn.f64 	%fd58, %fd7, %fd6, %fd57;
	ld.global.f64 	%fd8, [%rd84+640320];
	ld.global.f64 	%fd9, [%rd84+160296];
	fma.rn.f64 	%fd59, %fd9, %fd8, %fd58;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd59;
	}
	abs.f64 	%fd10, %fd59;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd10;
	}
	setp.lt.s32 	%p7, %r86, 1071801958;
	@%p7 bra 	$L__BB5_13;
	bra.uni 	$L__BB5_6;

$L__BB5_13:
	mul.f64 	%fd107, %fd10, %fd10;
	mov.f64 	%fd108, 0dBFB3823B180754AF;
	mov.f64 	%fd109, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	mov.f64 	%fd127, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd128, %fd126, %fd107, %fd127;
	mov.f64 	%fd129, 0d3FB333333320F91B;
	fma.rn.f64 	%fd130, %fd128, %fd107, %fd129;
	mov.f64 	%fd131, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd132, %fd130, %fd107, %fd131;
	mul.f64 	%fd133, %fd107, %fd132;
	fma.rn.f64 	%fd18, %fd133, %fd10, %fd10;
	setp.lt.s32 	%p11, %r9, 0;
	@%p11 bra 	$L__BB5_15;

	mov.f64 	%fd134, 0dBC91A62633145C07;
	add.rn.f64 	%fd135, %fd18, %fd134;
	neg.f64 	%fd136, %fd135;
	mov.f64 	%fd137, 0d3FF921FB54442D18;
	add.rn.f64 	%fd606, %fd137, %fd136;
	bra.uni 	$L__BB5_16;

$L__BB5_6:
	mov.f64 	%fd60, 0d3FF0000000000000;
	sub.f64 	%fd11, %fd60, %fd10;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd11;
	}
	setp.lt.s32 	%p8, %r10, 1;
	@%p8 bra 	$L__BB5_8;

	add.s32 	%r87, %r10, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r88, %temp}, %fd11;
	}
	mov.b64 	%fd62, {%r88, %r87};
	// begin inline asm
	rsqrt.approx.ftz.f64 %fd61, %fd62;
	// end inline asm
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd61;
	}
	add.s32 	%r90, %r89, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r91, %temp}, %fd61;
	}
	mov.b64 	%fd63, {%r91, %r90};
	mul.f64 	%fd64, %fd62, %fd61;
	neg.f64 	%fd65, %fd64;
	fma.rn.f64 	%fd66, %fd64, %fd65, %fd62;
	fma.rn.f64 	%fd67, %fd66, %fd63, %fd64;
	neg.f64 	%fd68, %fd67;
	fma.rn.f64 	%fd69, %fd67, %fd68, %fd62;
	fma.rn.f64 	%fd71, %fd61, %fd68, %fd60;
	fma.rn.f64 	%fd72, %fd71, %fd63, %fd63;
	fma.rn.f64 	%fd73, %fd69, %fd72, %fd67;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd73;
	}
	add.s32 	%r93, %r92, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r94, %temp}, %fd73;
	}
	mov.b64 	%fd74, {%r94, %r93};
	mov.f64 	%fd75, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd76, 0d3EC715B371155F70;
	fma.rn.f64 	%fd77, %fd76, %fd11, %fd75;
	mov.f64 	%fd78, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd79, %fd77, %fd11, %fd78;
	mov.f64 	%fd80, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd81, %fd79, %fd11, %fd80;
	mov.f64 	%fd82, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd83, %fd81, %fd11, %fd82;
	mov.f64 	%fd84, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd85, %fd83, %fd11, %fd84;
	mov.f64 	%fd86, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd87, %fd85, %fd11, %fd86;
	mov.f64 	%fd88, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd89, %fd87, %fd11, %fd88;
	mov.f64 	%fd90, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd91, %fd89, %fd11, %fd90;
	mov.f64 	%fd92, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd93, %fd91, %fd11, %fd92;
	mov.f64 	%fd94, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd95, %fd93, %fd11, %fd94;
	mov.f64 	%fd96, 0d3F9333333333329C;
	fma.rn.f64 	%fd97, %fd95, %fd11, %fd96;
	mov.f64 	%fd98, 0d3FB5555555555555;
	fma.rn.f64 	%fd99, %fd97, %fd11, %fd98;
	mul.f64 	%fd100, %fd11, %fd99;
	fma.rn.f64 	%fd606, %fd100, %fd74, %fd74;
	bra.uni 	$L__BB5_9;

$L__BB5_15:
	mov.f64 	%fd138, 0d3C91A62633145C07;
	add.rn.f64 	%fd139, %fd18, %fd138;
	mov.f64 	%fd140, 0d3FF921FB54442D18;
	add.rn.f64 	%fd606, %fd140, %fd139;
	bra.uni 	$L__BB5_16;

$L__BB5_8:
	mov.f64 	%fd101, 0d0000000000000000;
	mul.rn.f64 	%fd606, %fd10, %fd101;

$L__BB5_9:
	setp.gt.s32 	%p9, %r10, -1;
	@%p9 bra 	$L__BB5_11;

	mov.f64 	%fd102, 0d7FF0000000000000;
	mul.rn.f64 	%fd606, %fd606, %fd102;

$L__BB5_11:
	setp.gt.s32 	%p10, %r9, -1;
	@%p10 bra 	$L__BB5_16;

	mov.f64 	%fd103, 0dBCA1A62633145C07;
	add.rn.f64 	%fd104, %fd606, %fd103;
	neg.f64 	%fd105, %fd104;
	mov.f64 	%fd106, 0d400921FB54442D18;
	add.rn.f64 	%fd606, %fd106, %fd105;

$L__BB5_16:
	ld.global.u32 	%r95, [%rd79+4387964];
	add.s32 	%r96, %r95, 2;
	mul.wide.s32 	%rd89, %r96, 8;
	add.s64 	%rd90, %rd88, %rd89;
	add.s64 	%rd5, %rd90, 3886472;
	ld.global.f64 	%fd141, [%rd90+3886472];
	neg.f64 	%fd142, %fd606;
	div.rn.f64 	%fd22, %fd142, %fd141;
	mov.f64 	%fd143, 0d4338000000000000;
	mov.f64 	%fd144, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd145, %fd22, %fd144, %fd143;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r11, %temp}, %fd145;
	}
	mov.f64 	%fd146, 0dC338000000000000;
	add.rn.f64 	%fd147, %fd145, %fd146;
	mov.f64 	%fd148, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd149, %fd147, %fd148, %fd22;
	mov.f64 	%fd150, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd151, %fd147, %fd150, %fd149;
	mov.f64 	%fd152, 0d3E928AF3FCA213EA;
	mov.f64 	%fd153, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd154, %fd153, %fd151, %fd152;
	mov.f64 	%fd155, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd156, %fd154, %fd151, %fd155;
	mov.f64 	%fd157, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd158, %fd156, %fd151, %fd157;
	mov.f64 	%fd159, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd160, %fd158, %fd151, %fd159;
	mov.f64 	%fd161, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd162, %fd160, %fd151, %fd161;
	mov.f64 	%fd163, 0d3F81111111122322;
	fma.rn.f64 	%fd164, %fd162, %fd151, %fd163;
	mov.f64 	%fd165, 0d3FA55555555502A1;
	fma.rn.f64 	%fd166, %fd164, %fd151, %fd165;
	mov.f64 	%fd167, 0d3FC5555555555511;
	fma.rn.f64 	%fd168, %fd166, %fd151, %fd167;
	mov.f64 	%fd169, 0d3FE000000000000B;
	fma.rn.f64 	%fd170, %fd168, %fd151, %fd169;
	mov.f64 	%fd171, 0d3FF0000000000000;
	fma.rn.f64 	%fd172, %fd170, %fd151, %fd171;
	fma.rn.f64 	%fd173, %fd172, %fd151, %fd171;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r12, %temp}, %fd173;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r13}, %fd173;
	}
	shl.b32 	%r97, %r11, 20;
	add.s32 	%r98, %r13, %r97;
	mov.b64 	%fd607, {%r12, %r98};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd22;
	}
	mov.b32 	%f2, %r99;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p12, %f1, 0f4086232B;
	@%p12 bra 	$L__BB5_19;

	setp.lt.f64 	%p13, %fd22, 0d0000000000000000;
	add.f64 	%fd174, %fd22, 0d7FF0000000000000;
	selp.f64 	%fd607, 0d0000000000000000, %fd174, %p13;
	setp.geu.f32 	%p14, %f1, 0f40874800;
	@%p14 bra 	$L__BB5_19;

	shr.u32 	%r100, %r11, 31;
	add.s32 	%r101, %r11, %r100;
	shr.s32 	%r102, %r101, 1;
	shl.b32 	%r103, %r102, 20;
	add.s32 	%r104, %r13, %r103;
	mov.b64 	%fd175, {%r12, %r104};
	sub.s32 	%r105, %r11, %r102;
	shl.b32 	%r106, %r105, 20;
	add.s32 	%r107, %r106, 1072693248;
	mov.u32 	%r108, 0;
	mov.b64 	%fd176, {%r108, %r107};
	mul.f64 	%fd607, %fd175, %fd176;

$L__BB5_19:
	ld.global.f64 	%fd177, [%rd5+-8];
	fma.rn.f64 	%fd178, %fd177, %fd607, 0d3FF0000000000000;
	ld.global.f64 	%fd179, [%rd5+8];
	fma.rn.f64 	%fd180, %fd179, %fd606, %fd178;
	mul.wide.s32 	%rd93, %r7, 8;
	add.s64 	%rd94, %rd88, %rd93;
	add.s64 	%rd7, %rd94, 3888592;
	st.global.f64 	[%rd94+3888592], %fd180;
	st.global.f64 	[%rd94+3896600], %fd607;
	ld.global.u32 	%r109, [%rd79+4387964];
	add.s32 	%r110, %r109, 1;
	add.s64 	%rd95, %rd88, 3886472;
	mul.wide.s32 	%rd96, %r110, 8;
	add.s64 	%rd97, %rd95, %rd96;
	ld.global.f64 	%fd181, [%rd97];
	mul.f64 	%fd182, %fd607, %fd181;
	mul.f64 	%fd183, %fd606, %fd182;
	ld.global.f64 	%fd184, [%rd97+8];
	mul.f64 	%fd185, %fd184, %fd184;
	div.rn.f64 	%fd186, %fd183, %fd185;
	st.global.f64 	[%rd94+3904608], %fd186;
	st.global.f64 	[%rd94+3912616], %fd606;
	ld.global.u32 	%r111, [%rd79+4387964];
	mul.wide.s32 	%rd98, %r111, 8;
	add.s64 	%rd99, %rd95, %rd98;
	ld.global.f64 	%fd187, [%rd79];
	ld.global.f64 	%fd188, [%rd99];
	fma.rn.f64 	%fd27, %fd188, %fd3, %fd187;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd27;
	}
	and.b32  	%r112, %r14, 2147483647;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r113, %temp}, %fd27;
	}
	mov.b64 	%fd608, {%r113, %r112};
	setp.gt.u32 	%p15, %r112, 2146435071;
	setp.gt.u32 	%p16, %r3, 2146435071;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB5_39;
	bra.uni 	$L__BB5_20;

$L__BB5_39:
	setp.le.f64 	%p52, %fd1, 0d7FF0000000000000;
	setp.le.f64 	%p53, %fd608, 0d7FF0000000000000;
	and.pred  	%p54, %p53, %p52;
	setp.eq.f64 	%p55, %fd608, 0d7FF0000000000000;
	selp.f64 	%fd214, 0dFFF8000000000000, %fd27, %p55;
	add.f64 	%fd215, %fd27, 0d401921FB54442D18;
	selp.f64 	%fd611, %fd214, %fd215, %p54;
	bra.uni 	$L__BB5_40;

$L__BB5_20:
	setp.eq.f64 	%p18, %fd1, 0d0000000000000000;
	mov.f64 	%fd611, 0dFFF8000000000000;
	@%p18 bra 	$L__BB5_40;

	setp.ltu.f64 	%p19, %fd608, %fd1;
	mov.f64 	%fd611, %fd27;
	@%p19 bra 	$L__BB5_40;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd608;
	}
	shr.u32 	%r219, %r114, 20;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd1;
	}
	shr.u32 	%r220, %r115, 20;
	setp.ne.s32 	%p20, %r219, 0;
	@%p20 bra 	$L__BB5_24;

	mul.f64 	%fd608, %fd608, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd608;
	}
	shr.u32 	%r117, %r116, 20;
	add.s32 	%r219, %r117, -54;

$L__BB5_24:
	setp.ne.s32 	%p21, %r220, 0;
	mov.f64 	%fd609, %fd1;
	@%p21 bra 	$L__BB5_26;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r118}, %fd2;
	}
	shr.u32 	%r119, %r118, 20;
	add.s32 	%r220, %r119, -54;
	mov.f64 	%fd609, %fd2;

$L__BB5_26:
	mov.b64 	%rd101, %fd608;
	and.b64  	%rd102, %rd101, 4503599627370495;
	or.b64  	%rd274, %rd102, 4503599627370496;
	mov.b64 	%rd103, %fd609;
	and.b64  	%rd104, %rd103, 4503599627370495;
	or.b64  	%rd9, %rd104, 4503599627370496;
	sub.s32 	%r226, %r219, %r220;
	not.b32 	%r120, %r219;
	add.s32 	%r121, %r220, %r120;
	max.s32 	%r122, %r121, -1;
	add.s32 	%r22, %r122, %r219;
	mov.u32 	%r123, 2;
	sub.s32 	%r124, %r123, %r220;
	add.s32 	%r125, %r124, %r22;
	and.b32  	%r222, %r125, 3;
	setp.eq.s32 	%p22, %r222, 0;
	@%p22 bra 	$L__BB5_29;

$L__BB5_28:
	.pragma "nounroll";
	sub.s64 	%rd105, %rd274, %rd9;
	mov.b64 	%fd190, %rd105;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd190;
	}
	setp.lt.s32 	%p23, %r126, 0;
	selp.b64 	%rd277, %rd274, %rd105, %p23;
	shl.b64 	%rd274, %rd277, 1;
	add.s32 	%r226, %r226, -1;
	add.s32 	%r222, %r222, -1;
	setp.ne.s32 	%p24, %r222, 0;
	@%p24 bra 	$L__BB5_28;

$L__BB5_29:
	mov.u32 	%r127, 1;
	sub.s32 	%r128, %r127, %r220;
	add.s32 	%r129, %r128, %r22;
	setp.lt.u32 	%p25, %r129, 3;
	@%p25 bra 	$L__BB5_36;

	not.b32 	%r130, %r226;
	max.s32 	%r131, %r130, -4;
	add.s32 	%r132, %r226, %r131;
	add.s32 	%r29, %r132, 4;
	shr.u32 	%r133, %r29, 2;
	add.s32 	%r134, %r133, 1;
	and.b32  	%r225, %r134, 3;
	setp.eq.s32 	%p26, %r225, 0;
	@%p26 bra 	$L__BB5_33;

$L__BB5_32:
	.pragma "nounroll";
	sub.s64 	%rd107, %rd274, %rd9;
	mov.b64 	%fd191, %rd107;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r135}, %fd191;
	}
	setp.lt.s32 	%p27, %r135, 0;
	selp.b64 	%rd108, %rd274, %rd107, %p27;
	shl.b64 	%rd109, %rd108, 1;
	sub.s64 	%rd110, %rd109, %rd9;
	mov.b64 	%fd192, %rd110;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd192;
	}
	setp.lt.s32 	%p28, %r136, 0;
	selp.b64 	%rd111, %rd109, %rd110, %p28;
	shl.b64 	%rd112, %rd111, 1;
	sub.s64 	%rd113, %rd112, %rd9;
	mov.b64 	%fd193, %rd113;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r137}, %fd193;
	}
	setp.lt.s32 	%p29, %r137, 0;
	selp.b64 	%rd114, %rd112, %rd113, %p29;
	shl.b64 	%rd115, %rd114, 1;
	sub.s64 	%rd116, %rd115, %rd9;
	mov.b64 	%fd194, %rd116;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r138}, %fd194;
	}
	setp.lt.s32 	%p30, %r138, 0;
	selp.b64 	%rd277, %rd115, %rd116, %p30;
	shl.b64 	%rd274, %rd277, 1;
	add.s32 	%r226, %r226, -4;
	add.s32 	%r225, %r225, -1;
	setp.ne.s32 	%p31, %r225, 0;
	@%p31 bra 	$L__BB5_32;

$L__BB5_33:
	setp.lt.u32 	%p32, %r29, 12;
	@%p32 bra 	$L__BB5_36;

$L__BB5_35:
	sub.s64 	%rd117, %rd274, %rd9;
	mov.b64 	%fd195, %rd117;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r139}, %fd195;
	}
	setp.lt.s32 	%p33, %r139, 0;
	selp.b64 	%rd118, %rd274, %rd117, %p33;
	shl.b64 	%rd119, %rd118, 1;
	sub.s64 	%rd120, %rd119, %rd9;
	mov.b64 	%fd196, %rd120;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd196;
	}
	setp.lt.s32 	%p34, %r140, 0;
	selp.b64 	%rd121, %rd119, %rd120, %p34;
	shl.b64 	%rd122, %rd121, 1;
	sub.s64 	%rd123, %rd122, %rd9;
	mov.b64 	%fd197, %rd123;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r141}, %fd197;
	}
	setp.lt.s32 	%p35, %r141, 0;
	selp.b64 	%rd124, %rd122, %rd123, %p35;
	shl.b64 	%rd125, %rd124, 1;
	sub.s64 	%rd126, %rd125, %rd9;
	mov.b64 	%fd198, %rd126;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r142}, %fd198;
	}
	setp.lt.s32 	%p36, %r142, 0;
	selp.b64 	%rd127, %rd125, %rd126, %p36;
	shl.b64 	%rd128, %rd127, 1;
	sub.s64 	%rd129, %rd128, %rd9;
	mov.b64 	%fd199, %rd129;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd199;
	}
	setp.lt.s32 	%p37, %r143, 0;
	selp.b64 	%rd130, %rd128, %rd129, %p37;
	shl.b64 	%rd131, %rd130, 1;
	sub.s64 	%rd132, %rd131, %rd9;
	mov.b64 	%fd200, %rd132;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd200;
	}
	setp.lt.s32 	%p38, %r144, 0;
	selp.b64 	%rd133, %rd131, %rd132, %p38;
	shl.b64 	%rd134, %rd133, 1;
	sub.s64 	%rd135, %rd134, %rd9;
	mov.b64 	%fd201, %rd135;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd201;
	}
	setp.lt.s32 	%p39, %r145, 0;
	selp.b64 	%rd136, %rd134, %rd135, %p39;
	shl.b64 	%rd137, %rd136, 1;
	sub.s64 	%rd138, %rd137, %rd9;
	mov.b64 	%fd202, %rd138;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r146}, %fd202;
	}
	setp.lt.s32 	%p40, %r146, 0;
	selp.b64 	%rd139, %rd137, %rd138, %p40;
	shl.b64 	%rd140, %rd139, 1;
	sub.s64 	%rd141, %rd140, %rd9;
	mov.b64 	%fd203, %rd141;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r147}, %fd203;
	}
	setp.lt.s32 	%p41, %r147, 0;
	selp.b64 	%rd142, %rd140, %rd141, %p41;
	shl.b64 	%rd143, %rd142, 1;
	sub.s64 	%rd144, %rd143, %rd9;
	mov.b64 	%fd204, %rd144;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r148}, %fd204;
	}
	setp.lt.s32 	%p42, %r148, 0;
	selp.b64 	%rd145, %rd143, %rd144, %p42;
	shl.b64 	%rd146, %rd145, 1;
	sub.s64 	%rd147, %rd146, %rd9;
	mov.b64 	%fd205, %rd147;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r149}, %fd205;
	}
	setp.lt.s32 	%p43, %r149, 0;
	selp.b64 	%rd148, %rd146, %rd147, %p43;
	shl.b64 	%rd149, %rd148, 1;
	sub.s64 	%rd150, %rd149, %rd9;
	mov.b64 	%fd206, %rd150;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r150}, %fd206;
	}
	setp.lt.s32 	%p44, %r150, 0;
	selp.b64 	%rd151, %rd149, %rd150, %p44;
	shl.b64 	%rd152, %rd151, 1;
	sub.s64 	%rd153, %rd152, %rd9;
	mov.b64 	%fd207, %rd153;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r151}, %fd207;
	}
	setp.lt.s32 	%p45, %r151, 0;
	selp.b64 	%rd154, %rd152, %rd153, %p45;
	shl.b64 	%rd155, %rd154, 1;
	sub.s64 	%rd156, %rd155, %rd9;
	mov.b64 	%fd208, %rd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd208;
	}
	setp.lt.s32 	%p46, %r152, 0;
	selp.b64 	%rd157, %rd155, %rd156, %p46;
	shl.b64 	%rd158, %rd157, 1;
	sub.s64 	%rd159, %rd158, %rd9;
	mov.b64 	%fd209, %rd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r153}, %fd209;
	}
	setp.lt.s32 	%p47, %r153, 0;
	selp.b64 	%rd160, %rd158, %rd159, %p47;
	shl.b64 	%rd161, %rd160, 1;
	sub.s64 	%rd162, %rd161, %rd9;
	mov.b64 	%fd210, %rd162;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r154}, %fd210;
	}
	setp.lt.s32 	%p48, %r154, 0;
	selp.b64 	%rd277, %rd161, %rd162, %p48;
	shl.b64 	%rd274, %rd277, 1;
	add.s32 	%r37, %r226, -16;
	setp.gt.s32 	%p49, %r226, 15;
	mov.u32 	%r226, %r37;
	@%p49 bra 	$L__BB5_35;

$L__BB5_36:
	and.b64  	%rd24, %rd277, 9223372036854775807;
	setp.eq.s64 	%p50, %rd24, 0;
	mov.f64 	%fd610, 0d0000000000000000;
	@%p50 bra 	$L__BB5_38;

	mov.b64 	%fd212, %rd24;
	mul.f64 	%fd213, %fd212, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r155}, %fd213;
	}
	shr.u32 	%r156, %r155, 20;
	mov.u32 	%r157, 55;
	sub.s32 	%r158, %r157, %r156;
	sub.s32 	%r159, %r220, %r158;
	shl.b64 	%rd163, %rd24, %r158;
	setp.lt.s32 	%p51, %r159, 1;
	mov.u32 	%r160, 1;
	sub.s32 	%r161, %r160, %r159;
	shr.u64 	%rd164, %rd163, %r161;
	add.s32 	%r162, %r159, -1;
	cvt.u64.u32 	%rd165, %r162;
	shl.b64 	%rd166, %rd165, 52;
	add.s64 	%rd167, %rd166, %rd163;
	selp.b64 	%rd168, %rd164, %rd167, %p51;
	mov.b64 	%fd610, %rd168;

$L__BB5_38:
	and.b32  	%r163, %r14, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r164}, %fd610;
	}
	or.b32  	%r165, %r164, %r163;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r166, %temp}, %fd610;
	}
	mov.b64 	%fd611, {%r166, %r165};

$L__BB5_40:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r167}, %fd611;
	}
	and.b32  	%r168, %r167, 2147483647;
	setp.eq.s32 	%p56, %r168, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r169, %temp}, %fd611;
	}
	setp.eq.s32 	%p57, %r169, 0;
	and.pred  	%p1, %p57, %p56;
	mov.f64 	%fd614, 0dFFF8000000000000;
	@%p1 bra 	$L__BB5_58;

	abs.f64 	%fd217, %fd611;
	setp.gt.f64 	%p58, %fd217, 0d41E0000000000000;
	@%p58 bra 	$L__BB5_43;
	bra.uni 	$L__BB5_42;

$L__BB5_43:
	mov.b64 	%rd26, %fd611;
	and.b64  	%rd27, %rd26, -9223372036854775808;
	shr.u64 	%rd28, %rd26, 52;
	cvt.u32.u64 	%r171, %rd28;
	and.b32  	%r172, %r171, 2047;
	add.s32 	%r39, %r172, -1024;
	shr.u32 	%r173, %r39, 6;
	mov.u32 	%r174, 16;
	sub.s32 	%r175, %r174, %r173;
	mov.u32 	%r176, 15;
	sub.s32 	%r40, %r176, %r173;
	mov.u32 	%r177, 19;
	sub.s32 	%r178, %r177, %r173;
	min.s32 	%r41, %r178, 18;
	setp.gt.s32 	%p59, %r175, %r41;
	mov.u64 	%rd279, 0;
	mov.u32 	%r229, %r40;
	@%p59 bra 	$L__BB5_46;

	shl.b64 	%rd171, %rd26, 11;
	or.b64  	%rd29, %rd171, -9223372036854775808;
	mov.u32 	%r229, %r40;

$L__BB5_45:
	.pragma "nounroll";
	mul.wide.s32 	%rd172, %r229, 8;
	mov.u64 	%rd173, __internal_i2opi_d;
	add.s64 	%rd174, %rd173, %rd172;
	ld.const.u64 	%rd175, [%rd174];
	mul.lo.s64 	%rd176, %rd175, %rd29;
	mul.hi.u64 	%rd177, %rd175, %rd29;
	add.s64 	%rd178, %rd176, %rd279;
	setp.lt.u64 	%p60, %rd178, %rd176;
	selp.u64 	%rd179, 1, 0, %p60;
	add.s64 	%rd279, %rd177, %rd179;
	sub.s32 	%r179, %r229, %r40;
	mul.wide.s32 	%rd180, %r179, 8;
	add.s64 	%rd181, %rd3, %rd180;
	st.local.u64 	[%rd181], %rd178;
	add.s32 	%r229, %r229, 1;
	setp.lt.s32 	%p61, %r229, %r41;
	@%p61 bra 	$L__BB5_45;

$L__BB5_46:
	sub.s32 	%r180, %r229, %r40;
	mul.wide.s32 	%rd182, %r180, 8;
	add.s64 	%rd183, %rd3, %rd182;
	st.local.u64 	[%rd183], %rd279;
	ld.local.u64 	%rd281, [%rd3+24];
	ld.local.u64 	%rd280, [%rd3+16];
	and.b32  	%r45, %r39, 63;
	setp.eq.s32 	%p62, %r45, 0;
	@%p62 bra 	$L__BB5_48;

	neg.s64 	%rd184, %rd28;
	shl.b64 	%rd185, %rd281, %r45;
	cvt.u32.u64 	%r181, %rd184;
	and.b32  	%r182, %r181, 63;
	shr.u64 	%rd186, %rd280, %r182;
	or.b64  	%rd281, %rd186, %rd185;
	shl.b64 	%rd187, %rd280, %r45;
	ld.local.u64 	%rd188, [%rd3+8];
	shr.u64 	%rd189, %rd188, %r182;
	or.b64  	%rd280, %rd189, %rd187;

$L__BB5_48:
	shr.u64 	%rd190, %rd281, 62;
	cvt.u32.u64 	%r183, %rd190;
	shr.u64 	%rd191, %rd280, 62;
	shl.b64 	%rd192, %rd281, 2;
	or.b64  	%rd287, %rd192, %rd191;
	shl.b64 	%rd286, %rd280, 2;
	setp.ne.s64 	%p63, %rd286, 0;
	selp.u64 	%rd193, 1, 0, %p63;
	or.b64  	%rd194, %rd287, %rd193;
	setp.lt.u64 	%p64, %rd194, -9223372036854775807;
	setp.gt.u64 	%p65, %rd194, -9223372036854775808;
	selp.u32 	%r184, 1, 0, %p65;
	add.s32 	%r46, %r184, %r183;
	mov.u64 	%rd284, %rd27;
	@%p64 bra 	$L__BB5_50;

	not.b64 	%rd195, %rd287;
	neg.s64 	%rd41, %rd286;
	setp.eq.s64 	%p66, %rd286, 0;
	selp.u64 	%rd196, 1, 0, %p66;
	add.s64 	%rd287, %rd195, %rd196;
	xor.b64  	%rd284, %rd27, -9223372036854775808;
	mov.u64 	%rd286, %rd41;

$L__BB5_50:
	setp.lt.s64 	%p67, %rd287, 1;
	setp.eq.s64 	%p68, %rd27, 0;
	neg.s32 	%r186, %r46;
	mov.u32 	%r231, 0;
	selp.b32 	%r232, %r46, %r186, %p68;
	@%p67 bra 	$L__BB5_53;

$L__BB5_52:
	shr.u64 	%rd197, %rd286, 63;
	shl.b64 	%rd198, %rd287, 1;
	or.b64  	%rd287, %rd198, %rd197;
	shl.b64 	%rd286, %rd286, 1;
	add.s32 	%r231, %r231, -1;
	setp.gt.s64 	%p69, %rd287, 0;
	@%p69 bra 	$L__BB5_52;

$L__BB5_53:
	mov.u64 	%rd199, -3958705157555305931;
	mul.hi.u64 	%rd200, %rd287, %rd199;
	setp.gt.s64 	%p70, %rd200, 0;
	shl.b64 	%rd201, %rd200, 1;
	mul.lo.s64 	%rd202, %rd287, -3958705157555305931;
	shr.u64 	%rd203, %rd202, 63;
	or.b64  	%rd204, %rd201, %rd203;
	selp.b32 	%r188, -1, 0, %p70;
	mul.lo.s64 	%rd205, %rd287, -7917410315110611862;
	selp.b64 	%rd206, %rd205, %rd202, %p70;
	selp.b64 	%rd207, %rd204, %rd200, %p70;
	setp.ne.s64 	%p71, %rd206, 0;
	selp.u64 	%rd208, 1, 0, %p71;
	add.s64 	%rd209, %rd207, %rd208;
	add.s32 	%r189, %r231, %r188;
	add.s32 	%r190, %r189, 1022;
	cvt.u64.u32 	%rd210, %r190;
	shl.b64 	%rd211, %rd210, 52;
	shr.u64 	%rd212, %rd209, 11;
	add.s64 	%rd213, %rd212, %rd211;
	bfe.u64 	%rd214, %rd209, 10, 1;
	add.s64 	%rd215, %rd213, %rd214;
	or.b64  	%rd216, %rd215, %rd284;
	mov.b64 	%fd612, %rd216;
	bra.uni 	$L__BB5_54;

$L__BB5_42:
	mov.f64 	%fd231, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd218, %fd611, %fd231;
	// begin inline asm
	cvt.rni.s32.f64 	%r232, %fd218;
	// end inline asm
	cvt.rn.f64.s32 	%fd232, %r232;
	neg.f64 	%fd228, %fd232;
	mov.f64 	%fd221, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd219, %fd228, %fd221, %fd611;
	// end inline asm
	mov.f64 	%fd225, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd223, %fd228, %fd225, %fd219;
	// end inline asm
	mov.f64 	%fd229, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd612, %fd228, %fd229, %fd223;
	// end inline asm

$L__BB5_54:
	add.s32 	%r52, %r232, 1;
	and.b32  	%r191, %r52, 1;
	setp.eq.b32 	%p72, %r191, 1;
	mov.pred 	%p73, 0;
	xor.pred  	%p74, %p72, %p73;
	not.pred 	%p75, %p74;
	mul.rn.f64 	%fd40, %fd612, %fd612;
	@%p75 bra 	$L__BB5_56;
	bra.uni 	$L__BB5_55;

$L__BB5_56:
	mov.f64 	%fd262, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd264, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd261, %fd262, %fd40, %fd264;
	// end inline asm
	mov.f64 	%fd268, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd265, %fd261, %fd40, %fd268;
	// end inline asm
	mov.f64 	%fd272, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd269, %fd265, %fd40, %fd272;
	// end inline asm
	mov.f64 	%fd276, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd273, %fd269, %fd40, %fd276;
	// end inline asm
	mov.f64 	%fd280, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd277, %fd273, %fd40, %fd280;
	// end inline asm
	mul.rn.f64 	%fd282, %fd277, %fd40;
	// begin inline asm
	fma.rn.f64 	%fd613, %fd282, %fd612, %fd612;
	// end inline asm
	bra.uni 	$L__BB5_57;

$L__BB5_55:
	mov.f64 	%fd234, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd236, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd233, %fd234, %fd40, %fd236;
	// end inline asm
	mov.f64 	%fd240, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd237, %fd233, %fd40, %fd240;
	// end inline asm
	mov.f64 	%fd244, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd241, %fd237, %fd40, %fd244;
	// end inline asm
	mov.f64 	%fd248, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd245, %fd241, %fd40, %fd248;
	// end inline asm
	mov.f64 	%fd252, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd249, %fd245, %fd40, %fd252;
	// end inline asm
	mov.f64 	%fd256, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd253, %fd249, %fd40, %fd256;
	// end inline asm
	mov.f64 	%fd260, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd613, %fd253, %fd40, %fd260;
	// end inline asm

$L__BB5_57:
	and.b32  	%r192, %r52, 2;
	setp.eq.s32 	%p76, %r192, 0;
	neg.f64 	%fd285, %fd613;
	selp.f64 	%fd614, %fd613, %fd285, %p76;

$L__BB5_58:
	setp.eq.f64 	%p77, %fd611, 0d0000000000000000;
	or.pred  	%p78, %p77, %p1;
	@%p78 bra 	$L__BB5_76;
	bra.uni 	$L__BB5_59;

$L__BB5_76:
	mov.f64 	%fd355, 0d0000000000000000;
	mul.rn.f64 	%fd617, %fd611, %fd355;
	bra.uni 	$L__BB5_77;

$L__BB5_59:
	abs.f64 	%fd286, %fd611;
	setp.gt.f64 	%p79, %fd286, 0d41E0000000000000;
	@%p79 bra 	$L__BB5_61;
	bra.uni 	$L__BB5_60;

$L__BB5_61:
	mov.b64 	%rd52, %fd611;
	and.b64  	%rd53, %rd52, -9223372036854775808;
	shr.u64 	%rd54, %rd52, 52;
	cvt.u32.u64 	%r194, %rd54;
	and.b32  	%r195, %r194, 2047;
	add.s32 	%r54, %r195, -1024;
	shr.u32 	%r196, %r54, 6;
	mov.u32 	%r197, 16;
	sub.s32 	%r198, %r197, %r196;
	mov.u32 	%r199, 15;
	sub.s32 	%r55, %r199, %r196;
	mov.u32 	%r200, 19;
	sub.s32 	%r201, %r200, %r196;
	min.s32 	%r56, %r201, 18;
	setp.gt.s32 	%p80, %r198, %r56;
	mov.u64 	%rd289, 0;
	mov.u32 	%r234, %r55;
	@%p80 bra 	$L__BB5_64;

	shl.b64 	%rd219, %rd52, 11;
	or.b64  	%rd55, %rd219, -9223372036854775808;
	mov.u32 	%r234, %r55;

$L__BB5_63:
	.pragma "nounroll";
	mul.wide.s32 	%rd220, %r234, 8;
	mov.u64 	%rd221, __internal_i2opi_d;
	add.s64 	%rd222, %rd221, %rd220;
	ld.const.u64 	%rd223, [%rd222];
	mul.lo.s64 	%rd224, %rd223, %rd55;
	mul.hi.u64 	%rd225, %rd223, %rd55;
	add.s64 	%rd226, %rd224, %rd289;
	setp.lt.u64 	%p81, %rd226, %rd224;
	selp.u64 	%rd227, 1, 0, %p81;
	add.s64 	%rd289, %rd225, %rd227;
	sub.s32 	%r202, %r234, %r55;
	mul.wide.s32 	%rd228, %r202, 8;
	add.s64 	%rd229, %rd3, %rd228;
	st.local.u64 	[%rd229], %rd226;
	add.s32 	%r234, %r234, 1;
	setp.lt.s32 	%p82, %r234, %r56;
	@%p82 bra 	$L__BB5_63;

$L__BB5_64:
	sub.s32 	%r203, %r234, %r55;
	mul.wide.s32 	%rd230, %r203, 8;
	add.s64 	%rd231, %rd3, %rd230;
	st.local.u64 	[%rd231], %rd289;
	ld.local.u64 	%rd291, [%rd3+24];
	ld.local.u64 	%rd290, [%rd3+16];
	and.b32  	%r60, %r54, 63;
	setp.eq.s32 	%p83, %r60, 0;
	@%p83 bra 	$L__BB5_66;

	neg.s64 	%rd232, %rd54;
	shl.b64 	%rd233, %rd291, %r60;
	cvt.u32.u64 	%r204, %rd232;
	and.b32  	%r205, %r204, 63;
	shr.u64 	%rd234, %rd290, %r205;
	or.b64  	%rd291, %rd234, %rd233;
	shl.b64 	%rd235, %rd290, %r60;
	ld.local.u64 	%rd236, [%rd3+8];
	shr.u64 	%rd237, %rd236, %r205;
	or.b64  	%rd290, %rd237, %rd235;

$L__BB5_66:
	shr.u64 	%rd238, %rd291, 62;
	cvt.u32.u64 	%r206, %rd238;
	shr.u64 	%rd239, %rd290, 62;
	shl.b64 	%rd240, %rd291, 2;
	or.b64  	%rd297, %rd240, %rd239;
	shl.b64 	%rd296, %rd290, 2;
	setp.ne.s64 	%p84, %rd296, 0;
	selp.u64 	%rd241, 1, 0, %p84;
	or.b64  	%rd242, %rd297, %rd241;
	setp.lt.u64 	%p85, %rd242, -9223372036854775807;
	setp.gt.u64 	%p86, %rd242, -9223372036854775808;
	selp.u32 	%r207, 1, 0, %p86;
	add.s32 	%r61, %r207, %r206;
	mov.u64 	%rd294, %rd53;
	@%p85 bra 	$L__BB5_68;

	not.b64 	%rd243, %rd297;
	neg.s64 	%rd67, %rd296;
	setp.eq.s64 	%p87, %rd296, 0;
	selp.u64 	%rd244, 1, 0, %p87;
	add.s64 	%rd297, %rd243, %rd244;
	xor.b64  	%rd294, %rd53, -9223372036854775808;
	mov.u64 	%rd296, %rd67;

$L__BB5_68:
	setp.lt.s64 	%p88, %rd297, 1;
	setp.eq.s64 	%p89, %rd53, 0;
	neg.s32 	%r209, %r61;
	mov.u32 	%r236, 0;
	selp.b32 	%r237, %r61, %r209, %p89;
	@%p88 bra 	$L__BB5_71;

$L__BB5_70:
	shr.u64 	%rd245, %rd296, 63;
	shl.b64 	%rd246, %rd297, 1;
	or.b64  	%rd297, %rd246, %rd245;
	shl.b64 	%rd296, %rd296, 1;
	add.s32 	%r236, %r236, -1;
	setp.gt.s64 	%p90, %rd297, 0;
	@%p90 bra 	$L__BB5_70;

$L__BB5_71:
	mov.u64 	%rd247, -3958705157555305931;
	mul.hi.u64 	%rd248, %rd297, %rd247;
	setp.gt.s64 	%p91, %rd248, 0;
	shl.b64 	%rd249, %rd248, 1;
	mul.lo.s64 	%rd250, %rd297, -3958705157555305931;
	shr.u64 	%rd251, %rd250, 63;
	or.b64  	%rd252, %rd249, %rd251;
	selp.b32 	%r211, -1, 0, %p91;
	mul.lo.s64 	%rd253, %rd297, -7917410315110611862;
	selp.b64 	%rd254, %rd253, %rd250, %p91;
	selp.b64 	%rd255, %rd252, %rd248, %p91;
	setp.ne.s64 	%p92, %rd254, 0;
	selp.u64 	%rd256, 1, 0, %p92;
	add.s64 	%rd257, %rd255, %rd256;
	add.s32 	%r212, %r236, %r211;
	add.s32 	%r213, %r212, 1022;
	cvt.u64.u32 	%rd258, %r213;
	shl.b64 	%rd259, %rd258, 52;
	shr.u64 	%rd260, %rd257, 11;
	add.s64 	%rd261, %rd260, %rd259;
	bfe.u64 	%rd262, %rd257, 10, 1;
	add.s64 	%rd263, %rd261, %rd262;
	or.b64  	%rd264, %rd263, %rd294;
	mov.b64 	%fd615, %rd264;
	bra.uni 	$L__BB5_72;

$L__BB5_60:
	mov.f64 	%fd300, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd287, %fd611, %fd300;
	// begin inline asm
	cvt.rni.s32.f64 	%r237, %fd287;
	// end inline asm
	cvt.rn.f64.s32 	%fd301, %r237;
	neg.f64 	%fd297, %fd301;
	mov.f64 	%fd290, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd288, %fd297, %fd290, %fd611;
	// end inline asm
	mov.f64 	%fd294, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd292, %fd297, %fd294, %fd288;
	// end inline asm
	mov.f64 	%fd298, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd615, %fd297, %fd298, %fd292;
	// end inline asm

$L__BB5_72:
	and.b32  	%r214, %r237, 1;
	setp.eq.b32 	%p93, %r214, 1;
	mov.pred 	%p94, 0;
	xor.pred  	%p95, %p93, %p94;
	not.pred 	%p96, %p95;
	mul.rn.f64 	%fd49, %fd615, %fd615;
	@%p96 bra 	$L__BB5_74;
	bra.uni 	$L__BB5_73;

$L__BB5_74:
	mov.f64 	%fd331, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd333, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd330, %fd331, %fd49, %fd333;
	// end inline asm
	mov.f64 	%fd337, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd334, %fd330, %fd49, %fd337;
	// end inline asm
	mov.f64 	%fd341, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd338, %fd334, %fd49, %fd341;
	// end inline asm
	mov.f64 	%fd345, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd342, %fd338, %fd49, %fd345;
	// end inline asm
	mov.f64 	%fd349, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd346, %fd342, %fd49, %fd349;
	// end inline asm
	mul.rn.f64 	%fd351, %fd346, %fd49;
	// begin inline asm
	fma.rn.f64 	%fd616, %fd351, %fd615, %fd615;
	// end inline asm
	bra.uni 	$L__BB5_75;

$L__BB5_73:
	mov.f64 	%fd303, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd305, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd302, %fd303, %fd49, %fd305;
	// end inline asm
	mov.f64 	%fd309, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd306, %fd302, %fd49, %fd309;
	// end inline asm
	mov.f64 	%fd313, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd310, %fd306, %fd49, %fd313;
	// end inline asm
	mov.f64 	%fd317, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd314, %fd310, %fd49, %fd317;
	// end inline asm
	mov.f64 	%fd321, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd318, %fd314, %fd49, %fd321;
	// end inline asm
	mov.f64 	%fd325, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd322, %fd318, %fd49, %fd325;
	// end inline asm
	mov.f64 	%fd329, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd616, %fd322, %fd49, %fd329;
	// end inline asm

$L__BB5_75:
	and.b32  	%r215, %r237, 2;
	setp.eq.s32 	%p97, %r215, 0;
	neg.f64 	%fd354, %fd616;
	selp.f64 	%fd617, %fd616, %fd354, %p97;

$L__BB5_77:
	add.s32 	%r217, %r217, 1;
	cvt.s64.s32 	%rd269, %r217;
	ld.global.f64 	%fd356, [%rd2+-341152];
	mul.f64 	%fd357, %fd617, %fd356;
	ld.global.f64 	%fd358, [%rd2+-341184];
	fma.rn.f64 	%fd359, %fd614, %fd358, %fd357;
	ld.global.f64 	%fd360, [%rd2+-341120];
	fma.rn.f64 	%fd361, %fd360, 0d0000000000000000, %fd359;
	mul.f64 	%fd362, %fd7, %fd361;
	mul.f64 	%fd363, %fd6, %fd361;
	ld.global.f64 	%fd364, [%rd2+-341144];
	mul.f64 	%fd365, %fd617, %fd364;
	ld.global.f64 	%fd366, [%rd2+-341176];
	fma.rn.f64 	%fd367, %fd614, %fd366, %fd365;
	ld.global.f64 	%fd368, [%rd2+-341112];
	fma.rn.f64 	%fd369, %fd368, 0d0000000000000000, %fd367;
	fma.rn.f64 	%fd370, %fd369, %fd5, %fd362;
	fma.rn.f64 	%fd371, %fd369, %fd4, %fd363;
	ld.global.f64 	%fd372, [%rd2+-341136];
	mul.f64 	%fd373, %fd617, %fd372;
	ld.global.f64 	%fd374, [%rd2+-341168];
	fma.rn.f64 	%fd375, %fd614, %fd374, %fd373;
	ld.global.f64 	%fd376, [%rd2+-341104];
	fma.rn.f64 	%fd377, %fd376, 0d0000000000000000, %fd375;
	fma.rn.f64 	%fd378, %fd377, %fd9, %fd370;
	st.global.f64 	[%rd7+32032], %fd378;
	fma.rn.f64 	%fd379, %fd377, %fd8, %fd371;
	st.global.f64 	[%rd7+56056], %fd379;
	ld.global.f64 	%fd380, [%rd2+-341152];
	mul.f64 	%fd381, %fd614, %fd380;
	ld.global.f64 	%fd382, [%rd2+-341184];
	neg.f64 	%fd383, %fd617;
	fma.rn.f64 	%fd384, %fd383, %fd382, %fd381;
	ld.global.f64 	%fd385, [%rd2+-341120];
	fma.rn.f64 	%fd386, %fd385, 0d0000000000000000, %fd384;
	mul.f64 	%fd387, %fd7, %fd386;
	mul.f64 	%fd388, %fd6, %fd386;
	ld.global.f64 	%fd389, [%rd2+-341144];
	mul.f64 	%fd390, %fd614, %fd389;
	ld.global.f64 	%fd391, [%rd2+-341176];
	fma.rn.f64 	%fd392, %fd383, %fd391, %fd390;
	ld.global.f64 	%fd393, [%rd2+-341112];
	fma.rn.f64 	%fd394, %fd393, 0d0000000000000000, %fd392;
	fma.rn.f64 	%fd395, %fd394, %fd5, %fd387;
	fma.rn.f64 	%fd396, %fd394, %fd4, %fd388;
	ld.global.f64 	%fd397, [%rd2+-341136];
	mul.f64 	%fd398, %fd614, %fd397;
	ld.global.f64 	%fd399, [%rd2+-341168];
	fma.rn.f64 	%fd400, %fd383, %fd399, %fd398;
	ld.global.f64 	%fd401, [%rd2+-341104];
	fma.rn.f64 	%fd402, %fd401, 0d0000000000000000, %fd400;
	fma.rn.f64 	%fd403, %fd402, %fd9, %fd395;
	st.global.f64 	[%rd7+40040], %fd403;
	fma.rn.f64 	%fd404, %fd402, %fd8, %fd396;
	st.global.f64 	[%rd7+64064], %fd404;
	ld.global.f64 	%fd405, [%rd2+-341152];
	mul.f64 	%fd406, %fd405, 0d0000000000000000;
	ld.global.f64 	%fd407, [%rd2+-341184];
	fma.rn.f64 	%fd408, %fd407, 0d0000000000000000, %fd406;
	ld.global.f64 	%fd409, [%rd2+-341120];
	add.f64 	%fd410, %fd409, %fd408;
	mul.f64 	%fd411, %fd7, %fd410;
	mul.f64 	%fd412, %fd6, %fd410;
	ld.global.f64 	%fd413, [%rd2+-341144];
	mul.f64 	%fd414, %fd413, 0d0000000000000000;
	ld.global.f64 	%fd415, [%rd2+-341176];
	fma.rn.f64 	%fd416, %fd415, 0d0000000000000000, %fd414;
	ld.global.f64 	%fd417, [%rd2+-341112];
	add.f64 	%fd418, %fd417, %fd416;
	fma.rn.f64 	%fd419, %fd418, %fd5, %fd411;
	fma.rn.f64 	%fd420, %fd418, %fd4, %fd412;
	ld.global.f64 	%fd421, [%rd2+-341136];
	mul.f64 	%fd422, %fd421, 0d0000000000000000;
	ld.global.f64 	%fd423, [%rd2+-341168];
	fma.rn.f64 	%fd424, %fd423, 0d0000000000000000, %fd422;
	ld.global.f64 	%fd425, [%rd2+-341104];
	add.f64 	%fd426, %fd425, %fd424;
	fma.rn.f64 	%fd427, %fd426, %fd9, %fd419;
	st.global.f64 	[%rd7+48048], %fd427;
	fma.rn.f64 	%fd428, %fd426, %fd8, %fd420;
	st.global.f64 	[%rd7+72072], %fd428;
	ld.global.f64 	%fd429, [%rd2+-340896];
	mul.f64 	%fd430, %fd617, %fd429;
	ld.global.f64 	%fd431, [%rd2+-340928];
	fma.rn.f64 	%fd432, %fd614, %fd431, %fd430;
	ld.global.f64 	%fd433, [%rd2+-340864];
	fma.rn.f64 	%fd434, %fd433, 0d0000000000000000, %fd432;
	mul.f64 	%fd435, %fd7, %fd434;
	mul.f64 	%fd436, %fd6, %fd434;
	ld.global.f64 	%fd437, [%rd2+-340888];
	mul.f64 	%fd438, %fd617, %fd437;
	ld.global.f64 	%fd439, [%rd2+-340920];
	fma.rn.f64 	%fd440, %fd614, %fd439, %fd438;
	ld.global.f64 	%fd441, [%rd2+-340856];
	fma.rn.f64 	%fd442, %fd441, 0d0000000000000000, %fd440;
	fma.rn.f64 	%fd443, %fd442, %fd5, %fd435;
	fma.rn.f64 	%fd444, %fd442, %fd4, %fd436;
	ld.global.f64 	%fd445, [%rd2+-340880];
	mul.f64 	%fd446, %fd617, %fd445;
	ld.global.f64 	%fd447, [%rd2+-340912];
	fma.rn.f64 	%fd448, %fd614, %fd447, %fd446;
	ld.global.f64 	%fd449, [%rd2+-340848];
	fma.rn.f64 	%fd450, %fd449, 0d0000000000000000, %fd448;
	fma.rn.f64 	%fd451, %fd450, %fd9, %fd443;
	shl.b64 	%rd267, %rd269, 7;
	add.s64 	%rd268, %rd88, %rd267;
	st.global.f64 	[%rd268+3968712], %fd451;
	fma.rn.f64 	%fd452, %fd450, %fd8, %fd444;
	st.global.f64 	[%rd268+4096840], %fd452;
	ld.global.f64 	%fd453, [%rd2+-340768];
	mul.f64 	%fd454, %fd617, %fd453;
	ld.global.f64 	%fd455, [%rd2+-340800];
	fma.rn.f64 	%fd456, %fd614, %fd455, %fd454;
	ld.global.f64 	%fd457, [%rd2+-340736];
	fma.rn.f64 	%fd458, %fd457, 0d0000000000000000, %fd456;
	mul.f64 	%fd459, %fd7, %fd458;
	mul.f64 	%fd460, %fd6, %fd458;
	ld.global.f64 	%fd461, [%rd2+-340760];
	mul.f64 	%fd462, %fd617, %fd461;
	ld.global.f64 	%fd463, [%rd2+-340792];
	fma.rn.f64 	%fd464, %fd614, %fd463, %fd462;
	ld.global.f64 	%fd465, [%rd2+-340728];
	fma.rn.f64 	%fd466, %fd465, 0d0000000000000000, %fd464;
	fma.rn.f64 	%fd467, %fd466, %fd5, %fd459;
	fma.rn.f64 	%fd468, %fd466, %fd4, %fd460;
	ld.global.f64 	%fd469, [%rd2+-340752];
	mul.f64 	%fd470, %fd617, %fd469;
	ld.global.f64 	%fd471, [%rd2+-340784];
	fma.rn.f64 	%fd472, %fd614, %fd471, %fd470;
	ld.global.f64 	%fd473, [%rd2+-340720];
	fma.rn.f64 	%fd474, %fd473, 0d0000000000000000, %fd472;
	fma.rn.f64 	%fd475, %fd474, %fd9, %fd467;
	st.global.f64 	[%rd268+3968720], %fd475;
	fma.rn.f64 	%fd476, %fd474, %fd8, %fd468;
	st.global.f64 	[%rd268+4096848], %fd476;
	mul.f64 	%fd477, %fd3, %fd617;
	neg.f64 	%fd478, %fd477;
	ld.global.f64 	%fd479, [%rd2+-341152];
	mul.f64 	%fd480, %fd3, %fd614;
	mul.f64 	%fd481, %fd480, %fd479;
	ld.global.f64 	%fd482, [%rd2+-341184];
	fma.rn.f64 	%fd483, %fd478, %fd482, %fd481;
	ld.global.f64 	%fd484, [%rd2+-341120];
	fma.rn.f64 	%fd485, %fd484, 0d0000000000000000, %fd483;
	mul.f64 	%fd486, %fd7, %fd485;
	mul.f64 	%fd487, %fd6, %fd485;
	ld.global.f64 	%fd488, [%rd2+-341144];
	mul.f64 	%fd489, %fd480, %fd488;
	ld.global.f64 	%fd490, [%rd2+-341176];
	fma.rn.f64 	%fd491, %fd478, %fd490, %fd489;
	ld.global.f64 	%fd492, [%rd2+-341112];
	fma.rn.f64 	%fd493, %fd492, 0d0000000000000000, %fd491;
	fma.rn.f64 	%fd494, %fd493, %fd5, %fd486;
	fma.rn.f64 	%fd495, %fd493, %fd4, %fd487;
	ld.global.f64 	%fd496, [%rd2+-341136];
	mul.f64 	%fd497, %fd480, %fd496;
	ld.global.f64 	%fd498, [%rd2+-341168];
	fma.rn.f64 	%fd499, %fd478, %fd498, %fd497;
	ld.global.f64 	%fd500, [%rd2+-341104];
	fma.rn.f64 	%fd501, %fd500, 0d0000000000000000, %fd499;
	fma.rn.f64 	%fd502, %fd501, %fd9, %fd494;
	st.global.f64 	[%rd268+3968728], %fd502;
	fma.rn.f64 	%fd503, %fd501, %fd8, %fd495;
	st.global.f64 	[%rd268+4096856], %fd503;
	mul.f64 	%fd504, %fd614, %fd429;
	fma.rn.f64 	%fd505, %fd383, %fd431, %fd504;
	fma.rn.f64 	%fd506, %fd433, 0d0000000000000000, %fd505;
	mul.f64 	%fd507, %fd7, %fd506;
	mul.f64 	%fd508, %fd6, %fd506;
	mul.f64 	%fd509, %fd614, %fd437;
	fma.rn.f64 	%fd510, %fd383, %fd439, %fd509;
	fma.rn.f64 	%fd511, %fd441, 0d0000000000000000, %fd510;
	fma.rn.f64 	%fd512, %fd511, %fd5, %fd507;
	fma.rn.f64 	%fd513, %fd511, %fd4, %fd508;
	mul.f64 	%fd514, %fd614, %fd445;
	fma.rn.f64 	%fd515, %fd383, %fd447, %fd514;
	ld.global.f64 	%fd516, [%rd2+-340848];
	fma.rn.f64 	%fd517, %fd516, 0d0000000000000000, %fd515;
	fma.rn.f64 	%fd518, %fd517, %fd9, %fd512;
	st.global.f64 	[%rd268+3968744], %fd518;
	fma.rn.f64 	%fd519, %fd517, %fd8, %fd513;
	st.global.f64 	[%rd268+4096872], %fd519;
	mul.f64 	%fd520, %fd614, %fd453;
	fma.rn.f64 	%fd521, %fd383, %fd455, %fd520;
	fma.rn.f64 	%fd522, %fd457, 0d0000000000000000, %fd521;
	mul.f64 	%fd523, %fd7, %fd522;
	mul.f64 	%fd524, %fd6, %fd522;
	mul.f64 	%fd525, %fd614, %fd461;
	fma.rn.f64 	%fd526, %fd383, %fd463, %fd525;
	fma.rn.f64 	%fd527, %fd465, 0d0000000000000000, %fd526;
	fma.rn.f64 	%fd528, %fd527, %fd5, %fd523;
	fma.rn.f64 	%fd529, %fd527, %fd4, %fd524;
	mul.f64 	%fd530, %fd614, %fd469;
	fma.rn.f64 	%fd531, %fd383, %fd471, %fd530;
	fma.rn.f64 	%fd532, %fd473, 0d0000000000000000, %fd531;
	fma.rn.f64 	%fd533, %fd532, %fd9, %fd528;
	st.global.f64 	[%rd268+3968752], %fd533;
	fma.rn.f64 	%fd534, %fd532, %fd8, %fd529;
	st.global.f64 	[%rd268+4096880], %fd534;
	neg.f64 	%fd535, %fd480;
	mul.f64 	%fd536, %fd477, %fd479;
	neg.f64 	%fd537, %fd536;
	fma.rn.f64 	%fd538, %fd535, %fd482, %fd537;
	fma.rn.f64 	%fd539, %fd484, 0d0000000000000000, %fd538;
	mul.f64 	%fd540, %fd7, %fd539;
	mul.f64 	%fd541, %fd6, %fd539;
	mul.f64 	%fd542, %fd477, %fd488;
	neg.f64 	%fd543, %fd542;
	fma.rn.f64 	%fd544, %fd535, %fd490, %fd543;
	fma.rn.f64 	%fd545, %fd492, 0d0000000000000000, %fd544;
	fma.rn.f64 	%fd546, %fd545, %fd5, %fd540;
	fma.rn.f64 	%fd547, %fd545, %fd4, %fd541;
	mul.f64 	%fd548, %fd477, %fd496;
	neg.f64 	%fd549, %fd548;
	fma.rn.f64 	%fd550, %fd535, %fd498, %fd549;
	fma.rn.f64 	%fd551, %fd500, 0d0000000000000000, %fd550;
	fma.rn.f64 	%fd552, %fd551, %fd9, %fd546;
	st.global.f64 	[%rd268+3968760], %fd552;
	fma.rn.f64 	%fd553, %fd551, %fd8, %fd547;
	st.global.f64 	[%rd268+4096888], %fd553;
	mul.f64 	%fd554, %fd429, 0d0000000000000000;
	ld.global.f64 	%fd555, [%rd2+-340928];
	fma.rn.f64 	%fd556, %fd555, 0d0000000000000000, %fd554;
	add.f64 	%fd557, %fd433, %fd556;
	mul.f64 	%fd558, %fd7, %fd557;
	mul.f64 	%fd559, %fd6, %fd557;
	mul.f64 	%fd560, %fd437, 0d0000000000000000;
	fma.rn.f64 	%fd561, %fd439, 0d0000000000000000, %fd560;
	add.f64 	%fd562, %fd441, %fd561;
	fma.rn.f64 	%fd563, %fd562, %fd5, %fd558;
	fma.rn.f64 	%fd564, %fd562, %fd4, %fd559;
	mul.f64 	%fd565, %fd445, 0d0000000000000000;
	fma.rn.f64 	%fd566, %fd447, 0d0000000000000000, %fd565;
	add.f64 	%fd567, %fd516, %fd566;
	fma.rn.f64 	%fd568, %fd567, %fd9, %fd563;
	st.global.f64 	[%rd268+3968776], %fd568;
	fma.rn.f64 	%fd569, %fd567, %fd8, %fd564;
	st.global.f64 	[%rd268+4096904], %fd569;
	mul.f64 	%fd570, %fd453, 0d0000000000000000;
	ld.global.f64 	%fd571, [%rd2+-340800];
	fma.rn.f64 	%fd572, %fd571, 0d0000000000000000, %fd570;
	add.f64 	%fd573, %fd457, %fd572;
	mul.f64 	%fd574, %fd7, %fd573;
	mul.f64 	%fd575, %fd6, %fd573;
	mul.f64 	%fd576, %fd461, 0d0000000000000000;
	fma.rn.f64 	%fd577, %fd463, 0d0000000000000000, %fd576;
	add.f64 	%fd578, %fd465, %fd577;
	fma.rn.f64 	%fd579, %fd578, %fd5, %fd574;
	fma.rn.f64 	%fd580, %fd578, %fd4, %fd575;
	mul.f64 	%fd581, %fd469, 0d0000000000000000;
	ld.global.f64 	%fd582, [%rd2+-340784];
	fma.rn.f64 	%fd583, %fd582, 0d0000000000000000, %fd581;
	add.f64 	%fd584, %fd473, %fd583;
	fma.rn.f64 	%fd585, %fd584, %fd9, %fd579;
	st.global.f64 	[%rd268+3968784], %fd585;
	fma.rn.f64 	%fd586, %fd584, %fd8, %fd580;
	st.global.f64 	[%rd268+4096912], %fd586;
	mul.f64 	%fd587, %fd479, 0d0000000000000000;
	ld.global.f64 	%fd588, [%rd2+-341184];
	fma.rn.f64 	%fd589, %fd588, 0d0000000000000000, %fd587;
	fma.rn.f64 	%fd590, %fd484, 0d0000000000000000, %fd589;
	mul.f64 	%fd591, %fd7, %fd590;
	mul.f64 	%fd592, %fd6, %fd590;
	mul.f64 	%fd593, %fd488, 0d0000000000000000;
	fma.rn.f64 	%fd594, %fd490, 0d0000000000000000, %fd593;
	fma.rn.f64 	%fd595, %fd492, 0d0000000000000000, %fd594;
	fma.rn.f64 	%fd596, %fd595, %fd5, %fd591;
	fma.rn.f64 	%fd597, %fd595, %fd4, %fd592;
	mul.f64 	%fd598, %fd496, 0d0000000000000000;
	ld.global.f64 	%fd599, [%rd2+-341168];
	fma.rn.f64 	%fd600, %fd599, 0d0000000000000000, %fd598;
	fma.rn.f64 	%fd601, %fd500, 0d0000000000000000, %fd600;
	fma.rn.f64 	%fd602, %fd601, %fd9, %fd596;
	st.global.f64 	[%rd268+3968792], %fd602;
	fma.rn.f64 	%fd603, %fd601, %fd8, %fd597;
	st.global.f64 	[%rd268+4096920], %fd603;
	setp.lt.s32 	%p98, %r217, %r2;
	mov.u32 	%r218, %r8;
	@%p98 bra 	$L__BB5_5;

$L__BB5_78:
	bar.sync 	0;
	bra.uni 	$L__BB5_79;

}
	// .globl	ClCalculateIter1Mrqcof1Curve1
.entry ClCalculateIter1Mrqcof1Curve1(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof1Curve1_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof1Curve1_param_1,
	.param .u32 ClCalculateIter1Mrqcof1Curve1_param_2,
	.param .u32 ClCalculateIter1Mrqcof1Curve1_param_3
)
{
	.local .align 16 .b8 	__local_depot6[10000];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<71>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<261>;
	.reg .f64 	%fd<332>;
	.reg .b64 	%rd<224>;
	// demoted variable
	.shared .align 8 .b8 ClCalculateIter1Mrqcof1Curve1_$_tmave[1024];

	mov.u64 	%SPL, __local_depot6;
	ld.param.u64 	%rd42, [ClCalculateIter1Mrqcof1Curve1_param_0];
	ld.param.u64 	%rd43, [ClCalculateIter1Mrqcof1Curve1_param_1];
	ld.param.u32 	%r108, [ClCalculateIter1Mrqcof1Curve1_param_2];
	ld.param.u32 	%r109, [ClCalculateIter1Mrqcof1Curve1_param_3];
	mov.u32 	%r110, %ctaid.x;
	mov.b32 	%r111, %envreg0;
	add.s32 	%r112, %r111, %r110;
	mov.u32 	%r1, %tid.x;
	cvt.s64.s32 	%rd1, %r112;
	mul.wide.s32 	%rd44, %r112, 4232760;
	add.s64 	%rd45, %rd42, %rd44;
	add.s64 	%rd2, %rd45, 4229304;
	ld.global.u32 	%r113, [%rd45+4229304];
	setp.ne.s32 	%p1, %r113, 0;
	@%p1 bra 	$L__BB6_92;
	bra.uni 	$L__BB6_1;

$L__BB6_92:
	ret;

$L__BB6_1:
	ld.global.u32 	%r114, [%rd2+8];
	setp.eq.s32 	%p2, %r114, 0;
	@%p2 bra 	$L__BB6_92;

	ld.global.u32 	%r115, [%rd2+4];
	setp.eq.s32 	%p3, %r115, 0;
	@%p3 bra 	$L__BB6_92;

	add.s32 	%r2, %r109, 1;
	ld.global.u32 	%r3, [%rd2+-12];
	ld.global.f64 	%fd331, [%rd2+-96];
	and.b32  	%r116, %r109, 127;
	setp.ne.s32 	%p4, %r116, 0;
	selp.u32 	%r117, 1, 0, %p4;
	shr.s32 	%r118, %r109, 31;
	shr.u32 	%r119, %r118, 25;
	add.s32 	%r120, %r109, %r119;
	shr.s32 	%r121, %r120, 7;
	add.s32 	%r122, %r121, %r117;
	mul.lo.s32 	%r4, %r122, %r1;
	add.s32 	%r123, %r4, %r122;
	min.s32 	%r5, %r123, %r109;
	add.s32 	%r259, %r4, 1;
	setp.ge.s32 	%p5, %r4, %r5;
	@%p5 bra 	$L__BB6_51;

	add.u64 	%rd4, %SPL, 0;
	setp.eq.s32 	%p6, %r108, 0;
	selp.b32 	%r7, 1, 2, %p6;
	setp.ne.s32 	%p7, %r108, 0;
	selp.u32 	%r8, 1, 0, %p7;
	shl.b32 	%r9, %r2, %r8;
	mul.lo.s64 	%rd47, %rd1, 4232760;
	add.s64 	%rd48, %rd42, %rd47;
	add.s64 	%rd5, %rd48, 8;
	add.s64 	%rd6, %rd4, 2;
	add.u64 	%rd7, %SPL, 2000;
	add.s64 	%rd8, %rd7, 8;
	mul.wide.s32 	%rd50, %r109, 8;
	add.s64 	%rd9, %rd50, 8;
	shl.b32 	%r124, %r109, 1;
	add.s32 	%r10, %r124, 2;
	add.s32 	%r11, %r9, %r109;
	mov.u32 	%r228, %r259;

$L__BB6_5:
	mov.u32 	%r12, %r228;
	ld.global.u32 	%r13, [%rd43+4387964];
	ld.global.u32 	%r14, [%rd43+4387936];
	add.s32 	%r125, %r14, -1;
	mul.wide.s32 	%rd53, %r125, 8;
	add.s64 	%rd54, %rd48, %rd53;
	add.s64 	%rd10, %rd54, 3886472;
	ld.global.f64 	%fd2, [%rd54+3886472];
	mov.f64 	%fd116, 0d4338000000000000;
	mov.f64 	%fd117, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd118, %fd2, %fd117, %fd116;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r15, %temp}, %fd118;
	}
	mov.f64 	%fd119, 0dC338000000000000;
	add.rn.f64 	%fd120, %fd118, %fd119;
	mov.f64 	%fd121, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd122, %fd120, %fd121, %fd2;
	mov.f64 	%fd123, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd124, %fd120, %fd123, %fd122;
	mov.f64 	%fd125, 0d3E928AF3FCA213EA;
	mov.f64 	%fd126, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd127, %fd126, %fd124, %fd125;
	mov.f64 	%fd128, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd129, %fd127, %fd124, %fd128;
	mov.f64 	%fd130, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd131, %fd129, %fd124, %fd130;
	mov.f64 	%fd132, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd133, %fd131, %fd124, %fd132;
	mov.f64 	%fd134, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd135, %fd133, %fd124, %fd134;
	mov.f64 	%fd136, 0d3F81111111122322;
	fma.rn.f64 	%fd137, %fd135, %fd124, %fd136;
	mov.f64 	%fd138, 0d3FA55555555502A1;
	fma.rn.f64 	%fd139, %fd137, %fd124, %fd138;
	mov.f64 	%fd140, 0d3FC5555555555511;
	fma.rn.f64 	%fd141, %fd139, %fd124, %fd140;
	mov.f64 	%fd142, 0d3FE000000000000B;
	fma.rn.f64 	%fd143, %fd141, %fd124, %fd142;
	mov.f64 	%fd144, 0d3FF0000000000000;
	fma.rn.f64 	%fd145, %fd143, %fd124, %fd144;
	fma.rn.f64 	%fd146, %fd145, %fd124, %fd144;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r16, %temp}, %fd146;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd146;
	}
	shl.b32 	%r126, %r15, 20;
	add.s32 	%r127, %r17, %r126;
	mov.b64 	%fd290, {%r16, %r127};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r128}, %fd2;
	}
	mov.b32 	%f2, %r128;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p8, %f1, 0f4086232B;
	@%p8 bra 	$L__BB6_8;

	setp.lt.f64 	%p9, %fd2, 0d0000000000000000;
	add.f64 	%fd147, %fd2, 0d7FF0000000000000;
	selp.f64 	%fd290, 0d0000000000000000, %fd147, %p9;
	setp.geu.f32 	%p10, %f1, 0f40874800;
	@%p10 bra 	$L__BB6_8;

	shr.u32 	%r129, %r15, 31;
	add.s32 	%r130, %r15, %r129;
	shr.s32 	%r131, %r130, 1;
	shl.b32 	%r132, %r131, 20;
	add.s32 	%r133, %r17, %r132;
	mov.b64 	%fd148, {%r16, %r133};
	sub.s32 	%r134, %r15, %r131;
	shl.b32 	%r135, %r134, 20;
	add.s32 	%r136, %r135, 1072693248;
	mov.u32 	%r137, 0;
	mov.b64 	%fd149, {%r137, %r136};
	mul.f64 	%fd290, %fd148, %fd149;

$L__BB6_8:
	ld.global.f64 	%fd7, [%rd10+8];
	mul.wide.s32 	%rd57, %r12, 8;
	add.s64 	%rd58, %rd48, %rd57;
	ld.global.f64 	%fd8, [%rd58+3920624];
	ld.global.f64 	%fd9, [%rd58+3928632];
	ld.global.f64 	%fd10, [%rd58+3936640];
	ld.global.f64 	%fd11, [%rd58+3944648];
	ld.global.f64 	%fd12, [%rd58+3952656];
	ld.global.f64 	%fd13, [%rd58+3960664];
	mul.wide.s32 	%rd59, %r12, 128;
	add.s64 	%rd60, %rd48, %rd59;
	ld.global.f64 	%fd14, [%rd60+3968712];
	ld.global.f64 	%fd15, [%rd60+3968720];
	ld.global.f64 	%fd16, [%rd60+3968728];
	ld.global.f64 	%fd17, [%rd60+3968744];
	ld.global.f64 	%fd18, [%rd60+3968752];
	ld.global.f64 	%fd19, [%rd60+3968760];
	ld.global.f64 	%fd20, [%rd60+3968776];
	ld.global.f64 	%fd21, [%rd60+3968784];
	ld.global.f64 	%fd22, [%rd60+3968792];
	ld.global.f64 	%fd23, [%rd60+4096840];
	ld.global.f64 	%fd24, [%rd60+4096848];
	ld.global.f64 	%fd25, [%rd60+4096856];
	ld.global.f64 	%fd26, [%rd60+4096872];
	ld.global.f64 	%fd27, [%rd60+4096880];
	ld.global.f64 	%fd28, [%rd60+4096888];
	ld.global.f64 	%fd29, [%rd60+4096904];
	ld.global.f64 	%fd30, [%rd60+4096912];
	ld.global.f64 	%fd31, [%rd60+4096920];
	ld.global.u32 	%r18, [%rd43+4387968];
	setp.lt.s32 	%p11, %r18, 1;
	mov.u32 	%r231, 0;
	mov.f64 	%fd297, 0d0000000000000000;
	mov.f64 	%fd298, %fd297;
	mov.f64 	%fd299, %fd297;
	mov.f64 	%fd300, %fd297;
	mov.f64 	%fd301, %fd297;
	mov.f64 	%fd302, %fd297;
	@%p11 bra 	$L__BB6_13;

	mov.u16 	%rs4, 1;
	mov.u64 	%rd216, %rd5;
	mov.u64 	%rd217, %rd43;
	mov.u64 	%rd218, %rd43;
	mov.u32 	%r229, %r231;

$L__BB6_10:
	ld.global.f64 	%fd38, [%rd217+1784544];
	mul.f64 	%fd162, %fd9, %fd38;
	ld.global.f64 	%fd39, [%rd217+1784536];
	fma.rn.f64 	%fd163, %fd8, %fd39, %fd162;
	ld.global.f64 	%fd40, [%rd217+1784552];
	fma.rn.f64 	%fd41, %fd10, %fd40, %fd163;
	mul.f64 	%fd164, %fd12, %fd38;
	fma.rn.f64 	%fd165, %fd11, %fd39, %fd164;
	fma.rn.f64 	%fd42, %fd13, %fd40, %fd165;
	setp.leu.f64 	%p12, %fd41, 0d3E45798EE2308C3A;
	setp.leu.f64 	%p13, %fd42, 0d3E45798EE2308C3A;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB6_12;

	add.f64 	%fd166, %fd41, %fd42;
	div.rn.f64 	%fd167, %fd7, %fd166;
	add.f64 	%fd168, %fd290, %fd167;
	mul.f64 	%fd169, %fd41, %fd42;
	mul.f64 	%fd170, %fd169, %fd168;
	ld.global.f64 	%fd171, [%rd216];
	fma.rn.f64 	%fd302, %fd171, %fd170, %fd302;
	mul.wide.s32 	%rd61, %r231, 2;
	add.s64 	%rd62, %rd4, %rd61;
	st.local.u16 	[%rd62], %rs4;
	ld.global.f64 	%fd172, [%rd218+1776512];
	mul.f64 	%fd173, %fd170, %fd172;
	mul.wide.s32 	%rd63, %r231, 8;
	add.s64 	%rd64, %rd7, %rd63;
	st.local.f64 	[%rd64], %fd173;
	add.s32 	%r231, %r231, 1;
	div.rn.f64 	%fd174, %fd42, %fd166;
	mul.f64 	%fd175, %fd174, %fd174;
	mul.f64 	%fd176, %fd290, %fd42;
	fma.rn.f64 	%fd177, %fd7, %fd175, %fd176;
	div.rn.f64 	%fd178, %fd41, %fd166;
	mul.f64 	%fd179, %fd178, %fd178;
	mul.f64 	%fd180, %fd290, %fd41;
	fma.rn.f64 	%fd181, %fd7, %fd179, %fd180;
	mul.f64 	%fd182, %fd17, %fd38;
	fma.rn.f64 	%fd183, %fd39, %fd14, %fd182;
	fma.rn.f64 	%fd184, %fd40, %fd20, %fd183;
	mul.f64 	%fd185, %fd26, %fd38;
	fma.rn.f64 	%fd186, %fd39, %fd23, %fd185;
	fma.rn.f64 	%fd187, %fd40, %fd29, %fd186;
	mul.f64 	%fd188, %fd181, %fd187;
	fma.rn.f64 	%fd189, %fd177, %fd184, %fd188;
	fma.rn.f64 	%fd301, %fd171, %fd189, %fd301;
	mul.f64 	%fd190, %fd18, %fd38;
	fma.rn.f64 	%fd191, %fd39, %fd15, %fd190;
	fma.rn.f64 	%fd192, %fd40, %fd21, %fd191;
	mul.f64 	%fd193, %fd27, %fd38;
	fma.rn.f64 	%fd194, %fd39, %fd24, %fd193;
	fma.rn.f64 	%fd195, %fd40, %fd30, %fd194;
	mul.f64 	%fd196, %fd181, %fd195;
	fma.rn.f64 	%fd197, %fd177, %fd192, %fd196;
	fma.rn.f64 	%fd300, %fd171, %fd197, %fd300;
	mul.f64 	%fd198, %fd19, %fd38;
	fma.rn.f64 	%fd199, %fd39, %fd16, %fd198;
	fma.rn.f64 	%fd200, %fd40, %fd22, %fd199;
	mul.f64 	%fd201, %fd28, %fd38;
	fma.rn.f64 	%fd202, %fd39, %fd25, %fd201;
	fma.rn.f64 	%fd203, %fd40, %fd31, %fd202;
	mul.f64 	%fd204, %fd181, %fd203;
	fma.rn.f64 	%fd205, %fd177, %fd200, %fd204;
	fma.rn.f64 	%fd299, %fd171, %fd205, %fd299;
	fma.rn.f64 	%fd298, %fd169, %fd171, %fd298;
	mul.f64 	%fd206, %fd41, %fd171;
	mul.f64 	%fd207, %fd42, %fd206;
	div.rn.f64 	%fd208, %fd207, %fd166;
	add.f64 	%fd297, %fd297, %fd208;

$L__BB6_12:
	add.s64 	%rd218, %rd218, 8;
	add.s64 	%rd217, %rd217, 24;
	add.s16 	%rs4, %rs4, 1;
	add.s64 	%rd216, %rd216, 8;
	add.s32 	%r229, %r229, 1;
	setp.lt.s32 	%p15, %r229, %r18;
	@%p15 bra 	$L__BB6_10;

$L__BB6_13:
	mul.wide.s32 	%rd206, %r12, 8;
	add.s64 	%rd205, %rd48, %rd206;
	add.s64 	%rd204, %rd205, 3920624;
	add.s32 	%r141, %r13, -2;
	mad.lo.s32 	%r142, %r141, %r2, %r12;
	ld.global.f64 	%fd61, [%rd204+-32032];
	mul.f64 	%fd209, %fd301, %fd61;
	mul.wide.s32 	%rd65, %r142, 8;
	add.s64 	%rd68, %rd48, %rd65;
	add.s64 	%rd69, %rd68, 2264032;
	st.global.f64 	[%rd68+2264032], %fd209;
	mul.f64 	%fd210, %fd300, %fd61;
	cvt.s64.s32 	%rd19, %r2;
	add.s64 	%rd70, %rd69, %rd9;
	st.global.f64 	[%rd70], %fd210;
	mul.f64 	%fd211, %fd299, %fd61;
	add.s64 	%rd71, %rd70, %rd9;
	st.global.f64 	[%rd71], %fd211;
	ld.global.f64 	%fd212, [%rd204+-24024];
	mul.f64 	%fd213, %fd302, %fd212;
	add.s64 	%rd72, %rd71, %rd9;
	st.global.f64 	[%rd72], %fd213;
	ld.global.f64 	%fd214, [%rd204+-16016];
	mul.f64 	%fd215, %fd302, %fd214;
	add.s64 	%rd73, %rd72, %rd9;
	st.global.f64 	[%rd73], %fd215;
	ld.global.f64 	%fd216, [%rd204+-8008];
	mul.f64 	%fd217, %fd302, %fd216;
	add.s64 	%rd74, %rd73, %rd9;
	st.global.f64 	[%rd74], %fd217;
	mul.f64 	%fd218, %fd298, %fd61;
	mul.f64 	%fd219, %fd290, %fd218;
	add.s32 	%r143, %r14, 1;
	sub.s32 	%r144, %r143, %r13;
	mul.lo.s32 	%r145, %r2, %r144;
	mul.wide.s32 	%rd75, %r145, 8;
	add.s64 	%rd76, %rd69, %rd75;
	st.global.f64 	[%rd76], %fd219;
	mul.f64 	%fd220, %fd297, %fd61;
	add.s32 	%r146, %r14, 2;
	sub.s32 	%r147, %r146, %r13;
	mul.lo.s32 	%r148, %r2, %r147;
	mul.wide.s32 	%rd77, %r148, 8;
	add.s64 	%rd20, %rd69, %rd77;
	st.global.f64 	[%rd20], %fd220;
	mul.f64 	%fd221, %fd302, %fd61;
	st.global.f64 	[%rd204+-46984], %fd221;
	add.s32 	%r25, %r13, -3;
	ld.global.u32 	%r26, [%rd43+4387972];
	shl.b32 	%r235, %r26, %r8;
	add.s32 	%r242, %r12, %r9;
	setp.eq.s32 	%p16, %r231, 0;
	@%p16 bra 	$L__BB6_42;

	setp.gt.s32 	%p17, %r7, %r25;
	@%p17 bra 	$L__BB6_50;

	shl.b32 	%r29, %r26, 1;
	ld.local.f64 	%fd62, [%rd7];
	ld.local.s16 	%r30, [%rd4];
	add.s32 	%r31, %r231, -2;
	add.s32 	%r150, %r231, -1;
	and.b32  	%r32, %r150, 3;
	sub.s32 	%r33, %r150, %r32;
	mul.lo.s32 	%r151, %r2, %r14;
	sub.s32 	%r34, %r9, %r151;
	add.s64 	%rd21, %rd20, 8;
	sub.s32 	%r35, %r11, %r151;
	add.s32 	%r236, %r235, %r26;
	mov.u32 	%r233, 0;
	mov.u32 	%r234, %r7;

$L__BB6_16:
	add.s32 	%r152, %r235, %r30;
	mul.wide.s32 	%rd80, %r152, 8;
	add.s64 	%rd81, %rd48, %rd80;
	ld.global.f64 	%fd223, [%rd81+8008];
	mul.f64 	%fd323, %fd62, %fd223;
	setp.ge.s32 	%p18, %r234, %r25;
	mov.f64 	%fd312, 0d0000000000000000;
	@%p18 bra 	$L__BB6_18;

	add.s32 	%r153, %r236, %r30;
	mul.wide.s32 	%rd84, %r153, 8;
	add.s64 	%rd85, %rd48, %rd84;
	ld.global.f64 	%fd224, [%rd85+8008];
	mul.f64 	%fd312, %fd62, %fd224;

$L__BB6_18:
	setp.lt.s32 	%p19, %r231, 2;
	@%p19 bra 	$L__BB6_39;

	setp.lt.u32 	%p20, %r31, 3;
	mov.u32 	%r239, 1;
	@%p20 bra 	$L__BB6_30;

	mov.u32 	%r238, %r33;
	mov.u64 	%rd219, %rd6;
	mov.u64 	%rd220, %rd8;

$L__BB6_21:
	ld.local.s16 	%r43, [%rd219];
	add.s32 	%r156, %r235, %r43;
	mul.wide.s32 	%rd88, %r156, 8;
	add.s64 	%rd89, %rd48, %rd88;
	ld.global.f64 	%fd226, [%rd89+8008];
	ld.local.f64 	%fd68, [%rd220];
	fma.rn.f64 	%fd69, %fd68, %fd226, %fd323;
	@%p18 bra 	$L__BB6_23;

	add.s32 	%r157, %r236, %r43;
	mul.wide.s32 	%rd92, %r157, 8;
	add.s64 	%rd93, %rd48, %rd92;
	ld.global.f64 	%fd227, [%rd93+8008];
	fma.rn.f64 	%fd312, %fd68, %fd227, %fd312;

$L__BB6_23:
	ld.local.s16 	%r44, [%rd219+2];
	add.s32 	%r158, %r235, %r44;
	mul.wide.s32 	%rd96, %r158, 8;
	add.s64 	%rd97, %rd48, %rd96;
	ld.global.f64 	%fd228, [%rd97+8008];
	ld.local.f64 	%fd72, [%rd220+8];
	fma.rn.f64 	%fd73, %fd72, %fd228, %fd69;
	@%p18 bra 	$L__BB6_25;

	add.s32 	%r159, %r236, %r44;
	mul.wide.s32 	%rd100, %r159, 8;
	add.s64 	%rd101, %rd48, %rd100;
	ld.global.f64 	%fd229, [%rd101+8008];
	fma.rn.f64 	%fd312, %fd72, %fd229, %fd312;

$L__BB6_25:
	ld.local.s16 	%r45, [%rd219+4];
	add.s32 	%r160, %r235, %r45;
	mul.wide.s32 	%rd104, %r160, 8;
	add.s64 	%rd105, %rd48, %rd104;
	ld.global.f64 	%fd230, [%rd105+8008];
	ld.local.f64 	%fd76, [%rd220+16];
	fma.rn.f64 	%fd77, %fd76, %fd230, %fd73;
	@%p18 bra 	$L__BB6_27;

	add.s32 	%r161, %r236, %r45;
	mul.wide.s32 	%rd108, %r161, 8;
	add.s64 	%rd109, %rd48, %rd108;
	ld.global.f64 	%fd231, [%rd109+8008];
	fma.rn.f64 	%fd312, %fd76, %fd231, %fd312;

$L__BB6_27:
	ld.local.s16 	%r46, [%rd219+6];
	add.s32 	%r162, %r235, %r46;
	mul.wide.s32 	%rd112, %r162, 8;
	add.s64 	%rd113, %rd48, %rd112;
	ld.global.f64 	%fd232, [%rd113+8008];
	ld.local.f64 	%fd80, [%rd220+24];
	fma.rn.f64 	%fd323, %fd80, %fd232, %fd77;
	@%p18 bra 	$L__BB6_29;

	add.s32 	%r163, %r236, %r46;
	mul.wide.s32 	%rd116, %r163, 8;
	add.s64 	%rd117, %rd48, %rd116;
	ld.global.f64 	%fd233, [%rd117+8008];
	fma.rn.f64 	%fd312, %fd80, %fd233, %fd312;

$L__BB6_29:
	add.s32 	%r239, %r239, 4;
	add.s32 	%r238, %r238, -4;
	setp.ne.s32 	%p25, %r238, 0;
	add.s64 	%rd219, %rd219, 8;
	add.s64 	%rd220, %rd220, 32;
	@%p25 bra 	$L__BB6_21;

$L__BB6_30:
	setp.eq.s32 	%p26, %r32, 0;
	@%p26 bra 	$L__BB6_39;

	mul.wide.s32 	%rd118, %r239, 8;
	add.s64 	%rd26, %rd7, %rd118;
	mul.wide.s32 	%rd119, %r239, 2;
	add.s64 	%rd27, %rd4, %rd119;
	ld.local.s16 	%r50, [%rd27];
	add.s32 	%r164, %r235, %r50;
	mul.wide.s32 	%rd122, %r164, 8;
	add.s64 	%rd123, %rd48, %rd122;
	ld.global.f64 	%fd234, [%rd123+8008];
	ld.local.f64 	%fd88, [%rd26];
	fma.rn.f64 	%fd323, %fd88, %fd234, %fd323;
	@%p18 bra 	$L__BB6_33;

	add.s32 	%r165, %r236, %r50;
	mul.wide.s32 	%rd126, %r165, 8;
	add.s64 	%rd127, %rd48, %rd126;
	ld.global.f64 	%fd235, [%rd127+8008];
	fma.rn.f64 	%fd312, %fd88, %fd235, %fd312;

$L__BB6_33:
	setp.eq.s32 	%p28, %r32, 1;
	@%p28 bra 	$L__BB6_39;

	ld.local.s16 	%r51, [%rd27+2];
	add.s32 	%r166, %r235, %r51;
	mul.wide.s32 	%rd130, %r166, 8;
	add.s64 	%rd131, %rd48, %rd130;
	ld.global.f64 	%fd236, [%rd131+8008];
	ld.local.f64 	%fd92, [%rd26+8];
	fma.rn.f64 	%fd323, %fd92, %fd236, %fd323;
	@%p18 bra 	$L__BB6_36;

	add.s32 	%r167, %r236, %r51;
	mul.wide.s32 	%rd134, %r167, 8;
	add.s64 	%rd135, %rd48, %rd134;
	ld.global.f64 	%fd237, [%rd135+8008];
	fma.rn.f64 	%fd312, %fd92, %fd237, %fd312;

$L__BB6_36:
	setp.eq.s32 	%p30, %r32, 2;
	@%p30 bra 	$L__BB6_39;

	ld.local.s16 	%r52, [%rd27+4];
	add.s32 	%r168, %r235, %r52;
	mul.wide.s32 	%rd138, %r168, 8;
	add.s64 	%rd139, %rd48, %rd138;
	ld.global.f64 	%fd238, [%rd139+8008];
	ld.local.f64 	%fd96, [%rd26+16];
	fma.rn.f64 	%fd323, %fd96, %fd238, %fd323;
	@%p18 bra 	$L__BB6_39;

	add.s32 	%r169, %r236, %r52;
	mul.wide.s32 	%rd142, %r169, 8;
	add.s64 	%rd143, %rd48, %rd142;
	ld.global.f64 	%fd239, [%rd143+8008];
	fma.rn.f64 	%fd312, %fd96, %fd239, %fd312;

$L__BB6_39:
	mul.lo.s32 	%r53, %r10, %r233;
	mul.f64 	%fd240, %fd61, %fd323;
	add.s32 	%r170, %r34, %r53;
	mul.wide.s32 	%rd144, %r170, 8;
	add.s64 	%rd145, %rd20, %rd144;
	st.global.f64 	[%rd145], %fd240;
	@%p18 bra 	$L__BB6_41;

	mul.f64 	%fd241, %fd61, %fd312;
	add.s32 	%r171, %r35, %r53;
	mul.wide.s32 	%rd146, %r171, 8;
	add.s64 	%rd147, %rd21, %rd146;
	st.global.f64 	[%rd147], %fd241;

$L__BB6_41:
	add.s32 	%r234, %r234, 2;
	add.s32 	%r235, %r235, %r29;
	add.s32 	%r236, %r236, %r29;
	setp.gt.s32 	%p33, %r234, %r25;
	add.s32 	%r233, %r233, 1;
	@%p33 bra 	$L__BB6_50;
	bra.uni 	$L__BB6_16;

$L__BB6_42:
	setp.lt.s32 	%p34, %r13, 4;
	@%p34 bra 	$L__BB6_50;

	add.s32 	%r172, %r13, -4;
	and.b32  	%r58, %r25, 3;
	setp.lt.u32 	%p35, %r172, 3;
	@%p35 bra 	$L__BB6_46;

	sub.s32 	%r241, %r25, %r58;

$L__BB6_45:
	mul.wide.s32 	%rd150, %r242, 8;
	add.s64 	%rd151, %rd48, %rd150;
	add.s64 	%rd152, %rd151, 2264032;
	mov.u64 	%rd153, 0;
	st.global.u64 	[%rd151+2264032], %rd153;
	add.s64 	%rd154, %rd152, %rd9;
	st.global.u64 	[%rd154], %rd153;
	add.s32 	%r173, %r242, %r2;
	add.s32 	%r174, %r173, %r2;
	add.s64 	%rd155, %rd154, %rd9;
	st.global.u64 	[%rd155], %rd153;
	add.s32 	%r175, %r174, %r2;
	add.s64 	%rd156, %rd155, %rd9;
	st.global.u64 	[%rd156], %rd153;
	add.s32 	%r242, %r175, %r2;
	add.s32 	%r241, %r241, -4;
	setp.ne.s32 	%p36, %r241, 0;
	@%p36 bra 	$L__BB6_45;

$L__BB6_46:
	setp.eq.s32 	%p37, %r58, 0;
	@%p37 bra 	$L__BB6_50;

	mul.wide.s32 	%rd159, %r242, 8;
	add.s64 	%rd160, %rd48, %rd159;
	add.s64 	%rd28, %rd160, 2264032;
	mov.u64 	%rd161, 0;
	st.global.u64 	[%rd160+2264032], %rd161;
	setp.eq.s32 	%p38, %r58, 1;
	@%p38 bra 	$L__BB6_50;

	shl.b64 	%rd162, %rd19, 3;
	add.s64 	%rd29, %rd28, %rd162;
	st.global.u64 	[%rd29], %rd161;
	setp.eq.s32 	%p39, %r58, 2;
	@%p39 bra 	$L__BB6_50;

	add.s64 	%rd165, %rd29, %rd162;
	mov.u64 	%rd166, 0;
	st.global.u64 	[%rd165], %rd166;

$L__BB6_50:
	add.s32 	%r228, %r12, 1;
	setp.lt.s32 	%p40, %r12, %r5;
	@%p40 bra 	$L__BB6_5;

$L__BB6_51:
	ld.param.u32 	%r202, [ClCalculateIter1Mrqcof1Curve1_param_2];
	bar.sync 	0;
	setp.ne.s32 	%p41, %r202, 1;
	@%p41 bra 	$L__BB6_90;

	mov.u32 	%r220, %tid.x;
	ld.global.u32 	%r176, [%rd43+4387936];
	shr.s32 	%r177, %r176, 31;
	shr.u32 	%r178, %r177, 25;
	add.s32 	%r179, %r176, %r178;
	shr.s32 	%r180, %r179, 7;
	and.b32  	%r181, %r176, 127;
	setp.ne.s32 	%p42, %r181, 0;
	selp.u32 	%r182, 1, 0, %p42;
	add.s32 	%r183, %r180, %r182;
	mul.lo.s32 	%r184, %r183, %r220;
	add.s32 	%r185, %r184, %r183;
	min.s32 	%r66, %r185, %r176;
	setp.eq.s32 	%p43, %r184, 0;
	selp.b32 	%r186, 2, 1, %p43;
	add.s32 	%r243, %r186, %r184;
	mul.lo.s32 	%r249, %r243, %r2;
	setp.gt.s32 	%p44, %r243, %r66;
	@%p44 bra 	$L__BB6_69;

	ld.param.u32 	%r207, [ClCalculateIter1Mrqcof1Curve1_param_3];
	setp.lt.s32 	%p45, %r207, 2;
	@%p45 bra 	$L__BB6_63;
	bra.uni 	$L__BB6_54;

$L__BB6_63:
	max.s32 	%r86, %r66, %r243;
	add.s32 	%r190, %r86, 1;
	sub.s32 	%r191, %r190, %r243;
	and.b32  	%r252, %r191, 3;
	setp.eq.s32 	%p52, %r252, 0;
	mov.u32 	%r253, %r243;
	@%p52 bra 	$L__BB6_66;

	ld.param.u64 	%rd212, [ClCalculateIter1Mrqcof1Curve1_param_0];
	mul.lo.s64 	%rd181, %rd1, 4232760;
	add.s64 	%rd182, %rd212, %rd181;
	mul.wide.s32 	%rd183, %r243, 8;
	add.s64 	%rd184, %rd182, %rd183;
	add.s64 	%rd222, %rd184, 4224928;
	mul.wide.s32 	%rd185, %r249, 8;
	add.s64 	%rd186, %rd182, %rd185;
	add.s64 	%rd221, %rd186, 2264040;
	mov.u32 	%r253, %r243;

$L__BB6_65:
	.pragma "nounroll";
	ld.global.f64 	%fd253, [%rd221];
	st.global.f64 	[%rd222], %fd253;
	add.s32 	%r249, %r249, 2;
	add.s32 	%r253, %r253, 1;
	add.s64 	%rd222, %rd222, 8;
	add.s64 	%rd221, %rd221, 16;
	add.s32 	%r252, %r252, -1;
	setp.ne.s32 	%p53, %r252, 0;
	@%p53 bra 	$L__BB6_65;

$L__BB6_66:
	sub.s32 	%r192, %r86, %r243;
	setp.lt.u32 	%p54, %r192, 3;
	@%p54 bra 	$L__BB6_69;

	ld.param.u64 	%rd213, [ClCalculateIter1Mrqcof1Curve1_param_0];
	mul.lo.s64 	%rd187, %rd1, 4232760;
	add.s64 	%rd188, %rd213, %rd187;

$L__BB6_68:
	add.s32 	%r193, %r249, 1;
	mul.wide.s32 	%rd189, %r193, 8;
	add.s64 	%rd190, %rd188, %rd189;
	ld.global.f64 	%fd254, [%rd190+2264032];
	mul.wide.s32 	%rd191, %r253, 8;
	add.s64 	%rd192, %rd188, %rd191;
	st.global.f64 	[%rd192+4224928], %fd254;
	ld.global.f64 	%fd255, [%rd190+2264048];
	st.global.f64 	[%rd192+4224936], %fd255;
	ld.global.f64 	%fd256, [%rd190+2264064];
	st.global.f64 	[%rd192+4224944], %fd256;
	ld.global.f64 	%fd257, [%rd190+2264080];
	st.global.f64 	[%rd192+4224952], %fd257;
	add.s32 	%r249, %r249, 8;
	add.s32 	%r99, %r253, 4;
	add.s32 	%r194, %r253, 3;
	setp.lt.s32 	%p55, %r194, %r66;
	mov.u32 	%r253, %r99;
	@%p55 bra 	$L__BB6_68;
	bra.uni 	$L__BB6_69;

$L__BB6_54:
	ld.param.u64 	%rd211, [ClCalculateIter1Mrqcof1Curve1_param_0];
	ld.param.u32 	%r208, [ClCalculateIter1Mrqcof1Curve1_param_3];
	add.s32 	%r187, %r208, -1;
	add.s32 	%r69, %r208, -2;
	and.b32  	%r70, %r187, 3;
	sub.s32 	%r71, %r187, %r70;
	mul.lo.s64 	%rd167, %rd1, 4232760;
	add.s64 	%rd168, %rd211, %rd167;

$L__BB6_55:
	mov.u32 	%r72, %r243;
	add.s32 	%r189, %r249, 1;
	mul.wide.s32 	%rd169, %r189, 8;
	add.s64 	%rd170, %rd168, %rd169;
	ld.global.f64 	%fd325, [%rd170+2264032];
	mul.wide.s32 	%rd171, %r72, 8;
	add.s64 	%rd172, %rd168, %rd171;
	add.s64 	%rd30, %rd172, 4224928;
	st.global.f64 	[%rd172+4224928], %fd325;
	add.s32 	%r247, %r249, 2;
	setp.lt.u32 	%p46, %r69, 3;
	@%p46 bra 	$L__BB6_58;

	mov.u32 	%r246, %r71;

$L__BB6_57:
	mul.wide.s32 	%rd175, %r247, 8;
	add.s64 	%rd176, %rd168, %rd175;
	ld.global.f64 	%fd242, [%rd176+2264032];
	add.f64 	%fd243, %fd325, %fd242;
	st.global.f64 	[%rd30], %fd243;
	ld.global.f64 	%fd244, [%rd176+2264040];
	add.f64 	%fd245, %fd243, %fd244;
	st.global.f64 	[%rd30], %fd245;
	ld.global.f64 	%fd246, [%rd176+2264048];
	add.f64 	%fd247, %fd245, %fd246;
	st.global.f64 	[%rd30], %fd247;
	ld.global.f64 	%fd248, [%rd176+2264056];
	add.f64 	%fd325, %fd247, %fd248;
	st.global.f64 	[%rd30], %fd325;
	add.s32 	%r247, %r247, 4;
	add.s32 	%r246, %r246, -4;
	setp.ne.s32 	%p47, %r246, 0;
	@%p47 bra 	$L__BB6_57;

$L__BB6_58:
	setp.eq.s32 	%p48, %r70, 0;
	mov.u32 	%r249, %r247;
	@%p48 bra 	$L__BB6_62;

	setp.eq.s32 	%p49, %r70, 1;
	mul.wide.s32 	%rd179, %r247, 8;
	add.s64 	%rd180, %rd168, %rd179;
	add.s64 	%rd31, %rd180, 2264032;
	ld.global.f64 	%fd249, [%rd180+2264032];
	add.f64 	%fd105, %fd325, %fd249;
	st.global.f64 	[%rd30], %fd105;
	add.s32 	%r249, %r247, 1;
	@%p49 bra 	$L__BB6_62;

	setp.eq.s32 	%p50, %r70, 2;
	ld.global.f64 	%fd250, [%rd31+8];
	add.f64 	%fd106, %fd105, %fd250;
	st.global.f64 	[%rd30], %fd106;
	add.s32 	%r249, %r247, 2;
	@%p50 bra 	$L__BB6_62;

	ld.global.f64 	%fd251, [%rd31+16];
	add.f64 	%fd252, %fd106, %fd251;
	st.global.f64 	[%rd30], %fd252;
	add.s32 	%r249, %r247, 3;

$L__BB6_62:
	add.s32 	%r243, %r72, 1;
	setp.lt.s32 	%p51, %r72, %r66;
	@%p51 bra 	$L__BB6_55;

$L__BB6_69:
	ld.param.u32 	%r218, [ClCalculateIter1Mrqcof1Curve1_param_3];
	shr.s32 	%r217, %r218, 31;
	shr.u32 	%r216, %r217, 25;
	add.s32 	%r215, %r218, %r216;
	and.b32  	%r214, %r218, 127;
	setp.ne.s32 	%p70, %r214, 0;
	selp.u32 	%r213, 1, 0, %p70;
	shr.s32 	%r212, %r215, 7;
	mov.u32 	%r211, %tid.x;
	add.s32 	%r210, %r212, %r213;
	mul.lo.s32 	%r209, %r210, %r211;
	setp.ge.s32 	%p69, %r209, %r5;
	mul.wide.s32 	%rd193, %r211, 8;
	mov.u64 	%rd194, ClCalculateIter1Mrqcof1Curve1_$_tmave;
	add.s64 	%rd38, %rd194, %rd193;
	mov.u64 	%rd195, 0;
	st.shared.u64 	[%rd38], %rd195;
	@%p69 bra 	$L__BB6_77;

	sub.s32 	%r195, %r5, %r4;
	and.b32  	%r258, %r195, 3;
	setp.eq.s32 	%p57, %r258, 0;
	mov.f64 	%fd330, 0d0000000000000000;
	@%p57 bra 	$L__BB6_73;

	ld.param.u64 	%rd214, [ClCalculateIter1Mrqcof1Curve1_param_0];
	mul.lo.s64 	%rd196, %rd1, 4232760;
	add.s64 	%rd197, %rd214, %rd196;
	mul.wide.s32 	%rd198, %r4, 8;
	add.s64 	%rd199, %rd197, %rd198;
	add.s64 	%rd223, %rd199, 3873648;

$L__BB6_72:
	.pragma "nounroll";
	ld.global.f64 	%fd261, [%rd223];
	add.f64 	%fd330, %fd261, %fd330;
	add.s32 	%r259, %r259, 1;
	add.s64 	%rd223, %rd223, 8;
	add.s32 	%r258, %r258, -1;
	setp.ne.s32 	%p58, %r258, 0;
	@%p58 bra 	$L__BB6_72;

$L__BB6_73:
	mov.u32 	%r196, -2;
	sub.s32 	%r197, %r196, %r4;
	not.b32 	%r198, %r5;
	sub.s32 	%r199, %r197, %r198;
	setp.lt.u32 	%p59, %r199, 3;
	@%p59 bra 	$L__BB6_76;

	ld.param.u64 	%rd215, [ClCalculateIter1Mrqcof1Curve1_param_0];
	mul.lo.s64 	%rd200, %rd1, 4232760;
	add.s64 	%rd201, %rd215, %rd200;

$L__BB6_75:
	mul.wide.s32 	%rd202, %r259, 8;
	add.s64 	%rd203, %rd201, %rd202;
	ld.global.f64 	%fd262, [%rd203+3873640];
	add.f64 	%fd263, %fd262, %fd330;
	ld.global.f64 	%fd264, [%rd203+3873648];
	add.f64 	%fd265, %fd264, %fd263;
	ld.global.f64 	%fd266, [%rd203+3873656];
	add.f64 	%fd267, %fd266, %fd265;
	ld.global.f64 	%fd268, [%rd203+3873664];
	add.f64 	%fd330, %fd268, %fd267;
	add.s32 	%r107, %r259, 4;
	add.s32 	%r200, %r259, 3;
	setp.lt.s32 	%p60, %r200, %r5;
	mov.u32 	%r259, %r107;
	@%p60 bra 	$L__BB6_75;

$L__BB6_76:
	st.shared.f64 	[%rd38], %fd330;

$L__BB6_77:
	mov.u32 	%r221, %tid.x;
	bar.sync 	0;
	setp.gt.s32 	%p61, %r221, 63;
	@%p61 bra 	$L__BB6_79;

	ld.shared.f64 	%fd269, [%rd38];
	ld.shared.f64 	%fd270, [%rd38+512];
	add.f64 	%fd271, %fd270, %fd269;
	st.shared.f64 	[%rd38], %fd271;

$L__BB6_79:
	mov.u32 	%r222, %tid.x;
	bar.sync 	0;
	setp.gt.s32 	%p62, %r222, 31;
	@%p62 bra 	$L__BB6_81;

	ld.shared.f64 	%fd272, [%rd38];
	ld.shared.f64 	%fd273, [%rd38+256];
	add.f64 	%fd274, %fd273, %fd272;
	st.shared.f64 	[%rd38], %fd274;

$L__BB6_81:
	mov.u32 	%r223, %tid.x;
	bar.sync 	0;
	setp.gt.s32 	%p63, %r223, 15;
	@%p63 bra 	$L__BB6_83;

	ld.shared.f64 	%fd275, [%rd38];
	ld.shared.f64 	%fd276, [%rd38+128];
	add.f64 	%fd277, %fd276, %fd275;
	st.shared.f64 	[%rd38], %fd277;

$L__BB6_83:
	mov.u32 	%r224, %tid.x;
	bar.sync 	0;
	setp.gt.s32 	%p64, %r224, 7;
	@%p64 bra 	$L__BB6_85;

	ld.shared.f64 	%fd278, [%rd38];
	ld.shared.f64 	%fd279, [%rd38+64];
	add.f64 	%fd280, %fd279, %fd278;
	st.shared.f64 	[%rd38], %fd280;

$L__BB6_85:
	mov.u32 	%r225, %tid.x;
	bar.sync 	0;
	setp.gt.s32 	%p65, %r225, 3;
	@%p65 bra 	$L__BB6_87;

	ld.shared.f64 	%fd281, [%rd38];
	ld.shared.f64 	%fd282, [%rd38+32];
	add.f64 	%fd283, %fd282, %fd281;
	st.shared.f64 	[%rd38], %fd283;

$L__BB6_87:
	mov.u32 	%r226, %tid.x;
	bar.sync 	0;
	setp.gt.s32 	%p66, %r226, 1;
	@%p66 bra 	$L__BB6_89;

	ld.shared.f64 	%fd284, [%rd38];
	ld.shared.f64 	%fd285, [%rd38+16];
	add.f64 	%fd286, %fd285, %fd284;
	st.shared.f64 	[%rd38], %fd286;

$L__BB6_89:
	mov.u32 	%r227, %tid.x;
	setp.eq.s32 	%p67, %r227, 0;
	bar.sync 	0;
	ld.shared.f64 	%fd287, [ClCalculateIter1Mrqcof1Curve1_$_tmave+8];
	ld.shared.f64 	%fd288, [ClCalculateIter1Mrqcof1Curve1_$_tmave];
	add.f64 	%fd289, %fd288, %fd287;
	selp.f64 	%fd331, %fd289, %fd331, %p67;

$L__BB6_90:
	mov.u32 	%r219, %tid.x;
	setp.ne.s32 	%p68, %r219, 0;
	@%p68 bra 	$L__BB6_92;

	mov.u32 	%r206, %ctaid.x;
	mov.b32 	%r205, %envreg0;
	add.s32 	%r204, %r205, %r206;
	mul.wide.s32 	%rd210, %r204, 4232760;
	ld.param.u64 	%rd209, [ClCalculateIter1Mrqcof1Curve1_param_0];
	add.s64 	%rd208, %rd209, %rd210;
	add.s64 	%rd207, %rd208, 4229304;
	ld.param.u32 	%r203, [ClCalculateIter1Mrqcof1Curve1_param_3];
	add.s32 	%r201, %r3, %r203;
	st.global.u32 	[%rd207+-12], %r201;
	st.global.f64 	[%rd207+-96], %fd331;
	bra.uni 	$L__BB6_92;

}
	// .globl	ClCalculateIter1Mrqcof1Curve1Last
.entry ClCalculateIter1Mrqcof1Curve1Last(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof1Curve1Last_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof1Curve1Last_param_1,
	.param .u32 ClCalculateIter1Mrqcof1Curve1Last_param_2,
	.param .u32 ClCalculateIter1Mrqcof1Curve1Last_param_3
)
{
	.reg .pred 	%p<50>;
	.reg .b32 	%r<131>;
	.reg .f64 	%fd<154>;
	.reg .b64 	%rd<119>;
	// demoted variable
	.shared .align 8 .b8 ClCalculateIter1Mrqcof1Curve1Last_$_res[1024];

	ld.param.u64 	%rd30, [ClCalculateIter1Mrqcof1Curve1Last_param_0];
	ld.param.u64 	%rd31, [ClCalculateIter1Mrqcof1Curve1Last_param_1];
	ld.param.u32 	%r54, [ClCalculateIter1Mrqcof1Curve1Last_param_2];
	ld.param.u32 	%r55, [ClCalculateIter1Mrqcof1Curve1Last_param_3];
	mov.b32 	%r56, %envreg0;
	mov.u32 	%r57, %ctaid.x;
	add.s32 	%r58, %r56, %r57;
	cvt.s64.s32 	%rd1, %r58;
	mul.wide.s32 	%rd32, %r58, 4232760;
	add.s64 	%rd33, %rd30, %rd32;
	add.s64 	%rd2, %rd33, 4229304;
	ld.global.u32 	%r59, [%rd33+4229304];
	setp.ne.s32 	%p1, %r59, 0;
	@%p1 bra 	$L__BB7_64;
	bra.uni 	$L__BB7_1;

$L__BB7_64:
	ret;

$L__BB7_1:
	ld.global.u32 	%r60, [%rd2+8];
	setp.eq.s32 	%p2, %r60, 0;
	@%p2 bra 	$L__BB7_64;

	ld.global.u32 	%r61, [%rd2+4];
	setp.eq.s32 	%p3, %r61, 0;
	@%p3 bra 	$L__BB7_64;

	mov.u32 	%r1, %tid.x;
	ld.global.u32 	%r130, [%rd2+-12];
	setp.ne.s32 	%p4, %r1, 0;
	add.s64 	%rd3, %rd31, 4387936;
	@%p4 bra 	$L__BB7_9;

	setp.eq.s32 	%p5, %r54, 1;
	mov.f64 	%fd153, 0d0000000000000000;
	@%p5 bra 	$L__BB7_6;
	bra.uni 	$L__BB7_5;

$L__BB7_6:
	ld.global.u32 	%r62, [%rd3];
	setp.lt.s32 	%p6, %r62, 1;
	@%p6 bra 	$L__BB7_9;

	mov.u32 	%r115, 1;
	mul.lo.s64 	%rd34, %rd1, 4232760;
	add.s64 	%rd35, %rd30, %rd34;

$L__BB7_8:
	mul.wide.s32 	%rd36, %r115, 8;
	add.s64 	%rd37, %rd35, %rd36;
	mov.u64 	%rd38, 0;
	st.global.u64 	[%rd37+4224928], %rd38;
	add.s32 	%r4, %r115, 1;
	ld.global.u32 	%r64, [%rd3];
	setp.lt.s32 	%p7, %r115, %r64;
	mov.u32 	%r115, %r4;
	@%p7 bra 	$L__BB7_8;
	bra.uni 	$L__BB7_9;

$L__BB7_5:
	ld.global.f64 	%fd153, [%rd2+-96];

$L__BB7_9:
	ld.global.u32 	%r65, [%rd3];
	shr.s32 	%r66, %r65, 31;
	shr.u32 	%r67, %r66, 25;
	add.s32 	%r68, %r65, %r67;
	shr.s32 	%r69, %r68, 7;
	and.b32  	%r70, %r65, 127;
	setp.ne.s32 	%p8, %r70, 0;
	selp.u32 	%r71, 1, 0, %p8;
	add.s32 	%r72, %r69, %r71;
	mul.lo.s32 	%r5, %r72, %r1;
	add.s32 	%r73, %r5, %r72;
	min.s32 	%r6, %r73, %r65;
	add.s32 	%r7, %r5, 1;
	ld.global.u32 	%r74, [%rd3+32];
	shr.s32 	%r75, %r74, 31;
	shr.u32 	%r76, %r75, 25;
	add.s32 	%r77, %r74, %r76;
	shr.s32 	%r78, %r77, 7;
	and.b32  	%r79, %r74, 127;
	setp.ne.s32 	%p9, %r79, 0;
	selp.u32 	%r80, 1, 0, %p9;
	add.s32 	%r81, %r78, %r80;
	mul.lo.s32 	%r8, %r81, %r1;
	add.s32 	%r82, %r8, %r81;
	min.s32 	%r9, %r82, %r74;
	add.s32 	%r10, %r8, 1;
	bar.sync 	0;
	setp.lt.s32 	%p10, %r55, 1;
	@%p10 bra 	$L__BB7_62;

	mul.wide.s32 	%rd39, %r1, 8;
	mov.u64 	%rd40, ClCalculateIter1Mrqcof1Curve1Last_$_res;
	add.s64 	%rd4, %rd40, %rd39;
	not.b32 	%r85, %r5;
	add.s32 	%r12, %r6, %r85;
	sub.s32 	%r86, %r9, %r8;
	and.b32  	%r13, %r86, 3;
	cvt.s64.s32 	%rd5, %r10;
	mul.lo.s64 	%rd41, %rd1, 4232760;
	add.s64 	%rd42, %rd30, %rd41;
	mul.wide.s32 	%rd43, %r10, 8;
	add.s64 	%rd6, %rd42, %rd43;
	sub.s32 	%r87, %r6, %r5;
	and.b32  	%r17, %r87, 3;
	add.s32 	%r18, %r55, 1;
	mov.u32 	%r116, 1;
	mul.lo.s32 	%r19, %r7, %r18;
	mul.wide.s32 	%rd44, %r7, 8;
	add.s64 	%rd45, %rd42, %rd44;
	add.s64 	%rd7, %rd45, 4224928;
	add.s32 	%r20, %r5, 2;
	add.s32 	%r21, %r19, %r18;
	add.s32 	%r22, %r5, 3;
	add.s32 	%r23, %r21, %r18;
	add.s32 	%r24, %r5, 4;
	mul.wide.s32 	%rd46, %r55, 8;
	add.s64 	%rd10, %rd46, 8;
	mul.lo.s64 	%rd47, %rd5, 24;
	add.s64 	%rd48, %rd31, %rd47;

$L__BB7_11:
	mov.u32 	%r25, %r116;
	add.s32 	%r130, %r130, 1;
	setp.le.s32 	%p11, %r9, %r8;
	mov.f64 	%fd147, 0d0000000000000000;
	@%p11 bra 	$L__BB7_19;

	add.s32 	%r118, %r8, 1;
	setp.eq.s32 	%p12, %r13, 0;
	add.s32 	%r88, %r25, -1;
	cvt.s64.s32 	%rd11, %r88;
	mov.f64 	%fd147, 0d0000000000000000;
	@%p12 bra 	$L__BB7_16;

	add.s32 	%r118, %r8, 2;
	setp.eq.s32 	%p13, %r13, 1;
	shl.b64 	%rd49, %rd11, 3;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd12, %rd50, 1784512;
	ld.global.f64 	%fd30, [%rd50+1784512];
	ld.global.f64 	%fd31, [%rd6];
	fma.rn.f64 	%fd147, %fd31, %fd30, 0d0000000000000000;
	@%p13 bra 	$L__BB7_16;

	add.s32 	%r118, %r8, 3;
	setp.eq.s32 	%p14, %r13, 2;
	ld.global.f64 	%fd32, [%rd12+24];
	ld.global.f64 	%fd33, [%rd6+8];
	fma.rn.f64 	%fd147, %fd33, %fd32, %fd147;
	@%p14 bra 	$L__BB7_16;

	add.s32 	%r118, %r8, 4;
	ld.global.f64 	%fd34, [%rd12+48];
	ld.global.f64 	%fd35, [%rd6+16];
	fma.rn.f64 	%fd147, %fd35, %fd34, %fd147;

$L__BB7_16:
	not.b32 	%r113, %r8;
	add.s32 	%r112, %r9, %r113;
	setp.lt.u32 	%p15, %r112, 3;
	@%p15 bra 	$L__BB7_19;

$L__BB7_18:
	mul.wide.s32 	%rd53, %r118, 8;
	add.s64 	%rd54, %rd42, %rd53;
	mul.wide.s32 	%rd55, %r118, 24;
	add.s64 	%rd56, %rd31, %rd55;
	shl.b64 	%rd57, %rd11, 3;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.f64 	%fd36, [%rd58+1784512];
	ld.global.f64 	%fd37, [%rd54];
	fma.rn.f64 	%fd38, %fd37, %fd36, %fd147;
	ld.global.f64 	%fd39, [%rd58+1784536];
	ld.global.f64 	%fd40, [%rd54+8];
	fma.rn.f64 	%fd41, %fd40, %fd39, %fd38;
	ld.global.f64 	%fd42, [%rd58+1784560];
	ld.global.f64 	%fd43, [%rd54+16];
	fma.rn.f64 	%fd44, %fd43, %fd42, %fd41;
	ld.global.f64 	%fd45, [%rd58+1784584];
	ld.global.f64 	%fd46, [%rd54+24];
	fma.rn.f64 	%fd147, %fd46, %fd45, %fd44;
	add.s32 	%r31, %r118, 4;
	add.s32 	%r89, %r118, 3;
	setp.lt.s32 	%p16, %r89, %r9;
	mov.u32 	%r118, %r31;
	@%p16 bra 	$L__BB7_18;

$L__BB7_19:
	st.shared.f64 	[%rd4], %fd147;
	bar.sync 	0;
	setp.gt.s32 	%p17, %r1, 63;
	@%p17 bra 	$L__BB7_21;

	ld.shared.f64 	%fd47, [%rd4];
	ld.shared.f64 	%fd48, [%rd4+512];
	add.f64 	%fd49, %fd48, %fd47;
	st.shared.f64 	[%rd4], %fd49;

$L__BB7_21:
	setp.gt.s32 	%p18, %r1, 31;
	bar.sync 	0;
	@%p18 bra 	$L__BB7_23;

	ld.shared.f64 	%fd50, [%rd4];
	ld.shared.f64 	%fd51, [%rd4+256];
	add.f64 	%fd52, %fd51, %fd50;
	st.shared.f64 	[%rd4], %fd52;

$L__BB7_23:
	setp.gt.s32 	%p19, %r1, 15;
	bar.sync 	0;
	@%p19 bra 	$L__BB7_25;

	ld.shared.f64 	%fd53, [%rd4];
	ld.shared.f64 	%fd54, [%rd4+128];
	add.f64 	%fd55, %fd54, %fd53;
	st.shared.f64 	[%rd4], %fd55;

$L__BB7_25:
	setp.gt.s32 	%p20, %r1, 7;
	bar.sync 	0;
	@%p20 bra 	$L__BB7_27;

	ld.shared.f64 	%fd56, [%rd4];
	ld.shared.f64 	%fd57, [%rd4+64];
	add.f64 	%fd58, %fd57, %fd56;
	st.shared.f64 	[%rd4], %fd58;

$L__BB7_27:
	setp.gt.s32 	%p21, %r1, 3;
	bar.sync 	0;
	@%p21 bra 	$L__BB7_29;

	ld.shared.f64 	%fd59, [%rd4];
	ld.shared.f64 	%fd60, [%rd4+32];
	add.f64 	%fd61, %fd60, %fd59;
	st.shared.f64 	[%rd4], %fd61;

$L__BB7_29:
	setp.gt.s32 	%p22, %r1, 1;
	bar.sync 	0;
	@%p22 bra 	$L__BB7_31;

	ld.shared.f64 	%fd62, [%rd4];
	ld.shared.f64 	%fd63, [%rd4+16];
	add.f64 	%fd64, %fd63, %fd62;
	st.shared.f64 	[%rd4], %fd64;

$L__BB7_31:
	setp.le.s32 	%p23, %r6, %r5;
	bar.sync 	0;
	ld.shared.f64 	%fd65, [ClCalculateIter1Mrqcof1Curve1Last_$_res+8];
	ld.shared.f64 	%fd66, [ClCalculateIter1Mrqcof1Curve1Last_$_res];
	add.f64 	%fd67, %fd66, %fd65;
	setp.eq.s32 	%p24, %r1, 0;
	selp.f64 	%fd12, %fd67, %fd147, %p24;
	bar.sync 	0;
	ld.global.u32 	%r90, [%rd3+36];
	mul.lo.s32 	%r32, %r90, %r7;
	@%p23 bra 	$L__BB7_43;

	add.s64 	%rd110, %rd42, 8040;
	add.s64 	%rd109, %rd31, 1784600;
	mov.u32 	%r120, %r7;

$L__BB7_33:
	mov.u32 	%r33, %r120;
	ld.global.u32 	%r92, [%rd3+24];
	setp.gt.s32 	%p25, %r33, %r92;
	mov.f64 	%fd151, 0d0000000000000000;
	@%p25 bra 	$L__BB7_42;

	ld.global.u32 	%r34, [%rd3+32];
	setp.lt.s32 	%p26, %r34, 1;
	@%p26 bra 	$L__BB7_42;

	add.s32 	%r94, %r34, -1;
	and.b32  	%r35, %r34, 3;
	setp.lt.u32 	%p27, %r94, 3;
	mov.f64 	%fd151, 0d0000000000000000;
	mov.u32 	%r125, 1;
	mov.u32 	%r124, %r32;
	@%p27 bra 	$L__BB7_38;

	mul.wide.s32 	%rd114, %r32, 8;
	add.s64 	%rd116, %rd110, %rd114;
	mul.wide.s32 	%rd112, %r25, 8;
	add.s64 	%rd117, %rd109, %rd112;
	sub.s32 	%r123, %r34, %r35;
	mov.u64 	%rd118, %rd31;
	mov.u32 	%r124, %r32;

$L__BB7_37:
	ld.global.f64 	%fd73, [%rd116+-24];
	ld.global.f64 	%fd74, [%rd118+1776512];
	mul.f64 	%fd75, %fd74, %fd73;
	ld.global.f64 	%fd76, [%rd117+-72];
	fma.rn.f64 	%fd77, %fd75, %fd76, %fd151;
	ld.global.f64 	%fd78, [%rd116+-16];
	ld.global.f64 	%fd79, [%rd118+1776520];
	mul.f64 	%fd80, %fd79, %fd78;
	ld.global.f64 	%fd81, [%rd117+-48];
	fma.rn.f64 	%fd82, %fd80, %fd81, %fd77;
	ld.global.f64 	%fd83, [%rd116+-8];
	ld.global.f64 	%fd84, [%rd118+1776528];
	mul.f64 	%fd85, %fd84, %fd83;
	ld.global.f64 	%fd86, [%rd117+-24];
	fma.rn.f64 	%fd87, %fd85, %fd86, %fd82;
	add.s32 	%r124, %r124, 4;
	ld.global.f64 	%fd88, [%rd116];
	ld.global.f64 	%fd89, [%rd118+1776536];
	mul.f64 	%fd90, %fd89, %fd88;
	ld.global.f64 	%fd91, [%rd117];
	fma.rn.f64 	%fd151, %fd90, %fd91, %fd87;
	add.s32 	%r125, %r125, 4;
	add.s64 	%rd118, %rd118, 32;
	add.s64 	%rd117, %rd117, 96;
	add.s64 	%rd116, %rd116, 32;
	add.s32 	%r123, %r123, -4;
	setp.ne.s32 	%p28, %r123, 0;
	@%p28 bra 	$L__BB7_37;

$L__BB7_38:
	setp.eq.s32 	%p29, %r35, 0;
	@%p29 bra 	$L__BB7_42;

	add.s32 	%r114, %r25, -1;
	cvt.s64.s32 	%rd115, %r114;
	add.s32 	%r96, %r124, 1;
	mul.wide.s32 	%rd61, %r125, 8;
	add.s64 	%rd62, %rd31, %rd61;
	add.s64 	%rd24, %rd62, 1776504;
	mul.wide.s32 	%rd65, %r96, 8;
	add.s64 	%rd66, %rd42, %rd65;
	add.s64 	%rd25, %rd66, 8008;
	ld.global.f64 	%fd92, [%rd66+8008];
	ld.global.f64 	%fd93, [%rd62+1776504];
	mul.f64 	%fd94, %fd93, %fd92;
	mul.wide.s32 	%rd67, %r125, 24;
	add.s64 	%rd68, %rd31, %rd67;
	shl.b64 	%rd69, %rd115, 3;
	add.s64 	%rd70, %rd68, %rd69;
	add.s64 	%rd26, %rd70, 1784512;
	ld.global.f64 	%fd95, [%rd70+1784512];
	fma.rn.f64 	%fd151, %fd94, %fd95, %fd151;
	setp.eq.s32 	%p30, %r35, 1;
	@%p30 bra 	$L__BB7_42;

	ld.global.f64 	%fd96, [%rd25+8];
	ld.global.f64 	%fd97, [%rd24+8];
	mul.f64 	%fd98, %fd97, %fd96;
	ld.global.f64 	%fd99, [%rd26+24];
	fma.rn.f64 	%fd151, %fd98, %fd99, %fd151;
	setp.eq.s32 	%p31, %r35, 2;
	@%p31 bra 	$L__BB7_42;

	ld.global.f64 	%fd100, [%rd25+16];
	ld.global.f64 	%fd101, [%rd24+16];
	mul.f64 	%fd102, %fd101, %fd100;
	ld.global.f64 	%fd103, [%rd26+48];
	fma.rn.f64 	%fd151, %fd102, %fd103, %fd151;

$L__BB7_42:
	mul.wide.s32 	%rd73, %r33, 8;
	add.s64 	%rd74, %rd42, %rd73;
	st.global.f64 	[%rd74+4226536], %fd151;
	add.s32 	%r120, %r33, 1;
	setp.lt.s32 	%p32, %r33, %r6;
	@%p32 bra 	$L__BB7_33;

$L__BB7_43:
	bar.sync 	0;
	@%p4 bra 	$L__BB7_45;

	setp.eq.s32 	%p34, %r54, 1;
	mul.wide.s32 	%rd77, %r25, 8;
	add.s64 	%rd78, %rd42, %rd77;
	st.global.f64 	[%rd78+3873640], %fd12;
	add.f64 	%fd104, %fd153, %fd12;
	selp.f64 	%fd153, %fd104, %fd153, %p34;

$L__BB7_45:
	setp.le.s32 	%p49, %r6, %r5;
	@%p49 bra 	$L__BB7_61;

	setp.eq.s32 	%p36, %r54, 1;
	add.s32 	%r97, %r19, %r25;
	mul.wide.s32 	%rd79, %r97, 8;
	add.s64 	%rd82, %rd42, 2264032;
	add.s64 	%rd27, %rd82, %rd79;
	add.s32 	%r98, %r21, %r25;
	mul.wide.s32 	%rd83, %r98, 8;
	add.s64 	%rd28, %rd82, %rd83;
	add.s32 	%r99, %r23, %r25;
	mul.wide.s32 	%rd84, %r99, 8;
	add.s64 	%rd29, %rd82, %rd84;
	@%p36 bra 	$L__BB7_54;
	bra.uni 	$L__BB7_47;

$L__BB7_54:
	setp.eq.s32 	%p42, %r17, 0;
	mov.u32 	%r128, %r7;
	@%p42 bra 	$L__BB7_58;

	setp.eq.s32 	%p43, %r17, 1;
	ld.global.f64 	%fd112, [%rd7+1608];
	st.global.f64 	[%rd27], %fd112;
	ld.global.f64 	%fd113, [%rd7+1608];
	ld.global.f64 	%fd114, [%rd7];
	add.f64 	%fd115, %fd114, %fd113;
	st.global.f64 	[%rd7], %fd115;
	mov.u32 	%r128, %r20;
	@%p43 bra 	$L__BB7_58;

	setp.eq.s32 	%p44, %r17, 2;
	ld.global.f64 	%fd116, [%rd7+1616];
	st.global.f64 	[%rd28], %fd116;
	ld.global.f64 	%fd117, [%rd7+1616];
	ld.global.f64 	%fd118, [%rd7+8];
	add.f64 	%fd119, %fd118, %fd117;
	st.global.f64 	[%rd7+8], %fd119;
	mov.u32 	%r128, %r22;
	@%p44 bra 	$L__BB7_58;

	ld.global.f64 	%fd120, [%rd7+1624];
	st.global.f64 	[%rd29], %fd120;
	ld.global.f64 	%fd121, [%rd7+1624];
	ld.global.f64 	%fd122, [%rd7+16];
	add.f64 	%fd123, %fd122, %fd121;
	st.global.f64 	[%rd7+16], %fd123;
	mov.u32 	%r128, %r24;

$L__BB7_58:
	setp.lt.u32 	%p45, %r12, 3;
	@%p45 bra 	$L__BB7_61;

$L__BB7_60:
	mul.wide.s32 	%rd97, %r128, 8;
	add.s64 	%rd98, %rd42, %rd97;
	ld.global.f64 	%fd124, [%rd98+4226536];
	mad.lo.s32 	%r102, %r128, %r18, %r25;
	mul.wide.s32 	%rd99, %r102, 8;
	add.s64 	%rd100, %rd42, %rd99;
	add.s64 	%rd101, %rd100, 2264032;
	st.global.f64 	[%rd100+2264032], %fd124;
	ld.global.f64 	%fd125, [%rd98+4226536];
	ld.global.f64 	%fd126, [%rd98+4224928];
	add.f64 	%fd127, %fd126, %fd125;
	st.global.f64 	[%rd98+4224928], %fd127;
	ld.global.f64 	%fd128, [%rd98+4226544];
	add.s64 	%rd102, %rd101, %rd10;
	st.global.f64 	[%rd102], %fd128;
	ld.global.f64 	%fd129, [%rd98+4226544];
	ld.global.f64 	%fd130, [%rd98+4224936];
	add.f64 	%fd131, %fd130, %fd129;
	st.global.f64 	[%rd98+4224936], %fd131;
	ld.global.f64 	%fd132, [%rd98+4226552];
	add.s64 	%rd103, %rd102, %rd10;
	st.global.f64 	[%rd103], %fd132;
	ld.global.f64 	%fd133, [%rd98+4226552];
	ld.global.f64 	%fd134, [%rd98+4224944];
	add.f64 	%fd135, %fd134, %fd133;
	st.global.f64 	[%rd98+4224944], %fd135;
	ld.global.f64 	%fd136, [%rd98+4226560];
	add.s64 	%rd104, %rd103, %rd10;
	st.global.f64 	[%rd104], %fd136;
	ld.global.f64 	%fd137, [%rd98+4226560];
	ld.global.f64 	%fd138, [%rd98+4224952];
	add.f64 	%fd139, %fd138, %fd137;
	st.global.f64 	[%rd98+4224952], %fd139;
	add.s32 	%r51, %r128, 4;
	add.s32 	%r103, %r128, 3;
	setp.lt.s32 	%p46, %r103, %r6;
	mov.u32 	%r128, %r51;
	@%p46 bra 	$L__BB7_60;
	bra.uni 	$L__BB7_61;

$L__BB7_47:
	setp.eq.s32 	%p37, %r17, 0;
	mov.u32 	%r126, %r7;
	@%p37 bra 	$L__BB7_51;

	setp.eq.s32 	%p38, %r17, 1;
	ld.global.f64 	%fd105, [%rd7+1608];
	st.global.f64 	[%rd27], %fd105;
	mov.u32 	%r126, %r20;
	@%p38 bra 	$L__BB7_51;

	setp.eq.s32 	%p39, %r17, 2;
	ld.global.f64 	%fd106, [%rd7+1616];
	st.global.f64 	[%rd28], %fd106;
	mov.u32 	%r126, %r22;
	@%p39 bra 	$L__BB7_51;

	ld.global.f64 	%fd107, [%rd7+1624];
	st.global.f64 	[%rd29], %fd107;
	mov.u32 	%r126, %r24;

$L__BB7_51:
	setp.lt.u32 	%p40, %r12, 3;
	@%p40 bra 	$L__BB7_61;

$L__BB7_53:
	mul.wide.s32 	%rd87, %r126, 8;
	add.s64 	%rd88, %rd42, %rd87;
	ld.global.f64 	%fd108, [%rd88+4226536];
	mad.lo.s32 	%r100, %r126, %r18, %r25;
	mul.wide.s32 	%rd89, %r100, 8;
	add.s64 	%rd90, %rd42, %rd89;
	add.s64 	%rd91, %rd90, 2264032;
	st.global.f64 	[%rd90+2264032], %fd108;
	ld.global.f64 	%fd109, [%rd88+4226544];
	add.s64 	%rd92, %rd91, %rd10;
	st.global.f64 	[%rd92], %fd109;
	ld.global.f64 	%fd110, [%rd88+4226552];
	add.s64 	%rd93, %rd92, %rd10;
	st.global.f64 	[%rd93], %fd110;
	ld.global.f64 	%fd111, [%rd88+4226560];
	add.s64 	%rd94, %rd93, %rd10;
	st.global.f64 	[%rd94], %fd111;
	add.s32 	%r48, %r126, 4;
	add.s32 	%r101, %r126, 3;
	setp.lt.s32 	%p41, %r101, %r6;
	mov.u32 	%r126, %r48;
	@%p41 bra 	$L__BB7_53;

$L__BB7_61:
	ld.param.u32 	%r104, [ClCalculateIter1Mrqcof1Curve1Last_param_3];
	bar.sync 	0;
	add.s32 	%r116, %r25, 1;
	setp.lt.s32 	%p47, %r25, %r104;
	@%p47 bra 	$L__BB7_11;

$L__BB7_62:
	@%p4 bra 	$L__BB7_64;

	mov.u32 	%r107, %ctaid.x;
	mov.b32 	%r106, %envreg0;
	add.s32 	%r105, %r106, %r107;
	mul.wide.s32 	%rd108, %r105, 4232760;
	ld.param.u64 	%rd107, [ClCalculateIter1Mrqcof1Curve1Last_param_0];
	add.s64 	%rd106, %rd107, %rd108;
	add.s64 	%rd105, %rd106, 4229304;
	st.global.u32 	[%rd105+-12], %r130;
	st.global.f64 	[%rd105+-96], %fd153;
	bra.uni 	$L__BB7_64;

}
	// .globl	ClCalculateIter1Mrqcof1Curve2
.entry ClCalculateIter1Mrqcof1Curve2(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof1Curve2_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof1Curve2_param_1,
	.param .u32 ClCalculateIter1Mrqcof1Curve2_param_2,
	.param .u32 ClCalculateIter1Mrqcof1Curve2_param_3
)
{
	.reg .pred 	%p<100>;
	.reg .b32 	%r<504>;
	.reg .f64 	%fd<197>;
	.reg .b64 	%rd<333>;


	ld.param.u64 	%rd30, [ClCalculateIter1Mrqcof1Curve2_param_0];
	ld.param.u64 	%rd31, [ClCalculateIter1Mrqcof1Curve2_param_1];
	ld.param.u32 	%r181, [ClCalculateIter1Mrqcof1Curve2_param_2];
	ld.param.u32 	%r182, [ClCalculateIter1Mrqcof1Curve2_param_3];
	mov.b32 	%r183, %envreg0;
	mov.u32 	%r184, %ctaid.x;
	add.s32 	%r185, %r183, %r184;
	cvt.s64.s32 	%rd1, %r185;
	mul.wide.s32 	%rd32, %r185, 4232760;
	add.s64 	%rd33, %rd30, %rd32;
	add.s64 	%rd2, %rd33, 4229304;
	ld.global.u32 	%r186, [%rd33+4229304];
	setp.ne.s32 	%p1, %r186, 0;
	@%p1 bra 	$L__BB8_134;
	bra.uni 	$L__BB8_1;

$L__BB8_134:
	ret;

$L__BB8_1:
	ld.global.u32 	%r187, [%rd2+8];
	setp.eq.s32 	%p2, %r187, 0;
	@%p2 bra 	$L__BB8_134;

	ld.global.u32 	%r188, [%rd2+4];
	setp.eq.s32 	%p3, %r188, 0;
	@%p3 bra 	$L__BB8_134;

	add.s32 	%r1, %r182, 1;
	and.b32  	%r189, %r182, 127;
	setp.ne.s32 	%p4, %r189, 0;
	selp.u32 	%r190, 1, 0, %p4;
	shr.s32 	%r191, %r182, 31;
	shr.u32 	%r192, %r191, 25;
	add.s32 	%r193, %r182, %r192;
	shr.s32 	%r194, %r193, 7;
	add.s32 	%r195, %r194, %r190;
	mov.u32 	%r2, %tid.x;
	mul.lo.s32 	%r439, %r195, %r2;
	add.s32 	%r196, %r439, %r195;
	min.s32 	%r4, %r196, %r182;
	add.s64 	%rd3, %rd31, 4387928;
	ld.global.v2.u32 	{%r197, %r198}, [%rd31+4387928];
	ld.global.u32 	%r200, [%rd31+4387936];
	shr.s32 	%r201, %r200, 31;
	shr.u32 	%r202, %r201, 25;
	add.s32 	%r203, %r200, %r202;
	shr.s32 	%r204, %r203, 7;
	and.b32  	%r205, %r200, 127;
	setp.ne.s32 	%p5, %r205, 0;
	selp.u32 	%r206, 1, 0, %p5;
	add.s32 	%r207, %r204, %r206;
	mul.lo.s32 	%r5, %r207, %r2;
	add.s32 	%r208, %r5, %r207;
	min.s32 	%r6, %r208, %r200;
	add.s32 	%r7, %r5, 1;
	shr.s32 	%r209, %r197, 31;
	shr.u32 	%r210, %r209, 25;
	add.s32 	%r211, %r197, %r210;
	shr.s32 	%r212, %r211, 7;
	and.b32  	%r213, %r197, 127;
	setp.ne.s32 	%p6, %r213, 0;
	selp.u32 	%r214, 1, 0, %p6;
	add.s32 	%r215, %r212, %r214;
	mul.lo.s32 	%r8, %r215, %r2;
	add.s32 	%r216, %r8, %r215;
	min.s32 	%r9, %r216, %r197;
	add.s32 	%r10, %r8, 1;
	setp.ge.s32 	%p7, %r439, %r4;
	setp.eq.s32 	%p8, %r181, 0;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB8_9;

	ld.global.u32 	%r217, [%rd2+-8];
	cvt.rn.f64.s32 	%fd1, %r182;
	add.s32 	%r440, %r217, %r439;
	mul.lo.s64 	%rd34, %rd1, 4232760;
	add.s64 	%rd35, %rd30, %rd34;

$L__BB8_5:
	add.s32 	%r439, %r439, 1;
	add.s32 	%r441, %r439, %r1;
	mul.wide.s32 	%rd36, %r441, 8;
	add.s64 	%rd37, %rd35, %rd36;
	mov.u64 	%rd38, 0;
	st.global.u64 	[%rd37+2264032], %rd38;
	add.s32 	%r440, %r440, 1;
	mul.wide.s32 	%rd39, %r440, 8;
	add.s64 	%rd40, %rd31, %rd39;
	ld.global.f64 	%fd21, [%rd40+1120304];
	mul.f64 	%fd22, %fd21, %fd1;
	ld.global.f64 	%fd23, [%rd2+-96];
	div.rn.f64 	%fd2, %fd22, %fd23;
	mul.wide.s32 	%rd41, %r439, 8;
	add.s64 	%rd42, %rd35, %rd41;
	ld.global.f64 	%fd24, [%rd42+3873640];
	div.rn.f64 	%fd3, %fd24, %fd23;
	mul.f64 	%fd25, %fd2, %fd24;
	st.global.f64 	[%rd42+3873640], %fd25;
	ld.global.u32 	%r218, [%rd3+8];
	setp.lt.s32 	%p10, %r218, 2;
	@%p10 bra 	$L__BB8_8;

	neg.f64 	%fd4, %fd3;
	mov.u32 	%r442, 2;

$L__BB8_7:
	add.s32 	%r441, %r441, %r1;
	mul.wide.s32 	%rd45, %r441, 8;
	add.s64 	%rd46, %rd35, %rd45;
	mul.wide.s32 	%rd47, %r442, 8;
	add.s64 	%rd48, %rd35, %rd47;
	ld.global.f64 	%fd26, [%rd48+4224928];
	ld.global.f64 	%fd27, [%rd46+2264032];
	fma.rn.f64 	%fd28, %fd4, %fd26, %fd27;
	mul.f64 	%fd29, %fd2, %fd28;
	st.global.f64 	[%rd46+2264032], %fd29;
	add.s32 	%r20, %r442, 1;
	ld.global.u32 	%r220, [%rd3+8];
	setp.lt.s32 	%p11, %r442, %r220;
	mov.u32 	%r442, %r20;
	@%p11 bra 	$L__BB8_7;

$L__BB8_8:
	setp.lt.s32 	%p12, %r439, %r4;
	@%p12 bra 	$L__BB8_5;

$L__BB8_9:
	bar.sync 	0;
	setp.ne.s32 	%p13, %r2, 0;
	@%p13 bra 	$L__BB8_11;

	ld.global.u32 	%r221, [%rd2+-8];
	add.s32 	%r222, %r221, %r182;
	st.global.u32 	[%rd2+-8], %r222;

$L__BB8_11:
	ld.global.u32 	%r503, [%rd2+-4];
	ld.global.f64 	%fd196, [%rd2+-48];
	add.s64 	%rd4, %rd31, 4387124;
	ld.global.u32 	%r223, [%rd3+-804];
	setp.eq.s32 	%p14, %r223, 0;
	mul.lo.s64 	%rd49, %rd1, 4232760;
	add.s64 	%rd50, %rd30, %rd49;
	mul.wide.s32 	%rd51, %r7, 8;
	add.s64 	%rd52, %rd50, %rd51;
	add.s64 	%rd5, %rd52, 4226536;
	@%p14 bra 	$L__BB8_72;

	setp.lt.s32 	%p15, %r182, 1;
	@%p15 bra 	$L__BB8_132;

	mul.lo.s32 	%r22, %r7, %r1;
	not.b32 	%r225, %r5;
	add.s32 	%r23, %r6, %r225;
	not.b32 	%r226, %r8;
	add.s32 	%r24, %r9, %r226;
	sub.s32 	%r227, %r6, %r5;
	and.b32  	%r25, %r227, 3;
	add.s32 	%r26, %r5, 2;
	add.s32 	%r27, %r5, 3;
	sub.s32 	%r228, %r9, %r8;
	and.b32  	%r28, %r228, 3;
	mul.wide.s32 	%rd55, %r10, 8;
	add.s64 	%rd56, %rd50, %rd55;
	add.s64 	%rd6, %rd56, 4226536;
	add.s32 	%r29, %r8, 2;
	add.s32 	%r30, %r8, 3;
	add.s32 	%r31, %r8, 4;
	add.s32 	%r32, %r5, 4;
	mul.wide.s32 	%rd57, %r182, 8;
	add.s64 	%rd7, %rd57, 8;
	mov.u32 	%r443, 1;

$L__BB8_14:
	mul.wide.s32 	%rd60, %r443, 8;
	add.s64 	%rd61, %rd50, %rd60;
	ld.global.f64 	%fd7, [%rd61+3873640];
	add.s32 	%r446, %r443, %r22;
	setp.le.s32 	%p16, %r6, %r5;
	@%p16 bra 	$L__BB8_22;

	add.s32 	%r445, %r5, 1;
	setp.eq.s32 	%p17, %r25, 0;
	@%p17 bra 	$L__BB8_19;

	setp.eq.s32 	%p18, %r25, 1;
	mul.wide.s32 	%rd64, %r446, 8;
	add.s64 	%rd65, %rd50, %rd64;
	add.s64 	%rd8, %rd65, 2264032;
	ld.global.f64 	%fd30, [%rd65+2264032];
	st.global.f64 	[%rd5], %fd30;
	add.s32 	%r446, %r446, %r1;
	mov.u32 	%r445, %r26;
	@%p18 bra 	$L__BB8_19;

	setp.eq.s32 	%p19, %r25, 2;
	cvt.s64.s32 	%rd9, %r1;
	mul.wide.s32 	%rd66, %r1, 8;
	add.s64 	%rd10, %rd8, %rd66;
	ld.global.f64 	%fd31, [%rd10];
	st.global.f64 	[%rd5+8], %fd31;
	add.s32 	%r446, %r446, %r1;
	mov.u32 	%r445, %r27;
	@%p19 bra 	$L__BB8_19;

	shl.b64 	%rd67, %rd9, 3;
	add.s64 	%rd68, %rd10, %rd67;
	ld.global.f64 	%fd32, [%rd68];
	st.global.f64 	[%rd5+16], %fd32;
	add.s32 	%r446, %r446, %r1;
	mov.u32 	%r445, %r32;

$L__BB8_19:
	setp.lt.u32 	%p20, %r23, 3;
	@%p20 bra 	$L__BB8_22;

$L__BB8_21:
	mul.wide.s32 	%rd71, %r446, 8;
	add.s64 	%rd72, %rd50, %rd71;
	add.s64 	%rd73, %rd72, 2264032;
	ld.global.f64 	%fd33, [%rd72+2264032];
	mul.wide.s32 	%rd74, %r445, 8;
	add.s64 	%rd75, %rd50, %rd74;
	st.global.f64 	[%rd75+4226536], %fd33;
	add.s64 	%rd76, %rd73, %rd7;
	ld.global.f64 	%fd34, [%rd76];
	st.global.f64 	[%rd75+4226544], %fd34;
	add.s32 	%r229, %r446, %r1;
	add.s32 	%r230, %r229, %r1;
	add.s64 	%rd77, %rd76, %rd7;
	ld.global.f64 	%fd35, [%rd77];
	st.global.f64 	[%rd75+4226552], %fd35;
	add.s32 	%r231, %r230, %r1;
	add.s64 	%rd78, %rd77, %rd7;
	ld.global.f64 	%fd36, [%rd78];
	st.global.f64 	[%rd75+4226560], %fd36;
	add.s32 	%r43, %r445, 4;
	add.s32 	%r446, %r231, %r1;
	add.s32 	%r232, %r445, 3;
	setp.lt.s32 	%p21, %r232, %r6;
	mov.u32 	%r445, %r43;
	@%p21 bra 	$L__BB8_21;

$L__BB8_22:
	bar.sync 	0;
	add.s32 	%r503, %r503, 1;
	mov.u32 	%r454, 1;
	mul.wide.s32 	%rd79, %r503, 8;
	add.s64 	%rd80, %rd31, %rd79;
	ld.global.f64 	%fd37, [%rd80+1120304];
	mul.f64 	%fd38, %fd37, %fd37;
	rcp.rn.f64 	%fd39, %fd38;
	ld.global.f64 	%fd40, [%rd80+1440320];
	sub.f64 	%fd8, %fd40, %fd7;
	ld.global.f64 	%fd41, [%rd80+1280312];
	mul.f64 	%fd9, %fd41, %fd39;
	ld.global.u32 	%r235, [%rd3];
	setp.lt.s32 	%p22, %r235, 1;
	mov.u32 	%r472, 0;
	@%p22 bra 	$L__BB8_35;

	mov.u32 	%r450, %r472;

$L__BB8_24:
	mov.u32 	%r472, %r454;
	mul.wide.s32 	%rd83, %r472, 8;
	add.s64 	%rd84, %rd50, %rd83;
	add.s64 	%rd11, %rd84, 4226536;
	ld.global.f64 	%fd42, [%rd84+4226536];
	mul.f64 	%fd10, %fd9, %fd42;
	and.b32  	%r238, %r472, 127;
	setp.ne.s32 	%p23, %r238, 0;
	selp.u32 	%r48, 1, 0, %p23;
	shr.u32 	%r239, %r472, 7;
	add.s32 	%r240, %r239, %r48;
	mul.lo.s32 	%r49, %r240, %r2;
	add.s32 	%r241, %r49, %r240;
	min.s32 	%r50, %r241, %r472;
	setp.ge.s32 	%p24, %r49, %r50;
	@%p24 bra 	$L__BB8_32;

	mov.u32 	%r242, -2;
	sub.s32 	%r243, %r242, %r450;
	mul.lo.s32 	%r246, %r2, %r240;
	not.b32 	%r247, %r246;
	add.s32 	%r248, %r240, %r246;
	not.b32 	%r249, %r248;
	max.s32 	%r250, %r243, %r249;
	sub.s32 	%r251, %r247, %r250;
	sub.s32 	%r252, %r242, %r246;
	sub.s32 	%r51, %r252, %r250;
	and.b32  	%r52, %r251, 3;
	setp.eq.s32 	%p25, %r52, 0;
	mov.u32 	%r451, %r49;
	@%p25 bra 	$L__BB8_29;

	add.s32 	%r451, %r49, 1;
	ld.global.u32 	%r253, [%rd3+16];
	mad.lo.s32 	%r254, %r253, %r472, %r451;
	mul.wide.s32 	%rd85, %r254, 8;
	add.s64 	%rd88, %rd50, %rd85;
	mul.wide.s32 	%rd89, %r451, 8;
	add.s64 	%rd90, %rd50, %rd89;
	add.s64 	%rd12, %rd90, 4226536;
	ld.global.f64 	%fd43, [%rd90+4226536];
	ld.global.f64 	%fd44, [%rd88+1617616];
	fma.rn.f64 	%fd45, %fd10, %fd43, %fd44;
	st.global.f64 	[%rd88+1617616], %fd45;
	setp.eq.s32 	%p26, %r52, 1;
	@%p26 bra 	$L__BB8_29;

	add.s32 	%r451, %r49, 2;
	ld.global.u32 	%r255, [%rd3+16];
	mad.lo.s32 	%r256, %r255, %r472, %r451;
	mul.wide.s32 	%rd91, %r256, 8;
	add.s64 	%rd94, %rd50, %rd91;
	ld.global.f64 	%fd46, [%rd12+8];
	ld.global.f64 	%fd47, [%rd94+1617616];
	fma.rn.f64 	%fd48, %fd10, %fd46, %fd47;
	st.global.f64 	[%rd94+1617616], %fd48;
	setp.eq.s32 	%p27, %r52, 2;
	@%p27 bra 	$L__BB8_29;

	add.s32 	%r451, %r49, 3;
	ld.global.u32 	%r257, [%rd3+16];
	mad.lo.s32 	%r258, %r257, %r472, %r451;
	mul.wide.s32 	%rd95, %r258, 8;
	add.s64 	%rd98, %rd50, %rd95;
	ld.global.f64 	%fd49, [%rd12+16];
	ld.global.f64 	%fd50, [%rd98+1617616];
	fma.rn.f64 	%fd51, %fd10, %fd49, %fd50;
	st.global.f64 	[%rd98+1617616], %fd51;

$L__BB8_29:
	setp.lt.u32 	%p28, %r51, 3;
	@%p28 bra 	$L__BB8_32;

$L__BB8_31:
	mul.lo.s32 	%r434, %r240, %r2;
	add.s32 	%r433, %r434, %r240;
	min.s32 	%r432, %r433, %r472;
	ld.global.u32 	%r259, [%rd3+16];
	add.s32 	%r260, %r451, 1;
	mad.lo.s32 	%r261, %r259, %r472, %r260;
	mul.wide.s32 	%rd99, %r261, 8;
	add.s64 	%rd102, %rd50, 1617616;
	add.s64 	%rd103, %rd102, %rd99;
	mul.wide.s32 	%rd104, %r260, 8;
	add.s64 	%rd105, %rd50, %rd104;
	ld.global.f64 	%fd52, [%rd105+4226536];
	ld.global.f64 	%fd53, [%rd103];
	fma.rn.f64 	%fd54, %fd10, %fd52, %fd53;
	st.global.f64 	[%rd103], %fd54;
	ld.global.u32 	%r262, [%rd3+16];
	mad.lo.s32 	%r263, %r262, %r472, %r451;
	add.s32 	%r264, %r263, 2;
	mul.wide.s32 	%rd106, %r264, 8;
	add.s64 	%rd107, %rd102, %rd106;
	ld.global.f64 	%fd55, [%rd105+4226544];
	ld.global.f64 	%fd56, [%rd107];
	fma.rn.f64 	%fd57, %fd10, %fd55, %fd56;
	st.global.f64 	[%rd107], %fd57;
	ld.global.u32 	%r265, [%rd3+16];
	mad.lo.s32 	%r266, %r265, %r472, %r451;
	add.s32 	%r267, %r266, 3;
	mul.wide.s32 	%rd108, %r267, 8;
	add.s64 	%rd109, %rd102, %rd108;
	ld.global.f64 	%fd58, [%rd105+4226552];
	ld.global.f64 	%fd59, [%rd109];
	fma.rn.f64 	%fd60, %fd10, %fd58, %fd59;
	st.global.f64 	[%rd109], %fd60;
	ld.global.u32 	%r268, [%rd3+16];
	add.s32 	%r451, %r451, 4;
	mad.lo.s32 	%r269, %r268, %r472, %r451;
	mul.wide.s32 	%rd110, %r269, 8;
	add.s64 	%rd111, %rd102, %rd110;
	ld.global.f64 	%fd61, [%rd105+4226560];
	ld.global.f64 	%fd62, [%rd111];
	fma.rn.f64 	%fd63, %fd10, %fd61, %fd62;
	st.global.f64 	[%rd111], %fd63;
	setp.lt.s32 	%p29, %r451, %r432;
	@%p29 bra 	$L__BB8_31;

$L__BB8_32:
	bar.sync 	0;
	@%p13 bra 	$L__BB8_34;

	ld.global.f64 	%fd64, [%rd11+-344888];
	fma.rn.f64 	%fd65, %fd8, %fd10, %fd64;
	st.global.f64 	[%rd11+-344888], %fd65;

$L__BB8_34:
	bar.sync 	0;
	add.s32 	%r454, %r472, 1;
	ld.global.u32 	%r270, [%rd3];
	setp.lt.s32 	%p31, %r472, %r270;
	mov.u32 	%r450, %r472;
	@%p31 bra 	$L__BB8_24;

$L__BB8_35:
	ld.global.u32 	%r471, [%rd3+4];
	setp.gt.s32 	%p32, %r454, %r471;
	@%p32 bra 	$L__BB8_71;

	mov.u32 	%r456, 0;
	mov.u32 	%r457, %r454;

$L__BB8_37:
	cvt.s64.s32 	%rd13, %r457;
	mul.wide.s32 	%rd112, %r457, 4;
	add.s64 	%rd113, %rd31, %rd112;
	ld.global.u32 	%r272, [%rd113+4387120];
	setp.eq.s32 	%p33, %r272, 0;
	@%p33 bra 	$L__BB8_70;

	setp.le.s32 	%p34, %r9, %r8;
	add.s32 	%r472, %r472, 1;
	shl.b64 	%rd116, %rd13, 3;
	add.s64 	%rd117, %rd50, %rd116;
	ld.global.f64 	%fd66, [%rd117+4226536];
	mul.f64 	%fd11, %fd9, %fd66;
	@%p34 bra 	$L__BB8_46;

	setp.eq.s32 	%p35, %r28, 0;
	mov.u32 	%r459, %r10;
	@%p35 bra 	$L__BB8_43;

	setp.eq.s32 	%p36, %r28, 1;
	ld.global.u32 	%r273, [%rd3+16];
	mad.lo.s32 	%r274, %r273, %r472, %r10;
	mul.wide.s32 	%rd118, %r274, 8;
	add.s64 	%rd121, %rd50, %rd118;
	ld.global.f64 	%fd67, [%rd6];
	ld.global.f64 	%fd68, [%rd121+1617616];
	fma.rn.f64 	%fd69, %fd11, %fd67, %fd68;
	st.global.f64 	[%rd121+1617616], %fd69;
	mov.u32 	%r459, %r29;
	@%p36 bra 	$L__BB8_43;

	setp.eq.s32 	%p37, %r28, 2;
	ld.global.u32 	%r275, [%rd3+16];
	mad.lo.s32 	%r276, %r275, %r472, %r29;
	mul.wide.s32 	%rd122, %r276, 8;
	add.s64 	%rd125, %rd50, %rd122;
	ld.global.f64 	%fd70, [%rd6+8];
	ld.global.f64 	%fd71, [%rd125+1617616];
	fma.rn.f64 	%fd72, %fd11, %fd70, %fd71;
	st.global.f64 	[%rd125+1617616], %fd72;
	mov.u32 	%r459, %r30;
	@%p37 bra 	$L__BB8_43;

	ld.global.u32 	%r277, [%rd3+16];
	mad.lo.s32 	%r278, %r277, %r472, %r30;
	mul.wide.s32 	%rd126, %r278, 8;
	add.s64 	%rd129, %rd50, %rd126;
	ld.global.f64 	%fd73, [%rd6+16];
	ld.global.f64 	%fd74, [%rd129+1617616];
	fma.rn.f64 	%fd75, %fd11, %fd73, %fd74;
	st.global.f64 	[%rd129+1617616], %fd75;
	mov.u32 	%r459, %r31;

$L__BB8_43:
	setp.lt.u32 	%p38, %r24, 3;
	@%p38 bra 	$L__BB8_46;

$L__BB8_45:
	ld.global.u32 	%r279, [%rd3+16];
	mad.lo.s32 	%r280, %r279, %r472, %r459;
	mul.wide.s32 	%rd130, %r280, 8;
	add.s64 	%rd133, %rd50, 1617616;
	add.s64 	%rd134, %rd133, %rd130;
	mul.wide.s32 	%rd135, %r459, 8;
	add.s64 	%rd136, %rd50, %rd135;
	ld.global.f64 	%fd76, [%rd136+4226536];
	ld.global.f64 	%fd77, [%rd134];
	fma.rn.f64 	%fd78, %fd11, %fd76, %fd77;
	st.global.f64 	[%rd134], %fd78;
	ld.global.u32 	%r281, [%rd3+16];
	mad.lo.s32 	%r282, %r281, %r472, %r459;
	add.s32 	%r283, %r282, 1;
	mul.wide.s32 	%rd137, %r283, 8;
	add.s64 	%rd138, %rd133, %rd137;
	ld.global.f64 	%fd79, [%rd136+4226544];
	ld.global.f64 	%fd80, [%rd138];
	fma.rn.f64 	%fd81, %fd11, %fd79, %fd80;
	st.global.f64 	[%rd138], %fd81;
	ld.global.u32 	%r284, [%rd3+16];
	mad.lo.s32 	%r285, %r284, %r472, %r459;
	add.s32 	%r286, %r285, 2;
	mul.wide.s32 	%rd139, %r286, 8;
	add.s64 	%rd140, %rd133, %rd139;
	ld.global.f64 	%fd82, [%rd136+4226552];
	ld.global.f64 	%fd83, [%rd140];
	fma.rn.f64 	%fd84, %fd11, %fd82, %fd83;
	st.global.f64 	[%rd140], %fd84;
	ld.global.u32 	%r287, [%rd3+16];
	add.s32 	%r288, %r459, 3;
	mad.lo.s32 	%r289, %r287, %r472, %r288;
	mul.wide.s32 	%rd141, %r289, 8;
	add.s64 	%rd142, %rd133, %rd141;
	ld.global.f64 	%fd85, [%rd136+4226560];
	ld.global.f64 	%fd86, [%rd142];
	fma.rn.f64 	%fd87, %fd11, %fd85, %fd86;
	st.global.f64 	[%rd142], %fd87;
	add.s32 	%r459, %r459, 4;
	setp.lt.s32 	%p39, %r288, %r9;
	@%p39 bra 	$L__BB8_45;

$L__BB8_46:
	bar.sync 	0;
	@%p13 bra 	$L__BB8_69;

	cvt.s64.s32 	%rd326, %r457;
	cvt.u32.u64 	%r290, %rd326;
	ld.global.u32 	%r71, [%rd3];
	setp.ge.s32 	%p41, %r71, %r290;
	@%p41 bra 	$L__BB8_68;

	add.s32 	%r72, %r454, %r456;
	sub.s32 	%r291, %r72, %r71;
	and.b32  	%r73, %r291, 3;
	setp.eq.s32 	%p42, %r73, 0;
	mov.u32 	%r463, %r71;
	mov.u32 	%r467, %r71;
	@%p42 bra 	$L__BB8_57;

	add.s32 	%r463, %r71, 1;
	mul.wide.s32 	%rd143, %r71, 4;
	add.s64 	%rd14, %rd4, %rd143;
	ld.global.u32 	%r292, [%rd14];
	setp.eq.s32 	%p43, %r292, 0;
	mul.wide.s32 	%rd146, %r463, 8;
	add.s64 	%rd147, %rd50, %rd146;
	add.s64 	%rd15, %rd147, 4226536;
	mov.u32 	%r467, %r71;
	@%p43 bra 	$L__BB8_51;

	ld.global.u32 	%r293, [%rd3+16];
	mad.lo.s32 	%r294, %r293, %r472, %r463;
	mul.wide.s32 	%rd148, %r294, 8;
	add.s64 	%rd151, %rd50, %rd148;
	ld.global.f64 	%fd88, [%rd15];
	ld.global.f64 	%fd89, [%rd151+1617616];
	fma.rn.f64 	%fd90, %fd11, %fd88, %fd89;
	st.global.f64 	[%rd151+1617616], %fd90;
	mov.u32 	%r467, %r463;

$L__BB8_51:
	add.s32 	%r412, %r454, %r456;
	sub.s32 	%r411, %r412, %r71;
	and.b32  	%r410, %r411, 3;
	setp.eq.s32 	%p44, %r410, 1;
	@%p44 bra 	$L__BB8_57;

	mul.wide.s32 	%rd318, %r71, 4;
	add.s64 	%rd317, %rd4, %rd318;
	ld.global.u32 	%r295, [%rd317+4];
	setp.eq.s32 	%p45, %r295, 0;
	@%p45 bra 	$L__BB8_54;

	add.s32 	%r467, %r467, 1;
	ld.global.u32 	%r296, [%rd3+16];
	mad.lo.s32 	%r297, %r296, %r472, %r467;
	mul.wide.s32 	%rd152, %r297, 8;
	add.s64 	%rd155, %rd50, %rd152;
	ld.global.f64 	%fd91, [%rd15+8];
	ld.global.f64 	%fd92, [%rd155+1617616];
	fma.rn.f64 	%fd93, %fd11, %fd91, %fd92;
	st.global.f64 	[%rd155+1617616], %fd93;

$L__BB8_54:
	add.s32 	%r415, %r454, %r456;
	sub.s32 	%r414, %r415, %r71;
	and.b32  	%r413, %r414, 3;
	setp.eq.s32 	%p46, %r413, 2;
	add.s32 	%r463, %r71, 2;
	@%p46 bra 	$L__BB8_57;

	mul.wide.s32 	%rd320, %r71, 4;
	add.s64 	%rd319, %rd4, %rd320;
	add.s32 	%r463, %r71, 3;
	ld.global.u32 	%r298, [%rd319+8];
	setp.eq.s32 	%p47, %r298, 0;
	@%p47 bra 	$L__BB8_57;

	add.s32 	%r467, %r467, 1;
	ld.global.u32 	%r299, [%rd3+16];
	mad.lo.s32 	%r300, %r299, %r472, %r467;
	mul.wide.s32 	%rd156, %r300, 8;
	add.s64 	%rd159, %rd50, %rd156;
	ld.global.f64 	%fd94, [%rd15+16];
	ld.global.f64 	%fd95, [%rd159+1617616];
	fma.rn.f64 	%fd96, %fd11, %fd94, %fd95;
	st.global.f64 	[%rd159+1617616], %fd96;

$L__BB8_57:
	add.s32 	%r301, %r72, -1;
	sub.s32 	%r302, %r301, %r71;
	setp.lt.u32 	%p48, %r302, 3;
	@%p48 bra 	$L__BB8_68;

$L__BB8_59:
	add.s32 	%r303, %r463, 1;
	mul.wide.s32 	%rd160, %r463, 4;
	add.s64 	%rd16, %rd4, %rd160;
	ld.global.u32 	%r304, [%rd16];
	setp.eq.s32 	%p49, %r304, 0;
	mul.wide.s32 	%rd163, %r303, 8;
	add.s64 	%rd164, %rd50, %rd163;
	add.s64 	%rd17, %rd164, 4226536;
	@%p49 bra 	$L__BB8_61;

	add.s32 	%r467, %r467, 1;
	ld.global.u32 	%r305, [%rd3+16];
	mad.lo.s32 	%r306, %r305, %r472, %r467;
	mul.wide.s32 	%rd165, %r306, 8;
	add.s64 	%rd168, %rd50, %rd165;
	ld.global.f64 	%fd97, [%rd17];
	ld.global.f64 	%fd98, [%rd168+1617616];
	fma.rn.f64 	%fd99, %fd11, %fd97, %fd98;
	st.global.f64 	[%rd168+1617616], %fd99;

$L__BB8_61:
	ld.global.u32 	%r307, [%rd16+4];
	setp.eq.s32 	%p50, %r307, 0;
	@%p50 bra 	$L__BB8_63;

	add.s32 	%r467, %r467, 1;
	ld.global.u32 	%r308, [%rd3+16];
	mad.lo.s32 	%r309, %r308, %r472, %r467;
	mul.wide.s32 	%rd169, %r309, 8;
	add.s64 	%rd172, %rd50, %rd169;
	ld.global.f64 	%fd100, [%rd17+8];
	ld.global.f64 	%fd101, [%rd172+1617616];
	fma.rn.f64 	%fd102, %fd11, %fd100, %fd101;
	st.global.f64 	[%rd172+1617616], %fd102;

$L__BB8_63:
	ld.global.u32 	%r310, [%rd16+8];
	setp.eq.s32 	%p51, %r310, 0;
	@%p51 bra 	$L__BB8_65;

	add.s32 	%r467, %r467, 1;
	ld.global.u32 	%r311, [%rd3+16];
	mad.lo.s32 	%r312, %r311, %r472, %r467;
	mul.wide.s32 	%rd173, %r312, 8;
	add.s64 	%rd176, %rd50, %rd173;
	ld.global.f64 	%fd103, [%rd17+16];
	ld.global.f64 	%fd104, [%rd176+1617616];
	fma.rn.f64 	%fd105, %fd11, %fd103, %fd104;
	st.global.f64 	[%rd176+1617616], %fd105;

$L__BB8_65:
	add.s32 	%r463, %r463, 4;
	ld.global.u32 	%r313, [%rd16+12];
	setp.eq.s32 	%p52, %r313, 0;
	@%p52 bra 	$L__BB8_67;

	add.s32 	%r467, %r467, 1;
	ld.global.u32 	%r314, [%rd3+16];
	mad.lo.s32 	%r315, %r314, %r472, %r467;
	mul.wide.s32 	%rd177, %r315, 8;
	add.s64 	%rd180, %rd50, %rd177;
	ld.global.f64 	%fd106, [%rd17+24];
	ld.global.f64 	%fd107, [%rd180+1617616];
	fma.rn.f64 	%fd108, %fd11, %fd106, %fd107;
	st.global.f64 	[%rd180+1617616], %fd108;

$L__BB8_67:
	cvt.s64.s32 	%rd321, %r457;
	cvt.u32.u64 	%r416, %rd321;
	setp.lt.s32 	%p53, %r463, %r416;
	@%p53 bra 	$L__BB8_59;

$L__BB8_68:
	mul.wide.s32 	%rd183, %r472, 8;
	add.s64 	%rd184, %rd50, %rd183;
	ld.global.f64 	%fd109, [%rd184+3881648];
	fma.rn.f64 	%fd110, %fd8, %fd11, %fd109;
	st.global.f64 	[%rd184+3881648], %fd110;

$L__BB8_69:
	bar.sync 	0;
	ld.global.u32 	%r471, [%rd3+4];

$L__BB8_70:
	cvt.u32.u64 	%r317, %rd13;
	add.s32 	%r457, %r317, 1;
	setp.lt.s32 	%p54, %r317, %r471;
	add.s32 	%r456, %r456, 1;
	@%p54 bra 	$L__BB8_37;

$L__BB8_71:
	ld.param.u32 	%r417, [ClCalculateIter1Mrqcof1Curve2_param_3];
	mul.f64 	%fd111, %fd8, %fd8;
	fma.rn.f64 	%fd196, %fd111, %fd9, %fd196;
	add.s32 	%r99, %r443, 1;
	setp.lt.s32 	%p55, %r443, %r417;
	mov.u32 	%r443, %r99;
	@%p55 bra 	$L__BB8_14;
	bra.uni 	$L__BB8_132;

$L__BB8_72:
	setp.lt.s32 	%p56, %r182, 1;
	@%p56 bra 	$L__BB8_132;

	mul.lo.s32 	%r100, %r7, %r1;
	setp.eq.s32 	%p57, %r8, 0;
	selp.b32 	%r101, 2, %r10, %p57;
	not.b32 	%r319, %r5;
	add.s32 	%r102, %r6, %r319;
	max.s32 	%r320, %r9, %r101;
	add.s32 	%r103, %r101, 3;
	sub.s32 	%r321, %r320, %r103;
	sub.s32 	%r104, %r320, %r101;
	sub.s32 	%r322, %r6, %r5;
	and.b32  	%r105, %r322, 3;
	add.s32 	%r106, %r5, 2;
	add.s32 	%r107, %r5, 3;
	and.b32  	%r108, %r321, 3;
	add.s32 	%r109, %r101, -1;
	mul.wide.s32 	%rd187, %r101, 8;
	add.s64 	%rd188, %rd50, %rd187;
	add.s64 	%rd18, %rd188, 4226536;
	add.s32 	%r110, %r101, 1;
	mov.u32 	%r473, 1;
	add.s32 	%r111, %r101, 2;
	add.s32 	%r112, %r5, 4;
	mul.wide.s32 	%rd189, %r182, 8;
	add.s64 	%rd19, %rd189, 8;

$L__BB8_74:
	mul.wide.s32 	%rd192, %r473, 8;
	add.s64 	%rd193, %rd50, %rd192;
	ld.global.f64 	%fd14, [%rd193+3873640];
	add.s32 	%r476, %r473, %r100;
	setp.le.s32 	%p58, %r6, %r5;
	@%p58 bra 	$L__BB8_82;

	add.s32 	%r475, %r5, 1;
	setp.eq.s32 	%p59, %r105, 0;
	@%p59 bra 	$L__BB8_79;

	setp.eq.s32 	%p60, %r105, 1;
	mul.wide.s32 	%rd196, %r476, 8;
	add.s64 	%rd197, %rd50, %rd196;
	add.s64 	%rd20, %rd197, 2264032;
	ld.global.f64 	%fd112, [%rd197+2264032];
	st.global.f64 	[%rd5], %fd112;
	add.s32 	%r476, %r476, %r1;
	mov.u32 	%r475, %r106;
	@%p60 bra 	$L__BB8_79;

	setp.eq.s32 	%p61, %r105, 2;
	cvt.s64.s32 	%rd21, %r1;
	mul.wide.s32 	%rd198, %r1, 8;
	add.s64 	%rd22, %rd20, %rd198;
	ld.global.f64 	%fd113, [%rd22];
	st.global.f64 	[%rd5+8], %fd113;
	add.s32 	%r476, %r476, %r1;
	mov.u32 	%r475, %r107;
	@%p61 bra 	$L__BB8_79;

	shl.b64 	%rd199, %rd21, 3;
	add.s64 	%rd200, %rd22, %rd199;
	ld.global.f64 	%fd114, [%rd200];
	st.global.f64 	[%rd5+16], %fd114;
	add.s32 	%r476, %r476, %r1;
	mov.u32 	%r475, %r112;

$L__BB8_79:
	setp.lt.u32 	%p62, %r102, 3;
	@%p62 bra 	$L__BB8_82;

$L__BB8_81:
	mul.wide.s32 	%rd203, %r476, 8;
	add.s64 	%rd204, %rd50, %rd203;
	add.s64 	%rd205, %rd204, 2264032;
	ld.global.f64 	%fd115, [%rd204+2264032];
	mul.wide.s32 	%rd206, %r475, 8;
	add.s64 	%rd207, %rd50, %rd206;
	st.global.f64 	[%rd207+4226536], %fd115;
	add.s64 	%rd208, %rd205, %rd19;
	ld.global.f64 	%fd116, [%rd208];
	st.global.f64 	[%rd207+4226544], %fd116;
	add.s32 	%r323, %r476, %r1;
	add.s32 	%r324, %r323, %r1;
	add.s64 	%rd209, %rd208, %rd19;
	ld.global.f64 	%fd117, [%rd209];
	st.global.f64 	[%rd207+4226552], %fd117;
	add.s32 	%r325, %r324, %r1;
	add.s64 	%rd210, %rd209, %rd19;
	ld.global.f64 	%fd118, [%rd210];
	st.global.f64 	[%rd207+4226560], %fd118;
	add.s32 	%r123, %r475, 4;
	add.s32 	%r476, %r325, %r1;
	add.s32 	%r326, %r475, 3;
	setp.lt.s32 	%p63, %r326, %r6;
	mov.u32 	%r475, %r123;
	@%p63 bra 	$L__BB8_81;

$L__BB8_82:
	bar.sync 	0;
	add.s32 	%r503, %r503, 1;
	mul.wide.s32 	%rd211, %r503, 8;
	add.s64 	%rd212, %rd31, %rd211;
	ld.global.f64 	%fd119, [%rd212+1120304];
	mul.f64 	%fd120, %fd119, %fd119;
	rcp.rn.f64 	%fd121, %fd120;
	ld.global.f64 	%fd122, [%rd212+1440320];
	sub.f64 	%fd15, %fd122, %fd14;
	ld.global.f64 	%fd123, [%rd212+1280312];
	mul.f64 	%fd16, %fd123, %fd121;
	ld.global.u32 	%r329, [%rd3];
	setp.lt.s32 	%p64, %r329, 2;
	mov.u32 	%r484, 2;
	mov.u32 	%r502, 0;
	@%p64 bra 	$L__BB8_95;

	mov.u32 	%r479, %r484;

$L__BB8_84:
	mov.u32 	%r430, %tid.x;
	add.s32 	%r502, %r502, 1;
	mul.wide.s32 	%rd215, %r479, 8;
	add.s64 	%rd216, %rd50, %rd215;
	add.s64 	%rd23, %rd216, 4226536;
	ld.global.f64 	%fd124, [%rd216+4226536];
	mul.f64 	%fd17, %fd16, %fd124;
	and.b32  	%r332, %r479, 127;
	setp.ne.s32 	%p65, %r332, 0;
	selp.u32 	%r333, 1, 0, %p65;
	shr.u32 	%r334, %r479, 7;
	add.s32 	%r335, %r334, %r333;
	mul.lo.s32 	%r336, %r335, %r430;
	add.s32 	%r337, %r336, %r335;
	min.s32 	%r129, %r337, %r479;
	setp.eq.s32 	%p66, %r336, 0;
	selp.b32 	%r338, 2, 1, %p66;
	add.s32 	%r130, %r338, %r336;
	setp.lt.s32 	%p67, %r129, %r130;
	@%p67 bra 	$L__BB8_92;

	add.s32 	%r339, %r129, 1;
	sub.s32 	%r340, %r339, %r130;
	and.b32  	%r131, %r340, 3;
	setp.eq.s32 	%p68, %r131, 0;
	mov.u32 	%r481, %r130;
	@%p68 bra 	$L__BB8_89;

	ld.global.u32 	%r341, [%rd3+16];
	mad.lo.s32 	%r342, %r341, %r502, %r130;
	add.s32 	%r343, %r342, -1;
	mul.wide.s32 	%rd217, %r343, 8;
	add.s64 	%rd220, %rd50, %rd217;
	mul.wide.s32 	%rd221, %r130, 8;
	add.s64 	%rd222, %rd50, %rd221;
	add.s64 	%rd24, %rd222, 4226536;
	ld.global.f64 	%fd125, [%rd222+4226536];
	ld.global.f64 	%fd126, [%rd220+1617616];
	fma.rn.f64 	%fd127, %fd17, %fd125, %fd126;
	st.global.f64 	[%rd220+1617616], %fd127;
	add.s32 	%r481, %r130, 1;
	setp.eq.s32 	%p69, %r131, 1;
	@%p69 bra 	$L__BB8_89;

	add.s32 	%r437, %r129, 1;
	sub.s32 	%r436, %r437, %r130;
	and.b32  	%r435, %r436, 3;
	ld.global.u32 	%r344, [%rd3+16];
	mad.lo.s32 	%r345, %r344, %r502, %r130;
	mul.wide.s32 	%rd223, %r345, 8;
	add.s64 	%rd226, %rd50, %rd223;
	ld.global.f64 	%fd128, [%rd24+8];
	ld.global.f64 	%fd129, [%rd226+1617616];
	fma.rn.f64 	%fd130, %fd17, %fd128, %fd129;
	st.global.f64 	[%rd226+1617616], %fd130;
	add.s32 	%r481, %r130, 2;
	setp.eq.s32 	%p70, %r435, 2;
	@%p70 bra 	$L__BB8_89;

	add.s32 	%r438, %r130, 1;
	ld.global.u32 	%r346, [%rd3+16];
	mad.lo.s32 	%r347, %r346, %r502, %r438;
	mul.wide.s32 	%rd227, %r347, 8;
	add.s64 	%rd230, %rd50, %rd227;
	ld.global.f64 	%fd131, [%rd24+16];
	ld.global.f64 	%fd132, [%rd230+1617616];
	fma.rn.f64 	%fd133, %fd17, %fd131, %fd132;
	st.global.f64 	[%rd230+1617616], %fd133;
	add.s32 	%r481, %r130, 3;

$L__BB8_89:
	sub.s32 	%r348, %r129, %r130;
	setp.lt.u32 	%p71, %r348, 3;
	@%p71 bra 	$L__BB8_92;

$L__BB8_91:
	ld.global.u32 	%r349, [%rd3+16];
	mad.lo.s32 	%r350, %r349, %r502, %r481;
	add.s32 	%r351, %r350, -1;
	mul.wide.s32 	%rd231, %r351, 8;
	add.s64 	%rd234, %rd50, 1617616;
	add.s64 	%rd235, %rd234, %rd231;
	mul.wide.s32 	%rd236, %r481, 8;
	add.s64 	%rd237, %rd50, %rd236;
	ld.global.f64 	%fd134, [%rd237+4226536];
	ld.global.f64 	%fd135, [%rd235];
	fma.rn.f64 	%fd136, %fd17, %fd134, %fd135;
	st.global.f64 	[%rd235], %fd136;
	ld.global.u32 	%r352, [%rd3+16];
	mad.lo.s32 	%r353, %r352, %r502, %r481;
	mul.wide.s32 	%rd238, %r353, 8;
	add.s64 	%rd239, %rd234, %rd238;
	ld.global.f64 	%fd137, [%rd237+4226544];
	ld.global.f64 	%fd138, [%rd239];
	fma.rn.f64 	%fd139, %fd17, %fd137, %fd138;
	st.global.f64 	[%rd239], %fd139;
	ld.global.u32 	%r354, [%rd3+16];
	mad.lo.s32 	%r355, %r354, %r502, %r481;
	add.s32 	%r356, %r355, 1;
	mul.wide.s32 	%rd240, %r356, 8;
	add.s64 	%rd241, %rd234, %rd240;
	ld.global.f64 	%fd140, [%rd237+4226552];
	ld.global.f64 	%fd141, [%rd241];
	fma.rn.f64 	%fd142, %fd17, %fd140, %fd141;
	st.global.f64 	[%rd241], %fd142;
	ld.global.u32 	%r357, [%rd3+16];
	mad.lo.s32 	%r358, %r357, %r502, %r481;
	add.s32 	%r359, %r358, 2;
	mul.wide.s32 	%rd242, %r359, 8;
	add.s64 	%rd243, %rd234, %rd242;
	ld.global.f64 	%fd143, [%rd237+4226560];
	ld.global.f64 	%fd144, [%rd243];
	fma.rn.f64 	%fd145, %fd17, %fd143, %fd144;
	st.global.f64 	[%rd243], %fd145;
	add.s32 	%r137, %r481, 4;
	add.s32 	%r360, %r481, 3;
	setp.lt.s32 	%p72, %r360, %r129;
	mov.u32 	%r481, %r137;
	@%p72 bra 	$L__BB8_91;

$L__BB8_92:
	bar.sync 	0;
	@%p13 bra 	$L__BB8_94;

	ld.global.f64 	%fd146, [%rd23+-344896];
	fma.rn.f64 	%fd147, %fd15, %fd17, %fd146;
	st.global.f64 	[%rd23+-344896], %fd147;

$L__BB8_94:
	bar.sync 	0;
	add.s32 	%r484, %r479, 1;
	ld.global.u32 	%r361, [%rd3];
	setp.lt.s32 	%p74, %r479, %r361;
	mov.u32 	%r479, %r484;
	@%p74 bra 	$L__BB8_84;

$L__BB8_95:
	ld.global.u32 	%r501, [%rd3+4];
	setp.gt.s32 	%p75, %r484, %r501;
	@%p75 bra 	$L__BB8_131;

	mov.u32 	%r486, 0;
	mov.u32 	%r487, %r484;

$L__BB8_97:
	cvt.s64.s32 	%rd25, %r487;
	mul.wide.s32 	%rd244, %r487, 4;
	add.s64 	%rd245, %rd31, %rd244;
	ld.global.u32 	%r363, [%rd245+4387120];
	setp.eq.s32 	%p76, %r363, 0;
	@%p76 bra 	$L__BB8_130;

	setp.gt.s32 	%p77, %r101, %r9;
	add.s32 	%r502, %r502, 1;
	shl.b64 	%rd248, %rd25, 3;
	add.s64 	%rd249, %rd50, %rd248;
	ld.global.f64 	%fd148, [%rd249+4226536];
	mul.f64 	%fd18, %fd16, %fd148;
	@%p77 bra 	$L__BB8_106;

	setp.eq.s32 	%p78, %r108, 0;
	mov.u32 	%r489, %r101;
	@%p78 bra 	$L__BB8_103;

	setp.eq.s32 	%p79, %r108, 1;
	ld.global.u32 	%r364, [%rd3+16];
	mad.lo.s32 	%r365, %r364, %r502, %r109;
	mul.wide.s32 	%rd250, %r365, 8;
	add.s64 	%rd253, %rd50, %rd250;
	ld.global.f64 	%fd149, [%rd18];
	ld.global.f64 	%fd150, [%rd253+1617616];
	fma.rn.f64 	%fd151, %fd18, %fd149, %fd150;
	st.global.f64 	[%rd253+1617616], %fd151;
	mov.u32 	%r489, %r110;
	@%p79 bra 	$L__BB8_103;

	setp.eq.s32 	%p80, %r108, 2;
	ld.global.u32 	%r366, [%rd3+16];
	mad.lo.s32 	%r367, %r366, %r502, %r101;
	mul.wide.s32 	%rd254, %r367, 8;
	add.s64 	%rd257, %rd50, %rd254;
	ld.global.f64 	%fd152, [%rd18+8];
	ld.global.f64 	%fd153, [%rd257+1617616];
	fma.rn.f64 	%fd154, %fd18, %fd152, %fd153;
	st.global.f64 	[%rd257+1617616], %fd154;
	mov.u32 	%r489, %r111;
	@%p80 bra 	$L__BB8_103;

	ld.global.u32 	%r368, [%rd3+16];
	mad.lo.s32 	%r369, %r368, %r502, %r110;
	mul.wide.s32 	%rd258, %r369, 8;
	add.s64 	%rd261, %rd50, %rd258;
	ld.global.f64 	%fd155, [%rd18+16];
	ld.global.f64 	%fd156, [%rd261+1617616];
	fma.rn.f64 	%fd157, %fd18, %fd155, %fd156;
	st.global.f64 	[%rd261+1617616], %fd157;
	mov.u32 	%r489, %r103;

$L__BB8_103:
	setp.lt.u32 	%p81, %r104, 3;
	@%p81 bra 	$L__BB8_106;

$L__BB8_105:
	ld.global.u32 	%r370, [%rd3+16];
	mad.lo.s32 	%r371, %r370, %r502, %r489;
	add.s32 	%r372, %r371, -1;
	mul.wide.s32 	%rd262, %r372, 8;
	add.s64 	%rd265, %rd50, 1617616;
	add.s64 	%rd266, %rd265, %rd262;
	mul.wide.s32 	%rd267, %r489, 8;
	add.s64 	%rd268, %rd50, %rd267;
	ld.global.f64 	%fd158, [%rd268+4226536];
	ld.global.f64 	%fd159, [%rd266];
	fma.rn.f64 	%fd160, %fd18, %fd158, %fd159;
	st.global.f64 	[%rd266], %fd160;
	ld.global.u32 	%r373, [%rd3+16];
	mad.lo.s32 	%r374, %r373, %r502, %r489;
	mul.wide.s32 	%rd269, %r374, 8;
	add.s64 	%rd270, %rd265, %rd269;
	ld.global.f64 	%fd161, [%rd268+4226544];
	ld.global.f64 	%fd162, [%rd270];
	fma.rn.f64 	%fd163, %fd18, %fd161, %fd162;
	st.global.f64 	[%rd270], %fd163;
	ld.global.u32 	%r375, [%rd3+16];
	mad.lo.s32 	%r376, %r375, %r502, %r489;
	add.s32 	%r377, %r376, 1;
	mul.wide.s32 	%rd271, %r377, 8;
	add.s64 	%rd272, %rd265, %rd271;
	ld.global.f64 	%fd164, [%rd268+4226552];
	ld.global.f64 	%fd165, [%rd272];
	fma.rn.f64 	%fd166, %fd18, %fd164, %fd165;
	st.global.f64 	[%rd272], %fd166;
	ld.global.u32 	%r378, [%rd3+16];
	mad.lo.s32 	%r379, %r378, %r502, %r489;
	add.s32 	%r380, %r379, 2;
	mul.wide.s32 	%rd273, %r380, 8;
	add.s64 	%rd274, %rd265, %rd273;
	ld.global.f64 	%fd167, [%rd268+4226560];
	ld.global.f64 	%fd168, [%rd274];
	fma.rn.f64 	%fd169, %fd18, %fd167, %fd168;
	st.global.f64 	[%rd274], %fd169;
	add.s32 	%r149, %r489, 4;
	add.s32 	%r381, %r489, 3;
	setp.lt.s32 	%p82, %r381, %r9;
	mov.u32 	%r489, %r149;
	@%p82 bra 	$L__BB8_105;

$L__BB8_106:
	bar.sync 	0;
	@%p13 bra 	$L__BB8_129;

	cvt.s64.s32 	%rd332, %r487;
	cvt.u32.u64 	%r382, %rd332;
	ld.global.u32 	%r150, [%rd3];
	setp.ge.s32 	%p84, %r150, %r382;
	@%p84 bra 	$L__BB8_128;

	add.s32 	%r151, %r484, %r486;
	add.s32 	%r497, %r150, -1;
	sub.s32 	%r383, %r151, %r150;
	and.b32  	%r153, %r383, 3;
	setp.eq.s32 	%p85, %r153, 0;
	mov.u32 	%r493, %r150;
	@%p85 bra 	$L__BB8_117;

	add.s32 	%r493, %r150, 1;
	mul.wide.s32 	%rd275, %r150, 4;
	add.s64 	%rd26, %rd4, %rd275;
	ld.global.u32 	%r384, [%rd26];
	setp.eq.s32 	%p86, %r384, 0;
	mul.wide.s32 	%rd278, %r493, 8;
	add.s64 	%rd279, %rd50, %rd278;
	add.s64 	%rd27, %rd279, 4226536;
	@%p86 bra 	$L__BB8_111;

	ld.global.u32 	%r385, [%rd3+16];
	mad.lo.s32 	%r386, %r385, %r502, %r150;
	mul.wide.s32 	%rd280, %r386, 8;
	add.s64 	%rd283, %rd50, %rd280;
	ld.global.f64 	%fd170, [%rd27];
	ld.global.f64 	%fd171, [%rd283+1617616];
	fma.rn.f64 	%fd172, %fd18, %fd170, %fd171;
	st.global.f64 	[%rd283+1617616], %fd172;
	mov.u32 	%r497, %r150;

$L__BB8_111:
	add.s32 	%r424, %r484, %r486;
	sub.s32 	%r423, %r424, %r150;
	and.b32  	%r422, %r423, 3;
	setp.eq.s32 	%p87, %r422, 1;
	@%p87 bra 	$L__BB8_117;

	mul.wide.s32 	%rd328, %r150, 4;
	add.s64 	%rd327, %rd4, %rd328;
	ld.global.u32 	%r387, [%rd327+4];
	setp.eq.s32 	%p88, %r387, 0;
	@%p88 bra 	$L__BB8_114;

	add.s32 	%r497, %r497, 1;
	ld.global.u32 	%r388, [%rd3+16];
	mad.lo.s32 	%r389, %r388, %r502, %r497;
	mul.wide.s32 	%rd284, %r389, 8;
	add.s64 	%rd287, %rd50, %rd284;
	ld.global.f64 	%fd173, [%rd27+8];
	ld.global.f64 	%fd174, [%rd287+1617616];
	fma.rn.f64 	%fd175, %fd18, %fd173, %fd174;
	st.global.f64 	[%rd287+1617616], %fd175;

$L__BB8_114:
	add.s32 	%r427, %r484, %r486;
	sub.s32 	%r426, %r427, %r150;
	and.b32  	%r425, %r426, 3;
	setp.eq.s32 	%p89, %r425, 2;
	add.s32 	%r493, %r150, 2;
	@%p89 bra 	$L__BB8_117;

	mul.wide.s32 	%rd330, %r150, 4;
	add.s64 	%rd329, %rd4, %rd330;
	add.s32 	%r493, %r150, 3;
	ld.global.u32 	%r390, [%rd329+8];
	setp.eq.s32 	%p90, %r390, 0;
	@%p90 bra 	$L__BB8_117;

	add.s32 	%r497, %r497, 1;
	ld.global.u32 	%r391, [%rd3+16];
	mad.lo.s32 	%r392, %r391, %r502, %r497;
	mul.wide.s32 	%rd288, %r392, 8;
	add.s64 	%rd291, %rd50, %rd288;
	ld.global.f64 	%fd176, [%rd27+16];
	ld.global.f64 	%fd177, [%rd291+1617616];
	fma.rn.f64 	%fd178, %fd18, %fd176, %fd177;
	st.global.f64 	[%rd291+1617616], %fd178;

$L__BB8_117:
	add.s32 	%r393, %r151, -1;
	sub.s32 	%r394, %r393, %r150;
	setp.lt.u32 	%p91, %r394, 3;
	@%p91 bra 	$L__BB8_128;

$L__BB8_119:
	add.s32 	%r395, %r493, 1;
	mul.wide.s32 	%rd292, %r493, 4;
	add.s64 	%rd28, %rd4, %rd292;
	ld.global.u32 	%r396, [%rd28];
	setp.eq.s32 	%p92, %r396, 0;
	mul.wide.s32 	%rd295, %r395, 8;
	add.s64 	%rd296, %rd50, %rd295;
	add.s64 	%rd29, %rd296, 4226536;
	@%p92 bra 	$L__BB8_121;

	add.s32 	%r497, %r497, 1;
	ld.global.u32 	%r397, [%rd3+16];
	mad.lo.s32 	%r398, %r397, %r502, %r497;
	mul.wide.s32 	%rd297, %r398, 8;
	add.s64 	%rd300, %rd50, %rd297;
	ld.global.f64 	%fd179, [%rd29];
	ld.global.f64 	%fd180, [%rd300+1617616];
	fma.rn.f64 	%fd181, %fd18, %fd179, %fd180;
	st.global.f64 	[%rd300+1617616], %fd181;

$L__BB8_121:
	ld.global.u32 	%r399, [%rd28+4];
	setp.eq.s32 	%p93, %r399, 0;
	@%p93 bra 	$L__BB8_123;

	add.s32 	%r497, %r497, 1;
	ld.global.u32 	%r400, [%rd3+16];
	mad.lo.s32 	%r401, %r400, %r502, %r497;
	mul.wide.s32 	%rd301, %r401, 8;
	add.s64 	%rd304, %rd50, %rd301;
	ld.global.f64 	%fd182, [%rd29+8];
	ld.global.f64 	%fd183, [%rd304+1617616];
	fma.rn.f64 	%fd184, %fd18, %fd182, %fd183;
	st.global.f64 	[%rd304+1617616], %fd184;

$L__BB8_123:
	ld.global.u32 	%r402, [%rd28+8];
	setp.eq.s32 	%p94, %r402, 0;
	@%p94 bra 	$L__BB8_125;

	add.s32 	%r497, %r497, 1;
	ld.global.u32 	%r403, [%rd3+16];
	mad.lo.s32 	%r404, %r403, %r502, %r497;
	mul.wide.s32 	%rd305, %r404, 8;
	add.s64 	%rd308, %rd50, %rd305;
	ld.global.f64 	%fd185, [%rd29+16];
	ld.global.f64 	%fd186, [%rd308+1617616];
	fma.rn.f64 	%fd187, %fd18, %fd185, %fd186;
	st.global.f64 	[%rd308+1617616], %fd187;

$L__BB8_125:
	add.s32 	%r493, %r493, 4;
	ld.global.u32 	%r405, [%rd28+12];
	setp.eq.s32 	%p95, %r405, 0;
	@%p95 bra 	$L__BB8_127;

	add.s32 	%r497, %r497, 1;
	ld.global.u32 	%r406, [%rd3+16];
	mad.lo.s32 	%r407, %r406, %r502, %r497;
	mul.wide.s32 	%rd309, %r407, 8;
	add.s64 	%rd312, %rd50, %rd309;
	ld.global.f64 	%fd188, [%rd29+24];
	ld.global.f64 	%fd189, [%rd312+1617616];
	fma.rn.f64 	%fd190, %fd18, %fd188, %fd189;
	st.global.f64 	[%rd312+1617616], %fd190;

$L__BB8_127:
	cvt.s64.s32 	%rd331, %r487;
	cvt.u32.u64 	%r428, %rd331;
	setp.lt.s32 	%p96, %r493, %r428;
	@%p96 bra 	$L__BB8_119;

$L__BB8_128:
	mul.wide.s32 	%rd315, %r502, 8;
	add.s64 	%rd316, %rd50, %rd315;
	ld.global.f64 	%fd191, [%rd316+3881648];
	fma.rn.f64 	%fd192, %fd15, %fd18, %fd191;
	st.global.f64 	[%rd316+3881648], %fd192;

$L__BB8_129:
	bar.sync 	0;
	ld.global.u32 	%r501, [%rd3+4];

$L__BB8_130:
	cvt.u32.u64 	%r409, %rd25;
	add.s32 	%r487, %r409, 1;
	setp.lt.s32 	%p97, %r409, %r501;
	add.s32 	%r486, %r486, 1;
	@%p97 bra 	$L__BB8_97;

$L__BB8_131:
	ld.param.u32 	%r429, [ClCalculateIter1Mrqcof1Curve2_param_3];
	mul.f64 	%fd193, %fd15, %fd15;
	fma.rn.f64 	%fd196, %fd193, %fd16, %fd196;
	add.s32 	%r179, %r473, 1;
	setp.lt.s32 	%p98, %r473, %r429;
	mov.u32 	%r473, %r179;
	@%p98 bra 	$L__BB8_74;

$L__BB8_132:
	@%p13 bra 	$L__BB8_134;

	mov.u32 	%r420, %ctaid.x;
	mov.b32 	%r419, %envreg0;
	add.s32 	%r418, %r419, %r420;
	mul.wide.s32 	%rd325, %r418, 4232760;
	ld.param.u64 	%rd324, [ClCalculateIter1Mrqcof1Curve2_param_0];
	add.s64 	%rd323, %rd324, %rd325;
	add.s64 	%rd322, %rd323, 4229304;
	st.global.u32 	[%rd322+-4], %r503;
	st.global.f64 	[%rd322+-48], %fd196;
	bra.uni 	$L__BB8_134;

}
	// .globl	ClCalculateIter1Mrqcof1End
.entry ClCalculateIter1Mrqcof1End(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof1End_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof1End_param_1
)
{
	.reg .pred 	%p<11>;
	.reg .b32 	%r<55>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<48>;


	ld.param.u64 	%rd4, [ClCalculateIter1Mrqcof1End_param_0];
	ld.param.u64 	%rd5, [ClCalculateIter1Mrqcof1End_param_1];
	mov.b32 	%r12, %envreg0;
	mov.u32 	%r13, %ctaid.x;
	add.s32 	%r14, %r12, %r13;
	cvt.s64.s32 	%rd1, %r14;
	mul.wide.s32 	%rd6, %r14, 4232760;
	add.s64 	%rd7, %rd4, %rd6;
	add.s64 	%rd2, %rd7, 4229304;
	ld.global.u32 	%r15, [%rd7+4229304];
	setp.ne.s32 	%p1, %r15, 0;
	@%p1 bra 	$L__BB9_14;
	bra.uni 	$L__BB9_1;

$L__BB9_14:
	ret;

$L__BB9_1:
	ld.global.u32 	%r16, [%rd2+8];
	setp.eq.s32 	%p2, %r16, 0;
	@%p2 bra 	$L__BB9_14;

	ld.global.u32 	%r17, [%rd2+4];
	setp.eq.s32 	%p3, %r17, 0;
	@%p3 bra 	$L__BB9_14;

	add.s64 	%rd3, %rd5, 4387940;
	ld.global.u32 	%r18, [%rd5+4387940];
	setp.lt.s32 	%p4, %r18, 2;
	@%p4 bra 	$L__BB9_13;

	mov.u32 	%r51, 2;
	mov.u32 	%r50, 0;
	mul.lo.s64 	%rd9, %rd1, 4232760;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, 1617616;

$L__BB9_5:
	mov.u32 	%r2, %r51;
	mov.u32 	%r1, %r50;
	add.s32 	%r50, %r1, 1;
	mov.u32 	%r54, 1;
	and.b32  	%r4, %r50, 3;
	setp.lt.u32 	%p5, %r1, 3;
	@%p5 bra 	$L__BB9_8;

	sub.s32 	%r53, %r50, %r4;

$L__BB9_7:
	ld.global.u32 	%r23, [%rd3+4];
	mad.lo.s32 	%r24, %r23, %r2, %r54;
	mul.wide.s32 	%rd8, %r24, 8;
	add.s64 	%rd12, %rd11, %rd8;
	ld.global.f64 	%fd1, [%rd12];
	mad.lo.s32 	%r25, %r23, %r54, %r2;
	mul.wide.s32 	%rd13, %r25, 8;
	add.s64 	%rd14, %rd11, %rd13;
	st.global.f64 	[%rd14], %fd1;
	ld.global.u32 	%r26, [%rd3+4];
	add.s32 	%r27, %r54, 1;
	mad.lo.s32 	%r28, %r26, %r2, %r27;
	mul.wide.s32 	%rd15, %r28, 8;
	add.s64 	%rd16, %rd11, %rd15;
	ld.global.f64 	%fd2, [%rd16];
	mad.lo.s32 	%r29, %r26, %r27, %r2;
	mul.wide.s32 	%rd17, %r29, 8;
	add.s64 	%rd18, %rd11, %rd17;
	st.global.f64 	[%rd18], %fd2;
	ld.global.u32 	%r30, [%rd3+4];
	add.s32 	%r31, %r54, 2;
	mad.lo.s32 	%r32, %r30, %r2, %r31;
	mul.wide.s32 	%rd19, %r32, 8;
	add.s64 	%rd20, %rd11, %rd19;
	ld.global.f64 	%fd3, [%rd20];
	mad.lo.s32 	%r33, %r30, %r31, %r2;
	mul.wide.s32 	%rd21, %r33, 8;
	add.s64 	%rd22, %rd11, %rd21;
	st.global.f64 	[%rd22], %fd3;
	ld.global.u32 	%r34, [%rd3+4];
	add.s32 	%r35, %r54, 3;
	mad.lo.s32 	%r36, %r34, %r2, %r35;
	mul.wide.s32 	%rd23, %r36, 8;
	add.s64 	%rd24, %rd11, %rd23;
	ld.global.f64 	%fd4, [%rd24];
	mad.lo.s32 	%r37, %r34, %r35, %r2;
	mul.wide.s32 	%rd25, %r37, 8;
	add.s64 	%rd26, %rd11, %rd25;
	st.global.f64 	[%rd26], %fd4;
	add.s32 	%r54, %r54, 4;
	add.s32 	%r53, %r53, -4;
	setp.ne.s32 	%p6, %r53, 0;
	@%p6 bra 	$L__BB9_7;

$L__BB9_8:
	setp.eq.s32 	%p7, %r4, 0;
	@%p7 bra 	$L__BB9_12;

	ld.global.u32 	%r38, [%rd3+4];
	mad.lo.s32 	%r39, %r38, %r2, %r54;
	mul.wide.s32 	%rd27, %r39, 8;
	add.s64 	%rd31, %rd11, %rd27;
	ld.global.f64 	%fd5, [%rd31];
	mad.lo.s32 	%r40, %r38, %r54, %r2;
	mul.wide.s32 	%rd32, %r40, 8;
	add.s64 	%rd33, %rd11, %rd32;
	st.global.f64 	[%rd33], %fd5;
	setp.eq.s32 	%p8, %r4, 1;
	@%p8 bra 	$L__BB9_12;

	add.s32 	%r41, %r54, 1;
	ld.global.u32 	%r42, [%rd3+4];
	mad.lo.s32 	%r43, %r42, %r2, %r41;
	mul.wide.s32 	%rd34, %r43, 8;
	add.s64 	%rd38, %rd11, %rd34;
	ld.global.f64 	%fd6, [%rd38];
	mad.lo.s32 	%r44, %r42, %r41, %r2;
	mul.wide.s32 	%rd39, %r44, 8;
	add.s64 	%rd40, %rd11, %rd39;
	st.global.f64 	[%rd40], %fd6;
	setp.eq.s32 	%p9, %r4, 2;
	@%p9 bra 	$L__BB9_12;

	add.s32 	%r45, %r54, 2;
	ld.global.u32 	%r46, [%rd3+4];
	mad.lo.s32 	%r47, %r46, %r2, %r45;
	mul.wide.s32 	%rd41, %r47, 8;
	add.s64 	%rd45, %rd11, %rd41;
	ld.global.f64 	%fd7, [%rd45];
	mad.lo.s32 	%r48, %r46, %r45, %r2;
	mul.wide.s32 	%rd46, %r48, 8;
	add.s64 	%rd47, %rd11, %rd46;
	st.global.f64 	[%rd47], %fd7;

$L__BB9_12:
	add.s32 	%r51, %r2, 1;
	ld.global.u32 	%r49, [%rd3];
	setp.lt.s32 	%p10, %r2, %r49;
	@%p10 bra 	$L__BB9_5;

$L__BB9_13:
	ld.global.f64 	%fd8, [%rd2+-48];
	st.global.f64 	[%rd2+-64], %fd8;
	bra.uni 	$L__BB9_14;

}
	// .globl	ClCalculateIter1Mrqmin1End
.entry ClCalculateIter1Mrqmin1End(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqmin1End_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqmin1End_param_1
)
{
	.reg .pred 	%p<100>;
	.reg .b32 	%r<492>;
	.reg .f64 	%fd<151>;
	.reg .b64 	%rd<317>;


	ld.param.u64 	%rd41, [ClCalculateIter1Mrqmin1End_param_0];
	ld.param.u64 	%rd42, [ClCalculateIter1Mrqmin1End_param_1];
	mov.b32 	%r160, %envreg0;
	mov.u32 	%r161, %ctaid.x;
	add.s32 	%r162, %r160, %r161;
	cvt.s64.s32 	%rd1, %r162;
	mul.wide.s32 	%rd43, %r162, 4232760;
	add.s64 	%rd44, %rd41, %rd43;
	add.s64 	%rd2, %rd44, 4229304;
	ld.global.u32 	%r163, [%rd44+4229304];
	setp.ne.s32 	%p4, %r163, 0;
	@%p4 bra 	$L__BB10_116;
	bra.uni 	$L__BB10_1;

$L__BB10_116:
	ret;

$L__BB10_1:
	ld.global.u32 	%r164, [%rd2+8];
	setp.eq.s32 	%p5, %r164, 0;
	@%p5 bra 	$L__BB10_116;

	mov.u32 	%r1, %tid.x;
	add.s64 	%rd3, %rd42, 4387936;
	ld.global.v2.u32 	{%r165, %r166}, [%rd42+4387936];
	shr.s32 	%r168, %r165, 31;
	shr.u32 	%r169, %r168, 25;
	add.s32 	%r170, %r165, %r169;
	shr.s32 	%r171, %r170, 7;
	and.b32  	%r172, %r165, 127;
	setp.ne.s32 	%p6, %r172, 0;
	selp.u32 	%r173, 1, 0, %p6;
	add.s32 	%r174, %r171, %r173;
	mul.lo.s32 	%r3, %r174, %r1;
	add.s32 	%r175, %r3, %r174;
	min.s32 	%r4, %r175, %r165;
	shr.s32 	%r176, %r166, 31;
	shr.u32 	%r177, %r176, 25;
	add.s32 	%r178, %r166, %r177;
	shr.s32 	%r179, %r178, 7;
	and.b32  	%r180, %r166, 127;
	setp.ne.s32 	%p7, %r180, 0;
	selp.u32 	%r181, 1, 0, %p7;
	add.s32 	%r182, %r179, %r181;
	mul.lo.s32 	%r417, %r182, %r1;
	add.s32 	%r183, %r417, %r182;
	min.s32 	%r6, %r183, %r166;
	ld.global.u32 	%r184, [%rd2+4];
	setp.eq.s32 	%p8, %r184, 0;
	setp.ge.s32 	%p9, %r3, %r4;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB10_9;

	sub.s32 	%r185, %r4, %r3;
	and.b32  	%r414, %r185, 3;
	setp.eq.s32 	%p11, %r414, 0;
	mov.u32 	%r415, %r3;
	@%p11 bra 	$L__BB10_6;

	mul.lo.s64 	%rd45, %rd1, 4232760;
	add.s64 	%rd46, %rd41, %rd45;
	mov.u32 	%r415, %r3;

$L__BB10_5:
	.pragma "nounroll";
	add.s32 	%r415, %r415, 1;
	mul.wide.s32 	%rd47, %r415, 8;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.f64 	%fd20, [%rd48+3886472];
	st.global.f64 	[%rd48+3883256], %fd20;
	add.s32 	%r414, %r414, -1;
	setp.ne.s32 	%p12, %r414, 0;
	@%p12 bra 	$L__BB10_5;

$L__BB10_6:
	mov.u32 	%r186, -2;
	sub.s32 	%r187, %r186, %r3;
	not.b32 	%r188, %r4;
	sub.s32 	%r189, %r187, %r188;
	setp.lt.u32 	%p13, %r189, 3;
	@%p13 bra 	$L__BB10_9;

	mul.lo.s64 	%rd49, %rd1, 4232760;
	add.s64 	%rd50, %rd41, %rd49;

$L__BB10_8:
	add.s32 	%r190, %r415, 1;
	mul.wide.s32 	%rd51, %r190, 8;
	add.s64 	%rd52, %rd50, %rd51;
	ld.global.f64 	%fd21, [%rd52+3886472];
	st.global.f64 	[%rd52+3883256], %fd21;
	ld.global.f64 	%fd22, [%rd52+3886480];
	st.global.f64 	[%rd52+3883264], %fd22;
	ld.global.f64 	%fd23, [%rd52+3886488];
	st.global.f64 	[%rd52+3883272], %fd23;
	ld.global.f64 	%fd24, [%rd52+3886496];
	st.global.f64 	[%rd52+3883280], %fd24;
	add.s32 	%r415, %r415, 4;
	setp.lt.s32 	%p14, %r415, %r4;
	@%p14 bra 	$L__BB10_8;

$L__BB10_9:
	bar.sync 	0;
	setp.ge.s32 	%p15, %r417, %r6;
	@%p15 bra 	$L__BB10_16;

	mul.lo.s64 	%rd53, %rd1, 4232760;
	add.s64 	%rd54, %rd41, %rd53;

$L__BB10_11:
	ld.global.u32 	%r191, [%rd3+8];
	add.s32 	%r417, %r417, 1;
	mul.lo.s32 	%r418, %r191, %r417;
	ld.global.u32 	%r192, [%rd3+4];
	setp.lt.s32 	%p16, %r192, 1;
	@%p16 bra 	$L__BB10_15;

	mov.u32 	%r419, 1;

$L__BB10_13:
	add.s32 	%r418, %r418, 1;
	mul.wide.s32 	%rd55, %r418, 8;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.f64 	%fd25, [%rd56+1617616];
	st.global.f64 	[%rd56+1940824], %fd25;
	add.s32 	%r21, %r419, 1;
	ld.global.u32 	%r194, [%rd3+4];
	setp.lt.s32 	%p17, %r419, %r194;
	mov.u32 	%r419, %r21;
	@%p17 bra 	$L__BB10_13;

	ld.global.u32 	%r195, [%rd3+8];
	mul.lo.s32 	%r418, %r195, %r417;

$L__BB10_15:
	add.s32 	%r196, %r418, %r417;
	mul.wide.s32 	%rd59, %r196, 8;
	add.s64 	%rd60, %rd54, %rd59;
	ld.global.f64 	%fd26, [%rd2+-80];
	add.f64 	%fd27, %fd26, 0d3FF0000000000000;
	ld.global.f64 	%fd28, [%rd60+1617616];
	mul.f64 	%fd29, %fd28, %fd27;
	st.global.f64 	[%rd60+1940824], %fd29;
	mul.wide.s32 	%rd61, %r417, 8;
	add.s64 	%rd62, %rd54, %rd61;
	ld.global.f64 	%fd30, [%rd62+3881648];
	st.global.f64 	[%rd62+3884864], %fd30;
	setp.lt.s32 	%p18, %r417, %r6;
	@%p18 bra 	$L__BB10_11;

$L__BB10_16:
	bar.sync 	0;
	ld.global.u32 	%r475, [%rd3+4];
	shr.s32 	%r197, %r475, 31;
	shr.u32 	%r198, %r197, 25;
	add.s32 	%r199, %r475, %r198;
	shr.s32 	%r200, %r199, 7;
	and.b32  	%r201, %r475, 127;
	setp.ne.s32 	%p19, %r201, 0;
	selp.u32 	%r202, 1, 0, %p19;
	add.s32 	%r203, %r200, %r202;
	mul.lo.s32 	%r25, %r203, %r1;
	add.s32 	%r204, %r25, %r203;
	min.s32 	%r26, %r204, %r475;
	add.s32 	%r27, %r25, 1;
	setp.ne.s32 	%p1, %r1, 0;
	setp.lt.s32 	%p20, %r475, 1;
	or.pred  	%p21, %p20, %p1;
	@%p21 bra 	$L__BB10_23;

	add.s32 	%r206, %r475, -1;
	and.b32  	%r425, %r475, 3;
	setp.lt.u32 	%p22, %r206, 3;
	mov.u32 	%r423, 1;
	@%p22 bra 	$L__BB10_20;

	sub.s32 	%r422, %r475, %r425;
	mul.lo.s64 	%rd63, %rd1, 4232760;
	add.s64 	%rd64, %rd41, %rd63;

$L__BB10_19:
	mul.wide.s32 	%rd65, %r423, 4;
	add.s64 	%rd66, %rd64, %rd65;
	mov.u32 	%r208, 0;
	st.global.u32 	[%rd66+4229320], %r208;
	st.global.u32 	[%rd66+4229324], %r208;
	st.global.u32 	[%rd66+4229328], %r208;
	st.global.u32 	[%rd66+4229332], %r208;
	add.s32 	%r423, %r423, 4;
	add.s32 	%r422, %r422, -4;
	setp.ne.s32 	%p23, %r422, 0;
	@%p23 bra 	$L__BB10_19;

$L__BB10_20:
	setp.eq.s32 	%p24, %r425, 0;
	@%p24 bra 	$L__BB10_23;

	mul.lo.s64 	%rd67, %rd1, 4232760;
	add.s64 	%rd68, %rd41, %rd67;

$L__BB10_22:
	.pragma "nounroll";
	mul.wide.s32 	%rd69, %r423, 4;
	add.s64 	%rd70, %rd68, %rd69;
	mov.u32 	%r209, 0;
	st.global.u32 	[%rd70+4229320], %r209;
	add.s32 	%r423, %r423, 1;
	add.s32 	%r425, %r425, -1;
	setp.ne.s32 	%p25, %r425, 0;
	@%p25 bra 	$L__BB10_22;

$L__BB10_23:
	bar.sync 	0;
	@%p20 bra 	$L__BB10_85;

	mul.lo.s64 	%rd72, %rd1, 4232760;
	add.s64 	%rd73, %rd41, %rd72;
	mul.wide.s32 	%rd74, %r1, 8;
	add.s64 	%rd75, %rd73, %rd74;
	add.s64 	%rd4, %rd75, 4228144;
	mul.wide.s32 	%rd76, %r1, 4;
	add.s64 	%rd77, %rd73, %rd76;
	add.s64 	%rd5, %rd77, 4232244;
	add.s32 	%r39, %r475, -1;
	mov.u32 	%r212, -2;
	sub.s32 	%r213, %r212, %r25;
	not.b32 	%r214, %r26;
	sub.s32 	%r40, %r213, %r214;
	sub.s32 	%r215, %r26, %r25;
	and.b32  	%r41, %r215, 3;
	add.s32 	%r42, %r25, 2;
	and.b32  	%r43, %r475, 3;
	sub.s32 	%r44, %r475, %r43;
	add.s32 	%r45, %r25, 3;
	add.s32 	%r46, %r25, 4;
	add.s64 	%rd6, %rd73, 1940832;
	add.s64 	%rd7, %rd73, 4229324;
	add.s64 	%rd8, %rd73, 4228152;
	mov.u32 	%r426, 1;
	mov.u64 	%rd309, 0;

$L__BB10_25:
	setp.ge.s32 	%p27, %r25, %r26;
	mov.f64 	%fd144, 0d0000000000000000;
	mov.u32 	%r440, 0;
	mov.u32 	%r441, %r440;
	@%p27 bra 	$L__BB10_36;

	mov.u32 	%r428, %r27;

$L__BB10_27:
	mul.wide.s32 	%rd80, %r428, 4;
	add.s64 	%rd81, %rd73, %rd80;
	ld.global.u32 	%r220, [%rd81+4229320];
	setp.eq.s32 	%p28, %r220, 1;
	@%p28 bra 	$L__BB10_35;

	ld.global.u32 	%r222, [%rd3+8];
	mul.lo.s32 	%r223, %r428, %r222;
	mul.wide.s32 	%rd82, %r223, 8;
	add.s64 	%rd311, %rd6, %rd82;
	mov.u32 	%r432, 0;
	mov.u64 	%rd310, %rd7;

$L__BB10_29:
	add.s32 	%r432, %r432, 1;
	ld.global.u32 	%r57, [%rd310];
	setp.eq.s32 	%p29, %r57, 0;
	@%p29 bra 	$L__BB10_32;

	setp.lt.s32 	%p30, %r57, 2;
	@%p30 bra 	$L__BB10_33;
	bra.uni 	$L__BB10_31;

$L__BB10_32:
	ld.global.f64 	%fd33, [%rd311];
	abs.f64 	%fd34, %fd33;
	setp.ltu.f64 	%p32, %fd34, %fd144;
	selp.b32 	%r440, %r440, %r428, %p32;
	selp.b32 	%r441, %r441, %r432, %p32;
	selp.f64 	%fd144, %fd144, %fd34, %p32;

$L__BB10_33:
	add.s64 	%rd311, %rd311, 8;
	add.s64 	%rd310, %rd310, 4;
	setp.lt.s32 	%p34, %r432, %r475;
	mov.pred 	%p98, -1;
	@%p34 bra 	$L__BB10_29;
	bra.uni 	$L__BB10_34;

$L__BB10_31:
	bar.sync 	0;
	mov.pred 	%p98, 0;
	mov.u32 	%r439, 1;

$L__BB10_34:
	not.pred 	%p35, %p98;
	@%p35 bra 	$L__BB10_97;

$L__BB10_35:
	add.s32 	%r68, %r428, 1;
	setp.lt.s32 	%p36, %r428, %r26;
	mov.u32 	%r428, %r68;
	@%p36 bra 	$L__BB10_27;

$L__BB10_36:
	st.global.f64 	[%rd4], %fd144;
	st.global.u32 	[%rd5], %r440;
	st.global.u32 	[%rd5+-512], %r441;
	bar.sync 	0;
	@%p1 bra 	$L__BB10_65;

	ld.global.f64 	%fd147, [%rd2+-1160];
	mov.u64 	%rd312, 0;
	ld.global.u32 	%r449, [%rd2+2428];
	st.global.u32 	[%rd2+12], %r449;
	ld.global.u32 	%r450, [%rd2+2940];
	mov.u32 	%r447, 1;
	mov.u64 	%rd313, %rd8;
	bra.uni 	$L__BB10_38;

$L__BB10_47:
	add.s32 	%r447, %r226, 4;
	add.s64 	%rd313, %rd313, 32;
	add.s64 	%rd312, %rd312, 1;

$L__BB10_38:
	cvt.s64.s32 	%rd19, %r447;
	ld.global.f64 	%fd10, [%rd313];
	setp.ltu.f64 	%p38, %fd10, %fd147;
	shl.b64 	%rd84, %rd312, 4;
	sub.s64 	%rd85, %rd313, %rd84;
	add.s64 	%rd20, %rd85, 3584;
	@%p38 bra 	$L__BB10_40;

	ld.global.u32 	%r450, [%rd20+512];
	ld.global.u32 	%r449, [%rd20];
	st.global.u32 	[%rd2+12], %r449;
	mov.f64 	%fd147, %fd10;

$L__BB10_40:
	ld.global.f64 	%fd12, [%rd313+8];
	setp.ltu.f64 	%p39, %fd12, %fd147;
	@%p39 bra 	$L__BB10_42;

	ld.global.u32 	%r450, [%rd20+516];
	ld.global.u32 	%r449, [%rd20+4];
	st.global.u32 	[%rd2+12], %r449;
	mov.f64 	%fd147, %fd12;

$L__BB10_42:
	ld.global.f64 	%fd14, [%rd313+16];
	setp.ltu.f64 	%p40, %fd14, %fd147;
	@%p40 bra 	$L__BB10_44;

	ld.global.u32 	%r450, [%rd20+520];
	ld.global.u32 	%r449, [%rd20+8];
	st.global.u32 	[%rd2+12], %r449;
	mov.f64 	%fd147, %fd14;

$L__BB10_44:
	cvt.u32.u64 	%r226, %rd19;
	setp.eq.s32 	%p41, %r226, 125;
	@%p41 bra 	$L__BB10_48;

	ld.global.f64 	%fd16, [%rd313+24];
	setp.ltu.f64 	%p42, %fd16, %fd147;
	@%p42 bra 	$L__BB10_47;

	ld.global.u32 	%r450, [%rd20+524];
	ld.global.u32 	%r449, [%rd20+12];
	st.global.u32 	[%rd2+12], %r449;
	mov.f64 	%fd147, %fd16;
	bra.uni 	$L__BB10_47;

$L__BB10_48:
	mul.wide.s32 	%rd86, %r449, 4;
	shl.b64 	%rd87, %rd312, 5;
	sub.s64 	%rd23, %rd313, %rd87;
	add.s64 	%rd88, %rd23, %rd86;
	ld.global.u32 	%r228, [%rd88+1168];
	add.s32 	%r229, %r228, 1;
	st.global.u32 	[%rd88+1168], %r229;
	ld.global.u32 	%r230, [%rd2+12];
	setp.eq.s32 	%p43, %r450, %r230;
	mov.u32 	%r460, %r450;
	@%p43 bra 	$L__BB10_57;

	setp.lt.u32 	%p44, %r39, 3;
	mov.u32 	%r459, 1;
	@%p44 bra 	$L__BB10_52;

	mov.u32 	%r458, %r44;

$L__BB10_51:
	ld.global.u32 	%r233, [%rd3+8];
	mad.lo.s32 	%r234, %r233, %r450, %r459;
	mul.wide.s32 	%rd89, %r234, 8;
	add.s64 	%rd92, %rd73, 1940824;
	add.s64 	%rd93, %rd92, %rd89;
	ld.global.f64 	%fd35, [%rd93];
	ld.global.u32 	%r235, [%rd2+12];
	mad.lo.s32 	%r236, %r233, %r235, %r459;
	mul.wide.s32 	%rd94, %r236, 8;
	add.s64 	%rd95, %rd92, %rd94;
	ld.global.f64 	%fd36, [%rd95];
	st.global.f64 	[%rd93], %fd36;
	ld.global.u32 	%r237, [%rd3+8];
	ld.global.u32 	%r238, [%rd2+12];
	mad.lo.s32 	%r239, %r237, %r238, %r459;
	mul.wide.s32 	%rd96, %r239, 8;
	add.s64 	%rd97, %rd92, %rd96;
	st.global.f64 	[%rd97], %fd35;
	ld.global.u32 	%r240, [%rd3+8];
	add.s32 	%r241, %r459, 1;
	mad.lo.s32 	%r242, %r240, %r450, %r241;
	mul.wide.s32 	%rd98, %r242, 8;
	add.s64 	%rd99, %rd92, %rd98;
	ld.global.f64 	%fd37, [%rd99];
	ld.global.u32 	%r243, [%rd2+12];
	mad.lo.s32 	%r244, %r240, %r243, %r241;
	mul.wide.s32 	%rd100, %r244, 8;
	add.s64 	%rd101, %rd92, %rd100;
	ld.global.f64 	%fd38, [%rd101];
	st.global.f64 	[%rd99], %fd38;
	ld.global.u32 	%r245, [%rd3+8];
	ld.global.u32 	%r246, [%rd2+12];
	mad.lo.s32 	%r247, %r245, %r246, %r241;
	mul.wide.s32 	%rd102, %r247, 8;
	add.s64 	%rd103, %rd92, %rd102;
	st.global.f64 	[%rd103], %fd37;
	ld.global.u32 	%r248, [%rd3+8];
	add.s32 	%r249, %r459, 2;
	mad.lo.s32 	%r250, %r248, %r450, %r249;
	mul.wide.s32 	%rd104, %r250, 8;
	add.s64 	%rd105, %rd92, %rd104;
	ld.global.f64 	%fd39, [%rd105];
	ld.global.u32 	%r251, [%rd2+12];
	mad.lo.s32 	%r252, %r248, %r251, %r249;
	mul.wide.s32 	%rd106, %r252, 8;
	add.s64 	%rd107, %rd92, %rd106;
	ld.global.f64 	%fd40, [%rd107];
	st.global.f64 	[%rd105], %fd40;
	ld.global.u32 	%r253, [%rd3+8];
	ld.global.u32 	%r254, [%rd2+12];
	mad.lo.s32 	%r255, %r253, %r254, %r249;
	mul.wide.s32 	%rd108, %r255, 8;
	add.s64 	%rd109, %rd92, %rd108;
	st.global.f64 	[%rd109], %fd39;
	ld.global.u32 	%r256, [%rd3+8];
	add.s32 	%r257, %r459, 3;
	mad.lo.s32 	%r258, %r256, %r450, %r257;
	mul.wide.s32 	%rd110, %r258, 8;
	add.s64 	%rd111, %rd92, %rd110;
	ld.global.f64 	%fd41, [%rd111];
	ld.global.u32 	%r259, [%rd2+12];
	mad.lo.s32 	%r260, %r256, %r259, %r257;
	mul.wide.s32 	%rd112, %r260, 8;
	add.s64 	%rd113, %rd92, %rd112;
	ld.global.f64 	%fd42, [%rd113];
	st.global.f64 	[%rd111], %fd42;
	ld.global.u32 	%r261, [%rd3+8];
	ld.global.u32 	%r262, [%rd2+12];
	mad.lo.s32 	%r263, %r261, %r262, %r257;
	mul.wide.s32 	%rd114, %r263, 8;
	add.s64 	%rd115, %rd92, %rd114;
	st.global.f64 	[%rd115], %fd41;
	add.s32 	%r459, %r459, 4;
	add.s32 	%r458, %r458, -4;
	setp.ne.s32 	%p45, %r458, 0;
	@%p45 bra 	$L__BB10_51;

$L__BB10_52:
	setp.eq.s32 	%p46, %r43, 0;
	@%p46 bra 	$L__BB10_56;

	setp.eq.s32 	%p47, %r43, 1;
	ld.global.u32 	%r264, [%rd3+8];
	mad.lo.s32 	%r265, %r264, %r450, %r459;
	mul.wide.s32 	%rd116, %r265, 8;
	add.s64 	%rd119, %rd73, 1940824;
	add.s64 	%rd120, %rd119, %rd116;
	ld.global.f64 	%fd43, [%rd120];
	ld.global.u32 	%r266, [%rd2+12];
	mad.lo.s32 	%r267, %r264, %r266, %r459;
	mul.wide.s32 	%rd121, %r267, 8;
	add.s64 	%rd122, %rd119, %rd121;
	ld.global.f64 	%fd44, [%rd122];
	st.global.f64 	[%rd120], %fd44;
	ld.global.u32 	%r268, [%rd3+8];
	ld.global.u32 	%r269, [%rd2+12];
	mad.lo.s32 	%r270, %r268, %r269, %r459;
	mul.wide.s32 	%rd123, %r270, 8;
	add.s64 	%rd124, %rd119, %rd123;
	st.global.f64 	[%rd124], %fd43;
	@%p47 bra 	$L__BB10_56;

	add.s64 	%rd302, %rd73, 1940824;
	add.s32 	%r271, %r459, 1;
	setp.eq.s32 	%p48, %r43, 2;
	ld.global.u32 	%r272, [%rd3+8];
	mad.lo.s32 	%r273, %r272, %r450, %r271;
	mul.wide.s32 	%rd125, %r273, 8;
	add.s64 	%rd129, %rd302, %rd125;
	ld.global.f64 	%fd45, [%rd129];
	ld.global.u32 	%r274, [%rd2+12];
	mad.lo.s32 	%r275, %r272, %r274, %r271;
	mul.wide.s32 	%rd130, %r275, 8;
	add.s64 	%rd131, %rd302, %rd130;
	ld.global.f64 	%fd46, [%rd131];
	st.global.f64 	[%rd129], %fd46;
	ld.global.u32 	%r276, [%rd3+8];
	ld.global.u32 	%r277, [%rd2+12];
	mad.lo.s32 	%r278, %r276, %r277, %r271;
	mul.wide.s32 	%rd132, %r278, 8;
	add.s64 	%rd133, %rd302, %rd132;
	st.global.f64 	[%rd133], %fd45;
	@%p48 bra 	$L__BB10_56;

	add.s64 	%rd303, %rd73, 1940824;
	add.s32 	%r279, %r459, 2;
	ld.global.u32 	%r280, [%rd3+8];
	mad.lo.s32 	%r281, %r280, %r450, %r279;
	mul.wide.s32 	%rd134, %r281, 8;
	add.s64 	%rd138, %rd303, %rd134;
	ld.global.f64 	%fd47, [%rd138];
	ld.global.u32 	%r282, [%rd2+12];
	mad.lo.s32 	%r283, %r280, %r282, %r279;
	mul.wide.s32 	%rd139, %r283, 8;
	add.s64 	%rd140, %rd303, %rd139;
	ld.global.f64 	%fd48, [%rd140];
	st.global.f64 	[%rd138], %fd48;
	ld.global.u32 	%r284, [%rd3+8];
	ld.global.u32 	%r285, [%rd2+12];
	mad.lo.s32 	%r286, %r284, %r285, %r279;
	mul.wide.s32 	%rd141, %r286, 8;
	add.s64 	%rd142, %rd303, %rd141;
	st.global.f64 	[%rd142], %fd47;

$L__BB10_56:
	add.s64 	%rd143, %rd23, -343288;
	mul.wide.s32 	%rd144, %r450, 8;
	add.s64 	%rd145, %rd143, %rd144;
	ld.global.f64 	%fd49, [%rd145];
	ld.global.u32 	%r287, [%rd2+12];
	mul.wide.s32 	%rd146, %r287, 8;
	add.s64 	%rd147, %rd143, %rd146;
	ld.global.f64 	%fd50, [%rd147];
	st.global.f64 	[%rd145], %fd50;
	ld.global.u32 	%r288, [%rd2+12];
	mul.wide.s32 	%rd148, %r288, 8;
	add.s64 	%rd149, %rd143, %rd148;
	st.global.f64 	[%rd149], %fd49;
	ld.global.u32 	%r460, [%rd2+12];

$L__BB10_57:
	shl.b64 	%rd304, %rd309, 2;
	add.s64 	%rd150, %rd23, %rd304;
	st.global.u32 	[%rd150+2780], %r450;
	st.global.u32 	[%rd150+1976], %r460;
	ld.global.u32 	%r289, [%rd3+8];
	mad.lo.s32 	%r290, %r289, %r460, %r460;
	mul.wide.s32 	%rd153, %r290, 8;
	add.s64 	%rd154, %rd73, %rd153;
	add.s64 	%rd24, %rd154, 1940824;
	ld.global.f64 	%fd18, [%rd154+1940824];
	setp.eq.f64 	%p49, %fd18, 0d0000000000000000;
	@%p49 bra 	$L__BB10_59;
	bra.uni 	$L__BB10_58;

$L__BB10_59:
	ld.global.u32 	%r463, [%rd3];
	setp.lt.s32 	%p52, %r463, 1;
	mov.pred 	%p99, 0;
	mov.u32 	%r439, 2;
	@%p52 bra 	$L__BB10_64;

	mov.u32 	%r464, 0;
	mov.u64 	%rd314, 0;

$L__BB10_61:
	shl.b64 	%rd159, %rd314, 2;
	add.s64 	%rd160, %rd42, %rd159;
	ld.global.u32 	%r294, [%rd160+4387124];
	setp.eq.s32 	%p53, %r294, 0;
	@%p53 bra 	$L__BB10_63;

	add.s64 	%rd308, %rd23, -343280;
	shl.b64 	%rd161, %rd314, 3;
	add.s64 	%rd162, %rd23, %rd161;
	add.s32 	%r104, %r464, 1;
	mul.wide.s32 	%rd163, %r464, 8;
	add.s64 	%rd164, %rd308, %rd163;
	ld.global.f64 	%fd55, [%rd164];
	ld.global.f64 	%fd56, [%rd162+-341672];
	add.f64 	%fd57, %fd56, %fd55;
	st.global.f64 	[%rd162+-344888], %fd57;
	ld.global.u32 	%r463, [%rd3];
	mov.u32 	%r464, %r104;

$L__BB10_63:
	mov.pred 	%p99, 0;
	mov.u32 	%r439, 2;
	add.s64 	%rd314, %rd314, 1;
	cvt.u32.u64 	%r296, %rd314;
	setp.lt.s32 	%p55, %r296, %r463;
	@%p55 bra 	$L__BB10_61;
	bra.uni 	$L__BB10_64;

$L__BB10_58:
	rcp.rn.f64 	%fd51, %fd18;
	mov.u64 	%rd155, 4607182418800017408;
	st.global.f64 	[%rd2+-104], %fd51;
	st.global.u64 	[%rd24], %rd155;
	ld.global.u32 	%r291, [%rd2+12];
	mul.wide.s32 	%rd156, %r291, 8;
	add.s64 	%rd157, %rd23, %rd156;
	ld.global.f64 	%fd52, [%rd2+-104];
	ld.global.f64 	%fd53, [%rd157+-343288];
	mul.f64 	%fd54, %fd53, %fd52;
	st.global.f64 	[%rd157+-343288], %fd54;
	mov.pred 	%p99, -1;

$L__BB10_64:
	not.pred 	%p56, %p99;
	@%p56 bra 	$L__BB10_97;

$L__BB10_65:
	setp.ge.s32 	%p95, %r25, %r26;
	bar.sync 	0;
	@%p95 bra 	$L__BB10_72;

	setp.eq.s32 	%p58, %r41, 0;
	mov.u32 	%r467, %r27;
	@%p58 bra 	$L__BB10_70;

	setp.eq.s32 	%p59, %r41, 1;
	ld.global.u32 	%r297, [%rd3+8];
	ld.global.u32 	%r298, [%rd2+12];
	mad.lo.s32 	%r299, %r297, %r298, %r27;
	mul.wide.s32 	%rd165, %r299, 8;
	add.s64 	%rd168, %rd73, %rd165;
	ld.global.f64 	%fd58, [%rd2+-104];
	ld.global.f64 	%fd59, [%rd168+1940824];
	mul.f64 	%fd60, %fd59, %fd58;
	st.global.f64 	[%rd168+1940824], %fd60;
	mov.u32 	%r467, %r42;
	@%p59 bra 	$L__BB10_70;

	setp.eq.s32 	%p60, %r41, 2;
	ld.global.u32 	%r300, [%rd3+8];
	ld.global.u32 	%r301, [%rd2+12];
	mad.lo.s32 	%r302, %r300, %r301, %r42;
	mul.wide.s32 	%rd169, %r302, 8;
	add.s64 	%rd172, %rd73, %rd169;
	ld.global.f64 	%fd61, [%rd2+-104];
	ld.global.f64 	%fd62, [%rd172+1940824];
	mul.f64 	%fd63, %fd62, %fd61;
	st.global.f64 	[%rd172+1940824], %fd63;
	mov.u32 	%r467, %r45;
	@%p60 bra 	$L__BB10_70;

	ld.global.u32 	%r303, [%rd3+8];
	ld.global.u32 	%r304, [%rd2+12];
	mad.lo.s32 	%r305, %r303, %r304, %r45;
	mul.wide.s32 	%rd173, %r305, 8;
	add.s64 	%rd176, %rd73, %rd173;
	ld.global.f64 	%fd64, [%rd2+-104];
	ld.global.f64 	%fd65, [%rd176+1940824];
	mul.f64 	%fd66, %fd65, %fd64;
	st.global.f64 	[%rd176+1940824], %fd66;
	mov.u32 	%r467, %r46;

$L__BB10_70:
	setp.lt.u32 	%p61, %r40, 3;
	@%p61 bra 	$L__BB10_72;

$L__BB10_71:
	ld.global.u32 	%r306, [%rd3+8];
	ld.global.u32 	%r307, [%rd2+12];
	mad.lo.s32 	%r308, %r306, %r307, %r467;
	mul.wide.s32 	%rd177, %r308, 8;
	add.s64 	%rd180, %rd73, 1940824;
	add.s64 	%rd181, %rd180, %rd177;
	ld.global.f64 	%fd67, [%rd2+-104];
	ld.global.f64 	%fd68, [%rd181];
	mul.f64 	%fd69, %fd68, %fd67;
	st.global.f64 	[%rd181], %fd69;
	ld.global.u32 	%r309, [%rd3+8];
	ld.global.u32 	%r310, [%rd2+12];
	mad.lo.s32 	%r311, %r309, %r310, %r467;
	add.s32 	%r312, %r311, 1;
	mul.wide.s32 	%rd182, %r312, 8;
	add.s64 	%rd183, %rd180, %rd182;
	ld.global.f64 	%fd70, [%rd2+-104];
	ld.global.f64 	%fd71, [%rd183];
	mul.f64 	%fd72, %fd71, %fd70;
	st.global.f64 	[%rd183], %fd72;
	ld.global.u32 	%r313, [%rd3+8];
	ld.global.u32 	%r314, [%rd2+12];
	mad.lo.s32 	%r315, %r313, %r314, %r467;
	add.s32 	%r316, %r315, 2;
	mul.wide.s32 	%rd184, %r316, 8;
	add.s64 	%rd185, %rd180, %rd184;
	ld.global.f64 	%fd73, [%rd2+-104];
	ld.global.f64 	%fd74, [%rd185];
	mul.f64 	%fd75, %fd74, %fd73;
	st.global.f64 	[%rd185], %fd75;
	ld.global.u32 	%r317, [%rd3+8];
	ld.global.u32 	%r318, [%rd2+12];
	add.s32 	%r319, %r467, 3;
	mad.lo.s32 	%r320, %r317, %r318, %r319;
	mul.wide.s32 	%rd186, %r320, 8;
	add.s64 	%rd187, %rd180, %rd186;
	ld.global.f64 	%fd76, [%rd2+-104];
	ld.global.f64 	%fd77, [%rd187];
	mul.f64 	%fd78, %fd77, %fd76;
	st.global.f64 	[%rd187], %fd78;
	add.s32 	%r467, %r467, 4;
	setp.lt.s32 	%p62, %r319, %r26;
	@%p62 bra 	$L__BB10_71;

$L__BB10_72:
	setp.ge.s32 	%p96, %r25, %r26;
	bar.sync 	0;
	@%p96 bra 	$L__BB10_84;

	mov.u32 	%r469, %r27;

$L__BB10_74:
	ld.global.u32 	%r114, [%rd2+12];
	setp.eq.s32 	%p64, %r469, %r114;
	@%p64 bra 	$L__BB10_83;

	setp.lt.u32 	%p65, %r39, 3;
	ld.global.u32 	%r321, [%rd3+8];
	mul.lo.s32 	%r474, %r321, %r469;
	mul.lo.s32 	%r473, %r114, %r321;
	add.s32 	%r322, %r474, %r114;
	mul.wide.s32 	%rd190, %r322, 8;
	add.s64 	%rd191, %rd73, %rd190;
	ld.global.f64 	%fd19, [%rd191+1940824];
	mov.u64 	%rd192, 0;
	st.global.u64 	[%rd191+1940824], %rd192;
	@%p65 bra 	$L__BB10_78;

	mov.u32 	%r472, %r44;

$L__BB10_77:
	add.s32 	%r323, %r473, 1;
	add.s64 	%rd195, %rd73, 1940824;
	mul.wide.s32 	%rd196, %r323, 8;
	add.s64 	%rd197, %rd195, %rd196;
	add.s32 	%r324, %r474, 1;
	mul.wide.s32 	%rd198, %r324, 8;
	add.s64 	%rd199, %rd195, %rd198;
	ld.global.f64 	%fd79, [%rd197];
	neg.f64 	%fd80, %fd79;
	ld.global.f64 	%fd81, [%rd199];
	fma.rn.f64 	%fd82, %fd80, %fd19, %fd81;
	st.global.f64 	[%rd199], %fd82;
	ld.global.f64 	%fd83, [%rd197+8];
	neg.f64 	%fd84, %fd83;
	ld.global.f64 	%fd85, [%rd199+8];
	fma.rn.f64 	%fd86, %fd84, %fd19, %fd85;
	st.global.f64 	[%rd199+8], %fd86;
	ld.global.f64 	%fd87, [%rd197+16];
	neg.f64 	%fd88, %fd87;
	ld.global.f64 	%fd89, [%rd199+16];
	fma.rn.f64 	%fd90, %fd88, %fd19, %fd89;
	st.global.f64 	[%rd199+16], %fd90;
	add.s32 	%r474, %r474, 4;
	add.s32 	%r473, %r473, 4;
	ld.global.f64 	%fd91, [%rd197+24];
	neg.f64 	%fd92, %fd91;
	ld.global.f64 	%fd93, [%rd199+24];
	fma.rn.f64 	%fd94, %fd92, %fd19, %fd93;
	st.global.f64 	[%rd199+24], %fd94;
	add.s32 	%r472, %r472, -4;
	setp.ne.s32 	%p66, %r472, 0;
	@%p66 bra 	$L__BB10_77;

$L__BB10_78:
	setp.eq.s32 	%p67, %r43, 0;
	@%p67 bra 	$L__BB10_82;

	setp.eq.s32 	%p68, %r43, 1;
	add.s32 	%r325, %r473, 1;
	add.s64 	%rd202, %rd73, 1940824;
	mul.wide.s32 	%rd203, %r325, 8;
	add.s64 	%rd28, %rd202, %rd203;
	add.s32 	%r326, %r474, 1;
	mul.wide.s32 	%rd204, %r326, 8;
	add.s64 	%rd29, %rd202, %rd204;
	ld.global.f64 	%fd95, [%rd28];
	neg.f64 	%fd96, %fd95;
	ld.global.f64 	%fd97, [%rd29];
	fma.rn.f64 	%fd98, %fd96, %fd19, %fd97;
	st.global.f64 	[%rd29], %fd98;
	@%p68 bra 	$L__BB10_82;

	setp.eq.s32 	%p69, %r43, 2;
	ld.global.f64 	%fd99, [%rd28+8];
	neg.f64 	%fd100, %fd99;
	ld.global.f64 	%fd101, [%rd29+8];
	fma.rn.f64 	%fd102, %fd100, %fd19, %fd101;
	st.global.f64 	[%rd29+8], %fd102;
	@%p69 bra 	$L__BB10_82;

	ld.global.f64 	%fd103, [%rd28+16];
	neg.f64 	%fd104, %fd103;
	ld.global.f64 	%fd105, [%rd29+16];
	fma.rn.f64 	%fd106, %fd104, %fd19, %fd105;
	st.global.f64 	[%rd29+16], %fd106;

$L__BB10_82:
	ld.global.u32 	%r327, [%rd2+12];
	add.s64 	%rd207, %rd73, 3884864;
	mul.wide.s32 	%rd208, %r327, 8;
	add.s64 	%rd209, %rd207, %rd208;
	mul.wide.s32 	%rd210, %r469, 8;
	add.s64 	%rd211, %rd207, %rd210;
	ld.global.f64 	%fd107, [%rd209];
	neg.f64 	%fd108, %fd107;
	ld.global.f64 	%fd109, [%rd211];
	fma.rn.f64 	%fd110, %fd108, %fd19, %fd109;
	st.global.f64 	[%rd211], %fd110;

$L__BB10_83:
	add.s32 	%r125, %r469, 1;
	setp.lt.s32 	%p70, %r469, %r26;
	mov.u32 	%r469, %r125;
	@%p70 bra 	$L__BB10_74;

$L__BB10_84:
	bar.sync 	0;
	add.s32 	%r126, %r426, 1;
	add.s64 	%rd309, %rd309, 1;
	setp.lt.s32 	%p71, %r426, %r475;
	mov.u32 	%r426, %r126;
	@%p71 bra 	$L__BB10_25;

$L__BB10_85:
	setp.lt.s32 	%p94, %r475, 1;
	or.pred  	%p74, %p1, %p94;
	@%p74 bra 	$L__BB10_96;

	ld.param.u64 	%rd307, [ClCalculateIter1Mrqmin1End_param_0];
	add.s32 	%r127, %r475, -1;
	and.b32  	%r128, %r475, 3;
	sub.s32 	%r129, %r475, %r128;
	mul.lo.s64 	%rd212, %rd1, 4232760;
	add.s64 	%rd213, %rd307, %rd212;
	add.s64 	%rd218, %rd213, 1940824;

$L__BB10_87:
	mov.u32 	%r130, %r475;
	mul.wide.s32 	%rd214, %r130, 4;
	add.s64 	%rd215, %rd213, %rd214;
	add.s64 	%rd31, %rd215, 4230928;
	ld.global.u32 	%r328, [%rd215+4230124];
	ld.global.u32 	%r329, [%rd215+4230928];
	setp.eq.s32 	%p75, %r329, %r328;
	@%p75 bra 	$L__BB10_95;

	setp.lt.u32 	%p76, %r127, 3;
	mov.u32 	%r478, 1;
	@%p76 bra 	$L__BB10_91;

	mov.u32 	%r477, %r129;

$L__BB10_90:
	ld.global.u32 	%r332, [%rd3+8];
	mul.lo.s32 	%r333, %r332, %r478;
	ld.global.u32 	%r334, [%rd31];
	add.s32 	%r335, %r333, %r334;
	mul.wide.s32 	%rd219, %r335, 8;
	add.s64 	%rd220, %rd218, %rd219;
	ld.global.f64 	%fd111, [%rd220];
	ld.global.u32 	%r336, [%rd31+-804];
	add.s32 	%r337, %r333, %r336;
	mul.wide.s32 	%rd221, %r337, 8;
	add.s64 	%rd222, %rd218, %rd221;
	ld.global.f64 	%fd112, [%rd222];
	st.global.f64 	[%rd220], %fd112;
	ld.global.u32 	%r338, [%rd3+8];
	ld.global.u32 	%r339, [%rd31+-804];
	mad.lo.s32 	%r340, %r338, %r478, %r339;
	mul.wide.s32 	%rd223, %r340, 8;
	add.s64 	%rd224, %rd218, %rd223;
	st.global.f64 	[%rd224], %fd111;
	ld.global.u32 	%r341, [%rd3+8];
	add.s32 	%r342, %r478, 1;
	mul.lo.s32 	%r343, %r341, %r342;
	ld.global.u32 	%r344, [%rd31];
	add.s32 	%r345, %r343, %r344;
	mul.wide.s32 	%rd225, %r345, 8;
	add.s64 	%rd226, %rd218, %rd225;
	ld.global.f64 	%fd113, [%rd226];
	ld.global.u32 	%r346, [%rd31+-804];
	add.s32 	%r347, %r343, %r346;
	mul.wide.s32 	%rd227, %r347, 8;
	add.s64 	%rd228, %rd218, %rd227;
	ld.global.f64 	%fd114, [%rd228];
	st.global.f64 	[%rd226], %fd114;
	ld.global.u32 	%r348, [%rd3+8];
	ld.global.u32 	%r349, [%rd31+-804];
	mad.lo.s32 	%r350, %r348, %r342, %r349;
	mul.wide.s32 	%rd229, %r350, 8;
	add.s64 	%rd230, %rd218, %rd229;
	st.global.f64 	[%rd230], %fd113;
	ld.global.u32 	%r351, [%rd3+8];
	add.s32 	%r352, %r478, 2;
	mul.lo.s32 	%r353, %r351, %r352;
	ld.global.u32 	%r354, [%rd31];
	add.s32 	%r355, %r353, %r354;
	mul.wide.s32 	%rd231, %r355, 8;
	add.s64 	%rd232, %rd218, %rd231;
	ld.global.f64 	%fd115, [%rd232];
	ld.global.u32 	%r356, [%rd31+-804];
	add.s32 	%r357, %r353, %r356;
	mul.wide.s32 	%rd233, %r357, 8;
	add.s64 	%rd234, %rd218, %rd233;
	ld.global.f64 	%fd116, [%rd234];
	st.global.f64 	[%rd232], %fd116;
	ld.global.u32 	%r358, [%rd3+8];
	ld.global.u32 	%r359, [%rd31+-804];
	mad.lo.s32 	%r360, %r358, %r352, %r359;
	mul.wide.s32 	%rd235, %r360, 8;
	add.s64 	%rd236, %rd218, %rd235;
	st.global.f64 	[%rd236], %fd115;
	ld.global.u32 	%r361, [%rd3+8];
	add.s32 	%r362, %r478, 3;
	mul.lo.s32 	%r363, %r361, %r362;
	ld.global.u32 	%r364, [%rd31];
	add.s32 	%r365, %r363, %r364;
	mul.wide.s32 	%rd237, %r365, 8;
	add.s64 	%rd238, %rd218, %rd237;
	ld.global.f64 	%fd117, [%rd238];
	ld.global.u32 	%r366, [%rd31+-804];
	add.s32 	%r367, %r363, %r366;
	mul.wide.s32 	%rd239, %r367, 8;
	add.s64 	%rd240, %rd218, %rd239;
	ld.global.f64 	%fd118, [%rd240];
	st.global.f64 	[%rd238], %fd118;
	ld.global.u32 	%r368, [%rd3+8];
	ld.global.u32 	%r369, [%rd31+-804];
	mad.lo.s32 	%r370, %r368, %r362, %r369;
	mul.wide.s32 	%rd241, %r370, 8;
	add.s64 	%rd242, %rd218, %rd241;
	st.global.f64 	[%rd242], %fd117;
	add.s32 	%r478, %r478, 4;
	add.s32 	%r477, %r477, -4;
	setp.ne.s32 	%p77, %r477, 0;
	@%p77 bra 	$L__BB10_90;

$L__BB10_91:
	setp.eq.s32 	%p78, %r128, 0;
	@%p78 bra 	$L__BB10_95;

	setp.eq.s32 	%p79, %r128, 1;
	ld.global.u32 	%r371, [%rd3+8];
	mul.lo.s32 	%r372, %r371, %r478;
	ld.global.u32 	%r373, [%rd31];
	add.s32 	%r374, %r372, %r373;
	mul.wide.s32 	%rd246, %r374, 8;
	add.s64 	%rd247, %rd218, %rd246;
	ld.global.f64 	%fd119, [%rd247];
	ld.global.u32 	%r375, [%rd31+-804];
	add.s32 	%r376, %r372, %r375;
	mul.wide.s32 	%rd248, %r376, 8;
	add.s64 	%rd249, %rd218, %rd248;
	ld.global.f64 	%fd120, [%rd249];
	st.global.f64 	[%rd247], %fd120;
	ld.global.u32 	%r377, [%rd3+8];
	ld.global.u32 	%r378, [%rd31+-804];
	mad.lo.s32 	%r379, %r377, %r478, %r378;
	mul.wide.s32 	%rd250, %r379, 8;
	add.s64 	%rd251, %rd218, %rd250;
	st.global.f64 	[%rd251], %fd119;
	@%p79 bra 	$L__BB10_95;

	add.s32 	%r380, %r478, 1;
	setp.eq.s32 	%p80, %r128, 2;
	ld.global.u32 	%r381, [%rd3+8];
	mul.lo.s32 	%r382, %r381, %r380;
	ld.global.u32 	%r383, [%rd31];
	add.s32 	%r384, %r382, %r383;
	mul.wide.s32 	%rd255, %r384, 8;
	add.s64 	%rd256, %rd218, %rd255;
	ld.global.f64 	%fd121, [%rd256];
	ld.global.u32 	%r385, [%rd31+-804];
	add.s32 	%r386, %r382, %r385;
	mul.wide.s32 	%rd257, %r386, 8;
	add.s64 	%rd258, %rd218, %rd257;
	ld.global.f64 	%fd122, [%rd258];
	st.global.f64 	[%rd256], %fd122;
	ld.global.u32 	%r387, [%rd3+8];
	ld.global.u32 	%r388, [%rd31+-804];
	mad.lo.s32 	%r389, %r387, %r380, %r388;
	mul.wide.s32 	%rd259, %r389, 8;
	add.s64 	%rd260, %rd218, %rd259;
	st.global.f64 	[%rd260], %fd121;
	@%p80 bra 	$L__BB10_95;

	add.s32 	%r390, %r478, 2;
	ld.global.u32 	%r391, [%rd3+8];
	mul.lo.s32 	%r392, %r391, %r390;
	ld.global.u32 	%r393, [%rd31];
	add.s32 	%r394, %r392, %r393;
	mul.wide.s32 	%rd264, %r394, 8;
	add.s64 	%rd265, %rd218, %rd264;
	ld.global.f64 	%fd123, [%rd265];
	ld.global.u32 	%r395, [%rd31+-804];
	add.s32 	%r396, %r392, %r395;
	mul.wide.s32 	%rd266, %r396, 8;
	add.s64 	%rd267, %rd218, %rd266;
	ld.global.f64 	%fd124, [%rd267];
	st.global.f64 	[%rd265], %fd124;
	ld.global.u32 	%r397, [%rd3+8];
	ld.global.u32 	%r398, [%rd31+-804];
	mad.lo.s32 	%r399, %r397, %r390, %r398;
	mul.wide.s32 	%rd268, %r399, 8;
	add.s64 	%rd269, %rd218, %rd268;
	st.global.f64 	[%rd269], %fd123;

$L__BB10_95:
	add.s32 	%r475, %r130, -1;
	setp.gt.s32 	%p81, %r130, 1;
	@%p81 bra 	$L__BB10_87;

$L__BB10_96:
	bar.sync 	0;
	mov.u32 	%r439, 0;

$L__BB10_97:
	setp.ne.s32 	%p82, %r439, 0;
	@%p82 bra 	$L__BB10_116;

	setp.lt.s32 	%p83, %r165, 1;
	or.pred  	%p84, %p83, %p1;
	@%p84 bra 	$L__BB10_115;

	add.s32 	%r403, %r165, -1;
	and.b32  	%r490, %r165, 3;
	setp.lt.u32 	%p85, %r403, 3;
	mov.u32 	%r483, 0;
	mov.u32 	%r487, 1;
	@%p85 bra 	$L__BB10_110;

	ld.param.u64 	%rd305, [ClCalculateIter1Mrqmin1End_param_0];
	sub.s32 	%r482, %r165, %r490;
	mul.lo.s64 	%rd272, %rd1, 4232760;
	add.s64 	%rd273, %rd305, %rd272;

$L__BB10_101:
	cvt.s64.s32 	%rd32, %r487;
	mul.wide.s32 	%rd270, %r487, 4;
	add.s64 	%rd271, %rd42, %rd270;
	add.s64 	%rd33, %rd271, 4387120;
	ld.global.u32 	%r406, [%rd271+4387120];
	setp.eq.s32 	%p86, %r406, 0;
	mul.wide.s32 	%rd274, %r487, 8;
	add.s64 	%rd275, %rd273, %rd274;
	add.s64 	%rd34, %rd275, 3883256;
	@%p86 bra 	$L__BB10_103;

	add.s32 	%r483, %r483, 1;
	mul.wide.s32 	%rd278, %r483, 8;
	add.s64 	%rd279, %rd273, %rd278;
	ld.global.f64 	%fd125, [%rd279+3884864];
	ld.global.f64 	%fd126, [%rd34+3216];
	add.f64 	%fd127, %fd126, %fd125;
	st.global.f64 	[%rd34], %fd127;

$L__BB10_103:
	ld.global.u32 	%r407, [%rd33+4];
	setp.eq.s32 	%p87, %r407, 0;
	@%p87 bra 	$L__BB10_105;

	add.s32 	%r483, %r483, 1;
	mul.wide.s32 	%rd282, %r483, 8;
	add.s64 	%rd283, %rd273, %rd282;
	ld.global.f64 	%fd128, [%rd283+3884864];
	ld.global.f64 	%fd129, [%rd34+3224];
	add.f64 	%fd130, %fd129, %fd128;
	st.global.f64 	[%rd34+8], %fd130;

$L__BB10_105:
	ld.global.u32 	%r408, [%rd33+8];
	setp.eq.s32 	%p88, %r408, 0;
	@%p88 bra 	$L__BB10_107;

	add.s32 	%r483, %r483, 1;
	mul.wide.s32 	%rd286, %r483, 8;
	add.s64 	%rd287, %rd273, %rd286;
	ld.global.f64 	%fd131, [%rd287+3884864];
	ld.global.f64 	%fd132, [%rd34+3232];
	add.f64 	%fd133, %fd132, %fd131;
	st.global.f64 	[%rd34+16], %fd133;

$L__BB10_107:
	ld.global.u32 	%r409, [%rd33+12];
	setp.eq.s32 	%p89, %r409, 0;
	@%p89 bra 	$L__BB10_109;

	add.s32 	%r483, %r483, 1;
	mul.wide.s32 	%rd290, %r483, 8;
	add.s64 	%rd291, %rd273, %rd290;
	ld.global.f64 	%fd134, [%rd291+3884864];
	ld.global.f64 	%fd135, [%rd34+3240];
	add.f64 	%fd136, %fd135, %fd134;
	st.global.f64 	[%rd34+24], %fd136;

$L__BB10_109:
	cvt.u32.u64 	%r410, %rd32;
	add.s32 	%r487, %r410, 4;
	add.s32 	%r482, %r482, -4;
	setp.ne.s32 	%p90, %r482, 0;
	@%p90 bra 	$L__BB10_101;

$L__BB10_110:
	setp.eq.s32 	%p91, %r490, 0;
	@%p91 bra 	$L__BB10_115;

	ld.param.u64 	%rd306, [ClCalculateIter1Mrqmin1End_param_0];
	mul.lo.s64 	%rd292, %rd1, 4232760;
	add.s64 	%rd293, %rd306, %rd292;
	mul.wide.s32 	%rd294, %r487, 8;
	add.s64 	%rd295, %rd293, %rd294;
	add.s64 	%rd316, %rd295, 3883256;
	mul.wide.s32 	%rd296, %r487, 4;
	add.s64 	%rd297, %rd42, %rd296;
	add.s64 	%rd315, %rd297, 4387120;

$L__BB10_112:
	.pragma "nounroll";
	ld.global.u32 	%r411, [%rd315];
	setp.eq.s32 	%p92, %r411, 0;
	@%p92 bra 	$L__BB10_114;

	add.s32 	%r483, %r483, 1;
	mul.wide.s32 	%rd300, %r483, 8;
	add.s64 	%rd301, %rd293, %rd300;
	ld.global.f64 	%fd137, [%rd301+3884864];
	ld.global.f64 	%fd138, [%rd316+3216];
	add.f64 	%fd139, %fd138, %fd137;
	st.global.f64 	[%rd316], %fd139;

$L__BB10_114:
	add.s64 	%rd316, %rd316, 8;
	add.s64 	%rd315, %rd315, 4;
	add.s32 	%r490, %r490, -1;
	setp.ne.s32 	%p93, %r490, 0;
	@%p93 bra 	$L__BB10_112;

$L__BB10_115:
	bar.sync 	0;
	bra.uni 	$L__BB10_116;

}
	// .globl	ClCalculateIter1Mrqcof2Start
.entry ClCalculateIter1Mrqcof2Start(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof2Start_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof2Start_param_1
)
{
	.local .align 8 .b8 	__local_depot11[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<126>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<371>;
	.reg .f64 	%fd<481>;
	.reg .b64 	%rd<514>;


	mov.u64 	%SPL, __local_depot11;
	ld.param.u64 	%rd154, [ClCalculateIter1Mrqcof2Start_param_0];
	ld.param.u64 	%rd155, [ClCalculateIter1Mrqcof2Start_param_1];
	mov.u32 	%r130, %ctaid.x;
	mov.b32 	%r131, %envreg0;
	add.s32 	%r132, %r131, %r130;
	cvt.s64.s32 	%rd1, %r132;
	mul.wide.s32 	%rd156, %r132, 4232760;
	add.s64 	%rd157, %rd154, %rd156;
	add.s64 	%rd2, %rd157, 4229304;
	ld.global.u32 	%r133, [%rd157+4229304];
	setp.ne.s32 	%p3, %r133, 0;
	@%p3 bra 	$L__BB11_130;

	ld.global.u32 	%r134, [%rd2+8];
	setp.eq.s32 	%p4, %r134, 0;
	@%p4 bra 	$L__BB11_130;

	mov.u32 	%r1, %tid.x;
	add.s64 	%rd3, %rd155, 4387968;
	ld.global.u32 	%r135, [%rd155+4387968];
	shr.s32 	%r136, %r135, 31;
	shr.u32 	%r137, %r136, 25;
	add.s32 	%r138, %r135, %r137;
	shr.s32 	%r139, %r138, 7;
	and.b32  	%r140, %r135, 127;
	setp.ne.s32 	%p5, %r140, 0;
	selp.u32 	%r141, 1, 0, %p5;
	add.s32 	%r142, %r139, %r141;
	mul.lo.s32 	%r326, %r142, %r1;
	add.s32 	%r143, %r326, %r142;
	min.s32 	%r3, %r143, %r135;
	setp.ge.s32 	%p6, %r326, %r3;
	@%p6 bra 	$L__BB11_41;

	add.s64 	%rd4, %rd155, 3419112;

$L__BB11_4:
	mov.u32 	%r4, %r326;
	add.s32 	%r326, %r4, 1;
	ld.global.u32 	%r6, [%rd3+-20];
	setp.lt.s32 	%p7, %r6, 0;
	mov.f64 	%fd466, 0d0000000000000000;
	mov.u32 	%r336, 0;
	@%p7 bra 	$L__BB11_29;

	ld.global.u32 	%r7, [%rd3+-16];
	cvt.s64.s32 	%rd5, %r326;
	mul.wide.s32 	%rd158, %r4, 968;
	add.s64 	%rd6, %rd4, %rd158;
	mov.u32 	%r327, %r336;

$L__BB11_6:
	mov.u32 	%r8, %r327;
	setp.gt.s32 	%p8, %r8, %r7;
	@%p8 bra 	$L__BB11_28;

	mov.u32 	%r148, 1;
	sub.s32 	%r149, %r148, %r8;
	cvt.s64.s32 	%rd7, %r8;
	mul.lo.s64 	%rd159, %rd5, 88;
	add.s64 	%rd160, %rd155, %rd159;
	mul.wide.s32 	%rd161, %r8, 8;
	add.s64 	%rd162, %rd160, %rd161;
	add.s64 	%rd8, %rd162, 1600328;
	ld.global.f64 	%fd2, [%rd162+1600328];
	max.s32 	%r10, %r7, %r8;
	add.s32 	%r150, %r10, %r149;
	and.b32  	%r11, %r150, 3;
	setp.eq.s32 	%p9, %r11, 0;
	mov.u32 	%r332, %r8;
	mov.u32 	%r333, %r336;
	@%p9 bra 	$L__BB11_17;

	setp.eq.s32 	%p10, %r8, 0;
	add.s32 	%r333, %r336, 1;
	mul.lo.s64 	%rd163, %rd1, 4232760;
	add.s64 	%rd164, %rd154, %rd163;
	mul.wide.s32 	%rd165, %r333, 8;
	add.s64 	%rd166, %rd164, %rd165;
	add.s64 	%rd9, %rd166, 3883256;
	ld.global.f64 	%fd83, [%rd166+3883256];
	mul.f64 	%fd456, %fd83, %fd2;
	@%p10 bra 	$L__BB11_10;

	add.s32 	%r333, %r336, 2;
	ld.global.f64 	%fd84, [%rd8+88088];
	ld.global.f64 	%fd85, [%rd9+8];
	fma.rn.f64 	%fd456, %fd85, %fd84, %fd456;

$L__BB11_10:
	mul.lo.s64 	%rd167, %rd5, 968;
	add.s64 	%rd168, %rd155, %rd167;
	mul.lo.s64 	%rd169, %rd7, 88;
	add.s64 	%rd170, %rd168, %rd169;
	shl.b64 	%rd171, %rd7, 3;
	add.s64 	%rd172, %rd170, %rd171;
	add.s64 	%rd10, %rd172, 3418144;
	ld.global.f64 	%fd86, [%rd172+3418144];
	fma.rn.f64 	%fd466, %fd86, %fd456, %fd466;
	add.s32 	%r332, %r8, 1;
	setp.eq.s32 	%p11, %r11, 1;
	mov.u32 	%r336, %r333;
	@%p11 bra 	$L__BB11_17;

	add.s32 	%r336, %r333, 1;
	mul.wide.s32 	%rd175, %r336, 8;
	add.s64 	%rd176, %rd164, %rd175;
	add.s64 	%rd11, %rd176, 3883256;
	ld.global.f64 	%fd87, [%rd176+3883256];
	mul.f64 	%fd457, %fd87, %fd2;
	@%p10 bra 	$L__BB11_13;

	add.s32 	%r336, %r333, 2;
	ld.global.f64 	%fd88, [%rd8+88088];
	ld.global.f64 	%fd89, [%rd11+8];
	fma.rn.f64 	%fd457, %fd89, %fd88, %fd457;

$L__BB11_13:
	ld.global.f64 	%fd90, [%rd10+88];
	fma.rn.f64 	%fd466, %fd90, %fd457, %fd466;
	add.s32 	%r332, %r8, 2;
	setp.eq.s32 	%p13, %r11, 2;
	mov.u32 	%r333, %r336;
	@%p13 bra 	$L__BB11_17;

	add.s32 	%r333, %r336, 1;
	mul.wide.s32 	%rd179, %r333, 8;
	add.s64 	%rd180, %rd164, %rd179;
	add.s64 	%rd12, %rd180, 3883256;
	ld.global.f64 	%fd91, [%rd180+3883256];
	mul.f64 	%fd458, %fd91, %fd2;
	@%p10 bra 	$L__BB11_16;

	add.s32 	%r333, %r336, 2;
	ld.global.f64 	%fd92, [%rd8+88088];
	ld.global.f64 	%fd93, [%rd12+8];
	fma.rn.f64 	%fd458, %fd93, %fd92, %fd458;

$L__BB11_16:
	ld.global.f64 	%fd94, [%rd10+176];
	fma.rn.f64 	%fd466, %fd94, %fd458, %fd466;
	add.s32 	%r332, %r8, 3;
	mov.u32 	%r336, %r333;

$L__BB11_17:
	sub.s32 	%r151, %r10, %r8;
	setp.lt.u32 	%p15, %r151, 3;
	@%p15 bra 	$L__BB11_28;

	cvt.s64.s32 	%rd464, %r8;
	add.s32 	%r335, %r332, -1;
	mul.wide.s32 	%rd181, %r332, 11;
	add.s64 	%rd182, %rd181, %rd464;
	shl.b64 	%rd183, %rd182, 3;
	add.s64 	%rd465, %rd6, %rd183;
	mov.u32 	%r336, %r333;

$L__BB11_19:
	add.s32 	%r337, %r336, 1;
	mul.lo.s64 	%rd184, %rd1, 4232760;
	add.s64 	%rd185, %rd154, %rd184;
	mul.wide.s32 	%rd186, %r337, 8;
	add.s64 	%rd187, %rd185, %rd186;
	add.s64 	%rd15, %rd187, 3883256;
	ld.global.f64 	%fd95, [%rd187+3883256];
	mul.f64 	%fd462, %fd95, %fd2;
	setp.eq.s32 	%p16, %r8, 0;
	@%p16 bra 	$L__BB11_21;

	add.s32 	%r337, %r336, 2;
	ld.global.f64 	%fd96, [%rd8+88088];
	ld.global.f64 	%fd97, [%rd15+8];
	fma.rn.f64 	%fd462, %fd97, %fd96, %fd462;

$L__BB11_21:
	ld.global.f64 	%fd98, [%rd465];
	fma.rn.f64 	%fd21, %fd98, %fd462, %fd466;
	add.s32 	%r338, %r337, 1;
	mul.wide.s32 	%rd190, %r338, 8;
	add.s64 	%rd191, %rd185, %rd190;
	add.s64 	%rd16, %rd191, 3883256;
	ld.global.f64 	%fd99, [%rd191+3883256];
	mul.f64 	%fd463, %fd99, %fd2;
	@%p16 bra 	$L__BB11_23;

	add.s32 	%r338, %r337, 2;
	ld.global.f64 	%fd100, [%rd8+88088];
	ld.global.f64 	%fd101, [%rd16+8];
	fma.rn.f64 	%fd463, %fd101, %fd100, %fd463;

$L__BB11_23:
	ld.global.f64 	%fd102, [%rd465+88];
	fma.rn.f64 	%fd25, %fd102, %fd463, %fd21;
	add.s32 	%r339, %r338, 1;
	mul.wide.s32 	%rd194, %r339, 8;
	add.s64 	%rd195, %rd185, %rd194;
	add.s64 	%rd17, %rd195, 3883256;
	ld.global.f64 	%fd103, [%rd195+3883256];
	mul.f64 	%fd464, %fd103, %fd2;
	@%p16 bra 	$L__BB11_25;

	add.s32 	%r339, %r338, 2;
	ld.global.f64 	%fd104, [%rd8+88088];
	ld.global.f64 	%fd105, [%rd17+8];
	fma.rn.f64 	%fd464, %fd105, %fd104, %fd464;

$L__BB11_25:
	ld.global.f64 	%fd106, [%rd465+176];
	fma.rn.f64 	%fd29, %fd106, %fd464, %fd25;
	add.s32 	%r336, %r339, 1;
	mul.wide.s32 	%rd198, %r336, 8;
	add.s64 	%rd199, %rd185, %rd198;
	add.s64 	%rd18, %rd199, 3883256;
	ld.global.f64 	%fd107, [%rd199+3883256];
	mul.f64 	%fd465, %fd107, %fd2;
	@%p16 bra 	$L__BB11_27;

	add.s32 	%r336, %r339, 2;
	ld.global.f64 	%fd108, [%rd8+88088];
	ld.global.f64 	%fd109, [%rd18+8];
	fma.rn.f64 	%fd465, %fd109, %fd108, %fd465;

$L__BB11_27:
	add.s64 	%rd19, %rd465, 352;
	ld.global.f64 	%fd110, [%rd465+264];
	fma.rn.f64 	%fd466, %fd110, %fd465, %fd29;
	add.s32 	%r335, %r335, 4;
	setp.lt.s32 	%p20, %r335, %r7;
	mov.u64 	%rd465, %rd19;
	@%p20 bra 	$L__BB11_19;

$L__BB11_28:
	add.s32 	%r327, %r8, 1;
	setp.lt.s32 	%p21, %r8, %r6;
	@%p21 bra 	$L__BB11_6;

$L__BB11_29:
	mov.f64 	%fd111, 0d4338000000000000;
	mov.f64 	%fd112, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd113, %fd466, %fd112, %fd111;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r46, %temp}, %fd113;
	}
	mov.f64 	%fd114, 0dC338000000000000;
	add.rn.f64 	%fd115, %fd113, %fd114;
	mov.f64 	%fd116, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd117, %fd115, %fd116, %fd466;
	mov.f64 	%fd118, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd119, %fd115, %fd118, %fd117;
	mov.f64 	%fd120, 0d3E928AF3FCA213EA;
	mov.f64 	%fd121, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd122, %fd121, %fd119, %fd120;
	mov.f64 	%fd123, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd124, %fd122, %fd119, %fd123;
	mov.f64 	%fd125, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd126, %fd124, %fd119, %fd125;
	mov.f64 	%fd127, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd128, %fd126, %fd119, %fd127;
	mov.f64 	%fd129, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd130, %fd128, %fd119, %fd129;
	mov.f64 	%fd131, 0d3F81111111122322;
	fma.rn.f64 	%fd132, %fd130, %fd119, %fd131;
	mov.f64 	%fd133, 0d3FA55555555502A1;
	fma.rn.f64 	%fd134, %fd132, %fd119, %fd133;
	mov.f64 	%fd135, 0d3FC5555555555511;
	fma.rn.f64 	%fd136, %fd134, %fd119, %fd135;
	mov.f64 	%fd137, 0d3FE000000000000B;
	fma.rn.f64 	%fd138, %fd136, %fd119, %fd137;
	mov.f64 	%fd139, 0d3FF0000000000000;
	fma.rn.f64 	%fd140, %fd138, %fd119, %fd139;
	fma.rn.f64 	%fd141, %fd140, %fd119, %fd139;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd141;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd141;
	}
	shl.b32 	%r152, %r46, 20;
	add.s32 	%r153, %r48, %r152;
	mov.b64 	%fd468, {%r47, %r153};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r154}, %fd466;
	}
	mov.b32 	%f2, %r154;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p22, %f1, 0f4086232B;
	@%p22 bra 	$L__BB11_32;

	setp.lt.f64 	%p23, %fd466, 0d0000000000000000;
	add.f64 	%fd142, %fd466, 0d7FF0000000000000;
	selp.f64 	%fd468, 0d0000000000000000, %fd142, %p23;
	setp.geu.f32 	%p24, %f1, 0f40874800;
	@%p24 bra 	$L__BB11_32;

	mov.f64 	%fd454, 0d4338000000000000;
	mov.f64 	%fd453, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd452, %fd466, %fd453, %fd454;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r325, %temp}, %fd452;
	}
	shr.u32 	%r155, %r325, 31;
	add.s32 	%r156, %r325, %r155;
	shr.s32 	%r157, %r156, 1;
	shl.b32 	%r158, %r157, 20;
	add.s32 	%r159, %r48, %r158;
	mov.b64 	%fd143, {%r47, %r159};
	sub.s32 	%r160, %r325, %r157;
	shl.b32 	%r161, %r160, 20;
	add.s32 	%r162, %r161, 1072693248;
	mov.u32 	%r163, 0;
	mov.b64 	%fd144, {%r163, %r162};
	mul.f64 	%fd468, %fd143, %fd144;

$L__BB11_32:
	cvt.s64.s32 	%rd20, %r326;
	mul.wide.s32 	%rd200, %r326, 8;
	add.s64 	%rd201, %rd155, %rd200;
	ld.global.f64 	%fd145, [%rd201+1776504];
	mul.f64 	%fd146, %fd468, %fd145;
	mul.lo.s64 	%rd202, %rd1, 4232760;
	add.s64 	%rd203, %rd154, %rd202;
	add.s64 	%rd204, %rd203, %rd200;
	st.global.f64 	[%rd204], %fd146;
	setp.lt.s32 	%p25, %r336, 1;
	@%p25 bra 	$L__BB11_40;

	add.s32 	%r165, %r336, -1;
	and.b32  	%r49, %r336, 3;
	setp.lt.u32 	%p26, %r165, 3;
	mov.u32 	%r345, 1;
	@%p26 bra 	$L__BB11_36;

	sub.s32 	%r344, %r336, %r49;

$L__BB11_35:
	ld.global.u32 	%r167, [%rd3+4];
	mad.lo.s32 	%r168, %r167, %r345, %r326;
	mul.lo.s64 	%rd205, %rd20, 1608;
	add.s64 	%rd206, %rd155, %rd205;
	mul.wide.s32 	%rd207, %r345, 8;
	add.s64 	%rd208, %rd206, %rd207;
	ld.global.f64 	%fd147, [%rd208+1808536];
	mul.f64 	%fd148, %fd468, %fd147;
	mul.wide.s32 	%rd209, %r168, 8;
	add.s64 	%rd212, %rd203, 8008;
	add.s64 	%rd213, %rd212, %rd209;
	st.global.f64 	[%rd213], %fd148;
	ld.global.u32 	%r169, [%rd3+4];
	add.s32 	%r170, %r345, 1;
	mad.lo.s32 	%r171, %r169, %r170, %r326;
	ld.global.f64 	%fd149, [%rd208+1808544];
	mul.f64 	%fd150, %fd468, %fd149;
	mul.wide.s32 	%rd214, %r171, 8;
	add.s64 	%rd215, %rd212, %rd214;
	st.global.f64 	[%rd215], %fd150;
	ld.global.u32 	%r172, [%rd3+4];
	add.s32 	%r173, %r345, 2;
	mad.lo.s32 	%r174, %r172, %r173, %r326;
	ld.global.f64 	%fd151, [%rd208+1808552];
	mul.f64 	%fd152, %fd468, %fd151;
	mul.wide.s32 	%rd216, %r174, 8;
	add.s64 	%rd217, %rd212, %rd216;
	st.global.f64 	[%rd217], %fd152;
	ld.global.u32 	%r175, [%rd3+4];
	add.s32 	%r176, %r345, 3;
	mad.lo.s32 	%r177, %r175, %r176, %r326;
	ld.global.f64 	%fd153, [%rd208+1808560];
	mul.f64 	%fd154, %fd468, %fd153;
	mul.wide.s32 	%rd218, %r177, 8;
	add.s64 	%rd219, %rd212, %rd218;
	st.global.f64 	[%rd219], %fd154;
	add.s32 	%r345, %r345, 4;
	add.s32 	%r344, %r344, -4;
	setp.ne.s32 	%p27, %r344, 0;
	@%p27 bra 	$L__BB11_35;

$L__BB11_36:
	setp.eq.s32 	%p28, %r49, 0;
	@%p28 bra 	$L__BB11_40;

	ld.global.u32 	%r178, [%rd3+4];
	mad.lo.s32 	%r179, %r178, %r345, %r326;
	mul.lo.s64 	%rd220, %rd20, 1608;
	add.s64 	%rd221, %rd155, %rd220;
	mul.wide.s32 	%rd222, %r345, 8;
	add.s64 	%rd223, %rd221, %rd222;
	add.s64 	%rd21, %rd223, 1808536;
	ld.global.f64 	%fd155, [%rd223+1808536];
	mul.f64 	%fd156, %fd468, %fd155;
	mul.wide.s32 	%rd224, %r179, 8;
	add.s64 	%rd227, %rd203, %rd224;
	st.global.f64 	[%rd227+8008], %fd156;
	setp.eq.s32 	%p29, %r49, 1;
	@%p29 bra 	$L__BB11_40;

	ld.global.u32 	%r180, [%rd3+4];
	add.s32 	%r181, %r345, 1;
	mad.lo.s32 	%r182, %r180, %r181, %r326;
	ld.global.f64 	%fd157, [%rd21+8];
	mul.f64 	%fd158, %fd468, %fd157;
	mul.wide.s32 	%rd228, %r182, 8;
	add.s64 	%rd231, %rd203, %rd228;
	st.global.f64 	[%rd231+8008], %fd158;
	setp.eq.s32 	%p30, %r49, 2;
	@%p30 bra 	$L__BB11_40;

	ld.global.u32 	%r183, [%rd3+4];
	add.s32 	%r184, %r345, 2;
	mad.lo.s32 	%r185, %r183, %r184, %r326;
	ld.global.f64 	%fd159, [%rd21+16];
	mul.f64 	%fd160, %fd468, %fd159;
	mul.wide.s32 	%rd232, %r185, 8;
	add.s64 	%rd235, %rd203, %rd232;
	st.global.f64 	[%rd235+8008], %fd160;

$L__BB11_40:
	setp.lt.s32 	%p31, %r326, %r3;
	@%p31 bra 	$L__BB11_4;

$L__BB11_41:
	mov.u32 	%r320, %tid.x;
	bar.sync 	0;
	setp.ne.s32 	%p32, %r320, 0;
	@%p32 bra 	$L__BB11_118;

	ld.global.u32 	%r186, [%rd3+-32];
	add.s32 	%r187, %r186, -4;
	ld.global.u32 	%r188, [%rd3+8];
	sub.s32 	%r189, %r187, %r188;
	mul.lo.s64 	%rd236, %rd1, 4232760;
	add.s64 	%rd237, %rd154, %rd236;
	mul.wide.s32 	%rd238, %r189, 8;
	add.s64 	%rd239, %rd237, %rd238;
	ld.global.f64 	%fd40, [%rd239+3883264];
	ld.global.f64 	%fd41, [%rd239+3883256];
	{
	.reg .b32 %temp; 
	mov.b64 	{%r190, %temp}, %fd41;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r191}, %fd41;
	}
	and.b32  	%r192, %r191, 2147483647;
	setp.eq.s32 	%p33, %r192, 2146435072;
	setp.eq.s32 	%p34, %r190, 0;
	and.pred  	%p1, %p34, %p33;
	mov.f64 	%fd471, 0dFFF8000000000000;
	@%p1 bra 	$L__BB11_60;

	add.u64 	%rd22, %SPL, 0;
	abs.f64 	%fd162, %fd41;
	setp.gt.f64 	%p35, %fd162, 0d41E0000000000000;
	@%p35 bra 	$L__BB11_45;
	bra.uni 	$L__BB11_44;

$L__BB11_45:
	mov.b64 	%rd23, %fd41;
	and.b64  	%rd24, %rd23, -9223372036854775808;
	shr.u64 	%rd25, %rd23, 52;
	cvt.u32.u64 	%r194, %rd25;
	and.b32  	%r195, %r194, 2047;
	add.s32 	%r57, %r195, -1024;
	shr.u32 	%r196, %r57, 6;
	mov.u32 	%r197, 16;
	sub.s32 	%r198, %r197, %r196;
	mov.u32 	%r199, 15;
	sub.s32 	%r58, %r199, %r196;
	mov.u32 	%r200, 19;
	sub.s32 	%r201, %r200, %r196;
	min.s32 	%r59, %r201, 18;
	setp.gt.s32 	%p36, %r198, %r59;
	mov.u64 	%rd469, 0;
	mov.u32 	%r347, %r58;
	@%p36 bra 	$L__BB11_48;

	shl.b64 	%rd243, %rd23, 11;
	or.b64  	%rd26, %rd243, -9223372036854775808;
	add.s32 	%r202, %r58, -15;
	mul.wide.s32 	%rd244, %r202, 8;
	mov.u64 	%rd245, __internal_i2opi_d;
	add.s64 	%rd246, %rd245, %rd244;
	add.s64 	%rd467, %rd246, 120;
	mov.u64 	%rd466, %rd22;
	mov.u32 	%r347, %r58;

$L__BB11_47:
	.pragma "nounroll";
	ld.const.u64 	%rd247, [%rd467];
	mul.lo.s64 	%rd248, %rd247, %rd26;
	mul.hi.u64 	%rd249, %rd247, %rd26;
	add.s64 	%rd250, %rd248, %rd469;
	setp.lt.u64 	%p37, %rd250, %rd248;
	selp.u64 	%rd251, 1, 0, %p37;
	add.s64 	%rd469, %rd249, %rd251;
	st.local.u64 	[%rd466], %rd250;
	add.s64 	%rd467, %rd467, 8;
	add.s64 	%rd466, %rd466, 8;
	add.s32 	%r347, %r347, 1;
	setp.lt.s32 	%p38, %r347, %r59;
	@%p38 bra 	$L__BB11_47;

$L__BB11_48:
	sub.s32 	%r203, %r347, %r58;
	mul.wide.s32 	%rd252, %r203, 8;
	add.s64 	%rd253, %rd22, %rd252;
	st.local.u64 	[%rd253], %rd469;
	ld.local.u64 	%rd471, [%rd22+24];
	ld.local.u64 	%rd470, [%rd22+16];
	and.b32  	%r63, %r57, 63;
	setp.eq.s32 	%p39, %r63, 0;
	@%p39 bra 	$L__BB11_50;

	neg.s64 	%rd254, %rd25;
	shl.b64 	%rd255, %rd471, %r63;
	cvt.u32.u64 	%r204, %rd254;
	and.b32  	%r205, %r204, 63;
	shr.u64 	%rd256, %rd470, %r205;
	or.b64  	%rd471, %rd256, %rd255;
	shl.b64 	%rd257, %rd470, %r63;
	ld.local.u64 	%rd258, [%rd22+8];
	shr.u64 	%rd259, %rd258, %r205;
	or.b64  	%rd470, %rd259, %rd257;

$L__BB11_50:
	shr.u64 	%rd260, %rd471, 62;
	cvt.u32.u64 	%r206, %rd260;
	shr.u64 	%rd261, %rd470, 62;
	shl.b64 	%rd262, %rd471, 2;
	or.b64  	%rd477, %rd262, %rd261;
	shl.b64 	%rd476, %rd470, 2;
	setp.ne.s64 	%p40, %rd476, 0;
	selp.u64 	%rd263, 1, 0, %p40;
	or.b64  	%rd264, %rd477, %rd263;
	setp.lt.u64 	%p41, %rd264, -9223372036854775807;
	setp.gt.u64 	%p42, %rd264, -9223372036854775808;
	selp.u32 	%r207, 1, 0, %p42;
	add.s32 	%r64, %r207, %r206;
	mov.u64 	%rd474, %rd24;
	@%p41 bra 	$L__BB11_52;

	not.b64 	%rd265, %rd477;
	neg.s64 	%rd44, %rd476;
	setp.eq.s64 	%p43, %rd476, 0;
	selp.u64 	%rd266, 1, 0, %p43;
	add.s64 	%rd477, %rd265, %rd266;
	xor.b64  	%rd474, %rd24, -9223372036854775808;
	mov.u64 	%rd476, %rd44;

$L__BB11_52:
	setp.lt.s64 	%p44, %rd477, 1;
	setp.eq.s64 	%p45, %rd24, 0;
	neg.s32 	%r209, %r64;
	mov.u32 	%r349, 0;
	selp.b32 	%r350, %r64, %r209, %p45;
	@%p44 bra 	$L__BB11_55;

$L__BB11_54:
	shr.u64 	%rd267, %rd476, 63;
	shl.b64 	%rd268, %rd477, 1;
	or.b64  	%rd477, %rd268, %rd267;
	shl.b64 	%rd476, %rd476, 1;
	add.s32 	%r349, %r349, -1;
	setp.gt.s64 	%p46, %rd477, 0;
	@%p46 bra 	$L__BB11_54;

$L__BB11_55:
	mov.u64 	%rd269, -3958705157555305931;
	mul.hi.u64 	%rd270, %rd477, %rd269;
	setp.gt.s64 	%p47, %rd270, 0;
	shl.b64 	%rd271, %rd270, 1;
	mul.lo.s64 	%rd272, %rd477, -3958705157555305931;
	shr.u64 	%rd273, %rd272, 63;
	or.b64  	%rd274, %rd271, %rd273;
	selp.b32 	%r211, -1, 0, %p47;
	mul.lo.s64 	%rd275, %rd477, -7917410315110611862;
	selp.b64 	%rd276, %rd275, %rd272, %p47;
	selp.b64 	%rd277, %rd274, %rd270, %p47;
	setp.ne.s64 	%p48, %rd276, 0;
	selp.u64 	%rd278, 1, 0, %p48;
	add.s64 	%rd279, %rd277, %rd278;
	add.s32 	%r212, %r349, %r211;
	add.s32 	%r213, %r212, 1022;
	cvt.u64.u32 	%rd280, %r213;
	shl.b64 	%rd281, %rd280, 52;
	shr.u64 	%rd282, %rd279, 11;
	add.s64 	%rd283, %rd282, %rd281;
	bfe.u64 	%rd284, %rd279, 10, 1;
	add.s64 	%rd285, %rd283, %rd284;
	or.b64  	%rd286, %rd285, %rd474;
	mov.b64 	%fd469, %rd286;
	bra.uni 	$L__BB11_56;

$L__BB11_44:
	mov.f64 	%fd176, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd163, %fd41, %fd176;
	// begin inline asm
	cvt.rni.s32.f64 	%r350, %fd163;
	// end inline asm
	cvt.rn.f64.s32 	%fd177, %r350;
	neg.f64 	%fd173, %fd177;
	mov.f64 	%fd166, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd164, %fd173, %fd166, %fd41;
	// end inline asm
	mov.f64 	%fd170, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd168, %fd173, %fd170, %fd164;
	// end inline asm
	mov.f64 	%fd174, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd469, %fd173, %fd174, %fd168;
	// end inline asm

$L__BB11_56:
	add.s32 	%r70, %r350, 1;
	and.b32  	%r214, %r70, 1;
	setp.eq.b32 	%p49, %r214, 1;
	mov.pred 	%p50, 0;
	xor.pred  	%p51, %p49, %p50;
	not.pred 	%p52, %p51;
	mul.rn.f64 	%fd45, %fd469, %fd469;
	@%p52 bra 	$L__BB11_58;
	bra.uni 	$L__BB11_57;

$L__BB11_58:
	mov.f64 	%fd207, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd209, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd206, %fd207, %fd45, %fd209;
	// end inline asm
	mov.f64 	%fd213, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd210, %fd206, %fd45, %fd213;
	// end inline asm
	mov.f64 	%fd217, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd214, %fd210, %fd45, %fd217;
	// end inline asm
	mov.f64 	%fd221, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd218, %fd214, %fd45, %fd221;
	// end inline asm
	mov.f64 	%fd225, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd222, %fd218, %fd45, %fd225;
	// end inline asm
	mul.rn.f64 	%fd227, %fd222, %fd45;
	// begin inline asm
	fma.rn.f64 	%fd470, %fd227, %fd469, %fd469;
	// end inline asm
	bra.uni 	$L__BB11_59;

$L__BB11_57:
	mov.f64 	%fd179, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd181, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd178, %fd179, %fd45, %fd181;
	// end inline asm
	mov.f64 	%fd185, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd182, %fd178, %fd45, %fd185;
	// end inline asm
	mov.f64 	%fd189, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd186, %fd182, %fd45, %fd189;
	// end inline asm
	mov.f64 	%fd193, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd190, %fd186, %fd45, %fd193;
	// end inline asm
	mov.f64 	%fd197, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd194, %fd190, %fd45, %fd197;
	// end inline asm
	mov.f64 	%fd201, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd198, %fd194, %fd45, %fd201;
	// end inline asm
	mov.f64 	%fd205, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd470, %fd198, %fd45, %fd205;
	// end inline asm

$L__BB11_59:
	and.b32  	%r215, %r70, 2;
	setp.eq.s32 	%p53, %r215, 0;
	neg.f64 	%fd230, %fd470;
	selp.f64 	%fd471, %fd470, %fd230, %p53;

$L__BB11_60:
	setp.eq.f64 	%p54, %fd41, 0d0000000000000000;
	or.pred  	%p55, %p54, %p1;
	@%p55 bra 	$L__BB11_78;
	bra.uni 	$L__BB11_61;

$L__BB11_78:
	mov.f64 	%fd300, 0d0000000000000000;
	mul.rn.f64 	%fd474, %fd41, %fd300;
	bra.uni 	$L__BB11_79;

$L__BB11_61:
	add.u64 	%rd55, %SPL, 0;
	abs.f64 	%fd231, %fd41;
	setp.gt.f64 	%p56, %fd231, 0d41E0000000000000;
	@%p56 bra 	$L__BB11_63;
	bra.uni 	$L__BB11_62;

$L__BB11_63:
	mov.b64 	%rd56, %fd41;
	and.b64  	%rd57, %rd56, -9223372036854775808;
	shr.u64 	%rd58, %rd56, 52;
	cvt.u32.u64 	%r217, %rd58;
	and.b32  	%r218, %r217, 2047;
	add.s32 	%r72, %r218, -1024;
	shr.u32 	%r219, %r72, 6;
	mov.u32 	%r220, 16;
	sub.s32 	%r221, %r220, %r219;
	mov.u32 	%r222, 15;
	sub.s32 	%r73, %r222, %r219;
	mov.u32 	%r223, 19;
	sub.s32 	%r224, %r223, %r219;
	min.s32 	%r74, %r224, 18;
	setp.gt.s32 	%p57, %r221, %r74;
	mov.u64 	%rd481, 0;
	mov.u32 	%r352, %r73;
	@%p57 bra 	$L__BB11_66;

	shl.b64 	%rd290, %rd56, 11;
	or.b64  	%rd59, %rd290, -9223372036854775808;
	add.s32 	%r225, %r73, -15;
	mul.wide.s32 	%rd291, %r225, 8;
	mov.u64 	%rd292, __internal_i2opi_d;
	add.s64 	%rd293, %rd292, %rd291;
	add.s64 	%rd479, %rd293, 120;
	mov.u64 	%rd478, %rd55;
	mov.u32 	%r352, %r73;

$L__BB11_65:
	.pragma "nounroll";
	ld.const.u64 	%rd294, [%rd479];
	mul.lo.s64 	%rd295, %rd294, %rd59;
	mul.hi.u64 	%rd296, %rd294, %rd59;
	add.s64 	%rd297, %rd295, %rd481;
	setp.lt.u64 	%p58, %rd297, %rd295;
	selp.u64 	%rd298, 1, 0, %p58;
	add.s64 	%rd481, %rd296, %rd298;
	st.local.u64 	[%rd478], %rd297;
	add.s64 	%rd479, %rd479, 8;
	add.s64 	%rd478, %rd478, 8;
	add.s32 	%r352, %r352, 1;
	setp.lt.s32 	%p59, %r352, %r74;
	@%p59 bra 	$L__BB11_65;

$L__BB11_66:
	sub.s32 	%r226, %r352, %r73;
	mul.wide.s32 	%rd299, %r226, 8;
	add.s64 	%rd300, %rd55, %rd299;
	st.local.u64 	[%rd300], %rd481;
	ld.local.u64 	%rd483, [%rd55+24];
	ld.local.u64 	%rd482, [%rd55+16];
	and.b32  	%r78, %r72, 63;
	setp.eq.s32 	%p60, %r78, 0;
	@%p60 bra 	$L__BB11_68;

	neg.s64 	%rd301, %rd58;
	shl.b64 	%rd302, %rd483, %r78;
	cvt.u32.u64 	%r227, %rd301;
	and.b32  	%r228, %r227, 63;
	shr.u64 	%rd303, %rd482, %r228;
	or.b64  	%rd483, %rd303, %rd302;
	shl.b64 	%rd304, %rd482, %r78;
	ld.local.u64 	%rd305, [%rd55+8];
	shr.u64 	%rd306, %rd305, %r228;
	or.b64  	%rd482, %rd306, %rd304;

$L__BB11_68:
	shr.u64 	%rd307, %rd483, 62;
	cvt.u32.u64 	%r229, %rd307;
	shr.u64 	%rd308, %rd482, 62;
	shl.b64 	%rd309, %rd483, 2;
	or.b64  	%rd489, %rd309, %rd308;
	shl.b64 	%rd488, %rd482, 2;
	setp.ne.s64 	%p61, %rd488, 0;
	selp.u64 	%rd310, 1, 0, %p61;
	or.b64  	%rd311, %rd489, %rd310;
	setp.lt.u64 	%p62, %rd311, -9223372036854775807;
	setp.gt.u64 	%p63, %rd311, -9223372036854775808;
	selp.u32 	%r230, 1, 0, %p63;
	add.s32 	%r79, %r230, %r229;
	mov.u64 	%rd486, %rd57;
	@%p62 bra 	$L__BB11_70;

	not.b64 	%rd312, %rd489;
	neg.s64 	%rd77, %rd488;
	setp.eq.s64 	%p64, %rd488, 0;
	selp.u64 	%rd313, 1, 0, %p64;
	add.s64 	%rd489, %rd312, %rd313;
	xor.b64  	%rd486, %rd57, -9223372036854775808;
	mov.u64 	%rd488, %rd77;

$L__BB11_70:
	setp.lt.s64 	%p65, %rd489, 1;
	setp.eq.s64 	%p66, %rd57, 0;
	neg.s32 	%r232, %r79;
	mov.u32 	%r354, 0;
	selp.b32 	%r355, %r79, %r232, %p66;
	@%p65 bra 	$L__BB11_73;

$L__BB11_72:
	shr.u64 	%rd314, %rd488, 63;
	shl.b64 	%rd315, %rd489, 1;
	or.b64  	%rd489, %rd315, %rd314;
	shl.b64 	%rd488, %rd488, 1;
	add.s32 	%r354, %r354, -1;
	setp.gt.s64 	%p67, %rd489, 0;
	@%p67 bra 	$L__BB11_72;

$L__BB11_73:
	mov.u64 	%rd316, -3958705157555305931;
	mul.hi.u64 	%rd317, %rd489, %rd316;
	setp.gt.s64 	%p68, %rd317, 0;
	shl.b64 	%rd318, %rd317, 1;
	mul.lo.s64 	%rd319, %rd489, -3958705157555305931;
	shr.u64 	%rd320, %rd319, 63;
	or.b64  	%rd321, %rd318, %rd320;
	selp.b32 	%r234, -1, 0, %p68;
	mul.lo.s64 	%rd322, %rd489, -7917410315110611862;
	selp.b64 	%rd323, %rd322, %rd319, %p68;
	selp.b64 	%rd324, %rd321, %rd317, %p68;
	setp.ne.s64 	%p69, %rd323, 0;
	selp.u64 	%rd325, 1, 0, %p69;
	add.s64 	%rd326, %rd324, %rd325;
	add.s32 	%r235, %r354, %r234;
	add.s32 	%r236, %r235, 1022;
	cvt.u64.u32 	%rd327, %r236;
	shl.b64 	%rd328, %rd327, 52;
	shr.u64 	%rd329, %rd326, 11;
	add.s64 	%rd330, %rd329, %rd328;
	bfe.u64 	%rd331, %rd326, 10, 1;
	add.s64 	%rd332, %rd330, %rd331;
	or.b64  	%rd333, %rd332, %rd486;
	mov.b64 	%fd472, %rd333;
	bra.uni 	$L__BB11_74;

$L__BB11_62:
	mov.f64 	%fd245, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd232, %fd41, %fd245;
	// begin inline asm
	cvt.rni.s32.f64 	%r355, %fd232;
	// end inline asm
	cvt.rn.f64.s32 	%fd246, %r355;
	neg.f64 	%fd242, %fd246;
	mov.f64 	%fd235, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd233, %fd242, %fd235, %fd41;
	// end inline asm
	mov.f64 	%fd239, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd237, %fd242, %fd239, %fd233;
	// end inline asm
	mov.f64 	%fd243, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd472, %fd242, %fd243, %fd237;
	// end inline asm

$L__BB11_74:
	and.b32  	%r237, %r355, 1;
	setp.eq.b32 	%p70, %r237, 1;
	mov.pred 	%p71, 0;
	xor.pred  	%p72, %p70, %p71;
	not.pred 	%p73, %p72;
	mul.rn.f64 	%fd54, %fd472, %fd472;
	@%p73 bra 	$L__BB11_76;
	bra.uni 	$L__BB11_75;

$L__BB11_76:
	mov.f64 	%fd276, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd278, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd275, %fd276, %fd54, %fd278;
	// end inline asm
	mov.f64 	%fd282, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd279, %fd275, %fd54, %fd282;
	// end inline asm
	mov.f64 	%fd286, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd283, %fd279, %fd54, %fd286;
	// end inline asm
	mov.f64 	%fd290, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd287, %fd283, %fd54, %fd290;
	// end inline asm
	mov.f64 	%fd294, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd291, %fd287, %fd54, %fd294;
	// end inline asm
	mul.rn.f64 	%fd296, %fd291, %fd54;
	// begin inline asm
	fma.rn.f64 	%fd473, %fd296, %fd472, %fd472;
	// end inline asm
	bra.uni 	$L__BB11_77;

$L__BB11_75:
	mov.f64 	%fd248, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd250, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd247, %fd248, %fd54, %fd250;
	// end inline asm
	mov.f64 	%fd254, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd251, %fd247, %fd54, %fd254;
	// end inline asm
	mov.f64 	%fd258, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd255, %fd251, %fd54, %fd258;
	// end inline asm
	mov.f64 	%fd262, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd259, %fd255, %fd54, %fd262;
	// end inline asm
	mov.f64 	%fd266, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd263, %fd259, %fd54, %fd266;
	// end inline asm
	mov.f64 	%fd270, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd267, %fd263, %fd54, %fd270;
	// end inline asm
	mov.f64 	%fd274, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd473, %fd267, %fd54, %fd274;
	// end inline asm

$L__BB11_77:
	and.b32  	%r238, %r355, 2;
	setp.eq.s32 	%p74, %r238, 0;
	neg.f64 	%fd299, %fd473;
	selp.f64 	%fd474, %fd473, %fd299, %p74;

$L__BB11_79:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r239}, %fd40;
	}
	and.b32  	%r240, %r239, 2147483647;
	setp.eq.s32 	%p75, %r240, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r241, %temp}, %fd40;
	}
	setp.eq.s32 	%p76, %r241, 0;
	and.pred  	%p2, %p76, %p75;
	mov.f64 	%fd477, 0dFFF8000000000000;
	@%p2 bra 	$L__BB11_97;

	add.u64 	%rd88, %SPL, 0;
	abs.f64 	%fd302, %fd40;
	setp.gt.f64 	%p77, %fd302, 0d41E0000000000000;
	@%p77 bra 	$L__BB11_82;
	bra.uni 	$L__BB11_81;

$L__BB11_82:
	mov.b64 	%rd89, %fd40;
	and.b64  	%rd90, %rd89, -9223372036854775808;
	shr.u64 	%rd91, %rd89, 52;
	cvt.u32.u64 	%r243, %rd91;
	and.b32  	%r244, %r243, 2047;
	add.s32 	%r86, %r244, -1024;
	shr.u32 	%r245, %r86, 6;
	mov.u32 	%r246, 16;
	sub.s32 	%r247, %r246, %r245;
	mov.u32 	%r248, 15;
	sub.s32 	%r87, %r248, %r245;
	mov.u32 	%r249, 19;
	sub.s32 	%r250, %r249, %r245;
	min.s32 	%r88, %r250, 18;
	setp.gt.s32 	%p78, %r247, %r88;
	mov.u64 	%rd493, 0;
	mov.u32 	%r357, %r87;
	@%p78 bra 	$L__BB11_85;

	shl.b64 	%rd337, %rd89, 11;
	or.b64  	%rd92, %rd337, -9223372036854775808;
	add.s32 	%r251, %r87, -15;
	mul.wide.s32 	%rd338, %r251, 8;
	mov.u64 	%rd339, __internal_i2opi_d;
	add.s64 	%rd340, %rd339, %rd338;
	add.s64 	%rd491, %rd340, 120;
	mov.u64 	%rd490, %rd88;
	mov.u32 	%r357, %r87;

$L__BB11_84:
	.pragma "nounroll";
	ld.const.u64 	%rd341, [%rd491];
	mul.lo.s64 	%rd342, %rd341, %rd92;
	mul.hi.u64 	%rd343, %rd341, %rd92;
	add.s64 	%rd344, %rd342, %rd493;
	setp.lt.u64 	%p79, %rd344, %rd342;
	selp.u64 	%rd345, 1, 0, %p79;
	add.s64 	%rd493, %rd343, %rd345;
	st.local.u64 	[%rd490], %rd344;
	add.s64 	%rd491, %rd491, 8;
	add.s64 	%rd490, %rd490, 8;
	add.s32 	%r357, %r357, 1;
	setp.lt.s32 	%p80, %r357, %r88;
	@%p80 bra 	$L__BB11_84;

$L__BB11_85:
	sub.s32 	%r252, %r357, %r87;
	mul.wide.s32 	%rd346, %r252, 8;
	add.s64 	%rd347, %rd88, %rd346;
	st.local.u64 	[%rd347], %rd493;
	ld.local.u64 	%rd495, [%rd88+24];
	ld.local.u64 	%rd494, [%rd88+16];
	and.b32  	%r92, %r86, 63;
	setp.eq.s32 	%p81, %r92, 0;
	@%p81 bra 	$L__BB11_87;

	neg.s64 	%rd348, %rd91;
	shl.b64 	%rd349, %rd495, %r92;
	cvt.u32.u64 	%r253, %rd348;
	and.b32  	%r254, %r253, 63;
	shr.u64 	%rd350, %rd494, %r254;
	or.b64  	%rd495, %rd350, %rd349;
	shl.b64 	%rd351, %rd494, %r92;
	ld.local.u64 	%rd352, [%rd88+8];
	shr.u64 	%rd353, %rd352, %r254;
	or.b64  	%rd494, %rd353, %rd351;

$L__BB11_87:
	shr.u64 	%rd354, %rd495, 62;
	cvt.u32.u64 	%r255, %rd354;
	shr.u64 	%rd355, %rd494, 62;
	shl.b64 	%rd356, %rd495, 2;
	or.b64  	%rd501, %rd356, %rd355;
	shl.b64 	%rd500, %rd494, 2;
	setp.ne.s64 	%p82, %rd500, 0;
	selp.u64 	%rd357, 1, 0, %p82;
	or.b64  	%rd358, %rd501, %rd357;
	setp.lt.u64 	%p83, %rd358, -9223372036854775807;
	setp.gt.u64 	%p84, %rd358, -9223372036854775808;
	selp.u32 	%r256, 1, 0, %p84;
	add.s32 	%r93, %r256, %r255;
	mov.u64 	%rd498, %rd90;
	@%p83 bra 	$L__BB11_89;

	not.b64 	%rd359, %rd501;
	neg.s64 	%rd110, %rd500;
	setp.eq.s64 	%p85, %rd500, 0;
	selp.u64 	%rd360, 1, 0, %p85;
	add.s64 	%rd501, %rd359, %rd360;
	xor.b64  	%rd498, %rd90, -9223372036854775808;
	mov.u64 	%rd500, %rd110;

$L__BB11_89:
	setp.lt.s64 	%p86, %rd501, 1;
	setp.eq.s64 	%p87, %rd90, 0;
	neg.s32 	%r258, %r93;
	mov.u32 	%r359, 0;
	selp.b32 	%r360, %r93, %r258, %p87;
	@%p86 bra 	$L__BB11_92;

$L__BB11_91:
	shr.u64 	%rd361, %rd500, 63;
	shl.b64 	%rd362, %rd501, 1;
	or.b64  	%rd501, %rd362, %rd361;
	shl.b64 	%rd500, %rd500, 1;
	add.s32 	%r359, %r359, -1;
	setp.gt.s64 	%p88, %rd501, 0;
	@%p88 bra 	$L__BB11_91;

$L__BB11_92:
	mov.u64 	%rd363, -3958705157555305931;
	mul.hi.u64 	%rd364, %rd501, %rd363;
	setp.gt.s64 	%p89, %rd364, 0;
	shl.b64 	%rd365, %rd364, 1;
	mul.lo.s64 	%rd366, %rd501, -3958705157555305931;
	shr.u64 	%rd367, %rd366, 63;
	or.b64  	%rd368, %rd365, %rd367;
	selp.b32 	%r260, -1, 0, %p89;
	mul.lo.s64 	%rd369, %rd501, -7917410315110611862;
	selp.b64 	%rd370, %rd369, %rd366, %p89;
	selp.b64 	%rd371, %rd368, %rd364, %p89;
	setp.ne.s64 	%p90, %rd370, 0;
	selp.u64 	%rd372, 1, 0, %p90;
	add.s64 	%rd373, %rd371, %rd372;
	add.s32 	%r261, %r359, %r260;
	add.s32 	%r262, %r261, 1022;
	cvt.u64.u32 	%rd374, %r262;
	shl.b64 	%rd375, %rd374, 52;
	shr.u64 	%rd376, %rd373, 11;
	add.s64 	%rd377, %rd376, %rd375;
	bfe.u64 	%rd378, %rd373, 10, 1;
	add.s64 	%rd379, %rd377, %rd378;
	or.b64  	%rd380, %rd379, %rd498;
	mov.b64 	%fd475, %rd380;
	bra.uni 	$L__BB11_93;

$L__BB11_81:
	mov.f64 	%fd316, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd303, %fd40, %fd316;
	// begin inline asm
	cvt.rni.s32.f64 	%r360, %fd303;
	// end inline asm
	cvt.rn.f64.s32 	%fd317, %r360;
	neg.f64 	%fd313, %fd317;
	mov.f64 	%fd306, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd304, %fd313, %fd306, %fd40;
	// end inline asm
	mov.f64 	%fd310, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd308, %fd313, %fd310, %fd304;
	// end inline asm
	mov.f64 	%fd314, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd475, %fd313, %fd314, %fd308;
	// end inline asm

$L__BB11_93:
	add.s32 	%r99, %r360, 1;
	and.b32  	%r263, %r99, 1;
	setp.eq.b32 	%p91, %r263, 1;
	mov.pred 	%p92, 0;
	xor.pred  	%p93, %p91, %p92;
	not.pred 	%p94, %p93;
	mul.rn.f64 	%fd64, %fd475, %fd475;
	@%p94 bra 	$L__BB11_95;
	bra.uni 	$L__BB11_94;

$L__BB11_95:
	mov.f64 	%fd347, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd349, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd346, %fd347, %fd64, %fd349;
	// end inline asm
	mov.f64 	%fd353, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd350, %fd346, %fd64, %fd353;
	// end inline asm
	mov.f64 	%fd357, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd354, %fd350, %fd64, %fd357;
	// end inline asm
	mov.f64 	%fd361, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd358, %fd354, %fd64, %fd361;
	// end inline asm
	mov.f64 	%fd365, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd362, %fd358, %fd64, %fd365;
	// end inline asm
	mul.rn.f64 	%fd367, %fd362, %fd64;
	// begin inline asm
	fma.rn.f64 	%fd476, %fd367, %fd475, %fd475;
	// end inline asm
	bra.uni 	$L__BB11_96;

$L__BB11_94:
	mov.f64 	%fd319, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd321, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd318, %fd319, %fd64, %fd321;
	// end inline asm
	mov.f64 	%fd325, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd322, %fd318, %fd64, %fd325;
	// end inline asm
	mov.f64 	%fd329, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd326, %fd322, %fd64, %fd329;
	// end inline asm
	mov.f64 	%fd333, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd330, %fd326, %fd64, %fd333;
	// end inline asm
	mov.f64 	%fd337, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd334, %fd330, %fd64, %fd337;
	// end inline asm
	mov.f64 	%fd341, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd338, %fd334, %fd64, %fd341;
	// end inline asm
	mov.f64 	%fd345, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd476, %fd338, %fd64, %fd345;
	// end inline asm

$L__BB11_96:
	and.b32  	%r264, %r99, 2;
	setp.eq.s32 	%p95, %r264, 0;
	neg.f64 	%fd370, %fd476;
	selp.f64 	%fd477, %fd476, %fd370, %p95;

$L__BB11_97:
	setp.eq.f64 	%p96, %fd40, 0d0000000000000000;
	or.pred  	%p97, %p96, %p2;
	@%p97 bra 	$L__BB11_116;
	bra.uni 	$L__BB11_98;

$L__BB11_116:
	mov.f64 	%fd440, 0d0000000000000000;
	mul.rn.f64 	%fd480, %fd40, %fd440;
	bra.uni 	$L__BB11_117;

$L__BB11_98:
	add.u64 	%rd121, %SPL, 0;
	abs.f64 	%fd371, %fd40;
	setp.gt.f64 	%p98, %fd371, 0d41E0000000000000;
	@%p98 bra 	$L__BB11_100;
	bra.uni 	$L__BB11_99;

$L__BB11_100:
	mov.b64 	%rd122, %fd40;
	and.b64  	%rd123, %rd122, -9223372036854775808;
	shr.u64 	%rd124, %rd122, 52;
	cvt.u32.u64 	%r266, %rd124;
	and.b32  	%r267, %r266, 2047;
	add.s32 	%r101, %r267, -1024;
	shr.u32 	%r268, %r101, 6;
	mov.u32 	%r269, 16;
	sub.s32 	%r270, %r269, %r268;
	mov.u32 	%r271, 15;
	sub.s32 	%r102, %r271, %r268;
	mov.u32 	%r272, 19;
	sub.s32 	%r273, %r272, %r268;
	min.s32 	%r103, %r273, 18;
	setp.gt.s32 	%p99, %r270, %r103;
	mov.u64 	%rd505, 0;
	mov.u32 	%r362, %r102;
	@%p99 bra 	$L__BB11_103;

	shl.b64 	%rd384, %rd122, 11;
	or.b64  	%rd125, %rd384, -9223372036854775808;
	add.s32 	%r274, %r102, -15;
	mul.wide.s32 	%rd385, %r274, 8;
	mov.u64 	%rd386, __internal_i2opi_d;
	add.s64 	%rd387, %rd386, %rd385;
	add.s64 	%rd503, %rd387, 120;
	mov.u64 	%rd502, %rd121;
	mov.u32 	%r362, %r102;

$L__BB11_102:
	.pragma "nounroll";
	ld.const.u64 	%rd388, [%rd503];
	mul.lo.s64 	%rd389, %rd388, %rd125;
	mul.hi.u64 	%rd390, %rd388, %rd125;
	add.s64 	%rd391, %rd389, %rd505;
	setp.lt.u64 	%p100, %rd391, %rd389;
	selp.u64 	%rd392, 1, 0, %p100;
	add.s64 	%rd505, %rd390, %rd392;
	st.local.u64 	[%rd502], %rd391;
	add.s64 	%rd503, %rd503, 8;
	add.s64 	%rd502, %rd502, 8;
	add.s32 	%r362, %r362, 1;
	setp.lt.s32 	%p101, %r362, %r103;
	@%p101 bra 	$L__BB11_102;

$L__BB11_103:
	sub.s32 	%r275, %r362, %r102;
	mul.wide.s32 	%rd393, %r275, 8;
	add.s64 	%rd394, %rd121, %rd393;
	st.local.u64 	[%rd394], %rd505;
	ld.local.u64 	%rd507, [%rd121+24];
	ld.local.u64 	%rd506, [%rd121+16];
	and.b32  	%r107, %r101, 63;
	setp.eq.s32 	%p102, %r107, 0;
	@%p102 bra 	$L__BB11_105;

	neg.s64 	%rd395, %rd124;
	shl.b64 	%rd396, %rd507, %r107;
	cvt.u32.u64 	%r276, %rd395;
	and.b32  	%r277, %r276, 63;
	shr.u64 	%rd397, %rd506, %r277;
	or.b64  	%rd507, %rd397, %rd396;
	shl.b64 	%rd398, %rd506, %r107;
	ld.local.u64 	%rd399, [%rd121+8];
	shr.u64 	%rd400, %rd399, %r277;
	or.b64  	%rd506, %rd400, %rd398;

$L__BB11_105:
	shr.u64 	%rd401, %rd507, 62;
	cvt.u32.u64 	%r278, %rd401;
	shr.u64 	%rd402, %rd506, 62;
	shl.b64 	%rd403, %rd507, 2;
	or.b64  	%rd513, %rd403, %rd402;
	shl.b64 	%rd512, %rd506, 2;
	setp.ne.s64 	%p103, %rd512, 0;
	selp.u64 	%rd404, 1, 0, %p103;
	or.b64  	%rd405, %rd513, %rd404;
	setp.lt.u64 	%p104, %rd405, -9223372036854775807;
	setp.gt.u64 	%p105, %rd405, -9223372036854775808;
	selp.u32 	%r279, 1, 0, %p105;
	add.s32 	%r108, %r279, %r278;
	mov.u64 	%rd510, %rd123;
	@%p104 bra 	$L__BB11_107;

	not.b64 	%rd406, %rd513;
	neg.s64 	%rd143, %rd512;
	setp.eq.s64 	%p106, %rd512, 0;
	selp.u64 	%rd407, 1, 0, %p106;
	add.s64 	%rd513, %rd406, %rd407;
	xor.b64  	%rd510, %rd123, -9223372036854775808;
	mov.u64 	%rd512, %rd143;

$L__BB11_107:
	setp.lt.s64 	%p107, %rd513, 1;
	setp.eq.s64 	%p108, %rd123, 0;
	neg.s32 	%r281, %r108;
	selp.b32 	%r365, %r108, %r281, %p108;
	mov.u32 	%r364, 1022;
	@%p107 bra 	$L__BB11_111;

	mov.u32 	%r363, 0;

$L__BB11_109:
	mov.u32 	%r110, %r363;
	shr.u64 	%rd408, %rd512, 63;
	shl.b64 	%rd409, %rd513, 1;
	or.b64  	%rd513, %rd409, %rd408;
	shl.b64 	%rd512, %rd512, 1;
	add.s32 	%r363, %r110, -1;
	setp.gt.s64 	%p109, %rd513, 0;
	@%p109 bra 	$L__BB11_109;

	add.s32 	%r364, %r110, 1021;

$L__BB11_111:
	mov.u64 	%rd410, -3958705157555305931;
	mul.hi.u64 	%rd411, %rd513, %rd410;
	setp.gt.s64 	%p110, %rd411, 0;
	shl.b64 	%rd412, %rd411, 1;
	mul.lo.s64 	%rd413, %rd513, -3958705157555305931;
	shr.u64 	%rd414, %rd413, 63;
	or.b64  	%rd415, %rd412, %rd414;
	selp.b32 	%r283, -1, 0, %p110;
	mul.lo.s64 	%rd416, %rd513, -7917410315110611862;
	selp.b64 	%rd417, %rd416, %rd413, %p110;
	selp.b64 	%rd418, %rd415, %rd411, %p110;
	setp.ne.s64 	%p111, %rd417, 0;
	selp.u64 	%rd419, 1, 0, %p111;
	add.s64 	%rd420, %rd418, %rd419;
	add.s32 	%r284, %r364, %r283;
	cvt.u64.u32 	%rd421, %r284;
	shl.b64 	%rd422, %rd421, 52;
	shr.u64 	%rd423, %rd420, 11;
	add.s64 	%rd424, %rd423, %rd422;
	bfe.u64 	%rd425, %rd420, 10, 1;
	add.s64 	%rd426, %rd424, %rd425;
	or.b64  	%rd427, %rd426, %rd510;
	mov.b64 	%fd478, %rd427;
	bra.uni 	$L__BB11_112;

$L__BB11_99:
	mov.f64 	%fd385, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd372, %fd40, %fd385;
	// begin inline asm
	cvt.rni.s32.f64 	%r365, %fd372;
	// end inline asm
	cvt.rn.f64.s32 	%fd386, %r365;
	neg.f64 	%fd382, %fd386;
	mov.f64 	%fd375, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd373, %fd382, %fd375, %fd40;
	// end inline asm
	mov.f64 	%fd379, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd377, %fd382, %fd379, %fd373;
	// end inline asm
	mov.f64 	%fd383, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd478, %fd382, %fd383, %fd377;
	// end inline asm

$L__BB11_112:
	and.b32  	%r285, %r365, 1;
	setp.eq.b32 	%p112, %r285, 1;
	mov.pred 	%p113, 0;
	xor.pred  	%p114, %p112, %p113;
	not.pred 	%p115, %p114;
	mul.rn.f64 	%fd73, %fd478, %fd478;
	@%p115 bra 	$L__BB11_114;
	bra.uni 	$L__BB11_113;

$L__BB11_114:
	mov.f64 	%fd416, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd418, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd415, %fd416, %fd73, %fd418;
	// end inline asm
	mov.f64 	%fd422, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd419, %fd415, %fd73, %fd422;
	// end inline asm
	mov.f64 	%fd426, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd423, %fd419, %fd73, %fd426;
	// end inline asm
	mov.f64 	%fd430, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd427, %fd423, %fd73, %fd430;
	// end inline asm
	mov.f64 	%fd434, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd431, %fd427, %fd73, %fd434;
	// end inline asm
	mul.rn.f64 	%fd436, %fd431, %fd73;
	// begin inline asm
	fma.rn.f64 	%fd479, %fd436, %fd478, %fd478;
	// end inline asm
	bra.uni 	$L__BB11_115;

$L__BB11_113:
	mov.f64 	%fd388, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd390, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd387, %fd388, %fd73, %fd390;
	// end inline asm
	mov.f64 	%fd394, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd391, %fd387, %fd73, %fd394;
	// end inline asm
	mov.f64 	%fd398, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd395, %fd391, %fd73, %fd398;
	// end inline asm
	mov.f64 	%fd402, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd399, %fd395, %fd73, %fd402;
	// end inline asm
	mov.f64 	%fd406, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd403, %fd399, %fd73, %fd406;
	// end inline asm
	mov.f64 	%fd410, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd407, %fd403, %fd73, %fd410;
	// end inline asm
	mov.f64 	%fd414, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd479, %fd407, %fd73, %fd414;
	// end inline asm

$L__BB11_115:
	and.b32  	%r286, %r365, 2;
	setp.eq.s32 	%p116, %r286, 0;
	neg.f64 	%fd439, %fd479;
	selp.f64 	%fd480, %fd479, %fd439, %p116;

$L__BB11_117:
	mov.u32 	%r324, %ctaid.x;
	mov.b32 	%r323, %envreg0;
	add.s32 	%r322, %r323, %r324;
	mul.wide.s32 	%rd463, %r322, 4232760;
	add.s64 	%rd462, %rd154, %rd463;
	add.s64 	%rd461, %rd462, 4229304;
	mul.f64 	%fd441, %fd471, %fd477;
	mov.u64 	%rd428, 0;
	st.global.f64 	[%rd461+-341184], %fd441;
	mul.f64 	%fd442, %fd471, %fd480;
	st.global.f64 	[%rd461+-341176], %fd442;
	neg.f64 	%fd443, %fd474;
	st.global.f64 	[%rd461+-341168], %fd443;
	neg.f64 	%fd444, %fd480;
	st.global.f64 	[%rd461+-341152], %fd444;
	st.global.f64 	[%rd461+-341144], %fd477;
	st.global.u64 	[%rd461+-341136], %rd428;
	mul.f64 	%fd445, %fd474, %fd477;
	st.global.f64 	[%rd461+-341120], %fd445;
	mul.f64 	%fd446, %fd474, %fd480;
	st.global.f64 	[%rd461+-341112], %fd446;
	st.global.f64 	[%rd461+-341104], %fd471;
	neg.f64 	%fd447, %fd445;
	st.global.f64 	[%rd461+-340928], %fd447;
	neg.f64 	%fd448, %fd446;
	st.global.f64 	[%rd461+-340920], %fd448;
	neg.f64 	%fd449, %fd471;
	st.global.f64 	[%rd461+-340912], %fd449;
	st.global.u64 	[%rd461+-340896], %rd428;
	st.global.u64 	[%rd461+-340888], %rd428;
	st.global.u64 	[%rd461+-340880], %rd428;
	st.global.f64 	[%rd461+-340864], %fd441;
	st.global.f64 	[%rd461+-340856], %fd442;
	st.global.f64 	[%rd461+-340848], %fd443;
	neg.f64 	%fd450, %fd442;
	st.global.f64 	[%rd461+-340800], %fd450;
	st.global.f64 	[%rd461+-340792], %fd441;
	st.global.u64 	[%rd461+-340784], %rd428;
	neg.f64 	%fd451, %fd477;
	st.global.f64 	[%rd461+-340768], %fd451;
	st.global.f64 	[%rd461+-340760], %fd444;
	st.global.u64 	[%rd461+-340752], %rd428;
	st.global.f64 	[%rd461+-340736], %fd448;
	st.global.f64 	[%rd461+-340728], %fd445;
	st.global.u64 	[%rd461+-340720], %rd428;
	st.global.u64 	[%rd461+-48], %rd428;
	mov.u32 	%r287, 0;
	st.global.u32 	[%rd461+-12], %r287;
	st.global.u64 	[%rd461+-8], %rd428;
	st.global.u64 	[%rd461+-96], %rd428;

$L__BB11_118:
	mov.u32 	%r321, %tid.x;
	ld.global.u32 	%r288, [%rd3+-28];
	shr.s32 	%r289, %r288, 31;
	shr.u32 	%r290, %r289, 25;
	add.s32 	%r291, %r288, %r290;
	shr.s32 	%r292, %r291, 7;
	and.b32  	%r293, %r288, 127;
	setp.ne.s32 	%p117, %r293, 0;
	selp.u32 	%r294, 1, 0, %p117;
	add.s32 	%r295, %r292, %r294;
	mul.lo.s32 	%r115, %r295, %r321;
	add.s32 	%r296, %r115, %r295;
	min.s32 	%r116, %r296, %r288;
	setp.ge.s32 	%p118, %r115, %r116;
	@%p118 bra 	$L__BB11_129;

	add.s32 	%r117, %r115, 1;
	mov.u32 	%r366, 0;
	mul.lo.s64 	%rd430, %rd1, 4232760;
	add.s64 	%rd431, %rd154, %rd430;
	add.s64 	%rd432, %rd431, 1940824;
	mov.u32 	%r367, %r115;

$L__BB11_120:
	mov.u32 	%r119, %r367;
	add.s32 	%r120, %r117, %r366;
	add.s32 	%r367, %r119, 1;
	setp.lt.s32 	%p119, %r119, 0;
	@%p119 bra 	$L__BB11_128;

	and.b32  	%r122, %r120, 3;
	add.s32 	%r299, %r115, %r366;
	setp.lt.u32 	%p120, %r299, 3;
	mov.u32 	%r370, 1;
	@%p120 bra 	$L__BB11_124;

	sub.s32 	%r369, %r120, %r122;

$L__BB11_123:
	ld.global.u32 	%r301, [%rd3+-24];
	mad.lo.s32 	%r302, %r301, %r367, %r370;
	mul.wide.s32 	%rd429, %r302, 8;
	add.s64 	%rd433, %rd432, %rd429;
	mov.u64 	%rd434, 0;
	st.global.u64 	[%rd433], %rd434;
	ld.global.u32 	%r303, [%rd3+-24];
	mad.lo.s32 	%r304, %r303, %r367, %r370;
	add.s32 	%r305, %r304, 1;
	mul.wide.s32 	%rd435, %r305, 8;
	add.s64 	%rd436, %rd432, %rd435;
	st.global.u64 	[%rd436], %rd434;
	ld.global.u32 	%r306, [%rd3+-24];
	mad.lo.s32 	%r307, %r306, %r367, %r370;
	add.s32 	%r308, %r307, 2;
	mul.wide.s32 	%rd437, %r308, 8;
	add.s64 	%rd438, %rd432, %rd437;
	st.global.u64 	[%rd438], %rd434;
	ld.global.u32 	%r309, [%rd3+-24];
	mad.lo.s32 	%r310, %r309, %r367, %r370;
	add.s32 	%r311, %r310, 3;
	mul.wide.s32 	%rd439, %r311, 8;
	add.s64 	%rd440, %rd432, %rd439;
	st.global.u64 	[%rd440], %rd434;
	add.s32 	%r370, %r370, 4;
	add.s32 	%r369, %r369, -4;
	setp.ne.s32 	%p121, %r369, 0;
	@%p121 bra 	$L__BB11_123;

$L__BB11_124:
	setp.eq.s32 	%p122, %r122, 0;
	@%p122 bra 	$L__BB11_128;

	ld.global.u32 	%r312, [%rd3+-24];
	mad.lo.s32 	%r313, %r312, %r367, %r370;
	mul.wide.s32 	%rd441, %r313, 8;
	add.s64 	%rd444, %rd431, %rd441;
	mov.u64 	%rd445, 0;
	st.global.u64 	[%rd444+1940824], %rd445;
	setp.eq.s32 	%p123, %r122, 1;
	@%p123 bra 	$L__BB11_128;

	ld.global.u32 	%r314, [%rd3+-24];
	mad.lo.s32 	%r315, %r314, %r367, %r370;
	add.s32 	%r316, %r315, 1;
	mul.wide.s32 	%rd446, %r316, 8;
	add.s64 	%rd449, %rd431, %rd446;
	st.global.u64 	[%rd449+1940824], %rd445;
	setp.eq.s32 	%p124, %r122, 2;
	@%p124 bra 	$L__BB11_128;

	ld.global.u32 	%r317, [%rd3+-24];
	mad.lo.s32 	%r318, %r317, %r367, %r370;
	add.s32 	%r319, %r318, 2;
	mul.wide.s32 	%rd451, %r319, 8;
	add.s64 	%rd454, %rd431, %rd451;
	mov.u64 	%rd455, 0;
	st.global.u64 	[%rd454+1940824], %rd455;

$L__BB11_128:
	mul.wide.s32 	%rd458, %r367, 8;
	add.s64 	%rd459, %rd431, %rd458;
	mov.u64 	%rd460, 0;
	st.global.u64 	[%rd459+3884864], %rd460;
	add.s32 	%r366, %r366, 1;
	setp.lt.s32 	%p125, %r367, %r116;
	@%p125 bra 	$L__BB11_120;

$L__BB11_129:
	bar.sync 	0;

$L__BB11_130:
	ret;

}
	// .globl	ClCalculateIter1Mrqcof2Matrix
.entry ClCalculateIter1Mrqcof2Matrix(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof2Matrix_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof2Matrix_param_1,
	.param .u32 ClCalculateIter1Mrqcof2Matrix_param_2
)
{
	.local .align 8 .b8 	__local_depot12[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<98>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<237>;
	.reg .f64 	%fd<618>;
	.reg .b64 	%rd<298>;


	mov.u64 	%SPL, __local_depot12;
	ld.param.u64 	%rd78, [ClCalculateIter1Mrqcof2Matrix_param_0];
	ld.param.u64 	%rd79, [ClCalculateIter1Mrqcof2Matrix_param_1];
	ld.param.u32 	%r67, [ClCalculateIter1Mrqcof2Matrix_param_2];
	mov.u32 	%r68, %ctaid.x;
	mov.b32 	%r69, %envreg0;
	add.s32 	%r70, %r69, %r68;
	cvt.s64.s32 	%rd1, %r70;
	mul.wide.s32 	%rd80, %r70, 4232760;
	add.s64 	%rd81, %rd78, %rd80;
	add.s64 	%rd2, %rd81, 4229304;
	ld.global.u32 	%r71, [%rd81+4229304];
	setp.ne.s32 	%p2, %r71, 0;
	@%p2 bra 	$L__BB12_78;

	ld.global.u32 	%r72, [%rd2+8];
	setp.eq.s32 	%p3, %r72, 0;
	@%p3 bra 	$L__BB12_78;

	mov.u32 	%r73, %tid.x;
	and.b32  	%r74, %r67, 127;
	setp.ne.s32 	%p4, %r74, 0;
	selp.u32 	%r75, 1, 0, %p4;
	shr.s32 	%r76, %r67, 31;
	shr.u32 	%r77, %r76, 25;
	add.s32 	%r78, %r67, %r77;
	shr.s32 	%r79, %r78, 7;
	add.s32 	%r80, %r79, %r75;
	mul.lo.s32 	%r216, %r80, %r73;
	add.s32 	%r81, %r216, %r80;
	min.s32 	%r2, %r81, %r67;
	setp.ge.s32 	%p5, %r216, %r2;
	@%p5 bra 	$L__BB12_77;

	ld.global.u32 	%r82, [%rd2+-12];
	mov.f64 	%fd56, 0d401921FB54442D18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd56;
	}
	and.b32  	%r3, %r83, 2147483647;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r84, %temp}, %fd56;
	}
	mov.b64 	%fd1, {%r84, %r3};
	add.u64 	%rd3, %SPL, 0;
	mul.f64 	%fd2, %fd1, 0d4350000000000000;
	add.s32 	%r217, %r82, %r216;
	mul.lo.s64 	%rd87, %rd1, 4232760;
	add.s64 	%rd88, %rd78, %rd87;

$L__BB12_4:
	add.s32 	%r7, %r216, 1;
	add.s32 	%r8, %r217, 1;
	mul.wide.s32 	%rd83, %r217, 24;
	add.s64 	%rd84, %rd79, %rd83;
	mul.wide.s32 	%rd85, %r8, 8;
	add.s64 	%rd86, %rd79, %rd85;
	ld.global.f64 	%fd3, [%rd86+248];
	ld.global.f64 	%fd4, [%rd84+640312];
	ld.global.f64 	%fd5, [%rd84+160288];
	mul.f64 	%fd57, %fd5, %fd4;
	ld.global.f64 	%fd6, [%rd84+640304];
	ld.global.f64 	%fd7, [%rd84+160280];
	fma.rn.f64 	%fd58, %fd7, %fd6, %fd57;
	ld.global.f64 	%fd8, [%rd84+640320];
	ld.global.f64 	%fd9, [%rd84+160296];
	fma.rn.f64 	%fd59, %fd9, %fd8, %fd58;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd59;
	}
	abs.f64 	%fd10, %fd59;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd10;
	}
	setp.lt.s32 	%p6, %r85, 1071801958;
	@%p6 bra 	$L__BB12_12;
	bra.uni 	$L__BB12_5;

$L__BB12_12:
	mul.f64 	%fd107, %fd10, %fd10;
	mov.f64 	%fd108, 0dBFB3823B180754AF;
	mov.f64 	%fd109, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	mov.f64 	%fd127, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd128, %fd126, %fd107, %fd127;
	mov.f64 	%fd129, 0d3FB333333320F91B;
	fma.rn.f64 	%fd130, %fd128, %fd107, %fd129;
	mov.f64 	%fd131, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd132, %fd130, %fd107, %fd131;
	mul.f64 	%fd133, %fd107, %fd132;
	fma.rn.f64 	%fd18, %fd133, %fd10, %fd10;
	setp.lt.s32 	%p10, %r9, 0;
	@%p10 bra 	$L__BB12_14;

	mov.f64 	%fd134, 0dBC91A62633145C07;
	add.rn.f64 	%fd135, %fd18, %fd134;
	neg.f64 	%fd136, %fd135;
	mov.f64 	%fd137, 0d3FF921FB54442D18;
	add.rn.f64 	%fd606, %fd137, %fd136;
	bra.uni 	$L__BB12_15;

$L__BB12_5:
	mov.f64 	%fd60, 0d3FF0000000000000;
	sub.f64 	%fd11, %fd60, %fd10;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd11;
	}
	setp.lt.s32 	%p7, %r10, 1;
	@%p7 bra 	$L__BB12_7;

	add.s32 	%r86, %r10, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r87, %temp}, %fd11;
	}
	mov.b64 	%fd62, {%r87, %r86};
	// begin inline asm
	rsqrt.approx.ftz.f64 %fd61, %fd62;
	// end inline asm
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd61;
	}
	add.s32 	%r89, %r88, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r90, %temp}, %fd61;
	}
	mov.b64 	%fd63, {%r90, %r89};
	mul.f64 	%fd64, %fd62, %fd61;
	neg.f64 	%fd65, %fd64;
	fma.rn.f64 	%fd66, %fd64, %fd65, %fd62;
	fma.rn.f64 	%fd67, %fd66, %fd63, %fd64;
	neg.f64 	%fd68, %fd67;
	fma.rn.f64 	%fd69, %fd67, %fd68, %fd62;
	fma.rn.f64 	%fd71, %fd61, %fd68, %fd60;
	fma.rn.f64 	%fd72, %fd71, %fd63, %fd63;
	fma.rn.f64 	%fd73, %fd69, %fd72, %fd67;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd73;
	}
	add.s32 	%r92, %r91, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r93, %temp}, %fd73;
	}
	mov.b64 	%fd74, {%r93, %r92};
	mov.f64 	%fd75, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd76, 0d3EC715B371155F70;
	fma.rn.f64 	%fd77, %fd76, %fd11, %fd75;
	mov.f64 	%fd78, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd79, %fd77, %fd11, %fd78;
	mov.f64 	%fd80, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd81, %fd79, %fd11, %fd80;
	mov.f64 	%fd82, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd83, %fd81, %fd11, %fd82;
	mov.f64 	%fd84, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd85, %fd83, %fd11, %fd84;
	mov.f64 	%fd86, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd87, %fd85, %fd11, %fd86;
	mov.f64 	%fd88, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd89, %fd87, %fd11, %fd88;
	mov.f64 	%fd90, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd91, %fd89, %fd11, %fd90;
	mov.f64 	%fd92, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd93, %fd91, %fd11, %fd92;
	mov.f64 	%fd94, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd95, %fd93, %fd11, %fd94;
	mov.f64 	%fd96, 0d3F9333333333329C;
	fma.rn.f64 	%fd97, %fd95, %fd11, %fd96;
	mov.f64 	%fd98, 0d3FB5555555555555;
	fma.rn.f64 	%fd99, %fd97, %fd11, %fd98;
	mul.f64 	%fd100, %fd11, %fd99;
	fma.rn.f64 	%fd606, %fd100, %fd74, %fd74;
	bra.uni 	$L__BB12_8;

$L__BB12_14:
	mov.f64 	%fd138, 0d3C91A62633145C07;
	add.rn.f64 	%fd139, %fd18, %fd138;
	mov.f64 	%fd140, 0d3FF921FB54442D18;
	add.rn.f64 	%fd606, %fd140, %fd139;
	bra.uni 	$L__BB12_15;

$L__BB12_7:
	mov.f64 	%fd101, 0d0000000000000000;
	mul.rn.f64 	%fd606, %fd10, %fd101;

$L__BB12_8:
	setp.gt.s32 	%p8, %r10, -1;
	@%p8 bra 	$L__BB12_10;

	mov.f64 	%fd102, 0d7FF0000000000000;
	mul.rn.f64 	%fd606, %fd606, %fd102;

$L__BB12_10:
	setp.gt.s32 	%p9, %r9, -1;
	@%p9 bra 	$L__BB12_15;

	mov.f64 	%fd103, 0dBCA1A62633145C07;
	add.rn.f64 	%fd104, %fd606, %fd103;
	neg.f64 	%fd105, %fd104;
	mov.f64 	%fd106, 0d400921FB54442D18;
	add.rn.f64 	%fd606, %fd106, %fd105;

$L__BB12_15:
	ld.global.u32 	%r94, [%rd79+4387964];
	add.s32 	%r95, %r94, 2;
	mul.wide.s32 	%rd89, %r95, 8;
	add.s64 	%rd90, %rd88, %rd89;
	add.s64 	%rd5, %rd90, 3883256;
	ld.global.f64 	%fd141, [%rd90+3883256];
	neg.f64 	%fd142, %fd606;
	div.rn.f64 	%fd22, %fd142, %fd141;
	mov.f64 	%fd143, 0d4338000000000000;
	mov.f64 	%fd144, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd145, %fd22, %fd144, %fd143;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r11, %temp}, %fd145;
	}
	mov.f64 	%fd146, 0dC338000000000000;
	add.rn.f64 	%fd147, %fd145, %fd146;
	mov.f64 	%fd148, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd149, %fd147, %fd148, %fd22;
	mov.f64 	%fd150, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd151, %fd147, %fd150, %fd149;
	mov.f64 	%fd152, 0d3E928AF3FCA213EA;
	mov.f64 	%fd153, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd154, %fd153, %fd151, %fd152;
	mov.f64 	%fd155, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd156, %fd154, %fd151, %fd155;
	mov.f64 	%fd157, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd158, %fd156, %fd151, %fd157;
	mov.f64 	%fd159, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd160, %fd158, %fd151, %fd159;
	mov.f64 	%fd161, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd162, %fd160, %fd151, %fd161;
	mov.f64 	%fd163, 0d3F81111111122322;
	fma.rn.f64 	%fd164, %fd162, %fd151, %fd163;
	mov.f64 	%fd165, 0d3FA55555555502A1;
	fma.rn.f64 	%fd166, %fd164, %fd151, %fd165;
	mov.f64 	%fd167, 0d3FC5555555555511;
	fma.rn.f64 	%fd168, %fd166, %fd151, %fd167;
	mov.f64 	%fd169, 0d3FE000000000000B;
	fma.rn.f64 	%fd170, %fd168, %fd151, %fd169;
	mov.f64 	%fd171, 0d3FF0000000000000;
	fma.rn.f64 	%fd172, %fd170, %fd151, %fd171;
	fma.rn.f64 	%fd173, %fd172, %fd151, %fd171;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r12, %temp}, %fd173;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r13}, %fd173;
	}
	shl.b32 	%r96, %r11, 20;
	add.s32 	%r97, %r13, %r96;
	mov.b64 	%fd607, {%r12, %r97};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd22;
	}
	mov.b32 	%f2, %r98;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p11, %f1, 0f4086232B;
	@%p11 bra 	$L__BB12_18;

	setp.lt.f64 	%p12, %fd22, 0d0000000000000000;
	add.f64 	%fd174, %fd22, 0d7FF0000000000000;
	selp.f64 	%fd607, 0d0000000000000000, %fd174, %p12;
	setp.geu.f32 	%p13, %f1, 0f40874800;
	@%p13 bra 	$L__BB12_18;

	shr.u32 	%r99, %r11, 31;
	add.s32 	%r100, %r11, %r99;
	shr.s32 	%r101, %r100, 1;
	shl.b32 	%r102, %r101, 20;
	add.s32 	%r103, %r13, %r102;
	mov.b64 	%fd175, {%r12, %r103};
	sub.s32 	%r104, %r11, %r101;
	shl.b32 	%r105, %r104, 20;
	add.s32 	%r106, %r105, 1072693248;
	mov.u32 	%r107, 0;
	mov.b64 	%fd176, {%r107, %r106};
	mul.f64 	%fd607, %fd175, %fd176;

$L__BB12_18:
	ld.global.f64 	%fd177, [%rd5+-8];
	fma.rn.f64 	%fd178, %fd177, %fd607, 0d3FF0000000000000;
	ld.global.f64 	%fd179, [%rd5+8];
	fma.rn.f64 	%fd180, %fd179, %fd606, %fd178;
	mul.wide.s32 	%rd93, %r7, 8;
	add.s64 	%rd94, %rd88, %rd93;
	add.s64 	%rd7, %rd94, 3888592;
	st.global.f64 	[%rd94+3888592], %fd180;
	st.global.f64 	[%rd94+3896600], %fd607;
	ld.global.u32 	%r108, [%rd79+4387964];
	add.s32 	%r109, %r108, 1;
	add.s64 	%rd95, %rd88, 3883256;
	mul.wide.s32 	%rd96, %r109, 8;
	add.s64 	%rd97, %rd95, %rd96;
	ld.global.f64 	%fd181, [%rd97];
	mul.f64 	%fd182, %fd607, %fd181;
	mul.f64 	%fd183, %fd606, %fd182;
	ld.global.f64 	%fd184, [%rd97+8];
	mul.f64 	%fd185, %fd184, %fd184;
	div.rn.f64 	%fd186, %fd183, %fd185;
	st.global.f64 	[%rd94+3904608], %fd186;
	st.global.f64 	[%rd94+3912616], %fd606;
	ld.global.u32 	%r110, [%rd79+4387964];
	mul.wide.s32 	%rd98, %r110, 8;
	add.s64 	%rd99, %rd95, %rd98;
	ld.global.f64 	%fd187, [%rd79];
	ld.global.f64 	%fd188, [%rd99];
	fma.rn.f64 	%fd27, %fd188, %fd3, %fd187;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd27;
	}
	and.b32  	%r111, %r14, 2147483647;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r112, %temp}, %fd27;
	}
	mov.b64 	%fd608, {%r112, %r111};
	setp.gt.u32 	%p14, %r111, 2146435071;
	setp.gt.u32 	%p15, %r3, 2146435071;
	or.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB12_38;
	bra.uni 	$L__BB12_19;

$L__BB12_38:
	setp.le.f64 	%p51, %fd1, 0d7FF0000000000000;
	setp.le.f64 	%p52, %fd608, 0d7FF0000000000000;
	and.pred  	%p53, %p52, %p51;
	setp.eq.f64 	%p54, %fd608, 0d7FF0000000000000;
	selp.f64 	%fd214, 0dFFF8000000000000, %fd27, %p54;
	add.f64 	%fd215, %fd27, 0d401921FB54442D18;
	selp.f64 	%fd611, %fd214, %fd215, %p53;
	bra.uni 	$L__BB12_39;

$L__BB12_19:
	setp.eq.f64 	%p17, %fd1, 0d0000000000000000;
	mov.f64 	%fd611, 0dFFF8000000000000;
	@%p17 bra 	$L__BB12_39;

	setp.ltu.f64 	%p18, %fd608, %fd1;
	mov.f64 	%fd611, %fd27;
	@%p18 bra 	$L__BB12_39;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd608;
	}
	shr.u32 	%r218, %r113, 20;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd1;
	}
	shr.u32 	%r219, %r114, 20;
	setp.ne.s32 	%p19, %r218, 0;
	@%p19 bra 	$L__BB12_23;

	mul.f64 	%fd608, %fd608, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd608;
	}
	shr.u32 	%r116, %r115, 20;
	add.s32 	%r218, %r116, -54;

$L__BB12_23:
	setp.ne.s32 	%p20, %r219, 0;
	mov.f64 	%fd609, %fd1;
	@%p20 bra 	$L__BB12_25;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd2;
	}
	shr.u32 	%r118, %r117, 20;
	add.s32 	%r219, %r118, -54;
	mov.f64 	%fd609, %fd2;

$L__BB12_25:
	mov.b64 	%rd101, %fd608;
	and.b64  	%rd102, %rd101, 4503599627370495;
	or.b64  	%rd274, %rd102, 4503599627370496;
	mov.b64 	%rd103, %fd609;
	and.b64  	%rd104, %rd103, 4503599627370495;
	or.b64  	%rd9, %rd104, 4503599627370496;
	sub.s32 	%r225, %r218, %r219;
	not.b32 	%r119, %r218;
	add.s32 	%r120, %r219, %r119;
	max.s32 	%r121, %r120, -1;
	add.s32 	%r22, %r121, %r218;
	mov.u32 	%r122, 2;
	sub.s32 	%r123, %r122, %r219;
	add.s32 	%r124, %r123, %r22;
	and.b32  	%r221, %r124, 3;
	setp.eq.s32 	%p21, %r221, 0;
	@%p21 bra 	$L__BB12_28;

$L__BB12_27:
	.pragma "nounroll";
	sub.s64 	%rd105, %rd274, %rd9;
	mov.b64 	%fd190, %rd105;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r125}, %fd190;
	}
	setp.lt.s32 	%p22, %r125, 0;
	selp.b64 	%rd277, %rd274, %rd105, %p22;
	shl.b64 	%rd274, %rd277, 1;
	add.s32 	%r225, %r225, -1;
	add.s32 	%r221, %r221, -1;
	setp.ne.s32 	%p23, %r221, 0;
	@%p23 bra 	$L__BB12_27;

$L__BB12_28:
	mov.u32 	%r126, 1;
	sub.s32 	%r127, %r126, %r219;
	add.s32 	%r128, %r127, %r22;
	setp.lt.u32 	%p24, %r128, 3;
	@%p24 bra 	$L__BB12_35;

	not.b32 	%r129, %r225;
	max.s32 	%r130, %r129, -4;
	add.s32 	%r131, %r225, %r130;
	add.s32 	%r29, %r131, 4;
	shr.u32 	%r132, %r29, 2;
	add.s32 	%r133, %r132, 1;
	and.b32  	%r224, %r133, 3;
	setp.eq.s32 	%p25, %r224, 0;
	@%p25 bra 	$L__BB12_32;

$L__BB12_31:
	.pragma "nounroll";
	sub.s64 	%rd107, %rd274, %rd9;
	mov.b64 	%fd191, %rd107;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r134}, %fd191;
	}
	setp.lt.s32 	%p26, %r134, 0;
	selp.b64 	%rd108, %rd274, %rd107, %p26;
	shl.b64 	%rd109, %rd108, 1;
	sub.s64 	%rd110, %rd109, %rd9;
	mov.b64 	%fd192, %rd110;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r135}, %fd192;
	}
	setp.lt.s32 	%p27, %r135, 0;
	selp.b64 	%rd111, %rd109, %rd110, %p27;
	shl.b64 	%rd112, %rd111, 1;
	sub.s64 	%rd113, %rd112, %rd9;
	mov.b64 	%fd193, %rd113;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd193;
	}
	setp.lt.s32 	%p28, %r136, 0;
	selp.b64 	%rd114, %rd112, %rd113, %p28;
	shl.b64 	%rd115, %rd114, 1;
	sub.s64 	%rd116, %rd115, %rd9;
	mov.b64 	%fd194, %rd116;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r137}, %fd194;
	}
	setp.lt.s32 	%p29, %r137, 0;
	selp.b64 	%rd277, %rd115, %rd116, %p29;
	shl.b64 	%rd274, %rd277, 1;
	add.s32 	%r225, %r225, -4;
	add.s32 	%r224, %r224, -1;
	setp.ne.s32 	%p30, %r224, 0;
	@%p30 bra 	$L__BB12_31;

$L__BB12_32:
	setp.lt.u32 	%p31, %r29, 12;
	@%p31 bra 	$L__BB12_35;

$L__BB12_34:
	sub.s64 	%rd117, %rd274, %rd9;
	mov.b64 	%fd195, %rd117;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r138}, %fd195;
	}
	setp.lt.s32 	%p32, %r138, 0;
	selp.b64 	%rd118, %rd274, %rd117, %p32;
	shl.b64 	%rd119, %rd118, 1;
	sub.s64 	%rd120, %rd119, %rd9;
	mov.b64 	%fd196, %rd120;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r139}, %fd196;
	}
	setp.lt.s32 	%p33, %r139, 0;
	selp.b64 	%rd121, %rd119, %rd120, %p33;
	shl.b64 	%rd122, %rd121, 1;
	sub.s64 	%rd123, %rd122, %rd9;
	mov.b64 	%fd197, %rd123;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd197;
	}
	setp.lt.s32 	%p34, %r140, 0;
	selp.b64 	%rd124, %rd122, %rd123, %p34;
	shl.b64 	%rd125, %rd124, 1;
	sub.s64 	%rd126, %rd125, %rd9;
	mov.b64 	%fd198, %rd126;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r141}, %fd198;
	}
	setp.lt.s32 	%p35, %r141, 0;
	selp.b64 	%rd127, %rd125, %rd126, %p35;
	shl.b64 	%rd128, %rd127, 1;
	sub.s64 	%rd129, %rd128, %rd9;
	mov.b64 	%fd199, %rd129;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r142}, %fd199;
	}
	setp.lt.s32 	%p36, %r142, 0;
	selp.b64 	%rd130, %rd128, %rd129, %p36;
	shl.b64 	%rd131, %rd130, 1;
	sub.s64 	%rd132, %rd131, %rd9;
	mov.b64 	%fd200, %rd132;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd200;
	}
	setp.lt.s32 	%p37, %r143, 0;
	selp.b64 	%rd133, %rd131, %rd132, %p37;
	shl.b64 	%rd134, %rd133, 1;
	sub.s64 	%rd135, %rd134, %rd9;
	mov.b64 	%fd201, %rd135;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd201;
	}
	setp.lt.s32 	%p38, %r144, 0;
	selp.b64 	%rd136, %rd134, %rd135, %p38;
	shl.b64 	%rd137, %rd136, 1;
	sub.s64 	%rd138, %rd137, %rd9;
	mov.b64 	%fd202, %rd138;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd202;
	}
	setp.lt.s32 	%p39, %r145, 0;
	selp.b64 	%rd139, %rd137, %rd138, %p39;
	shl.b64 	%rd140, %rd139, 1;
	sub.s64 	%rd141, %rd140, %rd9;
	mov.b64 	%fd203, %rd141;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r146}, %fd203;
	}
	setp.lt.s32 	%p40, %r146, 0;
	selp.b64 	%rd142, %rd140, %rd141, %p40;
	shl.b64 	%rd143, %rd142, 1;
	sub.s64 	%rd144, %rd143, %rd9;
	mov.b64 	%fd204, %rd144;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r147}, %fd204;
	}
	setp.lt.s32 	%p41, %r147, 0;
	selp.b64 	%rd145, %rd143, %rd144, %p41;
	shl.b64 	%rd146, %rd145, 1;
	sub.s64 	%rd147, %rd146, %rd9;
	mov.b64 	%fd205, %rd147;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r148}, %fd205;
	}
	setp.lt.s32 	%p42, %r148, 0;
	selp.b64 	%rd148, %rd146, %rd147, %p42;
	shl.b64 	%rd149, %rd148, 1;
	sub.s64 	%rd150, %rd149, %rd9;
	mov.b64 	%fd206, %rd150;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r149}, %fd206;
	}
	setp.lt.s32 	%p43, %r149, 0;
	selp.b64 	%rd151, %rd149, %rd150, %p43;
	shl.b64 	%rd152, %rd151, 1;
	sub.s64 	%rd153, %rd152, %rd9;
	mov.b64 	%fd207, %rd153;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r150}, %fd207;
	}
	setp.lt.s32 	%p44, %r150, 0;
	selp.b64 	%rd154, %rd152, %rd153, %p44;
	shl.b64 	%rd155, %rd154, 1;
	sub.s64 	%rd156, %rd155, %rd9;
	mov.b64 	%fd208, %rd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r151}, %fd208;
	}
	setp.lt.s32 	%p45, %r151, 0;
	selp.b64 	%rd157, %rd155, %rd156, %p45;
	shl.b64 	%rd158, %rd157, 1;
	sub.s64 	%rd159, %rd158, %rd9;
	mov.b64 	%fd209, %rd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd209;
	}
	setp.lt.s32 	%p46, %r152, 0;
	selp.b64 	%rd160, %rd158, %rd159, %p46;
	shl.b64 	%rd161, %rd160, 1;
	sub.s64 	%rd162, %rd161, %rd9;
	mov.b64 	%fd210, %rd162;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r153}, %fd210;
	}
	setp.lt.s32 	%p47, %r153, 0;
	selp.b64 	%rd277, %rd161, %rd162, %p47;
	shl.b64 	%rd274, %rd277, 1;
	add.s32 	%r37, %r225, -16;
	setp.gt.s32 	%p48, %r225, 15;
	mov.u32 	%r225, %r37;
	@%p48 bra 	$L__BB12_34;

$L__BB12_35:
	and.b64  	%rd24, %rd277, 9223372036854775807;
	setp.eq.s64 	%p49, %rd24, 0;
	mov.f64 	%fd610, 0d0000000000000000;
	@%p49 bra 	$L__BB12_37;

	mov.b64 	%fd212, %rd24;
	mul.f64 	%fd213, %fd212, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r154}, %fd213;
	}
	shr.u32 	%r155, %r154, 20;
	mov.u32 	%r156, 55;
	sub.s32 	%r157, %r156, %r155;
	sub.s32 	%r158, %r219, %r157;
	shl.b64 	%rd163, %rd24, %r157;
	setp.lt.s32 	%p50, %r158, 1;
	mov.u32 	%r159, 1;
	sub.s32 	%r160, %r159, %r158;
	shr.u64 	%rd164, %rd163, %r160;
	add.s32 	%r161, %r158, -1;
	cvt.u64.u32 	%rd165, %r161;
	shl.b64 	%rd166, %rd165, 52;
	add.s64 	%rd167, %rd166, %rd163;
	selp.b64 	%rd168, %rd164, %rd167, %p50;
	mov.b64 	%fd610, %rd168;

$L__BB12_37:
	and.b32  	%r162, %r14, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r163}, %fd610;
	}
	or.b32  	%r164, %r163, %r162;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r165, %temp}, %fd610;
	}
	mov.b64 	%fd611, {%r165, %r164};

$L__BB12_39:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd611;
	}
	and.b32  	%r167, %r166, 2147483647;
	setp.eq.s32 	%p55, %r167, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r168, %temp}, %fd611;
	}
	setp.eq.s32 	%p56, %r168, 0;
	and.pred  	%p1, %p56, %p55;
	mov.f64 	%fd614, 0dFFF8000000000000;
	@%p1 bra 	$L__BB12_57;

	abs.f64 	%fd217, %fd611;
	setp.gt.f64 	%p57, %fd217, 0d41E0000000000000;
	@%p57 bra 	$L__BB12_42;
	bra.uni 	$L__BB12_41;

$L__BB12_42:
	mov.b64 	%rd26, %fd611;
	and.b64  	%rd27, %rd26, -9223372036854775808;
	shr.u64 	%rd28, %rd26, 52;
	cvt.u32.u64 	%r170, %rd28;
	and.b32  	%r171, %r170, 2047;
	add.s32 	%r39, %r171, -1024;
	shr.u32 	%r172, %r39, 6;
	mov.u32 	%r173, 16;
	sub.s32 	%r174, %r173, %r172;
	mov.u32 	%r175, 15;
	sub.s32 	%r40, %r175, %r172;
	mov.u32 	%r176, 19;
	sub.s32 	%r177, %r176, %r172;
	min.s32 	%r41, %r177, 18;
	setp.gt.s32 	%p58, %r174, %r41;
	mov.u64 	%rd279, 0;
	mov.u32 	%r228, %r40;
	@%p58 bra 	$L__BB12_45;

	shl.b64 	%rd171, %rd26, 11;
	or.b64  	%rd29, %rd171, -9223372036854775808;
	mov.u32 	%r228, %r40;

$L__BB12_44:
	.pragma "nounroll";
	mul.wide.s32 	%rd172, %r228, 8;
	mov.u64 	%rd173, __internal_i2opi_d;
	add.s64 	%rd174, %rd173, %rd172;
	ld.const.u64 	%rd175, [%rd174];
	mul.lo.s64 	%rd176, %rd175, %rd29;
	mul.hi.u64 	%rd177, %rd175, %rd29;
	add.s64 	%rd178, %rd176, %rd279;
	setp.lt.u64 	%p59, %rd178, %rd176;
	selp.u64 	%rd179, 1, 0, %p59;
	add.s64 	%rd279, %rd177, %rd179;
	sub.s32 	%r178, %r228, %r40;
	mul.wide.s32 	%rd180, %r178, 8;
	add.s64 	%rd181, %rd3, %rd180;
	st.local.u64 	[%rd181], %rd178;
	add.s32 	%r228, %r228, 1;
	setp.lt.s32 	%p60, %r228, %r41;
	@%p60 bra 	$L__BB12_44;

$L__BB12_45:
	sub.s32 	%r179, %r228, %r40;
	mul.wide.s32 	%rd182, %r179, 8;
	add.s64 	%rd183, %rd3, %rd182;
	st.local.u64 	[%rd183], %rd279;
	ld.local.u64 	%rd281, [%rd3+24];
	ld.local.u64 	%rd280, [%rd3+16];
	and.b32  	%r45, %r39, 63;
	setp.eq.s32 	%p61, %r45, 0;
	@%p61 bra 	$L__BB12_47;

	neg.s64 	%rd184, %rd28;
	shl.b64 	%rd185, %rd281, %r45;
	cvt.u32.u64 	%r180, %rd184;
	and.b32  	%r181, %r180, 63;
	shr.u64 	%rd186, %rd280, %r181;
	or.b64  	%rd281, %rd186, %rd185;
	shl.b64 	%rd187, %rd280, %r45;
	ld.local.u64 	%rd188, [%rd3+8];
	shr.u64 	%rd189, %rd188, %r181;
	or.b64  	%rd280, %rd189, %rd187;

$L__BB12_47:
	shr.u64 	%rd190, %rd281, 62;
	cvt.u32.u64 	%r182, %rd190;
	shr.u64 	%rd191, %rd280, 62;
	shl.b64 	%rd192, %rd281, 2;
	or.b64  	%rd287, %rd192, %rd191;
	shl.b64 	%rd286, %rd280, 2;
	setp.ne.s64 	%p62, %rd286, 0;
	selp.u64 	%rd193, 1, 0, %p62;
	or.b64  	%rd194, %rd287, %rd193;
	setp.lt.u64 	%p63, %rd194, -9223372036854775807;
	setp.gt.u64 	%p64, %rd194, -9223372036854775808;
	selp.u32 	%r183, 1, 0, %p64;
	add.s32 	%r46, %r183, %r182;
	mov.u64 	%rd284, %rd27;
	@%p63 bra 	$L__BB12_49;

	not.b64 	%rd195, %rd287;
	neg.s64 	%rd41, %rd286;
	setp.eq.s64 	%p65, %rd286, 0;
	selp.u64 	%rd196, 1, 0, %p65;
	add.s64 	%rd287, %rd195, %rd196;
	xor.b64  	%rd284, %rd27, -9223372036854775808;
	mov.u64 	%rd286, %rd41;

$L__BB12_49:
	setp.lt.s64 	%p66, %rd287, 1;
	setp.eq.s64 	%p67, %rd27, 0;
	neg.s32 	%r185, %r46;
	mov.u32 	%r230, 0;
	selp.b32 	%r231, %r46, %r185, %p67;
	@%p66 bra 	$L__BB12_52;

$L__BB12_51:
	shr.u64 	%rd197, %rd286, 63;
	shl.b64 	%rd198, %rd287, 1;
	or.b64  	%rd287, %rd198, %rd197;
	shl.b64 	%rd286, %rd286, 1;
	add.s32 	%r230, %r230, -1;
	setp.gt.s64 	%p68, %rd287, 0;
	@%p68 bra 	$L__BB12_51;

$L__BB12_52:
	mov.u64 	%rd199, -3958705157555305931;
	mul.hi.u64 	%rd200, %rd287, %rd199;
	setp.gt.s64 	%p69, %rd200, 0;
	shl.b64 	%rd201, %rd200, 1;
	mul.lo.s64 	%rd202, %rd287, -3958705157555305931;
	shr.u64 	%rd203, %rd202, 63;
	or.b64  	%rd204, %rd201, %rd203;
	selp.b32 	%r187, -1, 0, %p69;
	mul.lo.s64 	%rd205, %rd287, -7917410315110611862;
	selp.b64 	%rd206, %rd205, %rd202, %p69;
	selp.b64 	%rd207, %rd204, %rd200, %p69;
	setp.ne.s64 	%p70, %rd206, 0;
	selp.u64 	%rd208, 1, 0, %p70;
	add.s64 	%rd209, %rd207, %rd208;
	add.s32 	%r188, %r230, %r187;
	add.s32 	%r189, %r188, 1022;
	cvt.u64.u32 	%rd210, %r189;
	shl.b64 	%rd211, %rd210, 52;
	shr.u64 	%rd212, %rd209, 11;
	add.s64 	%rd213, %rd212, %rd211;
	bfe.u64 	%rd214, %rd209, 10, 1;
	add.s64 	%rd215, %rd213, %rd214;
	or.b64  	%rd216, %rd215, %rd284;
	mov.b64 	%fd612, %rd216;
	bra.uni 	$L__BB12_53;

$L__BB12_41:
	mov.f64 	%fd231, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd218, %fd611, %fd231;
	// begin inline asm
	cvt.rni.s32.f64 	%r231, %fd218;
	// end inline asm
	cvt.rn.f64.s32 	%fd232, %r231;
	neg.f64 	%fd228, %fd232;
	mov.f64 	%fd221, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd219, %fd228, %fd221, %fd611;
	// end inline asm
	mov.f64 	%fd225, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd223, %fd228, %fd225, %fd219;
	// end inline asm
	mov.f64 	%fd229, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd612, %fd228, %fd229, %fd223;
	// end inline asm

$L__BB12_53:
	add.s32 	%r52, %r231, 1;
	and.b32  	%r190, %r52, 1;
	setp.eq.b32 	%p71, %r190, 1;
	mov.pred 	%p72, 0;
	xor.pred  	%p73, %p71, %p72;
	not.pred 	%p74, %p73;
	mul.rn.f64 	%fd40, %fd612, %fd612;
	@%p74 bra 	$L__BB12_55;
	bra.uni 	$L__BB12_54;

$L__BB12_55:
	mov.f64 	%fd262, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd264, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd261, %fd262, %fd40, %fd264;
	// end inline asm
	mov.f64 	%fd268, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd265, %fd261, %fd40, %fd268;
	// end inline asm
	mov.f64 	%fd272, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd269, %fd265, %fd40, %fd272;
	// end inline asm
	mov.f64 	%fd276, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd273, %fd269, %fd40, %fd276;
	// end inline asm
	mov.f64 	%fd280, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd277, %fd273, %fd40, %fd280;
	// end inline asm
	mul.rn.f64 	%fd282, %fd277, %fd40;
	// begin inline asm
	fma.rn.f64 	%fd613, %fd282, %fd612, %fd612;
	// end inline asm
	bra.uni 	$L__BB12_56;

$L__BB12_54:
	mov.f64 	%fd234, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd236, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd233, %fd234, %fd40, %fd236;
	// end inline asm
	mov.f64 	%fd240, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd237, %fd233, %fd40, %fd240;
	// end inline asm
	mov.f64 	%fd244, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd241, %fd237, %fd40, %fd244;
	// end inline asm
	mov.f64 	%fd248, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd245, %fd241, %fd40, %fd248;
	// end inline asm
	mov.f64 	%fd252, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd249, %fd245, %fd40, %fd252;
	// end inline asm
	mov.f64 	%fd256, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd253, %fd249, %fd40, %fd256;
	// end inline asm
	mov.f64 	%fd260, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd613, %fd253, %fd40, %fd260;
	// end inline asm

$L__BB12_56:
	and.b32  	%r191, %r52, 2;
	setp.eq.s32 	%p75, %r191, 0;
	neg.f64 	%fd285, %fd613;
	selp.f64 	%fd614, %fd613, %fd285, %p75;

$L__BB12_57:
	setp.eq.f64 	%p76, %fd611, 0d0000000000000000;
	or.pred  	%p77, %p76, %p1;
	@%p77 bra 	$L__BB12_75;
	bra.uni 	$L__BB12_58;

$L__BB12_75:
	mov.f64 	%fd355, 0d0000000000000000;
	mul.rn.f64 	%fd617, %fd611, %fd355;
	bra.uni 	$L__BB12_76;

$L__BB12_58:
	abs.f64 	%fd286, %fd611;
	setp.gt.f64 	%p78, %fd286, 0d41E0000000000000;
	@%p78 bra 	$L__BB12_60;
	bra.uni 	$L__BB12_59;

$L__BB12_60:
	mov.b64 	%rd52, %fd611;
	and.b64  	%rd53, %rd52, -9223372036854775808;
	shr.u64 	%rd54, %rd52, 52;
	cvt.u32.u64 	%r193, %rd54;
	and.b32  	%r194, %r193, 2047;
	add.s32 	%r54, %r194, -1024;
	shr.u32 	%r195, %r54, 6;
	mov.u32 	%r196, 16;
	sub.s32 	%r197, %r196, %r195;
	mov.u32 	%r198, 15;
	sub.s32 	%r55, %r198, %r195;
	mov.u32 	%r199, 19;
	sub.s32 	%r200, %r199, %r195;
	min.s32 	%r56, %r200, 18;
	setp.gt.s32 	%p79, %r197, %r56;
	mov.u64 	%rd289, 0;
	mov.u32 	%r233, %r55;
	@%p79 bra 	$L__BB12_63;

	shl.b64 	%rd219, %rd52, 11;
	or.b64  	%rd55, %rd219, -9223372036854775808;
	mov.u32 	%r233, %r55;

$L__BB12_62:
	.pragma "nounroll";
	mul.wide.s32 	%rd220, %r233, 8;
	mov.u64 	%rd221, __internal_i2opi_d;
	add.s64 	%rd222, %rd221, %rd220;
	ld.const.u64 	%rd223, [%rd222];
	mul.lo.s64 	%rd224, %rd223, %rd55;
	mul.hi.u64 	%rd225, %rd223, %rd55;
	add.s64 	%rd226, %rd224, %rd289;
	setp.lt.u64 	%p80, %rd226, %rd224;
	selp.u64 	%rd227, 1, 0, %p80;
	add.s64 	%rd289, %rd225, %rd227;
	sub.s32 	%r201, %r233, %r55;
	mul.wide.s32 	%rd228, %r201, 8;
	add.s64 	%rd229, %rd3, %rd228;
	st.local.u64 	[%rd229], %rd226;
	add.s32 	%r233, %r233, 1;
	setp.lt.s32 	%p81, %r233, %r56;
	@%p81 bra 	$L__BB12_62;

$L__BB12_63:
	sub.s32 	%r202, %r233, %r55;
	mul.wide.s32 	%rd230, %r202, 8;
	add.s64 	%rd231, %rd3, %rd230;
	st.local.u64 	[%rd231], %rd289;
	ld.local.u64 	%rd291, [%rd3+24];
	ld.local.u64 	%rd290, [%rd3+16];
	and.b32  	%r60, %r54, 63;
	setp.eq.s32 	%p82, %r60, 0;
	@%p82 bra 	$L__BB12_65;

	neg.s64 	%rd232, %rd54;
	shl.b64 	%rd233, %rd291, %r60;
	cvt.u32.u64 	%r203, %rd232;
	and.b32  	%r204, %r203, 63;
	shr.u64 	%rd234, %rd290, %r204;
	or.b64  	%rd291, %rd234, %rd233;
	shl.b64 	%rd235, %rd290, %r60;
	ld.local.u64 	%rd236, [%rd3+8];
	shr.u64 	%rd237, %rd236, %r204;
	or.b64  	%rd290, %rd237, %rd235;

$L__BB12_65:
	shr.u64 	%rd238, %rd291, 62;
	cvt.u32.u64 	%r205, %rd238;
	shr.u64 	%rd239, %rd290, 62;
	shl.b64 	%rd240, %rd291, 2;
	or.b64  	%rd297, %rd240, %rd239;
	shl.b64 	%rd296, %rd290, 2;
	setp.ne.s64 	%p83, %rd296, 0;
	selp.u64 	%rd241, 1, 0, %p83;
	or.b64  	%rd242, %rd297, %rd241;
	setp.lt.u64 	%p84, %rd242, -9223372036854775807;
	setp.gt.u64 	%p85, %rd242, -9223372036854775808;
	selp.u32 	%r206, 1, 0, %p85;
	add.s32 	%r61, %r206, %r205;
	mov.u64 	%rd294, %rd53;
	@%p84 bra 	$L__BB12_67;

	not.b64 	%rd243, %rd297;
	neg.s64 	%rd67, %rd296;
	setp.eq.s64 	%p86, %rd296, 0;
	selp.u64 	%rd244, 1, 0, %p86;
	add.s64 	%rd297, %rd243, %rd244;
	xor.b64  	%rd294, %rd53, -9223372036854775808;
	mov.u64 	%rd296, %rd67;

$L__BB12_67:
	setp.lt.s64 	%p87, %rd297, 1;
	setp.eq.s64 	%p88, %rd53, 0;
	neg.s32 	%r208, %r61;
	mov.u32 	%r235, 0;
	selp.b32 	%r236, %r61, %r208, %p88;
	@%p87 bra 	$L__BB12_70;

$L__BB12_69:
	shr.u64 	%rd245, %rd296, 63;
	shl.b64 	%rd246, %rd297, 1;
	or.b64  	%rd297, %rd246, %rd245;
	shl.b64 	%rd296, %rd296, 1;
	add.s32 	%r235, %r235, -1;
	setp.gt.s64 	%p89, %rd297, 0;
	@%p89 bra 	$L__BB12_69;

$L__BB12_70:
	mov.u64 	%rd247, -3958705157555305931;
	mul.hi.u64 	%rd248, %rd297, %rd247;
	setp.gt.s64 	%p90, %rd248, 0;
	shl.b64 	%rd249, %rd248, 1;
	mul.lo.s64 	%rd250, %rd297, -3958705157555305931;
	shr.u64 	%rd251, %rd250, 63;
	or.b64  	%rd252, %rd249, %rd251;
	selp.b32 	%r210, -1, 0, %p90;
	mul.lo.s64 	%rd253, %rd297, -7917410315110611862;
	selp.b64 	%rd254, %rd253, %rd250, %p90;
	selp.b64 	%rd255, %rd252, %rd248, %p90;
	setp.ne.s64 	%p91, %rd254, 0;
	selp.u64 	%rd256, 1, 0, %p91;
	add.s64 	%rd257, %rd255, %rd256;
	add.s32 	%r211, %r235, %r210;
	add.s32 	%r212, %r211, 1022;
	cvt.u64.u32 	%rd258, %r212;
	shl.b64 	%rd259, %rd258, 52;
	shr.u64 	%rd260, %rd257, 11;
	add.s64 	%rd261, %rd260, %rd259;
	bfe.u64 	%rd262, %rd257, 10, 1;
	add.s64 	%rd263, %rd261, %rd262;
	or.b64  	%rd264, %rd263, %rd294;
	mov.b64 	%fd615, %rd264;
	bra.uni 	$L__BB12_71;

$L__BB12_59:
	mov.f64 	%fd300, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd287, %fd611, %fd300;
	// begin inline asm
	cvt.rni.s32.f64 	%r236, %fd287;
	// end inline asm
	cvt.rn.f64.s32 	%fd301, %r236;
	neg.f64 	%fd297, %fd301;
	mov.f64 	%fd290, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd288, %fd297, %fd290, %fd611;
	// end inline asm
	mov.f64 	%fd294, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd292, %fd297, %fd294, %fd288;
	// end inline asm
	mov.f64 	%fd298, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd615, %fd297, %fd298, %fd292;
	// end inline asm

$L__BB12_71:
	and.b32  	%r213, %r236, 1;
	setp.eq.b32 	%p92, %r213, 1;
	mov.pred 	%p93, 0;
	xor.pred  	%p94, %p92, %p93;
	not.pred 	%p95, %p94;
	mul.rn.f64 	%fd49, %fd615, %fd615;
	@%p95 bra 	$L__BB12_73;
	bra.uni 	$L__BB12_72;

$L__BB12_73:
	mov.f64 	%fd331, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd333, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd330, %fd331, %fd49, %fd333;
	// end inline asm
	mov.f64 	%fd337, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd334, %fd330, %fd49, %fd337;
	// end inline asm
	mov.f64 	%fd341, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd338, %fd334, %fd49, %fd341;
	// end inline asm
	mov.f64 	%fd345, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd342, %fd338, %fd49, %fd345;
	// end inline asm
	mov.f64 	%fd349, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd346, %fd342, %fd49, %fd349;
	// end inline asm
	mul.rn.f64 	%fd351, %fd346, %fd49;
	// begin inline asm
	fma.rn.f64 	%fd616, %fd351, %fd615, %fd615;
	// end inline asm
	bra.uni 	$L__BB12_74;

$L__BB12_72:
	mov.f64 	%fd303, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd305, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd302, %fd303, %fd49, %fd305;
	// end inline asm
	mov.f64 	%fd309, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd306, %fd302, %fd49, %fd309;
	// end inline asm
	mov.f64 	%fd313, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd310, %fd306, %fd49, %fd313;
	// end inline asm
	mov.f64 	%fd317, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd314, %fd310, %fd49, %fd317;
	// end inline asm
	mov.f64 	%fd321, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd318, %fd314, %fd49, %fd321;
	// end inline asm
	mov.f64 	%fd325, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd322, %fd318, %fd49, %fd325;
	// end inline asm
	mov.f64 	%fd329, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd616, %fd322, %fd49, %fd329;
	// end inline asm

$L__BB12_74:
	and.b32  	%r214, %r236, 2;
	setp.eq.s32 	%p96, %r214, 0;
	neg.f64 	%fd354, %fd616;
	selp.f64 	%fd617, %fd616, %fd354, %p96;

$L__BB12_76:
	add.s32 	%r216, %r216, 1;
	cvt.s64.s32 	%rd269, %r216;
	ld.global.f64 	%fd356, [%rd2+-341152];
	mul.f64 	%fd357, %fd617, %fd356;
	ld.global.f64 	%fd358, [%rd2+-341184];
	fma.rn.f64 	%fd359, %fd614, %fd358, %fd357;
	ld.global.f64 	%fd360, [%rd2+-341120];
	fma.rn.f64 	%fd361, %fd360, 0d0000000000000000, %fd359;
	mul.f64 	%fd362, %fd7, %fd361;
	mul.f64 	%fd363, %fd6, %fd361;
	ld.global.f64 	%fd364, [%rd2+-341144];
	mul.f64 	%fd365, %fd617, %fd364;
	ld.global.f64 	%fd366, [%rd2+-341176];
	fma.rn.f64 	%fd367, %fd614, %fd366, %fd365;
	ld.global.f64 	%fd368, [%rd2+-341112];
	fma.rn.f64 	%fd369, %fd368, 0d0000000000000000, %fd367;
	fma.rn.f64 	%fd370, %fd369, %fd5, %fd362;
	fma.rn.f64 	%fd371, %fd369, %fd4, %fd363;
	ld.global.f64 	%fd372, [%rd2+-341136];
	mul.f64 	%fd373, %fd617, %fd372;
	ld.global.f64 	%fd374, [%rd2+-341168];
	fma.rn.f64 	%fd375, %fd614, %fd374, %fd373;
	ld.global.f64 	%fd376, [%rd2+-341104];
	fma.rn.f64 	%fd377, %fd376, 0d0000000000000000, %fd375;
	fma.rn.f64 	%fd378, %fd377, %fd9, %fd370;
	st.global.f64 	[%rd7+32032], %fd378;
	fma.rn.f64 	%fd379, %fd377, %fd8, %fd371;
	st.global.f64 	[%rd7+56056], %fd379;
	ld.global.f64 	%fd380, [%rd2+-341152];
	mul.f64 	%fd381, %fd614, %fd380;
	ld.global.f64 	%fd382, [%rd2+-341184];
	neg.f64 	%fd383, %fd617;
	fma.rn.f64 	%fd384, %fd383, %fd382, %fd381;
	ld.global.f64 	%fd385, [%rd2+-341120];
	fma.rn.f64 	%fd386, %fd385, 0d0000000000000000, %fd384;
	mul.f64 	%fd387, %fd7, %fd386;
	mul.f64 	%fd388, %fd6, %fd386;
	ld.global.f64 	%fd389, [%rd2+-341144];
	mul.f64 	%fd390, %fd614, %fd389;
	ld.global.f64 	%fd391, [%rd2+-341176];
	fma.rn.f64 	%fd392, %fd383, %fd391, %fd390;
	ld.global.f64 	%fd393, [%rd2+-341112];
	fma.rn.f64 	%fd394, %fd393, 0d0000000000000000, %fd392;
	fma.rn.f64 	%fd395, %fd394, %fd5, %fd387;
	fma.rn.f64 	%fd396, %fd394, %fd4, %fd388;
	ld.global.f64 	%fd397, [%rd2+-341136];
	mul.f64 	%fd398, %fd614, %fd397;
	ld.global.f64 	%fd399, [%rd2+-341168];
	fma.rn.f64 	%fd400, %fd383, %fd399, %fd398;
	ld.global.f64 	%fd401, [%rd2+-341104];
	fma.rn.f64 	%fd402, %fd401, 0d0000000000000000, %fd400;
	fma.rn.f64 	%fd403, %fd402, %fd9, %fd395;
	st.global.f64 	[%rd7+40040], %fd403;
	fma.rn.f64 	%fd404, %fd402, %fd8, %fd396;
	st.global.f64 	[%rd7+64064], %fd404;
	ld.global.f64 	%fd405, [%rd2+-341152];
	mul.f64 	%fd406, %fd405, 0d0000000000000000;
	ld.global.f64 	%fd407, [%rd2+-341184];
	fma.rn.f64 	%fd408, %fd407, 0d0000000000000000, %fd406;
	ld.global.f64 	%fd409, [%rd2+-341120];
	add.f64 	%fd410, %fd409, %fd408;
	mul.f64 	%fd411, %fd7, %fd410;
	mul.f64 	%fd412, %fd6, %fd410;
	ld.global.f64 	%fd413, [%rd2+-341144];
	mul.f64 	%fd414, %fd413, 0d0000000000000000;
	ld.global.f64 	%fd415, [%rd2+-341176];
	fma.rn.f64 	%fd416, %fd415, 0d0000000000000000, %fd414;
	ld.global.f64 	%fd417, [%rd2+-341112];
	add.f64 	%fd418, %fd417, %fd416;
	fma.rn.f64 	%fd419, %fd418, %fd5, %fd411;
	fma.rn.f64 	%fd420, %fd418, %fd4, %fd412;
	ld.global.f64 	%fd421, [%rd2+-341136];
	mul.f64 	%fd422, %fd421, 0d0000000000000000;
	ld.global.f64 	%fd423, [%rd2+-341168];
	fma.rn.f64 	%fd424, %fd423, 0d0000000000000000, %fd422;
	ld.global.f64 	%fd425, [%rd2+-341104];
	add.f64 	%fd426, %fd425, %fd424;
	fma.rn.f64 	%fd427, %fd426, %fd9, %fd419;
	st.global.f64 	[%rd7+48048], %fd427;
	fma.rn.f64 	%fd428, %fd426, %fd8, %fd420;
	st.global.f64 	[%rd7+72072], %fd428;
	ld.global.f64 	%fd429, [%rd2+-340896];
	mul.f64 	%fd430, %fd617, %fd429;
	ld.global.f64 	%fd431, [%rd2+-340928];
	fma.rn.f64 	%fd432, %fd614, %fd431, %fd430;
	ld.global.f64 	%fd433, [%rd2+-340864];
	fma.rn.f64 	%fd434, %fd433, 0d0000000000000000, %fd432;
	mul.f64 	%fd435, %fd7, %fd434;
	mul.f64 	%fd436, %fd6, %fd434;
	ld.global.f64 	%fd437, [%rd2+-340888];
	mul.f64 	%fd438, %fd617, %fd437;
	ld.global.f64 	%fd439, [%rd2+-340920];
	fma.rn.f64 	%fd440, %fd614, %fd439, %fd438;
	ld.global.f64 	%fd441, [%rd2+-340856];
	fma.rn.f64 	%fd442, %fd441, 0d0000000000000000, %fd440;
	fma.rn.f64 	%fd443, %fd442, %fd5, %fd435;
	fma.rn.f64 	%fd444, %fd442, %fd4, %fd436;
	ld.global.f64 	%fd445, [%rd2+-340880];
	mul.f64 	%fd446, %fd617, %fd445;
	ld.global.f64 	%fd447, [%rd2+-340912];
	fma.rn.f64 	%fd448, %fd614, %fd447, %fd446;
	ld.global.f64 	%fd449, [%rd2+-340848];
	fma.rn.f64 	%fd450, %fd449, 0d0000000000000000, %fd448;
	fma.rn.f64 	%fd451, %fd450, %fd9, %fd443;
	shl.b64 	%rd267, %rd269, 7;
	add.s64 	%rd268, %rd88, %rd267;
	st.global.f64 	[%rd268+3968712], %fd451;
	fma.rn.f64 	%fd452, %fd450, %fd8, %fd444;
	st.global.f64 	[%rd268+4096840], %fd452;
	ld.global.f64 	%fd453, [%rd2+-340768];
	mul.f64 	%fd454, %fd617, %fd453;
	ld.global.f64 	%fd455, [%rd2+-340800];
	fma.rn.f64 	%fd456, %fd614, %fd455, %fd454;
	ld.global.f64 	%fd457, [%rd2+-340736];
	fma.rn.f64 	%fd458, %fd457, 0d0000000000000000, %fd456;
	mul.f64 	%fd459, %fd7, %fd458;
	mul.f64 	%fd460, %fd6, %fd458;
	ld.global.f64 	%fd461, [%rd2+-340760];
	mul.f64 	%fd462, %fd617, %fd461;
	ld.global.f64 	%fd463, [%rd2+-340792];
	fma.rn.f64 	%fd464, %fd614, %fd463, %fd462;
	ld.global.f64 	%fd465, [%rd2+-340728];
	fma.rn.f64 	%fd466, %fd465, 0d0000000000000000, %fd464;
	fma.rn.f64 	%fd467, %fd466, %fd5, %fd459;
	fma.rn.f64 	%fd468, %fd466, %fd4, %fd460;
	ld.global.f64 	%fd469, [%rd2+-340752];
	mul.f64 	%fd470, %fd617, %fd469;
	ld.global.f64 	%fd471, [%rd2+-340784];
	fma.rn.f64 	%fd472, %fd614, %fd471, %fd470;
	ld.global.f64 	%fd473, [%rd2+-340720];
	fma.rn.f64 	%fd474, %fd473, 0d0000000000000000, %fd472;
	fma.rn.f64 	%fd475, %fd474, %fd9, %fd467;
	st.global.f64 	[%rd268+3968720], %fd475;
	fma.rn.f64 	%fd476, %fd474, %fd8, %fd468;
	st.global.f64 	[%rd268+4096848], %fd476;
	mul.f64 	%fd477, %fd3, %fd617;
	neg.f64 	%fd478, %fd477;
	ld.global.f64 	%fd479, [%rd2+-341152];
	mul.f64 	%fd480, %fd3, %fd614;
	mul.f64 	%fd481, %fd480, %fd479;
	ld.global.f64 	%fd482, [%rd2+-341184];
	fma.rn.f64 	%fd483, %fd478, %fd482, %fd481;
	ld.global.f64 	%fd484, [%rd2+-341120];
	fma.rn.f64 	%fd485, %fd484, 0d0000000000000000, %fd483;
	mul.f64 	%fd486, %fd7, %fd485;
	mul.f64 	%fd487, %fd6, %fd485;
	ld.global.f64 	%fd488, [%rd2+-341144];
	mul.f64 	%fd489, %fd480, %fd488;
	ld.global.f64 	%fd490, [%rd2+-341176];
	fma.rn.f64 	%fd491, %fd478, %fd490, %fd489;
	ld.global.f64 	%fd492, [%rd2+-341112];
	fma.rn.f64 	%fd493, %fd492, 0d0000000000000000, %fd491;
	fma.rn.f64 	%fd494, %fd493, %fd5, %fd486;
	fma.rn.f64 	%fd495, %fd493, %fd4, %fd487;
	ld.global.f64 	%fd496, [%rd2+-341136];
	mul.f64 	%fd497, %fd480, %fd496;
	ld.global.f64 	%fd498, [%rd2+-341168];
	fma.rn.f64 	%fd499, %fd478, %fd498, %fd497;
	ld.global.f64 	%fd500, [%rd2+-341104];
	fma.rn.f64 	%fd501, %fd500, 0d0000000000000000, %fd499;
	fma.rn.f64 	%fd502, %fd501, %fd9, %fd494;
	st.global.f64 	[%rd268+3968728], %fd502;
	fma.rn.f64 	%fd503, %fd501, %fd8, %fd495;
	st.global.f64 	[%rd268+4096856], %fd503;
	mul.f64 	%fd504, %fd614, %fd429;
	fma.rn.f64 	%fd505, %fd383, %fd431, %fd504;
	fma.rn.f64 	%fd506, %fd433, 0d0000000000000000, %fd505;
	mul.f64 	%fd507, %fd7, %fd506;
	mul.f64 	%fd508, %fd6, %fd506;
	mul.f64 	%fd509, %fd614, %fd437;
	fma.rn.f64 	%fd510, %fd383, %fd439, %fd509;
	fma.rn.f64 	%fd511, %fd441, 0d0000000000000000, %fd510;
	fma.rn.f64 	%fd512, %fd511, %fd5, %fd507;
	fma.rn.f64 	%fd513, %fd511, %fd4, %fd508;
	mul.f64 	%fd514, %fd614, %fd445;
	fma.rn.f64 	%fd515, %fd383, %fd447, %fd514;
	ld.global.f64 	%fd516, [%rd2+-340848];
	fma.rn.f64 	%fd517, %fd516, 0d0000000000000000, %fd515;
	fma.rn.f64 	%fd518, %fd517, %fd9, %fd512;
	st.global.f64 	[%rd268+3968744], %fd518;
	fma.rn.f64 	%fd519, %fd517, %fd8, %fd513;
	st.global.f64 	[%rd268+4096872], %fd519;
	mul.f64 	%fd520, %fd614, %fd453;
	fma.rn.f64 	%fd521, %fd383, %fd455, %fd520;
	fma.rn.f64 	%fd522, %fd457, 0d0000000000000000, %fd521;
	mul.f64 	%fd523, %fd7, %fd522;
	mul.f64 	%fd524, %fd6, %fd522;
	mul.f64 	%fd525, %fd614, %fd461;
	fma.rn.f64 	%fd526, %fd383, %fd463, %fd525;
	fma.rn.f64 	%fd527, %fd465, 0d0000000000000000, %fd526;
	fma.rn.f64 	%fd528, %fd527, %fd5, %fd523;
	fma.rn.f64 	%fd529, %fd527, %fd4, %fd524;
	mul.f64 	%fd530, %fd614, %fd469;
	fma.rn.f64 	%fd531, %fd383, %fd471, %fd530;
	fma.rn.f64 	%fd532, %fd473, 0d0000000000000000, %fd531;
	fma.rn.f64 	%fd533, %fd532, %fd9, %fd528;
	st.global.f64 	[%rd268+3968752], %fd533;
	fma.rn.f64 	%fd534, %fd532, %fd8, %fd529;
	st.global.f64 	[%rd268+4096880], %fd534;
	neg.f64 	%fd535, %fd480;
	mul.f64 	%fd536, %fd477, %fd479;
	neg.f64 	%fd537, %fd536;
	fma.rn.f64 	%fd538, %fd535, %fd482, %fd537;
	fma.rn.f64 	%fd539, %fd484, 0d0000000000000000, %fd538;
	mul.f64 	%fd540, %fd7, %fd539;
	mul.f64 	%fd541, %fd6, %fd539;
	mul.f64 	%fd542, %fd477, %fd488;
	neg.f64 	%fd543, %fd542;
	fma.rn.f64 	%fd544, %fd535, %fd490, %fd543;
	fma.rn.f64 	%fd545, %fd492, 0d0000000000000000, %fd544;
	fma.rn.f64 	%fd546, %fd545, %fd5, %fd540;
	fma.rn.f64 	%fd547, %fd545, %fd4, %fd541;
	mul.f64 	%fd548, %fd477, %fd496;
	neg.f64 	%fd549, %fd548;
	fma.rn.f64 	%fd550, %fd535, %fd498, %fd549;
	fma.rn.f64 	%fd551, %fd500, 0d0000000000000000, %fd550;
	fma.rn.f64 	%fd552, %fd551, %fd9, %fd546;
	st.global.f64 	[%rd268+3968760], %fd552;
	fma.rn.f64 	%fd553, %fd551, %fd8, %fd547;
	st.global.f64 	[%rd268+4096888], %fd553;
	mul.f64 	%fd554, %fd429, 0d0000000000000000;
	ld.global.f64 	%fd555, [%rd2+-340928];
	fma.rn.f64 	%fd556, %fd555, 0d0000000000000000, %fd554;
	add.f64 	%fd557, %fd433, %fd556;
	mul.f64 	%fd558, %fd7, %fd557;
	mul.f64 	%fd559, %fd6, %fd557;
	mul.f64 	%fd560, %fd437, 0d0000000000000000;
	fma.rn.f64 	%fd561, %fd439, 0d0000000000000000, %fd560;
	add.f64 	%fd562, %fd441, %fd561;
	fma.rn.f64 	%fd563, %fd562, %fd5, %fd558;
	fma.rn.f64 	%fd564, %fd562, %fd4, %fd559;
	mul.f64 	%fd565, %fd445, 0d0000000000000000;
	fma.rn.f64 	%fd566, %fd447, 0d0000000000000000, %fd565;
	add.f64 	%fd567, %fd516, %fd566;
	fma.rn.f64 	%fd568, %fd567, %fd9, %fd563;
	st.global.f64 	[%rd268+3968776], %fd568;
	fma.rn.f64 	%fd569, %fd567, %fd8, %fd564;
	st.global.f64 	[%rd268+4096904], %fd569;
	mul.f64 	%fd570, %fd453, 0d0000000000000000;
	ld.global.f64 	%fd571, [%rd2+-340800];
	fma.rn.f64 	%fd572, %fd571, 0d0000000000000000, %fd570;
	add.f64 	%fd573, %fd457, %fd572;
	mul.f64 	%fd574, %fd7, %fd573;
	mul.f64 	%fd575, %fd6, %fd573;
	mul.f64 	%fd576, %fd461, 0d0000000000000000;
	fma.rn.f64 	%fd577, %fd463, 0d0000000000000000, %fd576;
	add.f64 	%fd578, %fd465, %fd577;
	fma.rn.f64 	%fd579, %fd578, %fd5, %fd574;
	fma.rn.f64 	%fd580, %fd578, %fd4, %fd575;
	mul.f64 	%fd581, %fd469, 0d0000000000000000;
	ld.global.f64 	%fd582, [%rd2+-340784];
	fma.rn.f64 	%fd583, %fd582, 0d0000000000000000, %fd581;
	add.f64 	%fd584, %fd473, %fd583;
	fma.rn.f64 	%fd585, %fd584, %fd9, %fd579;
	st.global.f64 	[%rd268+3968784], %fd585;
	fma.rn.f64 	%fd586, %fd584, %fd8, %fd580;
	st.global.f64 	[%rd268+4096912], %fd586;
	mul.f64 	%fd587, %fd479, 0d0000000000000000;
	ld.global.f64 	%fd588, [%rd2+-341184];
	fma.rn.f64 	%fd589, %fd588, 0d0000000000000000, %fd587;
	fma.rn.f64 	%fd590, %fd484, 0d0000000000000000, %fd589;
	mul.f64 	%fd591, %fd7, %fd590;
	mul.f64 	%fd592, %fd6, %fd590;
	mul.f64 	%fd593, %fd488, 0d0000000000000000;
	fma.rn.f64 	%fd594, %fd490, 0d0000000000000000, %fd593;
	fma.rn.f64 	%fd595, %fd492, 0d0000000000000000, %fd594;
	fma.rn.f64 	%fd596, %fd595, %fd5, %fd591;
	fma.rn.f64 	%fd597, %fd595, %fd4, %fd592;
	mul.f64 	%fd598, %fd496, 0d0000000000000000;
	ld.global.f64 	%fd599, [%rd2+-341168];
	fma.rn.f64 	%fd600, %fd599, 0d0000000000000000, %fd598;
	fma.rn.f64 	%fd601, %fd500, 0d0000000000000000, %fd600;
	fma.rn.f64 	%fd602, %fd601, %fd9, %fd596;
	st.global.f64 	[%rd268+3968792], %fd602;
	fma.rn.f64 	%fd603, %fd601, %fd8, %fd597;
	st.global.f64 	[%rd268+4096920], %fd603;
	setp.lt.s32 	%p97, %r216, %r2;
	mov.u32 	%r217, %r8;
	@%p97 bra 	$L__BB12_4;

$L__BB12_77:
	bar.sync 	0;

$L__BB12_78:
	ret;

}
	// .globl	ClCalculateIter1Mrqcof2Curve1
.entry ClCalculateIter1Mrqcof2Curve1(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof2Curve1_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof2Curve1_param_1,
	.param .u32 ClCalculateIter1Mrqcof2Curve1_param_2,
	.param .u32 ClCalculateIter1Mrqcof2Curve1_param_3
)
{
	.local .align 16 .b8 	__local_depot13[10000];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<70>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<260>;
	.reg .f64 	%fd<332>;
	.reg .b64 	%rd<224>;
	// demoted variable
	.shared .align 8 .b8 ClCalculateIter1Mrqcof2Curve1_$_tmave[1024];

	mov.u64 	%SPL, __local_depot13;
	ld.param.u64 	%rd42, [ClCalculateIter1Mrqcof2Curve1_param_0];
	ld.param.u64 	%rd43, [ClCalculateIter1Mrqcof2Curve1_param_1];
	ld.param.u32 	%r108, [ClCalculateIter1Mrqcof2Curve1_param_2];
	ld.param.u32 	%r109, [ClCalculateIter1Mrqcof2Curve1_param_3];
	mov.u32 	%r110, %ctaid.x;
	mov.b32 	%r111, %envreg0;
	add.s32 	%r112, %r111, %r110;
	mov.u32 	%r1, %tid.x;
	cvt.s64.s32 	%rd1, %r112;
	mul.wide.s32 	%rd44, %r112, 4232760;
	add.s64 	%rd45, %rd42, %rd44;
	add.s64 	%rd2, %rd45, 4229304;
	ld.global.u32 	%r113, [%rd45+4229304];
	setp.ne.s32 	%p1, %r113, 0;
	@%p1 bra 	$L__BB13_91;
	bra.uni 	$L__BB13_1;

$L__BB13_91:
	ret;

$L__BB13_1:
	ld.global.u32 	%r114, [%rd2+8];
	setp.eq.s32 	%p2, %r114, 0;
	@%p2 bra 	$L__BB13_91;

	add.s32 	%r2, %r109, 1;
	ld.global.u32 	%r3, [%rd2+-12];
	ld.global.f64 	%fd331, [%rd2+-96];
	and.b32  	%r115, %r109, 127;
	setp.ne.s32 	%p3, %r115, 0;
	selp.u32 	%r116, 1, 0, %p3;
	shr.s32 	%r117, %r109, 31;
	shr.u32 	%r118, %r117, 25;
	add.s32 	%r119, %r109, %r118;
	shr.s32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, %r116;
	mul.lo.s32 	%r4, %r121, %r1;
	add.s32 	%r122, %r4, %r121;
	min.s32 	%r5, %r122, %r109;
	add.s32 	%r258, %r4, 1;
	setp.ge.s32 	%p4, %r4, %r5;
	@%p4 bra 	$L__BB13_50;

	add.u64 	%rd4, %SPL, 0;
	setp.eq.s32 	%p5, %r108, 0;
	selp.b32 	%r7, 1, 2, %p5;
	setp.ne.s32 	%p6, %r108, 0;
	selp.u32 	%r8, 1, 0, %p6;
	shl.b32 	%r9, %r2, %r8;
	mul.lo.s64 	%rd47, %rd1, 4232760;
	add.s64 	%rd48, %rd42, %rd47;
	add.s64 	%rd5, %rd48, 8;
	add.s64 	%rd6, %rd4, 2;
	add.u64 	%rd7, %SPL, 2000;
	add.s64 	%rd8, %rd7, 8;
	mul.wide.s32 	%rd50, %r109, 8;
	add.s64 	%rd9, %rd50, 8;
	shl.b32 	%r123, %r109, 1;
	add.s32 	%r10, %r123, 2;
	add.s32 	%r11, %r9, %r109;
	mov.u32 	%r227, %r258;

$L__BB13_4:
	mov.u32 	%r12, %r227;
	ld.global.u32 	%r13, [%rd43+4387964];
	ld.global.u32 	%r14, [%rd43+4387936];
	add.s32 	%r124, %r14, -1;
	mul.wide.s32 	%rd53, %r124, 8;
	add.s64 	%rd54, %rd48, %rd53;
	add.s64 	%rd10, %rd54, 3883256;
	ld.global.f64 	%fd2, [%rd54+3883256];
	mov.f64 	%fd116, 0d4338000000000000;
	mov.f64 	%fd117, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd118, %fd2, %fd117, %fd116;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r15, %temp}, %fd118;
	}
	mov.f64 	%fd119, 0dC338000000000000;
	add.rn.f64 	%fd120, %fd118, %fd119;
	mov.f64 	%fd121, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd122, %fd120, %fd121, %fd2;
	mov.f64 	%fd123, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd124, %fd120, %fd123, %fd122;
	mov.f64 	%fd125, 0d3E928AF3FCA213EA;
	mov.f64 	%fd126, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd127, %fd126, %fd124, %fd125;
	mov.f64 	%fd128, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd129, %fd127, %fd124, %fd128;
	mov.f64 	%fd130, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd131, %fd129, %fd124, %fd130;
	mov.f64 	%fd132, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd133, %fd131, %fd124, %fd132;
	mov.f64 	%fd134, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd135, %fd133, %fd124, %fd134;
	mov.f64 	%fd136, 0d3F81111111122322;
	fma.rn.f64 	%fd137, %fd135, %fd124, %fd136;
	mov.f64 	%fd138, 0d3FA55555555502A1;
	fma.rn.f64 	%fd139, %fd137, %fd124, %fd138;
	mov.f64 	%fd140, 0d3FC5555555555511;
	fma.rn.f64 	%fd141, %fd139, %fd124, %fd140;
	mov.f64 	%fd142, 0d3FE000000000000B;
	fma.rn.f64 	%fd143, %fd141, %fd124, %fd142;
	mov.f64 	%fd144, 0d3FF0000000000000;
	fma.rn.f64 	%fd145, %fd143, %fd124, %fd144;
	fma.rn.f64 	%fd146, %fd145, %fd124, %fd144;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r16, %temp}, %fd146;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd146;
	}
	shl.b32 	%r125, %r15, 20;
	add.s32 	%r126, %r17, %r125;
	mov.b64 	%fd290, {%r16, %r126};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r127}, %fd2;
	}
	mov.b32 	%f2, %r127;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p7, %f1, 0f4086232B;
	@%p7 bra 	$L__BB13_7;

	setp.lt.f64 	%p8, %fd2, 0d0000000000000000;
	add.f64 	%fd147, %fd2, 0d7FF0000000000000;
	selp.f64 	%fd290, 0d0000000000000000, %fd147, %p8;
	setp.geu.f32 	%p9, %f1, 0f40874800;
	@%p9 bra 	$L__BB13_7;

	shr.u32 	%r128, %r15, 31;
	add.s32 	%r129, %r15, %r128;
	shr.s32 	%r130, %r129, 1;
	shl.b32 	%r131, %r130, 20;
	add.s32 	%r132, %r17, %r131;
	mov.b64 	%fd148, {%r16, %r132};
	sub.s32 	%r133, %r15, %r130;
	shl.b32 	%r134, %r133, 20;
	add.s32 	%r135, %r134, 1072693248;
	mov.u32 	%r136, 0;
	mov.b64 	%fd149, {%r136, %r135};
	mul.f64 	%fd290, %fd148, %fd149;

$L__BB13_7:
	ld.global.f64 	%fd7, [%rd10+8];
	mul.wide.s32 	%rd57, %r12, 8;
	add.s64 	%rd58, %rd48, %rd57;
	ld.global.f64 	%fd8, [%rd58+3920624];
	ld.global.f64 	%fd9, [%rd58+3928632];
	ld.global.f64 	%fd10, [%rd58+3936640];
	ld.global.f64 	%fd11, [%rd58+3944648];
	ld.global.f64 	%fd12, [%rd58+3952656];
	ld.global.f64 	%fd13, [%rd58+3960664];
	mul.wide.s32 	%rd59, %r12, 128;
	add.s64 	%rd60, %rd48, %rd59;
	ld.global.f64 	%fd14, [%rd60+3968712];
	ld.global.f64 	%fd15, [%rd60+3968720];
	ld.global.f64 	%fd16, [%rd60+3968728];
	ld.global.f64 	%fd17, [%rd60+3968744];
	ld.global.f64 	%fd18, [%rd60+3968752];
	ld.global.f64 	%fd19, [%rd60+3968760];
	ld.global.f64 	%fd20, [%rd60+3968776];
	ld.global.f64 	%fd21, [%rd60+3968784];
	ld.global.f64 	%fd22, [%rd60+3968792];
	ld.global.f64 	%fd23, [%rd60+4096840];
	ld.global.f64 	%fd24, [%rd60+4096848];
	ld.global.f64 	%fd25, [%rd60+4096856];
	ld.global.f64 	%fd26, [%rd60+4096872];
	ld.global.f64 	%fd27, [%rd60+4096880];
	ld.global.f64 	%fd28, [%rd60+4096888];
	ld.global.f64 	%fd29, [%rd60+4096904];
	ld.global.f64 	%fd30, [%rd60+4096912];
	ld.global.f64 	%fd31, [%rd60+4096920];
	ld.global.u32 	%r18, [%rd43+4387968];
	setp.lt.s32 	%p10, %r18, 1;
	mov.u32 	%r230, 0;
	mov.f64 	%fd297, 0d0000000000000000;
	mov.f64 	%fd298, %fd297;
	mov.f64 	%fd299, %fd297;
	mov.f64 	%fd300, %fd297;
	mov.f64 	%fd301, %fd297;
	mov.f64 	%fd302, %fd297;
	@%p10 bra 	$L__BB13_12;

	mov.u16 	%rs4, 1;
	mov.u64 	%rd216, %rd5;
	mov.u64 	%rd217, %rd43;
	mov.u64 	%rd218, %rd43;
	mov.u32 	%r228, %r230;

$L__BB13_9:
	ld.global.f64 	%fd38, [%rd217+1784544];
	mul.f64 	%fd162, %fd9, %fd38;
	ld.global.f64 	%fd39, [%rd217+1784536];
	fma.rn.f64 	%fd163, %fd8, %fd39, %fd162;
	ld.global.f64 	%fd40, [%rd217+1784552];
	fma.rn.f64 	%fd41, %fd10, %fd40, %fd163;
	mul.f64 	%fd164, %fd12, %fd38;
	fma.rn.f64 	%fd165, %fd11, %fd39, %fd164;
	fma.rn.f64 	%fd42, %fd13, %fd40, %fd165;
	setp.leu.f64 	%p11, %fd41, 0d3E45798EE2308C3A;
	setp.leu.f64 	%p12, %fd42, 0d3E45798EE2308C3A;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB13_11;

	add.f64 	%fd166, %fd41, %fd42;
	div.rn.f64 	%fd167, %fd7, %fd166;
	add.f64 	%fd168, %fd290, %fd167;
	mul.f64 	%fd169, %fd41, %fd42;
	mul.f64 	%fd170, %fd169, %fd168;
	ld.global.f64 	%fd171, [%rd216];
	fma.rn.f64 	%fd302, %fd171, %fd170, %fd302;
	mul.wide.s32 	%rd61, %r230, 2;
	add.s64 	%rd62, %rd4, %rd61;
	st.local.u16 	[%rd62], %rs4;
	ld.global.f64 	%fd172, [%rd218+1776512];
	mul.f64 	%fd173, %fd170, %fd172;
	mul.wide.s32 	%rd63, %r230, 8;
	add.s64 	%rd64, %rd7, %rd63;
	st.local.f64 	[%rd64], %fd173;
	add.s32 	%r230, %r230, 1;
	div.rn.f64 	%fd174, %fd42, %fd166;
	mul.f64 	%fd175, %fd174, %fd174;
	mul.f64 	%fd176, %fd290, %fd42;
	fma.rn.f64 	%fd177, %fd7, %fd175, %fd176;
	div.rn.f64 	%fd178, %fd41, %fd166;
	mul.f64 	%fd179, %fd178, %fd178;
	mul.f64 	%fd180, %fd290, %fd41;
	fma.rn.f64 	%fd181, %fd7, %fd179, %fd180;
	mul.f64 	%fd182, %fd17, %fd38;
	fma.rn.f64 	%fd183, %fd39, %fd14, %fd182;
	fma.rn.f64 	%fd184, %fd40, %fd20, %fd183;
	mul.f64 	%fd185, %fd26, %fd38;
	fma.rn.f64 	%fd186, %fd39, %fd23, %fd185;
	fma.rn.f64 	%fd187, %fd40, %fd29, %fd186;
	mul.f64 	%fd188, %fd181, %fd187;
	fma.rn.f64 	%fd189, %fd177, %fd184, %fd188;
	fma.rn.f64 	%fd301, %fd171, %fd189, %fd301;
	mul.f64 	%fd190, %fd18, %fd38;
	fma.rn.f64 	%fd191, %fd39, %fd15, %fd190;
	fma.rn.f64 	%fd192, %fd40, %fd21, %fd191;
	mul.f64 	%fd193, %fd27, %fd38;
	fma.rn.f64 	%fd194, %fd39, %fd24, %fd193;
	fma.rn.f64 	%fd195, %fd40, %fd30, %fd194;
	mul.f64 	%fd196, %fd181, %fd195;
	fma.rn.f64 	%fd197, %fd177, %fd192, %fd196;
	fma.rn.f64 	%fd300, %fd171, %fd197, %fd300;
	mul.f64 	%fd198, %fd19, %fd38;
	fma.rn.f64 	%fd199, %fd39, %fd16, %fd198;
	fma.rn.f64 	%fd200, %fd40, %fd22, %fd199;
	mul.f64 	%fd201, %fd28, %fd38;
	fma.rn.f64 	%fd202, %fd39, %fd25, %fd201;
	fma.rn.f64 	%fd203, %fd40, %fd31, %fd202;
	mul.f64 	%fd204, %fd181, %fd203;
	fma.rn.f64 	%fd205, %fd177, %fd200, %fd204;
	fma.rn.f64 	%fd299, %fd171, %fd205, %fd299;
	fma.rn.f64 	%fd298, %fd169, %fd171, %fd298;
	mul.f64 	%fd206, %fd41, %fd171;
	mul.f64 	%fd207, %fd42, %fd206;
	div.rn.f64 	%fd208, %fd207, %fd166;
	add.f64 	%fd297, %fd297, %fd208;

$L__BB13_11:
	add.s64 	%rd218, %rd218, 8;
	add.s64 	%rd217, %rd217, 24;
	add.s16 	%rs4, %rs4, 1;
	add.s64 	%rd216, %rd216, 8;
	add.s32 	%r228, %r228, 1;
	setp.lt.s32 	%p14, %r228, %r18;
	@%p14 bra 	$L__BB13_9;

$L__BB13_12:
	mul.wide.s32 	%rd206, %r12, 8;
	add.s64 	%rd205, %rd48, %rd206;
	add.s64 	%rd204, %rd205, 3920624;
	add.s32 	%r140, %r13, -2;
	mad.lo.s32 	%r141, %r140, %r2, %r12;
	ld.global.f64 	%fd61, [%rd204+-32032];
	mul.f64 	%fd209, %fd301, %fd61;
	mul.wide.s32 	%rd65, %r141, 8;
	add.s64 	%rd68, %rd48, %rd65;
	add.s64 	%rd69, %rd68, 2264032;
	st.global.f64 	[%rd68+2264032], %fd209;
	mul.f64 	%fd210, %fd300, %fd61;
	cvt.s64.s32 	%rd19, %r2;
	add.s64 	%rd70, %rd69, %rd9;
	st.global.f64 	[%rd70], %fd210;
	mul.f64 	%fd211, %fd299, %fd61;
	add.s64 	%rd71, %rd70, %rd9;
	st.global.f64 	[%rd71], %fd211;
	ld.global.f64 	%fd212, [%rd204+-24024];
	mul.f64 	%fd213, %fd302, %fd212;
	add.s64 	%rd72, %rd71, %rd9;
	st.global.f64 	[%rd72], %fd213;
	ld.global.f64 	%fd214, [%rd204+-16016];
	mul.f64 	%fd215, %fd302, %fd214;
	add.s64 	%rd73, %rd72, %rd9;
	st.global.f64 	[%rd73], %fd215;
	ld.global.f64 	%fd216, [%rd204+-8008];
	mul.f64 	%fd217, %fd302, %fd216;
	add.s64 	%rd74, %rd73, %rd9;
	st.global.f64 	[%rd74], %fd217;
	mul.f64 	%fd218, %fd298, %fd61;
	mul.f64 	%fd219, %fd290, %fd218;
	add.s32 	%r142, %r14, 1;
	sub.s32 	%r143, %r142, %r13;
	mul.lo.s32 	%r144, %r2, %r143;
	mul.wide.s32 	%rd75, %r144, 8;
	add.s64 	%rd76, %rd69, %rd75;
	st.global.f64 	[%rd76], %fd219;
	mul.f64 	%fd220, %fd297, %fd61;
	add.s32 	%r145, %r14, 2;
	sub.s32 	%r146, %r145, %r13;
	mul.lo.s32 	%r147, %r2, %r146;
	mul.wide.s32 	%rd77, %r147, 8;
	add.s64 	%rd20, %rd69, %rd77;
	st.global.f64 	[%rd20], %fd220;
	mul.f64 	%fd221, %fd302, %fd61;
	st.global.f64 	[%rd204+-46984], %fd221;
	add.s32 	%r25, %r13, -3;
	ld.global.u32 	%r26, [%rd43+4387972];
	shl.b32 	%r234, %r26, %r8;
	add.s32 	%r241, %r12, %r9;
	setp.eq.s32 	%p15, %r230, 0;
	@%p15 bra 	$L__BB13_41;

	setp.gt.s32 	%p16, %r7, %r25;
	@%p16 bra 	$L__BB13_49;

	shl.b32 	%r29, %r26, 1;
	ld.local.f64 	%fd62, [%rd7];
	ld.local.s16 	%r30, [%rd4];
	add.s32 	%r31, %r230, -2;
	add.s32 	%r149, %r230, -1;
	and.b32  	%r32, %r149, 3;
	sub.s32 	%r33, %r149, %r32;
	mul.lo.s32 	%r150, %r2, %r14;
	sub.s32 	%r34, %r9, %r150;
	add.s64 	%rd21, %rd20, 8;
	sub.s32 	%r35, %r11, %r150;
	add.s32 	%r235, %r234, %r26;
	mov.u32 	%r232, 0;
	mov.u32 	%r233, %r7;

$L__BB13_15:
	add.s32 	%r151, %r234, %r30;
	mul.wide.s32 	%rd80, %r151, 8;
	add.s64 	%rd81, %rd48, %rd80;
	ld.global.f64 	%fd223, [%rd81+8008];
	mul.f64 	%fd323, %fd62, %fd223;
	setp.ge.s32 	%p17, %r233, %r25;
	mov.f64 	%fd312, 0d0000000000000000;
	@%p17 bra 	$L__BB13_17;

	add.s32 	%r152, %r235, %r30;
	mul.wide.s32 	%rd84, %r152, 8;
	add.s64 	%rd85, %rd48, %rd84;
	ld.global.f64 	%fd224, [%rd85+8008];
	mul.f64 	%fd312, %fd62, %fd224;

$L__BB13_17:
	setp.lt.s32 	%p18, %r230, 2;
	@%p18 bra 	$L__BB13_38;

	setp.lt.u32 	%p19, %r31, 3;
	mov.u32 	%r238, 1;
	@%p19 bra 	$L__BB13_29;

	mov.u32 	%r237, %r33;
	mov.u64 	%rd219, %rd6;
	mov.u64 	%rd220, %rd8;

$L__BB13_20:
	ld.local.s16 	%r43, [%rd219];
	add.s32 	%r155, %r234, %r43;
	mul.wide.s32 	%rd88, %r155, 8;
	add.s64 	%rd89, %rd48, %rd88;
	ld.global.f64 	%fd226, [%rd89+8008];
	ld.local.f64 	%fd68, [%rd220];
	fma.rn.f64 	%fd69, %fd68, %fd226, %fd323;
	@%p17 bra 	$L__BB13_22;

	add.s32 	%r156, %r235, %r43;
	mul.wide.s32 	%rd92, %r156, 8;
	add.s64 	%rd93, %rd48, %rd92;
	ld.global.f64 	%fd227, [%rd93+8008];
	fma.rn.f64 	%fd312, %fd68, %fd227, %fd312;

$L__BB13_22:
	ld.local.s16 	%r44, [%rd219+2];
	add.s32 	%r157, %r234, %r44;
	mul.wide.s32 	%rd96, %r157, 8;
	add.s64 	%rd97, %rd48, %rd96;
	ld.global.f64 	%fd228, [%rd97+8008];
	ld.local.f64 	%fd72, [%rd220+8];
	fma.rn.f64 	%fd73, %fd72, %fd228, %fd69;
	@%p17 bra 	$L__BB13_24;

	add.s32 	%r158, %r235, %r44;
	mul.wide.s32 	%rd100, %r158, 8;
	add.s64 	%rd101, %rd48, %rd100;
	ld.global.f64 	%fd229, [%rd101+8008];
	fma.rn.f64 	%fd312, %fd72, %fd229, %fd312;

$L__BB13_24:
	ld.local.s16 	%r45, [%rd219+4];
	add.s32 	%r159, %r234, %r45;
	mul.wide.s32 	%rd104, %r159, 8;
	add.s64 	%rd105, %rd48, %rd104;
	ld.global.f64 	%fd230, [%rd105+8008];
	ld.local.f64 	%fd76, [%rd220+16];
	fma.rn.f64 	%fd77, %fd76, %fd230, %fd73;
	@%p17 bra 	$L__BB13_26;

	add.s32 	%r160, %r235, %r45;
	mul.wide.s32 	%rd108, %r160, 8;
	add.s64 	%rd109, %rd48, %rd108;
	ld.global.f64 	%fd231, [%rd109+8008];
	fma.rn.f64 	%fd312, %fd76, %fd231, %fd312;

$L__BB13_26:
	ld.local.s16 	%r46, [%rd219+6];
	add.s32 	%r161, %r234, %r46;
	mul.wide.s32 	%rd112, %r161, 8;
	add.s64 	%rd113, %rd48, %rd112;
	ld.global.f64 	%fd232, [%rd113+8008];
	ld.local.f64 	%fd80, [%rd220+24];
	fma.rn.f64 	%fd323, %fd80, %fd232, %fd77;
	@%p17 bra 	$L__BB13_28;

	add.s32 	%r162, %r235, %r46;
	mul.wide.s32 	%rd116, %r162, 8;
	add.s64 	%rd117, %rd48, %rd116;
	ld.global.f64 	%fd233, [%rd117+8008];
	fma.rn.f64 	%fd312, %fd80, %fd233, %fd312;

$L__BB13_28:
	add.s32 	%r238, %r238, 4;
	add.s32 	%r237, %r237, -4;
	setp.ne.s32 	%p24, %r237, 0;
	add.s64 	%rd219, %rd219, 8;
	add.s64 	%rd220, %rd220, 32;
	@%p24 bra 	$L__BB13_20;

$L__BB13_29:
	setp.eq.s32 	%p25, %r32, 0;
	@%p25 bra 	$L__BB13_38;

	mul.wide.s32 	%rd118, %r238, 8;
	add.s64 	%rd26, %rd7, %rd118;
	mul.wide.s32 	%rd119, %r238, 2;
	add.s64 	%rd27, %rd4, %rd119;
	ld.local.s16 	%r50, [%rd27];
	add.s32 	%r163, %r234, %r50;
	mul.wide.s32 	%rd122, %r163, 8;
	add.s64 	%rd123, %rd48, %rd122;
	ld.global.f64 	%fd234, [%rd123+8008];
	ld.local.f64 	%fd88, [%rd26];
	fma.rn.f64 	%fd323, %fd88, %fd234, %fd323;
	@%p17 bra 	$L__BB13_32;

	add.s32 	%r164, %r235, %r50;
	mul.wide.s32 	%rd126, %r164, 8;
	add.s64 	%rd127, %rd48, %rd126;
	ld.global.f64 	%fd235, [%rd127+8008];
	fma.rn.f64 	%fd312, %fd88, %fd235, %fd312;

$L__BB13_32:
	setp.eq.s32 	%p27, %r32, 1;
	@%p27 bra 	$L__BB13_38;

	ld.local.s16 	%r51, [%rd27+2];
	add.s32 	%r165, %r234, %r51;
	mul.wide.s32 	%rd130, %r165, 8;
	add.s64 	%rd131, %rd48, %rd130;
	ld.global.f64 	%fd236, [%rd131+8008];
	ld.local.f64 	%fd92, [%rd26+8];
	fma.rn.f64 	%fd323, %fd92, %fd236, %fd323;
	@%p17 bra 	$L__BB13_35;

	add.s32 	%r166, %r235, %r51;
	mul.wide.s32 	%rd134, %r166, 8;
	add.s64 	%rd135, %rd48, %rd134;
	ld.global.f64 	%fd237, [%rd135+8008];
	fma.rn.f64 	%fd312, %fd92, %fd237, %fd312;

$L__BB13_35:
	setp.eq.s32 	%p29, %r32, 2;
	@%p29 bra 	$L__BB13_38;

	ld.local.s16 	%r52, [%rd27+4];
	add.s32 	%r167, %r234, %r52;
	mul.wide.s32 	%rd138, %r167, 8;
	add.s64 	%rd139, %rd48, %rd138;
	ld.global.f64 	%fd238, [%rd139+8008];
	ld.local.f64 	%fd96, [%rd26+16];
	fma.rn.f64 	%fd323, %fd96, %fd238, %fd323;
	@%p17 bra 	$L__BB13_38;

	add.s32 	%r168, %r235, %r52;
	mul.wide.s32 	%rd142, %r168, 8;
	add.s64 	%rd143, %rd48, %rd142;
	ld.global.f64 	%fd239, [%rd143+8008];
	fma.rn.f64 	%fd312, %fd96, %fd239, %fd312;

$L__BB13_38:
	mul.lo.s32 	%r53, %r10, %r232;
	mul.f64 	%fd240, %fd61, %fd323;
	add.s32 	%r169, %r34, %r53;
	mul.wide.s32 	%rd144, %r169, 8;
	add.s64 	%rd145, %rd20, %rd144;
	st.global.f64 	[%rd145], %fd240;
	@%p17 bra 	$L__BB13_40;

	mul.f64 	%fd241, %fd61, %fd312;
	add.s32 	%r170, %r35, %r53;
	mul.wide.s32 	%rd146, %r170, 8;
	add.s64 	%rd147, %rd21, %rd146;
	st.global.f64 	[%rd147], %fd241;

$L__BB13_40:
	add.s32 	%r233, %r233, 2;
	add.s32 	%r234, %r234, %r29;
	add.s32 	%r235, %r235, %r29;
	setp.gt.s32 	%p32, %r233, %r25;
	add.s32 	%r232, %r232, 1;
	@%p32 bra 	$L__BB13_49;
	bra.uni 	$L__BB13_15;

$L__BB13_41:
	setp.lt.s32 	%p33, %r13, 4;
	@%p33 bra 	$L__BB13_49;

	add.s32 	%r171, %r13, -4;
	and.b32  	%r58, %r25, 3;
	setp.lt.u32 	%p34, %r171, 3;
	@%p34 bra 	$L__BB13_45;

	sub.s32 	%r240, %r25, %r58;

$L__BB13_44:
	mul.wide.s32 	%rd150, %r241, 8;
	add.s64 	%rd151, %rd48, %rd150;
	add.s64 	%rd152, %rd151, 2264032;
	mov.u64 	%rd153, 0;
	st.global.u64 	[%rd151+2264032], %rd153;
	add.s64 	%rd154, %rd152, %rd9;
	st.global.u64 	[%rd154], %rd153;
	add.s32 	%r172, %r241, %r2;
	add.s32 	%r173, %r172, %r2;
	add.s64 	%rd155, %rd154, %rd9;
	st.global.u64 	[%rd155], %rd153;
	add.s32 	%r174, %r173, %r2;
	add.s64 	%rd156, %rd155, %rd9;
	st.global.u64 	[%rd156], %rd153;
	add.s32 	%r241, %r174, %r2;
	add.s32 	%r240, %r240, -4;
	setp.ne.s32 	%p35, %r240, 0;
	@%p35 bra 	$L__BB13_44;

$L__BB13_45:
	setp.eq.s32 	%p36, %r58, 0;
	@%p36 bra 	$L__BB13_49;

	mul.wide.s32 	%rd159, %r241, 8;
	add.s64 	%rd160, %rd48, %rd159;
	add.s64 	%rd28, %rd160, 2264032;
	mov.u64 	%rd161, 0;
	st.global.u64 	[%rd160+2264032], %rd161;
	setp.eq.s32 	%p37, %r58, 1;
	@%p37 bra 	$L__BB13_49;

	shl.b64 	%rd162, %rd19, 3;
	add.s64 	%rd29, %rd28, %rd162;
	st.global.u64 	[%rd29], %rd161;
	setp.eq.s32 	%p38, %r58, 2;
	@%p38 bra 	$L__BB13_49;

	add.s64 	%rd165, %rd29, %rd162;
	mov.u64 	%rd166, 0;
	st.global.u64 	[%rd165], %rd166;

$L__BB13_49:
	add.s32 	%r227, %r12, 1;
	setp.lt.s32 	%p39, %r12, %r5;
	@%p39 bra 	$L__BB13_4;

$L__BB13_50:
	ld.param.u32 	%r201, [ClCalculateIter1Mrqcof2Curve1_param_2];
	bar.sync 	0;
	setp.ne.s32 	%p40, %r201, 1;
	@%p40 bra 	$L__BB13_89;

	mov.u32 	%r219, %tid.x;
	ld.global.u32 	%r175, [%rd43+4387936];
	shr.s32 	%r176, %r175, 31;
	shr.u32 	%r177, %r176, 25;
	add.s32 	%r178, %r175, %r177;
	shr.s32 	%r179, %r178, 7;
	and.b32  	%r180, %r175, 127;
	setp.ne.s32 	%p41, %r180, 0;
	selp.u32 	%r181, 1, 0, %p41;
	add.s32 	%r182, %r179, %r181;
	mul.lo.s32 	%r183, %r182, %r219;
	add.s32 	%r184, %r183, %r182;
	min.s32 	%r66, %r184, %r175;
	setp.eq.s32 	%p42, %r183, 0;
	selp.b32 	%r185, 2, 1, %p42;
	add.s32 	%r242, %r185, %r183;
	mul.lo.s32 	%r248, %r242, %r2;
	setp.gt.s32 	%p43, %r242, %r66;
	@%p43 bra 	$L__BB13_68;

	ld.param.u32 	%r206, [ClCalculateIter1Mrqcof2Curve1_param_3];
	setp.lt.s32 	%p44, %r206, 2;
	@%p44 bra 	$L__BB13_62;
	bra.uni 	$L__BB13_53;

$L__BB13_62:
	max.s32 	%r86, %r66, %r242;
	add.s32 	%r189, %r86, 1;
	sub.s32 	%r190, %r189, %r242;
	and.b32  	%r251, %r190, 3;
	setp.eq.s32 	%p51, %r251, 0;
	mov.u32 	%r252, %r242;
	@%p51 bra 	$L__BB13_65;

	ld.param.u64 	%rd212, [ClCalculateIter1Mrqcof2Curve1_param_0];
	mul.lo.s64 	%rd181, %rd1, 4232760;
	add.s64 	%rd182, %rd212, %rd181;
	mul.wide.s32 	%rd183, %r242, 8;
	add.s64 	%rd184, %rd182, %rd183;
	add.s64 	%rd222, %rd184, 4224928;
	mul.wide.s32 	%rd185, %r248, 8;
	add.s64 	%rd186, %rd182, %rd185;
	add.s64 	%rd221, %rd186, 2264040;
	mov.u32 	%r252, %r242;

$L__BB13_64:
	.pragma "nounroll";
	ld.global.f64 	%fd253, [%rd221];
	st.global.f64 	[%rd222], %fd253;
	add.s32 	%r248, %r248, 2;
	add.s32 	%r252, %r252, 1;
	add.s64 	%rd222, %rd222, 8;
	add.s64 	%rd221, %rd221, 16;
	add.s32 	%r251, %r251, -1;
	setp.ne.s32 	%p52, %r251, 0;
	@%p52 bra 	$L__BB13_64;

$L__BB13_65:
	sub.s32 	%r191, %r86, %r242;
	setp.lt.u32 	%p53, %r191, 3;
	@%p53 bra 	$L__BB13_68;

	ld.param.u64 	%rd213, [ClCalculateIter1Mrqcof2Curve1_param_0];
	mul.lo.s64 	%rd187, %rd1, 4232760;
	add.s64 	%rd188, %rd213, %rd187;

$L__BB13_67:
	add.s32 	%r192, %r248, 1;
	mul.wide.s32 	%rd189, %r192, 8;
	add.s64 	%rd190, %rd188, %rd189;
	ld.global.f64 	%fd254, [%rd190+2264032];
	mul.wide.s32 	%rd191, %r252, 8;
	add.s64 	%rd192, %rd188, %rd191;
	st.global.f64 	[%rd192+4224928], %fd254;
	ld.global.f64 	%fd255, [%rd190+2264048];
	st.global.f64 	[%rd192+4224936], %fd255;
	ld.global.f64 	%fd256, [%rd190+2264064];
	st.global.f64 	[%rd192+4224944], %fd256;
	ld.global.f64 	%fd257, [%rd190+2264080];
	st.global.f64 	[%rd192+4224952], %fd257;
	add.s32 	%r248, %r248, 8;
	add.s32 	%r99, %r252, 4;
	add.s32 	%r193, %r252, 3;
	setp.lt.s32 	%p54, %r193, %r66;
	mov.u32 	%r252, %r99;
	@%p54 bra 	$L__BB13_67;
	bra.uni 	$L__BB13_68;

$L__BB13_53:
	ld.param.u64 	%rd211, [ClCalculateIter1Mrqcof2Curve1_param_0];
	ld.param.u32 	%r207, [ClCalculateIter1Mrqcof2Curve1_param_3];
	add.s32 	%r186, %r207, -1;
	add.s32 	%r69, %r207, -2;
	and.b32  	%r70, %r186, 3;
	sub.s32 	%r71, %r186, %r70;
	mul.lo.s64 	%rd167, %rd1, 4232760;
	add.s64 	%rd168, %rd211, %rd167;

$L__BB13_54:
	mov.u32 	%r72, %r242;
	add.s32 	%r188, %r248, 1;
	mul.wide.s32 	%rd169, %r188, 8;
	add.s64 	%rd170, %rd168, %rd169;
	ld.global.f64 	%fd325, [%rd170+2264032];
	mul.wide.s32 	%rd171, %r72, 8;
	add.s64 	%rd172, %rd168, %rd171;
	add.s64 	%rd30, %rd172, 4224928;
	st.global.f64 	[%rd172+4224928], %fd325;
	add.s32 	%r246, %r248, 2;
	setp.lt.u32 	%p45, %r69, 3;
	@%p45 bra 	$L__BB13_57;

	mov.u32 	%r245, %r71;

$L__BB13_56:
	mul.wide.s32 	%rd175, %r246, 8;
	add.s64 	%rd176, %rd168, %rd175;
	ld.global.f64 	%fd242, [%rd176+2264032];
	add.f64 	%fd243, %fd325, %fd242;
	st.global.f64 	[%rd30], %fd243;
	ld.global.f64 	%fd244, [%rd176+2264040];
	add.f64 	%fd245, %fd243, %fd244;
	st.global.f64 	[%rd30], %fd245;
	ld.global.f64 	%fd246, [%rd176+2264048];
	add.f64 	%fd247, %fd245, %fd246;
	st.global.f64 	[%rd30], %fd247;
	ld.global.f64 	%fd248, [%rd176+2264056];
	add.f64 	%fd325, %fd247, %fd248;
	st.global.f64 	[%rd30], %fd325;
	add.s32 	%r246, %r246, 4;
	add.s32 	%r245, %r245, -4;
	setp.ne.s32 	%p46, %r245, 0;
	@%p46 bra 	$L__BB13_56;

$L__BB13_57:
	setp.eq.s32 	%p47, %r70, 0;
	mov.u32 	%r248, %r246;
	@%p47 bra 	$L__BB13_61;

	setp.eq.s32 	%p48, %r70, 1;
	mul.wide.s32 	%rd179, %r246, 8;
	add.s64 	%rd180, %rd168, %rd179;
	add.s64 	%rd31, %rd180, 2264032;
	ld.global.f64 	%fd249, [%rd180+2264032];
	add.f64 	%fd105, %fd325, %fd249;
	st.global.f64 	[%rd30], %fd105;
	add.s32 	%r248, %r246, 1;
	@%p48 bra 	$L__BB13_61;

	setp.eq.s32 	%p49, %r70, 2;
	ld.global.f64 	%fd250, [%rd31+8];
	add.f64 	%fd106, %fd105, %fd250;
	st.global.f64 	[%rd30], %fd106;
	add.s32 	%r248, %r246, 2;
	@%p49 bra 	$L__BB13_61;

	ld.global.f64 	%fd251, [%rd31+16];
	add.f64 	%fd252, %fd106, %fd251;
	st.global.f64 	[%rd30], %fd252;
	add.s32 	%r248, %r246, 3;

$L__BB13_61:
	add.s32 	%r242, %r72, 1;
	setp.lt.s32 	%p50, %r72, %r66;
	@%p50 bra 	$L__BB13_54;

$L__BB13_68:
	ld.param.u32 	%r217, [ClCalculateIter1Mrqcof2Curve1_param_3];
	shr.s32 	%r216, %r217, 31;
	shr.u32 	%r215, %r216, 25;
	add.s32 	%r214, %r217, %r215;
	and.b32  	%r213, %r217, 127;
	setp.ne.s32 	%p69, %r213, 0;
	selp.u32 	%r212, 1, 0, %p69;
	shr.s32 	%r211, %r214, 7;
	mov.u32 	%r210, %tid.x;
	add.s32 	%r209, %r211, %r212;
	mul.lo.s32 	%r208, %r209, %r210;
	setp.ge.s32 	%p68, %r208, %r5;
	mul.wide.s32 	%rd193, %r210, 8;
	mov.u64 	%rd194, ClCalculateIter1Mrqcof2Curve1_$_tmave;
	add.s64 	%rd38, %rd194, %rd193;
	mov.u64 	%rd195, 0;
	st.shared.u64 	[%rd38], %rd195;
	@%p68 bra 	$L__BB13_76;

	sub.s32 	%r194, %r5, %r4;
	and.b32  	%r257, %r194, 3;
	setp.eq.s32 	%p56, %r257, 0;
	mov.f64 	%fd330, 0d0000000000000000;
	@%p56 bra 	$L__BB13_72;

	ld.param.u64 	%rd214, [ClCalculateIter1Mrqcof2Curve1_param_0];
	mul.lo.s64 	%rd196, %rd1, 4232760;
	add.s64 	%rd197, %rd214, %rd196;
	mul.wide.s32 	%rd198, %r4, 8;
	add.s64 	%rd199, %rd197, %rd198;
	add.s64 	%rd223, %rd199, 3873648;

$L__BB13_71:
	.pragma "nounroll";
	ld.global.f64 	%fd261, [%rd223];
	add.f64 	%fd330, %fd261, %fd330;
	add.s32 	%r258, %r258, 1;
	add.s64 	%rd223, %rd223, 8;
	add.s32 	%r257, %r257, -1;
	setp.ne.s32 	%p57, %r257, 0;
	@%p57 bra 	$L__BB13_71;

$L__BB13_72:
	mov.u32 	%r195, -2;
	sub.s32 	%r196, %r195, %r4;
	not.b32 	%r197, %r5;
	sub.s32 	%r198, %r196, %r197;
	setp.lt.u32 	%p58, %r198, 3;
	@%p58 bra 	$L__BB13_75;

	ld.param.u64 	%rd215, [ClCalculateIter1Mrqcof2Curve1_param_0];
	mul.lo.s64 	%rd200, %rd1, 4232760;
	add.s64 	%rd201, %rd215, %rd200;

$L__BB13_74:
	mul.wide.s32 	%rd202, %r258, 8;
	add.s64 	%rd203, %rd201, %rd202;
	ld.global.f64 	%fd262, [%rd203+3873640];
	add.f64 	%fd263, %fd262, %fd330;
	ld.global.f64 	%fd264, [%rd203+3873648];
	add.f64 	%fd265, %fd264, %fd263;
	ld.global.f64 	%fd266, [%rd203+3873656];
	add.f64 	%fd267, %fd266, %fd265;
	ld.global.f64 	%fd268, [%rd203+3873664];
	add.f64 	%fd330, %fd268, %fd267;
	add.s32 	%r107, %r258, 4;
	add.s32 	%r199, %r258, 3;
	setp.lt.s32 	%p59, %r199, %r5;
	mov.u32 	%r258, %r107;
	@%p59 bra 	$L__BB13_74;

$L__BB13_75:
	st.shared.f64 	[%rd38], %fd330;

$L__BB13_76:
	mov.u32 	%r220, %tid.x;
	bar.sync 	0;
	setp.gt.s32 	%p60, %r220, 63;
	@%p60 bra 	$L__BB13_78;

	ld.shared.f64 	%fd269, [%rd38];
	ld.shared.f64 	%fd270, [%rd38+512];
	add.f64 	%fd271, %fd270, %fd269;
	st.shared.f64 	[%rd38], %fd271;

$L__BB13_78:
	mov.u32 	%r221, %tid.x;
	bar.sync 	0;
	setp.gt.s32 	%p61, %r221, 31;
	@%p61 bra 	$L__BB13_80;

	ld.shared.f64 	%fd272, [%rd38];
	ld.shared.f64 	%fd273, [%rd38+256];
	add.f64 	%fd274, %fd273, %fd272;
	st.shared.f64 	[%rd38], %fd274;

$L__BB13_80:
	mov.u32 	%r222, %tid.x;
	bar.sync 	0;
	setp.gt.s32 	%p62, %r222, 15;
	@%p62 bra 	$L__BB13_82;

	ld.shared.f64 	%fd275, [%rd38];
	ld.shared.f64 	%fd276, [%rd38+128];
	add.f64 	%fd277, %fd276, %fd275;
	st.shared.f64 	[%rd38], %fd277;

$L__BB13_82:
	mov.u32 	%r223, %tid.x;
	bar.sync 	0;
	setp.gt.s32 	%p63, %r223, 7;
	@%p63 bra 	$L__BB13_84;

	ld.shared.f64 	%fd278, [%rd38];
	ld.shared.f64 	%fd279, [%rd38+64];
	add.f64 	%fd280, %fd279, %fd278;
	st.shared.f64 	[%rd38], %fd280;

$L__BB13_84:
	mov.u32 	%r224, %tid.x;
	bar.sync 	0;
	setp.gt.s32 	%p64, %r224, 3;
	@%p64 bra 	$L__BB13_86;

	ld.shared.f64 	%fd281, [%rd38];
	ld.shared.f64 	%fd282, [%rd38+32];
	add.f64 	%fd283, %fd282, %fd281;
	st.shared.f64 	[%rd38], %fd283;

$L__BB13_86:
	mov.u32 	%r225, %tid.x;
	bar.sync 	0;
	setp.gt.s32 	%p65, %r225, 1;
	@%p65 bra 	$L__BB13_88;

	ld.shared.f64 	%fd284, [%rd38];
	ld.shared.f64 	%fd285, [%rd38+16];
	add.f64 	%fd286, %fd285, %fd284;
	st.shared.f64 	[%rd38], %fd286;

$L__BB13_88:
	mov.u32 	%r226, %tid.x;
	setp.eq.s32 	%p66, %r226, 0;
	bar.sync 	0;
	ld.shared.f64 	%fd287, [ClCalculateIter1Mrqcof2Curve1_$_tmave+8];
	ld.shared.f64 	%fd288, [ClCalculateIter1Mrqcof2Curve1_$_tmave];
	add.f64 	%fd289, %fd288, %fd287;
	selp.f64 	%fd331, %fd289, %fd331, %p66;

$L__BB13_89:
	mov.u32 	%r218, %tid.x;
	setp.ne.s32 	%p67, %r218, 0;
	@%p67 bra 	$L__BB13_91;

	mov.u32 	%r205, %ctaid.x;
	mov.b32 	%r204, %envreg0;
	add.s32 	%r203, %r204, %r205;
	mul.wide.s32 	%rd210, %r203, 4232760;
	ld.param.u64 	%rd209, [ClCalculateIter1Mrqcof2Curve1_param_0];
	add.s64 	%rd208, %rd209, %rd210;
	add.s64 	%rd207, %rd208, 4229304;
	ld.param.u32 	%r202, [ClCalculateIter1Mrqcof2Curve1_param_3];
	add.s32 	%r200, %r3, %r202;
	st.global.u32 	[%rd207+-12], %r200;
	st.global.f64 	[%rd207+-96], %fd331;
	bra.uni 	$L__BB13_91;

}
	// .globl	ClCalculateIter1Mrqcof2Curve2
.entry ClCalculateIter1Mrqcof2Curve2(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof2Curve2_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof2Curve2_param_1,
	.param .u32 ClCalculateIter1Mrqcof2Curve2_param_2,
	.param .u32 ClCalculateIter1Mrqcof2Curve2_param_3
)
{
	.reg .pred 	%p<99>;
	.reg .b32 	%r<503>;
	.reg .f64 	%fd<197>;
	.reg .b64 	%rd<333>;


	ld.param.u64 	%rd30, [ClCalculateIter1Mrqcof2Curve2_param_0];
	ld.param.u64 	%rd31, [ClCalculateIter1Mrqcof2Curve2_param_1];
	ld.param.u32 	%r181, [ClCalculateIter1Mrqcof2Curve2_param_2];
	ld.param.u32 	%r182, [ClCalculateIter1Mrqcof2Curve2_param_3];
	mov.b32 	%r183, %envreg0;
	mov.u32 	%r184, %ctaid.x;
	add.s32 	%r185, %r183, %r184;
	cvt.s64.s32 	%rd1, %r185;
	mul.wide.s32 	%rd32, %r185, 4232760;
	add.s64 	%rd33, %rd30, %rd32;
	add.s64 	%rd2, %rd33, 4229304;
	ld.global.u32 	%r186, [%rd33+4229304];
	setp.ne.s32 	%p1, %r186, 0;
	@%p1 bra 	$L__BB14_133;
	bra.uni 	$L__BB14_1;

$L__BB14_133:
	ret;

$L__BB14_1:
	ld.global.u32 	%r187, [%rd2+8];
	setp.eq.s32 	%p2, %r187, 0;
	@%p2 bra 	$L__BB14_133;

	add.s32 	%r1, %r182, 1;
	and.b32  	%r188, %r182, 127;
	setp.ne.s32 	%p3, %r188, 0;
	selp.u32 	%r189, 1, 0, %p3;
	shr.s32 	%r190, %r182, 31;
	shr.u32 	%r191, %r190, 25;
	add.s32 	%r192, %r182, %r191;
	shr.s32 	%r193, %r192, 7;
	add.s32 	%r194, %r193, %r189;
	mov.u32 	%r2, %tid.x;
	mul.lo.s32 	%r438, %r194, %r2;
	add.s32 	%r195, %r438, %r194;
	min.s32 	%r4, %r195, %r182;
	add.s64 	%rd3, %rd31, 4387928;
	ld.global.v2.u32 	{%r196, %r197}, [%rd31+4387928];
	ld.global.u32 	%r199, [%rd31+4387936];
	shr.s32 	%r200, %r199, 31;
	shr.u32 	%r201, %r200, 25;
	add.s32 	%r202, %r199, %r201;
	shr.s32 	%r203, %r202, 7;
	and.b32  	%r204, %r199, 127;
	setp.ne.s32 	%p4, %r204, 0;
	selp.u32 	%r205, 1, 0, %p4;
	add.s32 	%r206, %r203, %r205;
	mul.lo.s32 	%r5, %r206, %r2;
	add.s32 	%r207, %r5, %r206;
	min.s32 	%r6, %r207, %r199;
	add.s32 	%r7, %r5, 1;
	shr.s32 	%r208, %r196, 31;
	shr.u32 	%r209, %r208, 25;
	add.s32 	%r210, %r196, %r209;
	shr.s32 	%r211, %r210, 7;
	and.b32  	%r212, %r196, 127;
	setp.ne.s32 	%p5, %r212, 0;
	selp.u32 	%r213, 1, 0, %p5;
	add.s32 	%r214, %r211, %r213;
	mul.lo.s32 	%r8, %r214, %r2;
	add.s32 	%r215, %r8, %r214;
	min.s32 	%r9, %r215, %r196;
	add.s32 	%r10, %r8, 1;
	setp.ge.s32 	%p6, %r438, %r4;
	setp.eq.s32 	%p7, %r181, 0;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB14_8;

	ld.global.u32 	%r216, [%rd2+-8];
	cvt.rn.f64.s32 	%fd1, %r182;
	add.s32 	%r439, %r216, %r438;
	mul.lo.s64 	%rd34, %rd1, 4232760;
	add.s64 	%rd35, %rd30, %rd34;

$L__BB14_4:
	add.s32 	%r438, %r438, 1;
	add.s32 	%r440, %r438, %r1;
	mul.wide.s32 	%rd36, %r440, 8;
	add.s64 	%rd37, %rd35, %rd36;
	mov.u64 	%rd38, 0;
	st.global.u64 	[%rd37+2264032], %rd38;
	add.s32 	%r439, %r439, 1;
	mul.wide.s32 	%rd39, %r439, 8;
	add.s64 	%rd40, %rd31, %rd39;
	ld.global.f64 	%fd21, [%rd40+1120304];
	mul.f64 	%fd22, %fd21, %fd1;
	ld.global.f64 	%fd23, [%rd2+-96];
	div.rn.f64 	%fd2, %fd22, %fd23;
	mul.wide.s32 	%rd41, %r438, 8;
	add.s64 	%rd42, %rd35, %rd41;
	ld.global.f64 	%fd24, [%rd42+3873640];
	div.rn.f64 	%fd3, %fd24, %fd23;
	mul.f64 	%fd25, %fd2, %fd24;
	st.global.f64 	[%rd42+3873640], %fd25;
	ld.global.u32 	%r217, [%rd3+8];
	setp.lt.s32 	%p9, %r217, 2;
	@%p9 bra 	$L__BB14_7;

	neg.f64 	%fd4, %fd3;
	mov.u32 	%r441, 2;

$L__BB14_6:
	add.s32 	%r440, %r440, %r1;
	mul.wide.s32 	%rd45, %r440, 8;
	add.s64 	%rd46, %rd35, %rd45;
	mul.wide.s32 	%rd47, %r441, 8;
	add.s64 	%rd48, %rd35, %rd47;
	ld.global.f64 	%fd26, [%rd48+4224928];
	ld.global.f64 	%fd27, [%rd46+2264032];
	fma.rn.f64 	%fd28, %fd4, %fd26, %fd27;
	mul.f64 	%fd29, %fd2, %fd28;
	st.global.f64 	[%rd46+2264032], %fd29;
	add.s32 	%r20, %r441, 1;
	ld.global.u32 	%r219, [%rd3+8];
	setp.lt.s32 	%p10, %r441, %r219;
	mov.u32 	%r441, %r20;
	@%p10 bra 	$L__BB14_6;

$L__BB14_7:
	setp.lt.s32 	%p11, %r438, %r4;
	@%p11 bra 	$L__BB14_4;

$L__BB14_8:
	bar.sync 	0;
	setp.ne.s32 	%p12, %r2, 0;
	@%p12 bra 	$L__BB14_10;

	ld.global.u32 	%r220, [%rd2+-8];
	add.s32 	%r221, %r220, %r182;
	st.global.u32 	[%rd2+-8], %r221;

$L__BB14_10:
	ld.global.u32 	%r502, [%rd2+-4];
	ld.global.f64 	%fd196, [%rd2+-48];
	add.s64 	%rd4, %rd31, 4387124;
	ld.global.u32 	%r222, [%rd3+-804];
	setp.eq.s32 	%p13, %r222, 0;
	mul.lo.s64 	%rd49, %rd1, 4232760;
	add.s64 	%rd50, %rd30, %rd49;
	mul.wide.s32 	%rd51, %r7, 8;
	add.s64 	%rd52, %rd50, %rd51;
	add.s64 	%rd5, %rd52, 4226536;
	@%p13 bra 	$L__BB14_71;

	setp.lt.s32 	%p14, %r182, 1;
	@%p14 bra 	$L__BB14_131;

	mul.lo.s32 	%r22, %r7, %r1;
	not.b32 	%r224, %r5;
	add.s32 	%r23, %r6, %r224;
	not.b32 	%r225, %r8;
	add.s32 	%r24, %r9, %r225;
	sub.s32 	%r226, %r6, %r5;
	and.b32  	%r25, %r226, 3;
	add.s32 	%r26, %r5, 2;
	add.s32 	%r27, %r5, 3;
	sub.s32 	%r227, %r9, %r8;
	and.b32  	%r28, %r227, 3;
	mul.wide.s32 	%rd55, %r10, 8;
	add.s64 	%rd56, %rd50, %rd55;
	add.s64 	%rd6, %rd56, 4226536;
	add.s32 	%r29, %r8, 2;
	add.s32 	%r30, %r8, 3;
	add.s32 	%r31, %r8, 4;
	add.s32 	%r32, %r5, 4;
	mul.wide.s32 	%rd57, %r182, 8;
	add.s64 	%rd7, %rd57, 8;
	mov.u32 	%r442, 1;

$L__BB14_13:
	mul.wide.s32 	%rd60, %r442, 8;
	add.s64 	%rd61, %rd50, %rd60;
	ld.global.f64 	%fd7, [%rd61+3873640];
	add.s32 	%r445, %r442, %r22;
	setp.le.s32 	%p15, %r6, %r5;
	@%p15 bra 	$L__BB14_21;

	add.s32 	%r444, %r5, 1;
	setp.eq.s32 	%p16, %r25, 0;
	@%p16 bra 	$L__BB14_18;

	setp.eq.s32 	%p17, %r25, 1;
	mul.wide.s32 	%rd64, %r445, 8;
	add.s64 	%rd65, %rd50, %rd64;
	add.s64 	%rd8, %rd65, 2264032;
	ld.global.f64 	%fd30, [%rd65+2264032];
	st.global.f64 	[%rd5], %fd30;
	add.s32 	%r445, %r445, %r1;
	mov.u32 	%r444, %r26;
	@%p17 bra 	$L__BB14_18;

	setp.eq.s32 	%p18, %r25, 2;
	cvt.s64.s32 	%rd9, %r1;
	mul.wide.s32 	%rd66, %r1, 8;
	add.s64 	%rd10, %rd8, %rd66;
	ld.global.f64 	%fd31, [%rd10];
	st.global.f64 	[%rd5+8], %fd31;
	add.s32 	%r445, %r445, %r1;
	mov.u32 	%r444, %r27;
	@%p18 bra 	$L__BB14_18;

	shl.b64 	%rd67, %rd9, 3;
	add.s64 	%rd68, %rd10, %rd67;
	ld.global.f64 	%fd32, [%rd68];
	st.global.f64 	[%rd5+16], %fd32;
	add.s32 	%r445, %r445, %r1;
	mov.u32 	%r444, %r32;

$L__BB14_18:
	setp.lt.u32 	%p19, %r23, 3;
	@%p19 bra 	$L__BB14_21;

$L__BB14_20:
	mul.wide.s32 	%rd71, %r445, 8;
	add.s64 	%rd72, %rd50, %rd71;
	add.s64 	%rd73, %rd72, 2264032;
	ld.global.f64 	%fd33, [%rd72+2264032];
	mul.wide.s32 	%rd74, %r444, 8;
	add.s64 	%rd75, %rd50, %rd74;
	st.global.f64 	[%rd75+4226536], %fd33;
	add.s64 	%rd76, %rd73, %rd7;
	ld.global.f64 	%fd34, [%rd76];
	st.global.f64 	[%rd75+4226544], %fd34;
	add.s32 	%r228, %r445, %r1;
	add.s32 	%r229, %r228, %r1;
	add.s64 	%rd77, %rd76, %rd7;
	ld.global.f64 	%fd35, [%rd77];
	st.global.f64 	[%rd75+4226552], %fd35;
	add.s32 	%r230, %r229, %r1;
	add.s64 	%rd78, %rd77, %rd7;
	ld.global.f64 	%fd36, [%rd78];
	st.global.f64 	[%rd75+4226560], %fd36;
	add.s32 	%r43, %r444, 4;
	add.s32 	%r445, %r230, %r1;
	add.s32 	%r231, %r444, 3;
	setp.lt.s32 	%p20, %r231, %r6;
	mov.u32 	%r444, %r43;
	@%p20 bra 	$L__BB14_20;

$L__BB14_21:
	bar.sync 	0;
	add.s32 	%r502, %r502, 1;
	mov.u32 	%r453, 1;
	mul.wide.s32 	%rd79, %r502, 8;
	add.s64 	%rd80, %rd31, %rd79;
	ld.global.f64 	%fd37, [%rd80+1120304];
	mul.f64 	%fd38, %fd37, %fd37;
	rcp.rn.f64 	%fd39, %fd38;
	ld.global.f64 	%fd40, [%rd80+1440320];
	sub.f64 	%fd8, %fd40, %fd7;
	ld.global.f64 	%fd41, [%rd80+1280312];
	mul.f64 	%fd9, %fd41, %fd39;
	ld.global.u32 	%r234, [%rd3];
	setp.lt.s32 	%p21, %r234, 1;
	mov.u32 	%r471, 0;
	@%p21 bra 	$L__BB14_34;

	mov.u32 	%r449, %r471;

$L__BB14_23:
	mov.u32 	%r471, %r453;
	mul.wide.s32 	%rd83, %r471, 8;
	add.s64 	%rd84, %rd50, %rd83;
	add.s64 	%rd11, %rd84, 4226536;
	ld.global.f64 	%fd42, [%rd84+4226536];
	mul.f64 	%fd10, %fd9, %fd42;
	and.b32  	%r237, %r471, 127;
	setp.ne.s32 	%p22, %r237, 0;
	selp.u32 	%r48, 1, 0, %p22;
	shr.u32 	%r238, %r471, 7;
	add.s32 	%r239, %r238, %r48;
	mul.lo.s32 	%r49, %r239, %r2;
	add.s32 	%r240, %r49, %r239;
	min.s32 	%r50, %r240, %r471;
	setp.ge.s32 	%p23, %r49, %r50;
	@%p23 bra 	$L__BB14_31;

	mov.u32 	%r241, -2;
	sub.s32 	%r242, %r241, %r449;
	mul.lo.s32 	%r245, %r2, %r239;
	not.b32 	%r246, %r245;
	add.s32 	%r247, %r239, %r245;
	not.b32 	%r248, %r247;
	max.s32 	%r249, %r242, %r248;
	sub.s32 	%r250, %r246, %r249;
	sub.s32 	%r251, %r241, %r245;
	sub.s32 	%r51, %r251, %r249;
	and.b32  	%r52, %r250, 3;
	setp.eq.s32 	%p24, %r52, 0;
	mov.u32 	%r450, %r49;
	@%p24 bra 	$L__BB14_28;

	add.s32 	%r450, %r49, 1;
	ld.global.u32 	%r252, [%rd3+16];
	mad.lo.s32 	%r253, %r252, %r471, %r450;
	mul.wide.s32 	%rd85, %r253, 8;
	add.s64 	%rd88, %rd50, %rd85;
	mul.wide.s32 	%rd89, %r450, 8;
	add.s64 	%rd90, %rd50, %rd89;
	add.s64 	%rd12, %rd90, 4226536;
	ld.global.f64 	%fd43, [%rd90+4226536];
	ld.global.f64 	%fd44, [%rd88+1940824];
	fma.rn.f64 	%fd45, %fd10, %fd43, %fd44;
	st.global.f64 	[%rd88+1940824], %fd45;
	setp.eq.s32 	%p25, %r52, 1;
	@%p25 bra 	$L__BB14_28;

	add.s32 	%r450, %r49, 2;
	ld.global.u32 	%r254, [%rd3+16];
	mad.lo.s32 	%r255, %r254, %r471, %r450;
	mul.wide.s32 	%rd91, %r255, 8;
	add.s64 	%rd94, %rd50, %rd91;
	ld.global.f64 	%fd46, [%rd12+8];
	ld.global.f64 	%fd47, [%rd94+1940824];
	fma.rn.f64 	%fd48, %fd10, %fd46, %fd47;
	st.global.f64 	[%rd94+1940824], %fd48;
	setp.eq.s32 	%p26, %r52, 2;
	@%p26 bra 	$L__BB14_28;

	add.s32 	%r450, %r49, 3;
	ld.global.u32 	%r256, [%rd3+16];
	mad.lo.s32 	%r257, %r256, %r471, %r450;
	mul.wide.s32 	%rd95, %r257, 8;
	add.s64 	%rd98, %rd50, %rd95;
	ld.global.f64 	%fd49, [%rd12+16];
	ld.global.f64 	%fd50, [%rd98+1940824];
	fma.rn.f64 	%fd51, %fd10, %fd49, %fd50;
	st.global.f64 	[%rd98+1940824], %fd51;

$L__BB14_28:
	setp.lt.u32 	%p27, %r51, 3;
	@%p27 bra 	$L__BB14_31;

$L__BB14_30:
	mul.lo.s32 	%r433, %r239, %r2;
	add.s32 	%r432, %r433, %r239;
	min.s32 	%r431, %r432, %r471;
	ld.global.u32 	%r258, [%rd3+16];
	add.s32 	%r259, %r450, 1;
	mad.lo.s32 	%r260, %r258, %r471, %r259;
	mul.wide.s32 	%rd99, %r260, 8;
	add.s64 	%rd102, %rd50, 1940824;
	add.s64 	%rd103, %rd102, %rd99;
	mul.wide.s32 	%rd104, %r259, 8;
	add.s64 	%rd105, %rd50, %rd104;
	ld.global.f64 	%fd52, [%rd105+4226536];
	ld.global.f64 	%fd53, [%rd103];
	fma.rn.f64 	%fd54, %fd10, %fd52, %fd53;
	st.global.f64 	[%rd103], %fd54;
	ld.global.u32 	%r261, [%rd3+16];
	mad.lo.s32 	%r262, %r261, %r471, %r450;
	add.s32 	%r263, %r262, 2;
	mul.wide.s32 	%rd106, %r263, 8;
	add.s64 	%rd107, %rd102, %rd106;
	ld.global.f64 	%fd55, [%rd105+4226544];
	ld.global.f64 	%fd56, [%rd107];
	fma.rn.f64 	%fd57, %fd10, %fd55, %fd56;
	st.global.f64 	[%rd107], %fd57;
	ld.global.u32 	%r264, [%rd3+16];
	mad.lo.s32 	%r265, %r264, %r471, %r450;
	add.s32 	%r266, %r265, 3;
	mul.wide.s32 	%rd108, %r266, 8;
	add.s64 	%rd109, %rd102, %rd108;
	ld.global.f64 	%fd58, [%rd105+4226552];
	ld.global.f64 	%fd59, [%rd109];
	fma.rn.f64 	%fd60, %fd10, %fd58, %fd59;
	st.global.f64 	[%rd109], %fd60;
	ld.global.u32 	%r267, [%rd3+16];
	add.s32 	%r450, %r450, 4;
	mad.lo.s32 	%r268, %r267, %r471, %r450;
	mul.wide.s32 	%rd110, %r268, 8;
	add.s64 	%rd111, %rd102, %rd110;
	ld.global.f64 	%fd61, [%rd105+4226560];
	ld.global.f64 	%fd62, [%rd111];
	fma.rn.f64 	%fd63, %fd10, %fd61, %fd62;
	st.global.f64 	[%rd111], %fd63;
	setp.lt.s32 	%p28, %r450, %r431;
	@%p28 bra 	$L__BB14_30;

$L__BB14_31:
	bar.sync 	0;
	@%p12 bra 	$L__BB14_33;

	ld.global.f64 	%fd64, [%rd11+-341672];
	fma.rn.f64 	%fd65, %fd8, %fd10, %fd64;
	st.global.f64 	[%rd11+-341672], %fd65;

$L__BB14_33:
	bar.sync 	0;
	add.s32 	%r453, %r471, 1;
	ld.global.u32 	%r269, [%rd3];
	setp.lt.s32 	%p30, %r471, %r269;
	mov.u32 	%r449, %r471;
	@%p30 bra 	$L__BB14_23;

$L__BB14_34:
	ld.global.u32 	%r470, [%rd3+4];
	setp.gt.s32 	%p31, %r453, %r470;
	@%p31 bra 	$L__BB14_70;

	mov.u32 	%r455, 0;
	mov.u32 	%r456, %r453;

$L__BB14_36:
	cvt.s64.s32 	%rd13, %r456;
	mul.wide.s32 	%rd112, %r456, 4;
	add.s64 	%rd113, %rd31, %rd112;
	ld.global.u32 	%r271, [%rd113+4387120];
	setp.eq.s32 	%p32, %r271, 0;
	@%p32 bra 	$L__BB14_69;

	setp.le.s32 	%p33, %r9, %r8;
	add.s32 	%r471, %r471, 1;
	shl.b64 	%rd116, %rd13, 3;
	add.s64 	%rd117, %rd50, %rd116;
	ld.global.f64 	%fd66, [%rd117+4226536];
	mul.f64 	%fd11, %fd9, %fd66;
	@%p33 bra 	$L__BB14_45;

	setp.eq.s32 	%p34, %r28, 0;
	mov.u32 	%r458, %r10;
	@%p34 bra 	$L__BB14_42;

	setp.eq.s32 	%p35, %r28, 1;
	ld.global.u32 	%r272, [%rd3+16];
	mad.lo.s32 	%r273, %r272, %r471, %r10;
	mul.wide.s32 	%rd118, %r273, 8;
	add.s64 	%rd121, %rd50, %rd118;
	ld.global.f64 	%fd67, [%rd6];
	ld.global.f64 	%fd68, [%rd121+1940824];
	fma.rn.f64 	%fd69, %fd11, %fd67, %fd68;
	st.global.f64 	[%rd121+1940824], %fd69;
	mov.u32 	%r458, %r29;
	@%p35 bra 	$L__BB14_42;

	setp.eq.s32 	%p36, %r28, 2;
	ld.global.u32 	%r274, [%rd3+16];
	mad.lo.s32 	%r275, %r274, %r471, %r29;
	mul.wide.s32 	%rd122, %r275, 8;
	add.s64 	%rd125, %rd50, %rd122;
	ld.global.f64 	%fd70, [%rd6+8];
	ld.global.f64 	%fd71, [%rd125+1940824];
	fma.rn.f64 	%fd72, %fd11, %fd70, %fd71;
	st.global.f64 	[%rd125+1940824], %fd72;
	mov.u32 	%r458, %r30;
	@%p36 bra 	$L__BB14_42;

	ld.global.u32 	%r276, [%rd3+16];
	mad.lo.s32 	%r277, %r276, %r471, %r30;
	mul.wide.s32 	%rd126, %r277, 8;
	add.s64 	%rd129, %rd50, %rd126;
	ld.global.f64 	%fd73, [%rd6+16];
	ld.global.f64 	%fd74, [%rd129+1940824];
	fma.rn.f64 	%fd75, %fd11, %fd73, %fd74;
	st.global.f64 	[%rd129+1940824], %fd75;
	mov.u32 	%r458, %r31;

$L__BB14_42:
	setp.lt.u32 	%p37, %r24, 3;
	@%p37 bra 	$L__BB14_45;

$L__BB14_44:
	ld.global.u32 	%r278, [%rd3+16];
	mad.lo.s32 	%r279, %r278, %r471, %r458;
	mul.wide.s32 	%rd130, %r279, 8;
	add.s64 	%rd133, %rd50, 1940824;
	add.s64 	%rd134, %rd133, %rd130;
	mul.wide.s32 	%rd135, %r458, 8;
	add.s64 	%rd136, %rd50, %rd135;
	ld.global.f64 	%fd76, [%rd136+4226536];
	ld.global.f64 	%fd77, [%rd134];
	fma.rn.f64 	%fd78, %fd11, %fd76, %fd77;
	st.global.f64 	[%rd134], %fd78;
	ld.global.u32 	%r280, [%rd3+16];
	mad.lo.s32 	%r281, %r280, %r471, %r458;
	add.s32 	%r282, %r281, 1;
	mul.wide.s32 	%rd137, %r282, 8;
	add.s64 	%rd138, %rd133, %rd137;
	ld.global.f64 	%fd79, [%rd136+4226544];
	ld.global.f64 	%fd80, [%rd138];
	fma.rn.f64 	%fd81, %fd11, %fd79, %fd80;
	st.global.f64 	[%rd138], %fd81;
	ld.global.u32 	%r283, [%rd3+16];
	mad.lo.s32 	%r284, %r283, %r471, %r458;
	add.s32 	%r285, %r284, 2;
	mul.wide.s32 	%rd139, %r285, 8;
	add.s64 	%rd140, %rd133, %rd139;
	ld.global.f64 	%fd82, [%rd136+4226552];
	ld.global.f64 	%fd83, [%rd140];
	fma.rn.f64 	%fd84, %fd11, %fd82, %fd83;
	st.global.f64 	[%rd140], %fd84;
	ld.global.u32 	%r286, [%rd3+16];
	add.s32 	%r287, %r458, 3;
	mad.lo.s32 	%r288, %r286, %r471, %r287;
	mul.wide.s32 	%rd141, %r288, 8;
	add.s64 	%rd142, %rd133, %rd141;
	ld.global.f64 	%fd85, [%rd136+4226560];
	ld.global.f64 	%fd86, [%rd142];
	fma.rn.f64 	%fd87, %fd11, %fd85, %fd86;
	st.global.f64 	[%rd142], %fd87;
	add.s32 	%r458, %r458, 4;
	setp.lt.s32 	%p38, %r287, %r9;
	@%p38 bra 	$L__BB14_44;

$L__BB14_45:
	bar.sync 	0;
	@%p12 bra 	$L__BB14_68;

	cvt.s64.s32 	%rd326, %r456;
	cvt.u32.u64 	%r289, %rd326;
	ld.global.u32 	%r71, [%rd3];
	setp.ge.s32 	%p40, %r71, %r289;
	@%p40 bra 	$L__BB14_67;

	add.s32 	%r72, %r453, %r455;
	sub.s32 	%r290, %r72, %r71;
	and.b32  	%r73, %r290, 3;
	setp.eq.s32 	%p41, %r73, 0;
	mov.u32 	%r462, %r71;
	mov.u32 	%r466, %r71;
	@%p41 bra 	$L__BB14_56;

	add.s32 	%r462, %r71, 1;
	mul.wide.s32 	%rd143, %r71, 4;
	add.s64 	%rd14, %rd4, %rd143;
	ld.global.u32 	%r291, [%rd14];
	setp.eq.s32 	%p42, %r291, 0;
	mul.wide.s32 	%rd146, %r462, 8;
	add.s64 	%rd147, %rd50, %rd146;
	add.s64 	%rd15, %rd147, 4226536;
	mov.u32 	%r466, %r71;
	@%p42 bra 	$L__BB14_50;

	ld.global.u32 	%r292, [%rd3+16];
	mad.lo.s32 	%r293, %r292, %r471, %r462;
	mul.wide.s32 	%rd148, %r293, 8;
	add.s64 	%rd151, %rd50, %rd148;
	ld.global.f64 	%fd88, [%rd15];
	ld.global.f64 	%fd89, [%rd151+1940824];
	fma.rn.f64 	%fd90, %fd11, %fd88, %fd89;
	st.global.f64 	[%rd151+1940824], %fd90;
	mov.u32 	%r466, %r462;

$L__BB14_50:
	add.s32 	%r411, %r453, %r455;
	sub.s32 	%r410, %r411, %r71;
	and.b32  	%r409, %r410, 3;
	setp.eq.s32 	%p43, %r409, 1;
	@%p43 bra 	$L__BB14_56;

	mul.wide.s32 	%rd318, %r71, 4;
	add.s64 	%rd317, %rd4, %rd318;
	ld.global.u32 	%r294, [%rd317+4];
	setp.eq.s32 	%p44, %r294, 0;
	@%p44 bra 	$L__BB14_53;

	add.s32 	%r466, %r466, 1;
	ld.global.u32 	%r295, [%rd3+16];
	mad.lo.s32 	%r296, %r295, %r471, %r466;
	mul.wide.s32 	%rd152, %r296, 8;
	add.s64 	%rd155, %rd50, %rd152;
	ld.global.f64 	%fd91, [%rd15+8];
	ld.global.f64 	%fd92, [%rd155+1940824];
	fma.rn.f64 	%fd93, %fd11, %fd91, %fd92;
	st.global.f64 	[%rd155+1940824], %fd93;

$L__BB14_53:
	add.s32 	%r414, %r453, %r455;
	sub.s32 	%r413, %r414, %r71;
	and.b32  	%r412, %r413, 3;
	setp.eq.s32 	%p45, %r412, 2;
	add.s32 	%r462, %r71, 2;
	@%p45 bra 	$L__BB14_56;

	mul.wide.s32 	%rd320, %r71, 4;
	add.s64 	%rd319, %rd4, %rd320;
	add.s32 	%r462, %r71, 3;
	ld.global.u32 	%r297, [%rd319+8];
	setp.eq.s32 	%p46, %r297, 0;
	@%p46 bra 	$L__BB14_56;

	add.s32 	%r466, %r466, 1;
	ld.global.u32 	%r298, [%rd3+16];
	mad.lo.s32 	%r299, %r298, %r471, %r466;
	mul.wide.s32 	%rd156, %r299, 8;
	add.s64 	%rd159, %rd50, %rd156;
	ld.global.f64 	%fd94, [%rd15+16];
	ld.global.f64 	%fd95, [%rd159+1940824];
	fma.rn.f64 	%fd96, %fd11, %fd94, %fd95;
	st.global.f64 	[%rd159+1940824], %fd96;

$L__BB14_56:
	add.s32 	%r300, %r72, -1;
	sub.s32 	%r301, %r300, %r71;
	setp.lt.u32 	%p47, %r301, 3;
	@%p47 bra 	$L__BB14_67;

$L__BB14_58:
	add.s32 	%r302, %r462, 1;
	mul.wide.s32 	%rd160, %r462, 4;
	add.s64 	%rd16, %rd4, %rd160;
	ld.global.u32 	%r303, [%rd16];
	setp.eq.s32 	%p48, %r303, 0;
	mul.wide.s32 	%rd163, %r302, 8;
	add.s64 	%rd164, %rd50, %rd163;
	add.s64 	%rd17, %rd164, 4226536;
	@%p48 bra 	$L__BB14_60;

	add.s32 	%r466, %r466, 1;
	ld.global.u32 	%r304, [%rd3+16];
	mad.lo.s32 	%r305, %r304, %r471, %r466;
	mul.wide.s32 	%rd165, %r305, 8;
	add.s64 	%rd168, %rd50, %rd165;
	ld.global.f64 	%fd97, [%rd17];
	ld.global.f64 	%fd98, [%rd168+1940824];
	fma.rn.f64 	%fd99, %fd11, %fd97, %fd98;
	st.global.f64 	[%rd168+1940824], %fd99;

$L__BB14_60:
	ld.global.u32 	%r306, [%rd16+4];
	setp.eq.s32 	%p49, %r306, 0;
	@%p49 bra 	$L__BB14_62;

	add.s32 	%r466, %r466, 1;
	ld.global.u32 	%r307, [%rd3+16];
	mad.lo.s32 	%r308, %r307, %r471, %r466;
	mul.wide.s32 	%rd169, %r308, 8;
	add.s64 	%rd172, %rd50, %rd169;
	ld.global.f64 	%fd100, [%rd17+8];
	ld.global.f64 	%fd101, [%rd172+1940824];
	fma.rn.f64 	%fd102, %fd11, %fd100, %fd101;
	st.global.f64 	[%rd172+1940824], %fd102;

$L__BB14_62:
	ld.global.u32 	%r309, [%rd16+8];
	setp.eq.s32 	%p50, %r309, 0;
	@%p50 bra 	$L__BB14_64;

	add.s32 	%r466, %r466, 1;
	ld.global.u32 	%r310, [%rd3+16];
	mad.lo.s32 	%r311, %r310, %r471, %r466;
	mul.wide.s32 	%rd173, %r311, 8;
	add.s64 	%rd176, %rd50, %rd173;
	ld.global.f64 	%fd103, [%rd17+16];
	ld.global.f64 	%fd104, [%rd176+1940824];
	fma.rn.f64 	%fd105, %fd11, %fd103, %fd104;
	st.global.f64 	[%rd176+1940824], %fd105;

$L__BB14_64:
	add.s32 	%r462, %r462, 4;
	ld.global.u32 	%r312, [%rd16+12];
	setp.eq.s32 	%p51, %r312, 0;
	@%p51 bra 	$L__BB14_66;

	add.s32 	%r466, %r466, 1;
	ld.global.u32 	%r313, [%rd3+16];
	mad.lo.s32 	%r314, %r313, %r471, %r466;
	mul.wide.s32 	%rd177, %r314, 8;
	add.s64 	%rd180, %rd50, %rd177;
	ld.global.f64 	%fd106, [%rd17+24];
	ld.global.f64 	%fd107, [%rd180+1940824];
	fma.rn.f64 	%fd108, %fd11, %fd106, %fd107;
	st.global.f64 	[%rd180+1940824], %fd108;

$L__BB14_66:
	cvt.s64.s32 	%rd321, %r456;
	cvt.u32.u64 	%r415, %rd321;
	setp.lt.s32 	%p52, %r462, %r415;
	@%p52 bra 	$L__BB14_58;

$L__BB14_67:
	mul.wide.s32 	%rd183, %r471, 8;
	add.s64 	%rd184, %rd50, %rd183;
	ld.global.f64 	%fd109, [%rd184+3884864];
	fma.rn.f64 	%fd110, %fd8, %fd11, %fd109;
	st.global.f64 	[%rd184+3884864], %fd110;

$L__BB14_68:
	bar.sync 	0;
	ld.global.u32 	%r470, [%rd3+4];

$L__BB14_69:
	cvt.u32.u64 	%r316, %rd13;
	add.s32 	%r456, %r316, 1;
	setp.lt.s32 	%p53, %r316, %r470;
	add.s32 	%r455, %r455, 1;
	@%p53 bra 	$L__BB14_36;

$L__BB14_70:
	ld.param.u32 	%r416, [ClCalculateIter1Mrqcof2Curve2_param_3];
	mul.f64 	%fd111, %fd8, %fd8;
	fma.rn.f64 	%fd196, %fd111, %fd9, %fd196;
	add.s32 	%r99, %r442, 1;
	setp.lt.s32 	%p54, %r442, %r416;
	mov.u32 	%r442, %r99;
	@%p54 bra 	$L__BB14_13;
	bra.uni 	$L__BB14_131;

$L__BB14_71:
	setp.lt.s32 	%p55, %r182, 1;
	@%p55 bra 	$L__BB14_131;

	mul.lo.s32 	%r100, %r7, %r1;
	setp.eq.s32 	%p56, %r8, 0;
	selp.b32 	%r101, 2, %r10, %p56;
	not.b32 	%r318, %r5;
	add.s32 	%r102, %r6, %r318;
	max.s32 	%r319, %r9, %r101;
	add.s32 	%r103, %r101, 3;
	sub.s32 	%r320, %r319, %r103;
	sub.s32 	%r104, %r319, %r101;
	sub.s32 	%r321, %r6, %r5;
	and.b32  	%r105, %r321, 3;
	add.s32 	%r106, %r5, 2;
	add.s32 	%r107, %r5, 3;
	and.b32  	%r108, %r320, 3;
	add.s32 	%r109, %r101, -1;
	mul.wide.s32 	%rd187, %r101, 8;
	add.s64 	%rd188, %rd50, %rd187;
	add.s64 	%rd18, %rd188, 4226536;
	add.s32 	%r110, %r101, 1;
	mov.u32 	%r472, 1;
	add.s32 	%r111, %r101, 2;
	add.s32 	%r112, %r5, 4;
	mul.wide.s32 	%rd189, %r182, 8;
	add.s64 	%rd19, %rd189, 8;

$L__BB14_73:
	mul.wide.s32 	%rd192, %r472, 8;
	add.s64 	%rd193, %rd50, %rd192;
	ld.global.f64 	%fd14, [%rd193+3873640];
	add.s32 	%r475, %r472, %r100;
	setp.le.s32 	%p57, %r6, %r5;
	@%p57 bra 	$L__BB14_81;

	add.s32 	%r474, %r5, 1;
	setp.eq.s32 	%p58, %r105, 0;
	@%p58 bra 	$L__BB14_78;

	setp.eq.s32 	%p59, %r105, 1;
	mul.wide.s32 	%rd196, %r475, 8;
	add.s64 	%rd197, %rd50, %rd196;
	add.s64 	%rd20, %rd197, 2264032;
	ld.global.f64 	%fd112, [%rd197+2264032];
	st.global.f64 	[%rd5], %fd112;
	add.s32 	%r475, %r475, %r1;
	mov.u32 	%r474, %r106;
	@%p59 bra 	$L__BB14_78;

	setp.eq.s32 	%p60, %r105, 2;
	cvt.s64.s32 	%rd21, %r1;
	mul.wide.s32 	%rd198, %r1, 8;
	add.s64 	%rd22, %rd20, %rd198;
	ld.global.f64 	%fd113, [%rd22];
	st.global.f64 	[%rd5+8], %fd113;
	add.s32 	%r475, %r475, %r1;
	mov.u32 	%r474, %r107;
	@%p60 bra 	$L__BB14_78;

	shl.b64 	%rd199, %rd21, 3;
	add.s64 	%rd200, %rd22, %rd199;
	ld.global.f64 	%fd114, [%rd200];
	st.global.f64 	[%rd5+16], %fd114;
	add.s32 	%r475, %r475, %r1;
	mov.u32 	%r474, %r112;

$L__BB14_78:
	setp.lt.u32 	%p61, %r102, 3;
	@%p61 bra 	$L__BB14_81;

$L__BB14_80:
	mul.wide.s32 	%rd203, %r475, 8;
	add.s64 	%rd204, %rd50, %rd203;
	add.s64 	%rd205, %rd204, 2264032;
	ld.global.f64 	%fd115, [%rd204+2264032];
	mul.wide.s32 	%rd206, %r474, 8;
	add.s64 	%rd207, %rd50, %rd206;
	st.global.f64 	[%rd207+4226536], %fd115;
	add.s64 	%rd208, %rd205, %rd19;
	ld.global.f64 	%fd116, [%rd208];
	st.global.f64 	[%rd207+4226544], %fd116;
	add.s32 	%r322, %r475, %r1;
	add.s32 	%r323, %r322, %r1;
	add.s64 	%rd209, %rd208, %rd19;
	ld.global.f64 	%fd117, [%rd209];
	st.global.f64 	[%rd207+4226552], %fd117;
	add.s32 	%r324, %r323, %r1;
	add.s64 	%rd210, %rd209, %rd19;
	ld.global.f64 	%fd118, [%rd210];
	st.global.f64 	[%rd207+4226560], %fd118;
	add.s32 	%r123, %r474, 4;
	add.s32 	%r475, %r324, %r1;
	add.s32 	%r325, %r474, 3;
	setp.lt.s32 	%p62, %r325, %r6;
	mov.u32 	%r474, %r123;
	@%p62 bra 	$L__BB14_80;

$L__BB14_81:
	bar.sync 	0;
	add.s32 	%r502, %r502, 1;
	mul.wide.s32 	%rd211, %r502, 8;
	add.s64 	%rd212, %rd31, %rd211;
	ld.global.f64 	%fd119, [%rd212+1120304];
	mul.f64 	%fd120, %fd119, %fd119;
	rcp.rn.f64 	%fd121, %fd120;
	ld.global.f64 	%fd122, [%rd212+1440320];
	sub.f64 	%fd15, %fd122, %fd14;
	ld.global.f64 	%fd123, [%rd212+1280312];
	mul.f64 	%fd16, %fd123, %fd121;
	ld.global.u32 	%r328, [%rd3];
	setp.lt.s32 	%p63, %r328, 2;
	mov.u32 	%r483, 2;
	mov.u32 	%r501, 0;
	@%p63 bra 	$L__BB14_94;

	mov.u32 	%r478, %r483;

$L__BB14_83:
	mov.u32 	%r429, %tid.x;
	add.s32 	%r501, %r501, 1;
	mul.wide.s32 	%rd215, %r478, 8;
	add.s64 	%rd216, %rd50, %rd215;
	add.s64 	%rd23, %rd216, 4226536;
	ld.global.f64 	%fd124, [%rd216+4226536];
	mul.f64 	%fd17, %fd16, %fd124;
	and.b32  	%r331, %r478, 127;
	setp.ne.s32 	%p64, %r331, 0;
	selp.u32 	%r332, 1, 0, %p64;
	shr.u32 	%r333, %r478, 7;
	add.s32 	%r334, %r333, %r332;
	mul.lo.s32 	%r335, %r334, %r429;
	add.s32 	%r336, %r335, %r334;
	min.s32 	%r129, %r336, %r478;
	setp.eq.s32 	%p65, %r335, 0;
	selp.b32 	%r337, 2, 1, %p65;
	add.s32 	%r130, %r337, %r335;
	setp.lt.s32 	%p66, %r129, %r130;
	@%p66 bra 	$L__BB14_91;

	add.s32 	%r338, %r129, 1;
	sub.s32 	%r339, %r338, %r130;
	and.b32  	%r131, %r339, 3;
	setp.eq.s32 	%p67, %r131, 0;
	mov.u32 	%r480, %r130;
	@%p67 bra 	$L__BB14_88;

	ld.global.u32 	%r340, [%rd3+16];
	mad.lo.s32 	%r341, %r340, %r501, %r130;
	add.s32 	%r342, %r341, -1;
	mul.wide.s32 	%rd217, %r342, 8;
	add.s64 	%rd220, %rd50, %rd217;
	mul.wide.s32 	%rd221, %r130, 8;
	add.s64 	%rd222, %rd50, %rd221;
	add.s64 	%rd24, %rd222, 4226536;
	ld.global.f64 	%fd125, [%rd222+4226536];
	ld.global.f64 	%fd126, [%rd220+1940824];
	fma.rn.f64 	%fd127, %fd17, %fd125, %fd126;
	st.global.f64 	[%rd220+1940824], %fd127;
	add.s32 	%r480, %r130, 1;
	setp.eq.s32 	%p68, %r131, 1;
	@%p68 bra 	$L__BB14_88;

	add.s32 	%r436, %r129, 1;
	sub.s32 	%r435, %r436, %r130;
	and.b32  	%r434, %r435, 3;
	ld.global.u32 	%r343, [%rd3+16];
	mad.lo.s32 	%r344, %r343, %r501, %r130;
	mul.wide.s32 	%rd223, %r344, 8;
	add.s64 	%rd226, %rd50, %rd223;
	ld.global.f64 	%fd128, [%rd24+8];
	ld.global.f64 	%fd129, [%rd226+1940824];
	fma.rn.f64 	%fd130, %fd17, %fd128, %fd129;
	st.global.f64 	[%rd226+1940824], %fd130;
	add.s32 	%r480, %r130, 2;
	setp.eq.s32 	%p69, %r434, 2;
	@%p69 bra 	$L__BB14_88;

	add.s32 	%r437, %r130, 1;
	ld.global.u32 	%r345, [%rd3+16];
	mad.lo.s32 	%r346, %r345, %r501, %r437;
	mul.wide.s32 	%rd227, %r346, 8;
	add.s64 	%rd230, %rd50, %rd227;
	ld.global.f64 	%fd131, [%rd24+16];
	ld.global.f64 	%fd132, [%rd230+1940824];
	fma.rn.f64 	%fd133, %fd17, %fd131, %fd132;
	st.global.f64 	[%rd230+1940824], %fd133;
	add.s32 	%r480, %r130, 3;

$L__BB14_88:
	sub.s32 	%r347, %r129, %r130;
	setp.lt.u32 	%p70, %r347, 3;
	@%p70 bra 	$L__BB14_91;

$L__BB14_90:
	ld.global.u32 	%r348, [%rd3+16];
	mad.lo.s32 	%r349, %r348, %r501, %r480;
	add.s32 	%r350, %r349, -1;
	mul.wide.s32 	%rd231, %r350, 8;
	add.s64 	%rd234, %rd50, 1940824;
	add.s64 	%rd235, %rd234, %rd231;
	mul.wide.s32 	%rd236, %r480, 8;
	add.s64 	%rd237, %rd50, %rd236;
	ld.global.f64 	%fd134, [%rd237+4226536];
	ld.global.f64 	%fd135, [%rd235];
	fma.rn.f64 	%fd136, %fd17, %fd134, %fd135;
	st.global.f64 	[%rd235], %fd136;
	ld.global.u32 	%r351, [%rd3+16];
	mad.lo.s32 	%r352, %r351, %r501, %r480;
	mul.wide.s32 	%rd238, %r352, 8;
	add.s64 	%rd239, %rd234, %rd238;
	ld.global.f64 	%fd137, [%rd237+4226544];
	ld.global.f64 	%fd138, [%rd239];
	fma.rn.f64 	%fd139, %fd17, %fd137, %fd138;
	st.global.f64 	[%rd239], %fd139;
	ld.global.u32 	%r353, [%rd3+16];
	mad.lo.s32 	%r354, %r353, %r501, %r480;
	add.s32 	%r355, %r354, 1;
	mul.wide.s32 	%rd240, %r355, 8;
	add.s64 	%rd241, %rd234, %rd240;
	ld.global.f64 	%fd140, [%rd237+4226552];
	ld.global.f64 	%fd141, [%rd241];
	fma.rn.f64 	%fd142, %fd17, %fd140, %fd141;
	st.global.f64 	[%rd241], %fd142;
	ld.global.u32 	%r356, [%rd3+16];
	mad.lo.s32 	%r357, %r356, %r501, %r480;
	add.s32 	%r358, %r357, 2;
	mul.wide.s32 	%rd242, %r358, 8;
	add.s64 	%rd243, %rd234, %rd242;
	ld.global.f64 	%fd143, [%rd237+4226560];
	ld.global.f64 	%fd144, [%rd243];
	fma.rn.f64 	%fd145, %fd17, %fd143, %fd144;
	st.global.f64 	[%rd243], %fd145;
	add.s32 	%r137, %r480, 4;
	add.s32 	%r359, %r480, 3;
	setp.lt.s32 	%p71, %r359, %r129;
	mov.u32 	%r480, %r137;
	@%p71 bra 	$L__BB14_90;

$L__BB14_91:
	bar.sync 	0;
	@%p12 bra 	$L__BB14_93;

	ld.global.f64 	%fd146, [%rd23+-341680];
	fma.rn.f64 	%fd147, %fd15, %fd17, %fd146;
	st.global.f64 	[%rd23+-341680], %fd147;

$L__BB14_93:
	bar.sync 	0;
	add.s32 	%r483, %r478, 1;
	ld.global.u32 	%r360, [%rd3];
	setp.lt.s32 	%p73, %r478, %r360;
	mov.u32 	%r478, %r483;
	@%p73 bra 	$L__BB14_83;

$L__BB14_94:
	ld.global.u32 	%r500, [%rd3+4];
	setp.gt.s32 	%p74, %r483, %r500;
	@%p74 bra 	$L__BB14_130;

	mov.u32 	%r485, 0;
	mov.u32 	%r486, %r483;

$L__BB14_96:
	cvt.s64.s32 	%rd25, %r486;
	mul.wide.s32 	%rd244, %r486, 4;
	add.s64 	%rd245, %rd31, %rd244;
	ld.global.u32 	%r362, [%rd245+4387120];
	setp.eq.s32 	%p75, %r362, 0;
	@%p75 bra 	$L__BB14_129;

	setp.gt.s32 	%p76, %r101, %r9;
	add.s32 	%r501, %r501, 1;
	shl.b64 	%rd248, %rd25, 3;
	add.s64 	%rd249, %rd50, %rd248;
	ld.global.f64 	%fd148, [%rd249+4226536];
	mul.f64 	%fd18, %fd16, %fd148;
	@%p76 bra 	$L__BB14_105;

	setp.eq.s32 	%p77, %r108, 0;
	mov.u32 	%r488, %r101;
	@%p77 bra 	$L__BB14_102;

	setp.eq.s32 	%p78, %r108, 1;
	ld.global.u32 	%r363, [%rd3+16];
	mad.lo.s32 	%r364, %r363, %r501, %r109;
	mul.wide.s32 	%rd250, %r364, 8;
	add.s64 	%rd253, %rd50, %rd250;
	ld.global.f64 	%fd149, [%rd18];
	ld.global.f64 	%fd150, [%rd253+1940824];
	fma.rn.f64 	%fd151, %fd18, %fd149, %fd150;
	st.global.f64 	[%rd253+1940824], %fd151;
	mov.u32 	%r488, %r110;
	@%p78 bra 	$L__BB14_102;

	setp.eq.s32 	%p79, %r108, 2;
	ld.global.u32 	%r365, [%rd3+16];
	mad.lo.s32 	%r366, %r365, %r501, %r101;
	mul.wide.s32 	%rd254, %r366, 8;
	add.s64 	%rd257, %rd50, %rd254;
	ld.global.f64 	%fd152, [%rd18+8];
	ld.global.f64 	%fd153, [%rd257+1940824];
	fma.rn.f64 	%fd154, %fd18, %fd152, %fd153;
	st.global.f64 	[%rd257+1940824], %fd154;
	mov.u32 	%r488, %r111;
	@%p79 bra 	$L__BB14_102;

	ld.global.u32 	%r367, [%rd3+16];
	mad.lo.s32 	%r368, %r367, %r501, %r110;
	mul.wide.s32 	%rd258, %r368, 8;
	add.s64 	%rd261, %rd50, %rd258;
	ld.global.f64 	%fd155, [%rd18+16];
	ld.global.f64 	%fd156, [%rd261+1940824];
	fma.rn.f64 	%fd157, %fd18, %fd155, %fd156;
	st.global.f64 	[%rd261+1940824], %fd157;
	mov.u32 	%r488, %r103;

$L__BB14_102:
	setp.lt.u32 	%p80, %r104, 3;
	@%p80 bra 	$L__BB14_105;

$L__BB14_104:
	ld.global.u32 	%r369, [%rd3+16];
	mad.lo.s32 	%r370, %r369, %r501, %r488;
	add.s32 	%r371, %r370, -1;
	mul.wide.s32 	%rd262, %r371, 8;
	add.s64 	%rd265, %rd50, 1940824;
	add.s64 	%rd266, %rd265, %rd262;
	mul.wide.s32 	%rd267, %r488, 8;
	add.s64 	%rd268, %rd50, %rd267;
	ld.global.f64 	%fd158, [%rd268+4226536];
	ld.global.f64 	%fd159, [%rd266];
	fma.rn.f64 	%fd160, %fd18, %fd158, %fd159;
	st.global.f64 	[%rd266], %fd160;
	ld.global.u32 	%r372, [%rd3+16];
	mad.lo.s32 	%r373, %r372, %r501, %r488;
	mul.wide.s32 	%rd269, %r373, 8;
	add.s64 	%rd270, %rd265, %rd269;
	ld.global.f64 	%fd161, [%rd268+4226544];
	ld.global.f64 	%fd162, [%rd270];
	fma.rn.f64 	%fd163, %fd18, %fd161, %fd162;
	st.global.f64 	[%rd270], %fd163;
	ld.global.u32 	%r374, [%rd3+16];
	mad.lo.s32 	%r375, %r374, %r501, %r488;
	add.s32 	%r376, %r375, 1;
	mul.wide.s32 	%rd271, %r376, 8;
	add.s64 	%rd272, %rd265, %rd271;
	ld.global.f64 	%fd164, [%rd268+4226552];
	ld.global.f64 	%fd165, [%rd272];
	fma.rn.f64 	%fd166, %fd18, %fd164, %fd165;
	st.global.f64 	[%rd272], %fd166;
	ld.global.u32 	%r377, [%rd3+16];
	mad.lo.s32 	%r378, %r377, %r501, %r488;
	add.s32 	%r379, %r378, 2;
	mul.wide.s32 	%rd273, %r379, 8;
	add.s64 	%rd274, %rd265, %rd273;
	ld.global.f64 	%fd167, [%rd268+4226560];
	ld.global.f64 	%fd168, [%rd274];
	fma.rn.f64 	%fd169, %fd18, %fd167, %fd168;
	st.global.f64 	[%rd274], %fd169;
	add.s32 	%r149, %r488, 4;
	add.s32 	%r380, %r488, 3;
	setp.lt.s32 	%p81, %r380, %r9;
	mov.u32 	%r488, %r149;
	@%p81 bra 	$L__BB14_104;

$L__BB14_105:
	bar.sync 	0;
	@%p12 bra 	$L__BB14_128;

	cvt.s64.s32 	%rd332, %r486;
	cvt.u32.u64 	%r381, %rd332;
	ld.global.u32 	%r150, [%rd3];
	setp.ge.s32 	%p83, %r150, %r381;
	@%p83 bra 	$L__BB14_127;

	add.s32 	%r151, %r483, %r485;
	add.s32 	%r496, %r150, -1;
	sub.s32 	%r382, %r151, %r150;
	and.b32  	%r153, %r382, 3;
	setp.eq.s32 	%p84, %r153, 0;
	mov.u32 	%r492, %r150;
	@%p84 bra 	$L__BB14_116;

	add.s32 	%r492, %r150, 1;
	mul.wide.s32 	%rd275, %r150, 4;
	add.s64 	%rd26, %rd4, %rd275;
	ld.global.u32 	%r383, [%rd26];
	setp.eq.s32 	%p85, %r383, 0;
	mul.wide.s32 	%rd278, %r492, 8;
	add.s64 	%rd279, %rd50, %rd278;
	add.s64 	%rd27, %rd279, 4226536;
	@%p85 bra 	$L__BB14_110;

	ld.global.u32 	%r384, [%rd3+16];
	mad.lo.s32 	%r385, %r384, %r501, %r150;
	mul.wide.s32 	%rd280, %r385, 8;
	add.s64 	%rd283, %rd50, %rd280;
	ld.global.f64 	%fd170, [%rd27];
	ld.global.f64 	%fd171, [%rd283+1940824];
	fma.rn.f64 	%fd172, %fd18, %fd170, %fd171;
	st.global.f64 	[%rd283+1940824], %fd172;
	mov.u32 	%r496, %r150;

$L__BB14_110:
	add.s32 	%r423, %r483, %r485;
	sub.s32 	%r422, %r423, %r150;
	and.b32  	%r421, %r422, 3;
	setp.eq.s32 	%p86, %r421, 1;
	@%p86 bra 	$L__BB14_116;

	mul.wide.s32 	%rd328, %r150, 4;
	add.s64 	%rd327, %rd4, %rd328;
	ld.global.u32 	%r386, [%rd327+4];
	setp.eq.s32 	%p87, %r386, 0;
	@%p87 bra 	$L__BB14_113;

	add.s32 	%r496, %r496, 1;
	ld.global.u32 	%r387, [%rd3+16];
	mad.lo.s32 	%r388, %r387, %r501, %r496;
	mul.wide.s32 	%rd284, %r388, 8;
	add.s64 	%rd287, %rd50, %rd284;
	ld.global.f64 	%fd173, [%rd27+8];
	ld.global.f64 	%fd174, [%rd287+1940824];
	fma.rn.f64 	%fd175, %fd18, %fd173, %fd174;
	st.global.f64 	[%rd287+1940824], %fd175;

$L__BB14_113:
	add.s32 	%r426, %r483, %r485;
	sub.s32 	%r425, %r426, %r150;
	and.b32  	%r424, %r425, 3;
	setp.eq.s32 	%p88, %r424, 2;
	add.s32 	%r492, %r150, 2;
	@%p88 bra 	$L__BB14_116;

	mul.wide.s32 	%rd330, %r150, 4;
	add.s64 	%rd329, %rd4, %rd330;
	add.s32 	%r492, %r150, 3;
	ld.global.u32 	%r389, [%rd329+8];
	setp.eq.s32 	%p89, %r389, 0;
	@%p89 bra 	$L__BB14_116;

	add.s32 	%r496, %r496, 1;
	ld.global.u32 	%r390, [%rd3+16];
	mad.lo.s32 	%r391, %r390, %r501, %r496;
	mul.wide.s32 	%rd288, %r391, 8;
	add.s64 	%rd291, %rd50, %rd288;
	ld.global.f64 	%fd176, [%rd27+16];
	ld.global.f64 	%fd177, [%rd291+1940824];
	fma.rn.f64 	%fd178, %fd18, %fd176, %fd177;
	st.global.f64 	[%rd291+1940824], %fd178;

$L__BB14_116:
	add.s32 	%r392, %r151, -1;
	sub.s32 	%r393, %r392, %r150;
	setp.lt.u32 	%p90, %r393, 3;
	@%p90 bra 	$L__BB14_127;

$L__BB14_118:
	add.s32 	%r394, %r492, 1;
	mul.wide.s32 	%rd292, %r492, 4;
	add.s64 	%rd28, %rd4, %rd292;
	ld.global.u32 	%r395, [%rd28];
	setp.eq.s32 	%p91, %r395, 0;
	mul.wide.s32 	%rd295, %r394, 8;
	add.s64 	%rd296, %rd50, %rd295;
	add.s64 	%rd29, %rd296, 4226536;
	@%p91 bra 	$L__BB14_120;

	add.s32 	%r496, %r496, 1;
	ld.global.u32 	%r396, [%rd3+16];
	mad.lo.s32 	%r397, %r396, %r501, %r496;
	mul.wide.s32 	%rd297, %r397, 8;
	add.s64 	%rd300, %rd50, %rd297;
	ld.global.f64 	%fd179, [%rd29];
	ld.global.f64 	%fd180, [%rd300+1940824];
	fma.rn.f64 	%fd181, %fd18, %fd179, %fd180;
	st.global.f64 	[%rd300+1940824], %fd181;

$L__BB14_120:
	ld.global.u32 	%r398, [%rd28+4];
	setp.eq.s32 	%p92, %r398, 0;
	@%p92 bra 	$L__BB14_122;

	add.s32 	%r496, %r496, 1;
	ld.global.u32 	%r399, [%rd3+16];
	mad.lo.s32 	%r400, %r399, %r501, %r496;
	mul.wide.s32 	%rd301, %r400, 8;
	add.s64 	%rd304, %rd50, %rd301;
	ld.global.f64 	%fd182, [%rd29+8];
	ld.global.f64 	%fd183, [%rd304+1940824];
	fma.rn.f64 	%fd184, %fd18, %fd182, %fd183;
	st.global.f64 	[%rd304+1940824], %fd184;

$L__BB14_122:
	ld.global.u32 	%r401, [%rd28+8];
	setp.eq.s32 	%p93, %r401, 0;
	@%p93 bra 	$L__BB14_124;

	add.s32 	%r496, %r496, 1;
	ld.global.u32 	%r402, [%rd3+16];
	mad.lo.s32 	%r403, %r402, %r501, %r496;
	mul.wide.s32 	%rd305, %r403, 8;
	add.s64 	%rd308, %rd50, %rd305;
	ld.global.f64 	%fd185, [%rd29+16];
	ld.global.f64 	%fd186, [%rd308+1940824];
	fma.rn.f64 	%fd187, %fd18, %fd185, %fd186;
	st.global.f64 	[%rd308+1940824], %fd187;

$L__BB14_124:
	add.s32 	%r492, %r492, 4;
	ld.global.u32 	%r404, [%rd28+12];
	setp.eq.s32 	%p94, %r404, 0;
	@%p94 bra 	$L__BB14_126;

	add.s32 	%r496, %r496, 1;
	ld.global.u32 	%r405, [%rd3+16];
	mad.lo.s32 	%r406, %r405, %r501, %r496;
	mul.wide.s32 	%rd309, %r406, 8;
	add.s64 	%rd312, %rd50, %rd309;
	ld.global.f64 	%fd188, [%rd29+24];
	ld.global.f64 	%fd189, [%rd312+1940824];
	fma.rn.f64 	%fd190, %fd18, %fd188, %fd189;
	st.global.f64 	[%rd312+1940824], %fd190;

$L__BB14_126:
	cvt.s64.s32 	%rd331, %r486;
	cvt.u32.u64 	%r427, %rd331;
	setp.lt.s32 	%p95, %r492, %r427;
	@%p95 bra 	$L__BB14_118;

$L__BB14_127:
	mul.wide.s32 	%rd315, %r501, 8;
	add.s64 	%rd316, %rd50, %rd315;
	ld.global.f64 	%fd191, [%rd316+3884864];
	fma.rn.f64 	%fd192, %fd15, %fd18, %fd191;
	st.global.f64 	[%rd316+3884864], %fd192;

$L__BB14_128:
	bar.sync 	0;
	ld.global.u32 	%r500, [%rd3+4];

$L__BB14_129:
	cvt.u32.u64 	%r408, %rd25;
	add.s32 	%r486, %r408, 1;
	setp.lt.s32 	%p96, %r408, %r500;
	add.s32 	%r485, %r485, 1;
	@%p96 bra 	$L__BB14_96;

$L__BB14_130:
	ld.param.u32 	%r428, [ClCalculateIter1Mrqcof2Curve2_param_3];
	mul.f64 	%fd193, %fd15, %fd15;
	fma.rn.f64 	%fd196, %fd193, %fd16, %fd196;
	add.s32 	%r179, %r472, 1;
	setp.lt.s32 	%p97, %r472, %r428;
	mov.u32 	%r472, %r179;
	@%p97 bra 	$L__BB14_73;

$L__BB14_131:
	@%p12 bra 	$L__BB14_133;

	mov.u32 	%r419, %ctaid.x;
	mov.b32 	%r418, %envreg0;
	add.s32 	%r417, %r418, %r419;
	mul.wide.s32 	%rd325, %r417, 4232760;
	ld.param.u64 	%rd324, [ClCalculateIter1Mrqcof2Curve2_param_0];
	add.s64 	%rd323, %rd324, %rd325;
	add.s64 	%rd322, %rd323, 4229304;
	st.global.u32 	[%rd322+-4], %r502;
	st.global.f64 	[%rd322+-48], %fd196;
	bra.uni 	$L__BB14_133;

}
	// .globl	ClCalculateIter1Mrqcof2Curve1Last
.entry ClCalculateIter1Mrqcof2Curve1Last(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof2Curve1Last_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof2Curve1Last_param_1,
	.param .u32 ClCalculateIter1Mrqcof2Curve1Last_param_2,
	.param .u32 ClCalculateIter1Mrqcof2Curve1Last_param_3
)
{
	.reg .pred 	%p<49>;
	.reg .b32 	%r<130>;
	.reg .f64 	%fd<154>;
	.reg .b64 	%rd<119>;
	// demoted variable
	.shared .align 8 .b8 ClCalculateIter1Mrqcof2Curve1Last_$_res[1024];

	ld.param.u64 	%rd30, [ClCalculateIter1Mrqcof2Curve1Last_param_0];
	ld.param.u64 	%rd31, [ClCalculateIter1Mrqcof2Curve1Last_param_1];
	ld.param.u32 	%r54, [ClCalculateIter1Mrqcof2Curve1Last_param_2];
	ld.param.u32 	%r55, [ClCalculateIter1Mrqcof2Curve1Last_param_3];
	mov.b32 	%r56, %envreg0;
	mov.u32 	%r57, %ctaid.x;
	add.s32 	%r58, %r56, %r57;
	cvt.s64.s32 	%rd1, %r58;
	mul.wide.s32 	%rd32, %r58, 4232760;
	add.s64 	%rd33, %rd30, %rd32;
	add.s64 	%rd2, %rd33, 4229304;
	ld.global.u32 	%r59, [%rd33+4229304];
	setp.ne.s32 	%p1, %r59, 0;
	@%p1 bra 	$L__BB15_63;
	bra.uni 	$L__BB15_1;

$L__BB15_63:
	ret;

$L__BB15_1:
	ld.global.u32 	%r60, [%rd2+8];
	setp.eq.s32 	%p2, %r60, 0;
	@%p2 bra 	$L__BB15_63;

	mov.u32 	%r1, %tid.x;
	ld.global.u32 	%r129, [%rd2+-12];
	setp.ne.s32 	%p3, %r1, 0;
	add.s64 	%rd3, %rd31, 4387936;
	@%p3 bra 	$L__BB15_8;

	setp.eq.s32 	%p4, %r54, 1;
	mov.f64 	%fd153, 0d0000000000000000;
	@%p4 bra 	$L__BB15_5;
	bra.uni 	$L__BB15_4;

$L__BB15_5:
	ld.global.u32 	%r61, [%rd3];
	setp.lt.s32 	%p5, %r61, 1;
	@%p5 bra 	$L__BB15_8;

	mov.u32 	%r114, 1;
	mul.lo.s64 	%rd34, %rd1, 4232760;
	add.s64 	%rd35, %rd30, %rd34;

$L__BB15_7:
	mul.wide.s32 	%rd36, %r114, 8;
	add.s64 	%rd37, %rd35, %rd36;
	mov.u64 	%rd38, 0;
	st.global.u64 	[%rd37+4224928], %rd38;
	add.s32 	%r4, %r114, 1;
	ld.global.u32 	%r63, [%rd3];
	setp.lt.s32 	%p6, %r114, %r63;
	mov.u32 	%r114, %r4;
	@%p6 bra 	$L__BB15_7;
	bra.uni 	$L__BB15_8;

$L__BB15_4:
	ld.global.f64 	%fd153, [%rd2+-96];

$L__BB15_8:
	ld.global.u32 	%r64, [%rd3];
	shr.s32 	%r65, %r64, 31;
	shr.u32 	%r66, %r65, 25;
	add.s32 	%r67, %r64, %r66;
	shr.s32 	%r68, %r67, 7;
	and.b32  	%r69, %r64, 127;
	setp.ne.s32 	%p7, %r69, 0;
	selp.u32 	%r70, 1, 0, %p7;
	add.s32 	%r71, %r68, %r70;
	mul.lo.s32 	%r5, %r71, %r1;
	add.s32 	%r72, %r5, %r71;
	min.s32 	%r6, %r72, %r64;
	add.s32 	%r7, %r5, 1;
	ld.global.u32 	%r73, [%rd3+32];
	shr.s32 	%r74, %r73, 31;
	shr.u32 	%r75, %r74, 25;
	add.s32 	%r76, %r73, %r75;
	shr.s32 	%r77, %r76, 7;
	and.b32  	%r78, %r73, 127;
	setp.ne.s32 	%p8, %r78, 0;
	selp.u32 	%r79, 1, 0, %p8;
	add.s32 	%r80, %r77, %r79;
	mul.lo.s32 	%r8, %r80, %r1;
	add.s32 	%r81, %r8, %r80;
	min.s32 	%r9, %r81, %r73;
	add.s32 	%r10, %r8, 1;
	bar.sync 	0;
	setp.lt.s32 	%p9, %r55, 1;
	@%p9 bra 	$L__BB15_61;

	mul.wide.s32 	%rd39, %r1, 8;
	mov.u64 	%rd40, ClCalculateIter1Mrqcof2Curve1Last_$_res;
	add.s64 	%rd4, %rd40, %rd39;
	not.b32 	%r84, %r5;
	add.s32 	%r12, %r6, %r84;
	sub.s32 	%r85, %r9, %r8;
	and.b32  	%r13, %r85, 3;
	cvt.s64.s32 	%rd5, %r10;
	mul.lo.s64 	%rd41, %rd1, 4232760;
	add.s64 	%rd42, %rd30, %rd41;
	mul.wide.s32 	%rd43, %r10, 8;
	add.s64 	%rd6, %rd42, %rd43;
	sub.s32 	%r86, %r6, %r5;
	and.b32  	%r17, %r86, 3;
	add.s32 	%r18, %r55, 1;
	mov.u32 	%r115, 1;
	mul.lo.s32 	%r19, %r7, %r18;
	mul.wide.s32 	%rd44, %r7, 8;
	add.s64 	%rd45, %rd42, %rd44;
	add.s64 	%rd7, %rd45, 4224928;
	add.s32 	%r20, %r5, 2;
	add.s32 	%r21, %r19, %r18;
	add.s32 	%r22, %r5, 3;
	add.s32 	%r23, %r21, %r18;
	add.s32 	%r24, %r5, 4;
	mul.wide.s32 	%rd46, %r55, 8;
	add.s64 	%rd10, %rd46, 8;
	mul.lo.s64 	%rd47, %rd5, 24;
	add.s64 	%rd48, %rd31, %rd47;

$L__BB15_10:
	mov.u32 	%r25, %r115;
	add.s32 	%r129, %r129, 1;
	setp.le.s32 	%p10, %r9, %r8;
	mov.f64 	%fd147, 0d0000000000000000;
	@%p10 bra 	$L__BB15_18;

	add.s32 	%r117, %r8, 1;
	setp.eq.s32 	%p11, %r13, 0;
	add.s32 	%r87, %r25, -1;
	cvt.s64.s32 	%rd11, %r87;
	mov.f64 	%fd147, 0d0000000000000000;
	@%p11 bra 	$L__BB15_15;

	add.s32 	%r117, %r8, 2;
	setp.eq.s32 	%p12, %r13, 1;
	shl.b64 	%rd49, %rd11, 3;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd12, %rd50, 1784512;
	ld.global.f64 	%fd30, [%rd50+1784512];
	ld.global.f64 	%fd31, [%rd6];
	fma.rn.f64 	%fd147, %fd31, %fd30, 0d0000000000000000;
	@%p12 bra 	$L__BB15_15;

	add.s32 	%r117, %r8, 3;
	setp.eq.s32 	%p13, %r13, 2;
	ld.global.f64 	%fd32, [%rd12+24];
	ld.global.f64 	%fd33, [%rd6+8];
	fma.rn.f64 	%fd147, %fd33, %fd32, %fd147;
	@%p13 bra 	$L__BB15_15;

	add.s32 	%r117, %r8, 4;
	ld.global.f64 	%fd34, [%rd12+48];
	ld.global.f64 	%fd35, [%rd6+16];
	fma.rn.f64 	%fd147, %fd35, %fd34, %fd147;

$L__BB15_15:
	not.b32 	%r112, %r8;
	add.s32 	%r111, %r9, %r112;
	setp.lt.u32 	%p14, %r111, 3;
	@%p14 bra 	$L__BB15_18;

$L__BB15_17:
	mul.wide.s32 	%rd53, %r117, 8;
	add.s64 	%rd54, %rd42, %rd53;
	mul.wide.s32 	%rd55, %r117, 24;
	add.s64 	%rd56, %rd31, %rd55;
	shl.b64 	%rd57, %rd11, 3;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.f64 	%fd36, [%rd58+1784512];
	ld.global.f64 	%fd37, [%rd54];
	fma.rn.f64 	%fd38, %fd37, %fd36, %fd147;
	ld.global.f64 	%fd39, [%rd58+1784536];
	ld.global.f64 	%fd40, [%rd54+8];
	fma.rn.f64 	%fd41, %fd40, %fd39, %fd38;
	ld.global.f64 	%fd42, [%rd58+1784560];
	ld.global.f64 	%fd43, [%rd54+16];
	fma.rn.f64 	%fd44, %fd43, %fd42, %fd41;
	ld.global.f64 	%fd45, [%rd58+1784584];
	ld.global.f64 	%fd46, [%rd54+24];
	fma.rn.f64 	%fd147, %fd46, %fd45, %fd44;
	add.s32 	%r31, %r117, 4;
	add.s32 	%r88, %r117, 3;
	setp.lt.s32 	%p15, %r88, %r9;
	mov.u32 	%r117, %r31;
	@%p15 bra 	$L__BB15_17;

$L__BB15_18:
	st.shared.f64 	[%rd4], %fd147;
	bar.sync 	0;
	setp.gt.s32 	%p16, %r1, 63;
	@%p16 bra 	$L__BB15_20;

	ld.shared.f64 	%fd47, [%rd4];
	ld.shared.f64 	%fd48, [%rd4+512];
	add.f64 	%fd49, %fd48, %fd47;
	st.shared.f64 	[%rd4], %fd49;

$L__BB15_20:
	setp.gt.s32 	%p17, %r1, 31;
	bar.sync 	0;
	@%p17 bra 	$L__BB15_22;

	ld.shared.f64 	%fd50, [%rd4];
	ld.shared.f64 	%fd51, [%rd4+256];
	add.f64 	%fd52, %fd51, %fd50;
	st.shared.f64 	[%rd4], %fd52;

$L__BB15_22:
	setp.gt.s32 	%p18, %r1, 15;
	bar.sync 	0;
	@%p18 bra 	$L__BB15_24;

	ld.shared.f64 	%fd53, [%rd4];
	ld.shared.f64 	%fd54, [%rd4+128];
	add.f64 	%fd55, %fd54, %fd53;
	st.shared.f64 	[%rd4], %fd55;

$L__BB15_24:
	setp.gt.s32 	%p19, %r1, 7;
	bar.sync 	0;
	@%p19 bra 	$L__BB15_26;

	ld.shared.f64 	%fd56, [%rd4];
	ld.shared.f64 	%fd57, [%rd4+64];
	add.f64 	%fd58, %fd57, %fd56;
	st.shared.f64 	[%rd4], %fd58;

$L__BB15_26:
	setp.gt.s32 	%p20, %r1, 3;
	bar.sync 	0;
	@%p20 bra 	$L__BB15_28;

	ld.shared.f64 	%fd59, [%rd4];
	ld.shared.f64 	%fd60, [%rd4+32];
	add.f64 	%fd61, %fd60, %fd59;
	st.shared.f64 	[%rd4], %fd61;

$L__BB15_28:
	setp.gt.s32 	%p21, %r1, 1;
	bar.sync 	0;
	@%p21 bra 	$L__BB15_30;

	ld.shared.f64 	%fd62, [%rd4];
	ld.shared.f64 	%fd63, [%rd4+16];
	add.f64 	%fd64, %fd63, %fd62;
	st.shared.f64 	[%rd4], %fd64;

$L__BB15_30:
	setp.le.s32 	%p22, %r6, %r5;
	bar.sync 	0;
	ld.shared.f64 	%fd65, [ClCalculateIter1Mrqcof2Curve1Last_$_res+8];
	ld.shared.f64 	%fd66, [ClCalculateIter1Mrqcof2Curve1Last_$_res];
	add.f64 	%fd67, %fd66, %fd65;
	setp.eq.s32 	%p23, %r1, 0;
	selp.f64 	%fd12, %fd67, %fd147, %p23;
	bar.sync 	0;
	ld.global.u32 	%r89, [%rd3+36];
	mul.lo.s32 	%r32, %r89, %r7;
	@%p22 bra 	$L__BB15_42;

	add.s64 	%rd110, %rd42, 8040;
	add.s64 	%rd109, %rd31, 1784600;
	mov.u32 	%r119, %r7;

$L__BB15_32:
	mov.u32 	%r33, %r119;
	ld.global.u32 	%r91, [%rd3+24];
	setp.gt.s32 	%p24, %r33, %r91;
	mov.f64 	%fd151, 0d0000000000000000;
	@%p24 bra 	$L__BB15_41;

	ld.global.u32 	%r34, [%rd3+32];
	setp.lt.s32 	%p25, %r34, 1;
	@%p25 bra 	$L__BB15_41;

	add.s32 	%r93, %r34, -1;
	and.b32  	%r35, %r34, 3;
	setp.lt.u32 	%p26, %r93, 3;
	mov.f64 	%fd151, 0d0000000000000000;
	mov.u32 	%r124, 1;
	mov.u32 	%r123, %r32;
	@%p26 bra 	$L__BB15_37;

	mul.wide.s32 	%rd114, %r32, 8;
	add.s64 	%rd116, %rd110, %rd114;
	mul.wide.s32 	%rd112, %r25, 8;
	add.s64 	%rd117, %rd109, %rd112;
	sub.s32 	%r122, %r34, %r35;
	mov.u64 	%rd118, %rd31;
	mov.u32 	%r123, %r32;

$L__BB15_36:
	ld.global.f64 	%fd73, [%rd116+-24];
	ld.global.f64 	%fd74, [%rd118+1776512];
	mul.f64 	%fd75, %fd74, %fd73;
	ld.global.f64 	%fd76, [%rd117+-72];
	fma.rn.f64 	%fd77, %fd75, %fd76, %fd151;
	ld.global.f64 	%fd78, [%rd116+-16];
	ld.global.f64 	%fd79, [%rd118+1776520];
	mul.f64 	%fd80, %fd79, %fd78;
	ld.global.f64 	%fd81, [%rd117+-48];
	fma.rn.f64 	%fd82, %fd80, %fd81, %fd77;
	ld.global.f64 	%fd83, [%rd116+-8];
	ld.global.f64 	%fd84, [%rd118+1776528];
	mul.f64 	%fd85, %fd84, %fd83;
	ld.global.f64 	%fd86, [%rd117+-24];
	fma.rn.f64 	%fd87, %fd85, %fd86, %fd82;
	add.s32 	%r123, %r123, 4;
	ld.global.f64 	%fd88, [%rd116];
	ld.global.f64 	%fd89, [%rd118+1776536];
	mul.f64 	%fd90, %fd89, %fd88;
	ld.global.f64 	%fd91, [%rd117];
	fma.rn.f64 	%fd151, %fd90, %fd91, %fd87;
	add.s32 	%r124, %r124, 4;
	add.s64 	%rd118, %rd118, 32;
	add.s64 	%rd117, %rd117, 96;
	add.s64 	%rd116, %rd116, 32;
	add.s32 	%r122, %r122, -4;
	setp.ne.s32 	%p27, %r122, 0;
	@%p27 bra 	$L__BB15_36;

$L__BB15_37:
	setp.eq.s32 	%p28, %r35, 0;
	@%p28 bra 	$L__BB15_41;

	add.s32 	%r113, %r25, -1;
	cvt.s64.s32 	%rd115, %r113;
	add.s32 	%r95, %r123, 1;
	mul.wide.s32 	%rd61, %r124, 8;
	add.s64 	%rd62, %rd31, %rd61;
	add.s64 	%rd24, %rd62, 1776504;
	mul.wide.s32 	%rd65, %r95, 8;
	add.s64 	%rd66, %rd42, %rd65;
	add.s64 	%rd25, %rd66, 8008;
	ld.global.f64 	%fd92, [%rd66+8008];
	ld.global.f64 	%fd93, [%rd62+1776504];
	mul.f64 	%fd94, %fd93, %fd92;
	mul.wide.s32 	%rd67, %r124, 24;
	add.s64 	%rd68, %rd31, %rd67;
	shl.b64 	%rd69, %rd115, 3;
	add.s64 	%rd70, %rd68, %rd69;
	add.s64 	%rd26, %rd70, 1784512;
	ld.global.f64 	%fd95, [%rd70+1784512];
	fma.rn.f64 	%fd151, %fd94, %fd95, %fd151;
	setp.eq.s32 	%p29, %r35, 1;
	@%p29 bra 	$L__BB15_41;

	ld.global.f64 	%fd96, [%rd25+8];
	ld.global.f64 	%fd97, [%rd24+8];
	mul.f64 	%fd98, %fd97, %fd96;
	ld.global.f64 	%fd99, [%rd26+24];
	fma.rn.f64 	%fd151, %fd98, %fd99, %fd151;
	setp.eq.s32 	%p30, %r35, 2;
	@%p30 bra 	$L__BB15_41;

	ld.global.f64 	%fd100, [%rd25+16];
	ld.global.f64 	%fd101, [%rd24+16];
	mul.f64 	%fd102, %fd101, %fd100;
	ld.global.f64 	%fd103, [%rd26+48];
	fma.rn.f64 	%fd151, %fd102, %fd103, %fd151;

$L__BB15_41:
	mul.wide.s32 	%rd73, %r33, 8;
	add.s64 	%rd74, %rd42, %rd73;
	st.global.f64 	[%rd74+4226536], %fd151;
	add.s32 	%r119, %r33, 1;
	setp.lt.s32 	%p31, %r33, %r6;
	@%p31 bra 	$L__BB15_32;

$L__BB15_42:
	bar.sync 	0;
	@%p3 bra 	$L__BB15_44;

	setp.eq.s32 	%p33, %r54, 1;
	mul.wide.s32 	%rd77, %r25, 8;
	add.s64 	%rd78, %rd42, %rd77;
	st.global.f64 	[%rd78+3873640], %fd12;
	add.f64 	%fd104, %fd153, %fd12;
	selp.f64 	%fd153, %fd104, %fd153, %p33;

$L__BB15_44:
	setp.le.s32 	%p48, %r6, %r5;
	@%p48 bra 	$L__BB15_60;

	setp.eq.s32 	%p35, %r54, 1;
	add.s32 	%r96, %r19, %r25;
	mul.wide.s32 	%rd79, %r96, 8;
	add.s64 	%rd82, %rd42, 2264032;
	add.s64 	%rd27, %rd82, %rd79;
	add.s32 	%r97, %r21, %r25;
	mul.wide.s32 	%rd83, %r97, 8;
	add.s64 	%rd28, %rd82, %rd83;
	add.s32 	%r98, %r23, %r25;
	mul.wide.s32 	%rd84, %r98, 8;
	add.s64 	%rd29, %rd82, %rd84;
	@%p35 bra 	$L__BB15_53;
	bra.uni 	$L__BB15_46;

$L__BB15_53:
	setp.eq.s32 	%p41, %r17, 0;
	mov.u32 	%r127, %r7;
	@%p41 bra 	$L__BB15_57;

	setp.eq.s32 	%p42, %r17, 1;
	ld.global.f64 	%fd112, [%rd7+1608];
	st.global.f64 	[%rd27], %fd112;
	ld.global.f64 	%fd113, [%rd7+1608];
	ld.global.f64 	%fd114, [%rd7];
	add.f64 	%fd115, %fd114, %fd113;
	st.global.f64 	[%rd7], %fd115;
	mov.u32 	%r127, %r20;
	@%p42 bra 	$L__BB15_57;

	setp.eq.s32 	%p43, %r17, 2;
	ld.global.f64 	%fd116, [%rd7+1616];
	st.global.f64 	[%rd28], %fd116;
	ld.global.f64 	%fd117, [%rd7+1616];
	ld.global.f64 	%fd118, [%rd7+8];
	add.f64 	%fd119, %fd118, %fd117;
	st.global.f64 	[%rd7+8], %fd119;
	mov.u32 	%r127, %r22;
	@%p43 bra 	$L__BB15_57;

	ld.global.f64 	%fd120, [%rd7+1624];
	st.global.f64 	[%rd29], %fd120;
	ld.global.f64 	%fd121, [%rd7+1624];
	ld.global.f64 	%fd122, [%rd7+16];
	add.f64 	%fd123, %fd122, %fd121;
	st.global.f64 	[%rd7+16], %fd123;
	mov.u32 	%r127, %r24;

$L__BB15_57:
	setp.lt.u32 	%p44, %r12, 3;
	@%p44 bra 	$L__BB15_60;

$L__BB15_59:
	mul.wide.s32 	%rd97, %r127, 8;
	add.s64 	%rd98, %rd42, %rd97;
	ld.global.f64 	%fd124, [%rd98+4226536];
	mad.lo.s32 	%r101, %r127, %r18, %r25;
	mul.wide.s32 	%rd99, %r101, 8;
	add.s64 	%rd100, %rd42, %rd99;
	add.s64 	%rd101, %rd100, 2264032;
	st.global.f64 	[%rd100+2264032], %fd124;
	ld.global.f64 	%fd125, [%rd98+4226536];
	ld.global.f64 	%fd126, [%rd98+4224928];
	add.f64 	%fd127, %fd126, %fd125;
	st.global.f64 	[%rd98+4224928], %fd127;
	ld.global.f64 	%fd128, [%rd98+4226544];
	add.s64 	%rd102, %rd101, %rd10;
	st.global.f64 	[%rd102], %fd128;
	ld.global.f64 	%fd129, [%rd98+4226544];
	ld.global.f64 	%fd130, [%rd98+4224936];
	add.f64 	%fd131, %fd130, %fd129;
	st.global.f64 	[%rd98+4224936], %fd131;
	ld.global.f64 	%fd132, [%rd98+4226552];
	add.s64 	%rd103, %rd102, %rd10;
	st.global.f64 	[%rd103], %fd132;
	ld.global.f64 	%fd133, [%rd98+4226552];
	ld.global.f64 	%fd134, [%rd98+4224944];
	add.f64 	%fd135, %fd134, %fd133;
	st.global.f64 	[%rd98+4224944], %fd135;
	ld.global.f64 	%fd136, [%rd98+4226560];
	add.s64 	%rd104, %rd103, %rd10;
	st.global.f64 	[%rd104], %fd136;
	ld.global.f64 	%fd137, [%rd98+4226560];
	ld.global.f64 	%fd138, [%rd98+4224952];
	add.f64 	%fd139, %fd138, %fd137;
	st.global.f64 	[%rd98+4224952], %fd139;
	add.s32 	%r51, %r127, 4;
	add.s32 	%r102, %r127, 3;
	setp.lt.s32 	%p45, %r102, %r6;
	mov.u32 	%r127, %r51;
	@%p45 bra 	$L__BB15_59;
	bra.uni 	$L__BB15_60;

$L__BB15_46:
	setp.eq.s32 	%p36, %r17, 0;
	mov.u32 	%r125, %r7;
	@%p36 bra 	$L__BB15_50;

	setp.eq.s32 	%p37, %r17, 1;
	ld.global.f64 	%fd105, [%rd7+1608];
	st.global.f64 	[%rd27], %fd105;
	mov.u32 	%r125, %r20;
	@%p37 bra 	$L__BB15_50;

	setp.eq.s32 	%p38, %r17, 2;
	ld.global.f64 	%fd106, [%rd7+1616];
	st.global.f64 	[%rd28], %fd106;
	mov.u32 	%r125, %r22;
	@%p38 bra 	$L__BB15_50;

	ld.global.f64 	%fd107, [%rd7+1624];
	st.global.f64 	[%rd29], %fd107;
	mov.u32 	%r125, %r24;

$L__BB15_50:
	setp.lt.u32 	%p39, %r12, 3;
	@%p39 bra 	$L__BB15_60;

$L__BB15_52:
	mul.wide.s32 	%rd87, %r125, 8;
	add.s64 	%rd88, %rd42, %rd87;
	ld.global.f64 	%fd108, [%rd88+4226536];
	mad.lo.s32 	%r99, %r125, %r18, %r25;
	mul.wide.s32 	%rd89, %r99, 8;
	add.s64 	%rd90, %rd42, %rd89;
	add.s64 	%rd91, %rd90, 2264032;
	st.global.f64 	[%rd90+2264032], %fd108;
	ld.global.f64 	%fd109, [%rd88+4226544];
	add.s64 	%rd92, %rd91, %rd10;
	st.global.f64 	[%rd92], %fd109;
	ld.global.f64 	%fd110, [%rd88+4226552];
	add.s64 	%rd93, %rd92, %rd10;
	st.global.f64 	[%rd93], %fd110;
	ld.global.f64 	%fd111, [%rd88+4226560];
	add.s64 	%rd94, %rd93, %rd10;
	st.global.f64 	[%rd94], %fd111;
	add.s32 	%r48, %r125, 4;
	add.s32 	%r100, %r125, 3;
	setp.lt.s32 	%p40, %r100, %r6;
	mov.u32 	%r125, %r48;
	@%p40 bra 	$L__BB15_52;

$L__BB15_60:
	ld.param.u32 	%r103, [ClCalculateIter1Mrqcof2Curve1Last_param_3];
	bar.sync 	0;
	add.s32 	%r115, %r25, 1;
	setp.lt.s32 	%p46, %r25, %r103;
	@%p46 bra 	$L__BB15_10;

$L__BB15_61:
	@%p3 bra 	$L__BB15_63;

	mov.u32 	%r106, %ctaid.x;
	mov.b32 	%r105, %envreg0;
	add.s32 	%r104, %r105, %r106;
	mul.wide.s32 	%rd108, %r104, 4232760;
	ld.param.u64 	%rd107, [ClCalculateIter1Mrqcof2Curve1Last_param_0];
	add.s64 	%rd106, %rd107, %rd108;
	add.s64 	%rd105, %rd106, 4229304;
	st.global.u32 	[%rd105+-12], %r129;
	st.global.f64 	[%rd105+-96], %fd153;
	bra.uni 	$L__BB15_63;

}
	// .globl	ClCalculateIter1Mrqcof2End
.entry ClCalculateIter1Mrqcof2End(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof2End_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqcof2End_param_1
)
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<54>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<48>;


	ld.param.u64 	%rd4, [ClCalculateIter1Mrqcof2End_param_0];
	ld.param.u64 	%rd5, [ClCalculateIter1Mrqcof2End_param_1];
	mov.b32 	%r12, %envreg0;
	mov.u32 	%r13, %ctaid.x;
	add.s32 	%r14, %r12, %r13;
	cvt.s64.s32 	%rd1, %r14;
	mul.wide.s32 	%rd6, %r14, 4232760;
	add.s64 	%rd7, %rd4, %rd6;
	add.s64 	%rd2, %rd7, 4229304;
	ld.global.u32 	%r15, [%rd7+4229304];
	setp.ne.s32 	%p1, %r15, 0;
	@%p1 bra 	$L__BB16_13;

	ld.global.u32 	%r16, [%rd2+8];
	setp.eq.s32 	%p2, %r16, 0;
	@%p2 bra 	$L__BB16_13;

	add.s64 	%rd3, %rd5, 4387940;
	ld.global.u32 	%r17, [%rd5+4387940];
	setp.lt.s32 	%p3, %r17, 2;
	@%p3 bra 	$L__BB16_12;

	mov.u32 	%r50, 2;
	mov.u32 	%r49, 0;
	mul.lo.s64 	%rd9, %rd1, 4232760;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, 1940824;

$L__BB16_4:
	mov.u32 	%r2, %r50;
	mov.u32 	%r1, %r49;
	add.s32 	%r49, %r1, 1;
	mov.u32 	%r53, 1;
	and.b32  	%r4, %r49, 3;
	setp.lt.u32 	%p4, %r1, 3;
	@%p4 bra 	$L__BB16_7;

	sub.s32 	%r52, %r49, %r4;

$L__BB16_6:
	ld.global.u32 	%r22, [%rd3+4];
	mad.lo.s32 	%r23, %r22, %r2, %r53;
	mul.wide.s32 	%rd8, %r23, 8;
	add.s64 	%rd12, %rd11, %rd8;
	ld.global.f64 	%fd1, [%rd12];
	mad.lo.s32 	%r24, %r22, %r53, %r2;
	mul.wide.s32 	%rd13, %r24, 8;
	add.s64 	%rd14, %rd11, %rd13;
	st.global.f64 	[%rd14], %fd1;
	ld.global.u32 	%r25, [%rd3+4];
	add.s32 	%r26, %r53, 1;
	mad.lo.s32 	%r27, %r25, %r2, %r26;
	mul.wide.s32 	%rd15, %r27, 8;
	add.s64 	%rd16, %rd11, %rd15;
	ld.global.f64 	%fd2, [%rd16];
	mad.lo.s32 	%r28, %r25, %r26, %r2;
	mul.wide.s32 	%rd17, %r28, 8;
	add.s64 	%rd18, %rd11, %rd17;
	st.global.f64 	[%rd18], %fd2;
	ld.global.u32 	%r29, [%rd3+4];
	add.s32 	%r30, %r53, 2;
	mad.lo.s32 	%r31, %r29, %r2, %r30;
	mul.wide.s32 	%rd19, %r31, 8;
	add.s64 	%rd20, %rd11, %rd19;
	ld.global.f64 	%fd3, [%rd20];
	mad.lo.s32 	%r32, %r29, %r30, %r2;
	mul.wide.s32 	%rd21, %r32, 8;
	add.s64 	%rd22, %rd11, %rd21;
	st.global.f64 	[%rd22], %fd3;
	ld.global.u32 	%r33, [%rd3+4];
	add.s32 	%r34, %r53, 3;
	mad.lo.s32 	%r35, %r33, %r2, %r34;
	mul.wide.s32 	%rd23, %r35, 8;
	add.s64 	%rd24, %rd11, %rd23;
	ld.global.f64 	%fd4, [%rd24];
	mad.lo.s32 	%r36, %r33, %r34, %r2;
	mul.wide.s32 	%rd25, %r36, 8;
	add.s64 	%rd26, %rd11, %rd25;
	st.global.f64 	[%rd26], %fd4;
	add.s32 	%r53, %r53, 4;
	add.s32 	%r52, %r52, -4;
	setp.ne.s32 	%p5, %r52, 0;
	@%p5 bra 	$L__BB16_6;

$L__BB16_7:
	setp.eq.s32 	%p6, %r4, 0;
	@%p6 bra 	$L__BB16_11;

	ld.global.u32 	%r37, [%rd3+4];
	mad.lo.s32 	%r38, %r37, %r2, %r53;
	mul.wide.s32 	%rd27, %r38, 8;
	add.s64 	%rd31, %rd11, %rd27;
	ld.global.f64 	%fd5, [%rd31];
	mad.lo.s32 	%r39, %r37, %r53, %r2;
	mul.wide.s32 	%rd32, %r39, 8;
	add.s64 	%rd33, %rd11, %rd32;
	st.global.f64 	[%rd33], %fd5;
	setp.eq.s32 	%p7, %r4, 1;
	@%p7 bra 	$L__BB16_11;

	add.s32 	%r40, %r53, 1;
	ld.global.u32 	%r41, [%rd3+4];
	mad.lo.s32 	%r42, %r41, %r2, %r40;
	mul.wide.s32 	%rd34, %r42, 8;
	add.s64 	%rd38, %rd11, %rd34;
	ld.global.f64 	%fd6, [%rd38];
	mad.lo.s32 	%r43, %r41, %r40, %r2;
	mul.wide.s32 	%rd39, %r43, 8;
	add.s64 	%rd40, %rd11, %rd39;
	st.global.f64 	[%rd40], %fd6;
	setp.eq.s32 	%p8, %r4, 2;
	@%p8 bra 	$L__BB16_11;

	add.s32 	%r44, %r53, 2;
	ld.global.u32 	%r45, [%rd3+4];
	mad.lo.s32 	%r46, %r45, %r2, %r44;
	mul.wide.s32 	%rd41, %r46, 8;
	add.s64 	%rd45, %rd11, %rd41;
	ld.global.f64 	%fd7, [%rd45];
	mad.lo.s32 	%r47, %r45, %r44, %r2;
	mul.wide.s32 	%rd46, %r47, 8;
	add.s64 	%rd47, %rd11, %rd46;
	st.global.f64 	[%rd47], %fd7;

$L__BB16_11:
	add.s32 	%r50, %r2, 1;
	ld.global.u32 	%r48, [%rd3];
	setp.lt.s32 	%p9, %r2, %r48;
	@%p9 bra 	$L__BB16_4;

$L__BB16_12:
	ld.global.f64 	%fd8, [%rd2+-48];
	st.global.f64 	[%rd2+-72], %fd8;

$L__BB16_13:
	ret;

}
	// .globl	ClCalculateIter1Mrqmin2End
.entry ClCalculateIter1Mrqmin2End(
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqmin2End_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter1Mrqmin2End_param_1
)
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<12>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd8, [ClCalculateIter1Mrqmin2End_param_0];
	ld.param.u64 	%rd9, [ClCalculateIter1Mrqmin2End_param_1];
	mov.b32 	%r10, %envreg0;
	mov.u32 	%r11, %ctaid.x;
	add.s32 	%r12, %r10, %r11;
	cvt.s64.s32 	%rd1, %r12;
	mul.wide.s32 	%rd10, %r12, 4232760;
	add.s64 	%rd11, %rd8, %rd10;
	add.s64 	%rd2, %rd11, 4229304;
	ld.global.u32 	%r13, [%rd11+4229304];
	setp.ne.s32 	%p1, %r13, 0;
	@%p1 bra 	$L__BB17_14;

	ld.global.u32 	%r14, [%rd2+8];
	setp.eq.s32 	%p2, %r14, 0;
	@%p2 bra 	$L__BB17_14;

	ld.global.f64 	%fd1, [%rd2+-64];
	ld.global.f64 	%fd2, [%rd2+-72];
	setp.lt.f64 	%p3, %fd2, %fd1;
	add.s64 	%rd3, %rd9, 240;
	@%p3 bra 	$L__BB17_4;
	bra.uni 	$L__BB17_3;

$L__BB17_4:
	ld.global.f64 	%fd6, [%rd3];
	ld.global.f64 	%fd7, [%rd2+-80];
	div.rn.f64 	%fd8, %fd7, %fd6;
	st.global.f64 	[%rd2+-80], %fd8;
	ld.global.u32 	%r25, [%rd3+4387700];
	setp.lt.s32 	%p4, %r25, 1;
	@%p4 bra 	$L__BB17_10;

	mov.u32 	%r26, 1;
	mul.lo.s64 	%rd13, %rd1, 4232760;
	add.s64 	%rd14, %rd8, %rd13;

$L__BB17_6:
	setp.lt.s32 	%p5, %r25, 1;
	@%p5 bra 	$L__BB17_9;

	mov.u32 	%r27, 0;

$L__BB17_8:
	ld.global.u32 	%r17, [%rd3+4387704];
	add.s32 	%r27, %r27, 1;
	mad.lo.s32 	%r18, %r26, %r17, %r27;
	mul.wide.s32 	%rd12, %r18, 8;
	add.s64 	%rd15, %rd14, %rd12;
	ld.global.f64 	%fd9, [%rd15+1940824];
	st.global.f64 	[%rd15+1617616], %fd9;
	ld.global.u32 	%r19, [%rd3+4387700];
	setp.lt.s32 	%p6, %r27, %r19;
	@%p6 bra 	$L__BB17_8;

$L__BB17_9:
	mul.wide.s32 	%rd18, %r26, 8;
	add.s64 	%rd19, %rd14, %rd18;
	ld.global.f64 	%fd10, [%rd19+3884864];
	st.global.f64 	[%rd19+3881648], %fd10;
	add.s32 	%r6, %r26, 1;
	ld.global.u32 	%r25, [%rd3+4387700];
	setp.lt.s32 	%p7, %r26, %r25;
	mov.u32 	%r26, %r6;
	@%p7 bra 	$L__BB17_6;

$L__BB17_10:
	ld.global.u32 	%r20, [%rd3+4387696];
	setp.lt.s32 	%p8, %r20, 1;
	@%p8 bra 	$L__BB17_13;

	mul.lo.s64 	%rd20, %rd1, 4232760;
	add.s64 	%rd21, %rd8, %rd20;
	add.s64 	%rd22, %rd21, 3886480;
	mov.u32 	%r28, 0;

$L__BB17_12:
	ld.global.f64 	%fd11, [%rd22+-3216];
	st.global.f64 	[%rd22], %fd11;
	add.s64 	%rd22, %rd22, 8;
	add.s32 	%r28, %r28, 1;
	ld.global.u32 	%r22, [%rd3+4387696];
	setp.lt.s32 	%p9, %r28, %r22;
	@%p9 bra 	$L__BB17_12;
	bra.uni 	$L__BB17_13;

$L__BB17_3:
	ld.global.f64 	%fd3, [%rd3];
	ld.global.f64 	%fd4, [%rd2+-80];
	mul.f64 	%fd5, %fd3, %fd4;
	st.global.f64 	[%rd2+-80], %fd5;
	st.global.f64 	[%rd2+-72], %fd1;

$L__BB17_13:
	ld.global.u32 	%r23, [%rd2+-16];
	add.s32 	%r24, %r23, 1;
	st.global.u32 	[%rd2+-16], %r24;

$L__BB17_14:
	ret;

}
	// .globl	ClCalculateIter2
.entry ClCalculateIter2(
	.param .u64 .ptr .global .align 8 ClCalculateIter2_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateIter2_param_1
)
{
	.reg .pred 	%p<146>;
	.reg .f32 	%f<11>;
	.reg .b32 	%r<358>;
	.reg .f64 	%fd<1033>;
	.reg .b64 	%rd<138>;


	ld.param.u64 	%rd22, [ClCalculateIter2_param_0];
	ld.param.u64 	%rd23, [ClCalculateIter2_param_1];
	mov.b32 	%r122, %envreg0;
	mov.u32 	%r123, %ctaid.x;
	add.s32 	%r124, %r122, %r123;
	mov.u32 	%r1, %tid.x;
	cvt.s64.s32 	%rd1, %r124;
	mul.wide.s32 	%rd24, %r124, 4232760;
	add.s64 	%rd25, %rd22, %rd24;
	add.s64 	%rd2, %rd25, 4229304;
	ld.global.u32 	%r125, [%rd25+4229304];
	setp.ne.s32 	%p1, %r125, 0;
	@%p1 bra 	$L__BB18_164;

	ld.global.u32 	%r126, [%rd2+8];
	setp.eq.s32 	%p2, %r126, 0;
	@%p2 bra 	$L__BB18_164;

	ld.global.u32 	%r127, [%rd2+-16];
	setp.eq.s32 	%p3, %r127, 1;
	add.s64 	%rd3, %rd23, 4387968;
	@%p3 bra 	$L__BB18_4;

	ld.global.f64 	%fd131, [%rd2+-64];
	ld.global.f64 	%fd132, [%rd2+-72];
	setp.geu.f64 	%p4, %fd132, %fd131;
	@%p4 bra 	$L__BB18_160;

$L__BB18_4:
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	$L__BB18_6;

	ld.global.f64 	%fd133, [%rd2+-72];
	st.global.f64 	[%rd2+-64], %fd133;

$L__BB18_6:
	bar.sync 	0;
	ld.global.u32 	%r128, [%rd3];
	shr.s32 	%r129, %r128, 31;
	shr.u32 	%r130, %r129, 25;
	add.s32 	%r131, %r128, %r130;
	shr.s32 	%r132, %r131, 7;
	and.b32  	%r133, %r128, 127;
	setp.ne.s32 	%p6, %r133, 0;
	selp.u32 	%r134, 1, 0, %p6;
	add.s32 	%r135, %r132, %r134;
	mul.lo.s32 	%r319, %r135, %r1;
	add.s32 	%r136, %r319, %r135;
	min.s32 	%r3, %r136, %r128;
	setp.ge.s32 	%p7, %r319, %r3;
	@%p7 bra 	$L__BB18_45;

	add.s64 	%rd4, %rd23, 3419112;

$L__BB18_8:
	mov.u32 	%r4, %r319;
	add.s32 	%r319, %r4, 1;
	ld.global.u32 	%r6, [%rd3+-20];
	setp.lt.s32 	%p8, %r6, 0;
	mov.u32 	%r329, 0;
	mov.f64 	%fd1008, 0d0000000000000000;
	@%p8 bra 	$L__BB18_33;

	ld.global.u32 	%r7, [%rd3+-16];
	cvt.s64.s32 	%rd5, %r319;
	mul.wide.s32 	%rd26, %r4, 968;
	add.s64 	%rd6, %rd4, %rd26;
	mov.u32 	%r320, %r329;

$L__BB18_10:
	mov.u32 	%r8, %r320;
	setp.gt.s32 	%p9, %r8, %r7;
	@%p9 bra 	$L__BB18_32;

	mov.u32 	%r141, 1;
	sub.s32 	%r142, %r141, %r8;
	cvt.s64.s32 	%rd7, %r8;
	mul.lo.s64 	%rd27, %rd5, 88;
	add.s64 	%rd28, %rd23, %rd27;
	mul.wide.s32 	%rd29, %r8, 8;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd8, %rd30, 1600328;
	ld.global.f64 	%fd2, [%rd30+1600328];
	max.s32 	%r10, %r7, %r8;
	add.s32 	%r143, %r10, %r142;
	and.b32  	%r11, %r143, 3;
	setp.eq.s32 	%p10, %r11, 0;
	mov.u32 	%r325, %r8;
	mov.u32 	%r326, %r329;
	@%p10 bra 	$L__BB18_21;

	setp.eq.s32 	%p11, %r8, 0;
	add.s32 	%r326, %r329, 1;
	mul.lo.s64 	%rd31, %rd1, 4232760;
	add.s64 	%rd32, %rd22, %rd31;
	mul.wide.s32 	%rd33, %r326, 8;
	add.s64 	%rd34, %rd32, %rd33;
	add.s64 	%rd9, %rd34, 3886472;
	ld.global.f64 	%fd137, [%rd34+3886472];
	mul.f64 	%fd998, %fd137, %fd2;
	@%p11 bra 	$L__BB18_14;

	add.s32 	%r326, %r329, 2;
	ld.global.f64 	%fd138, [%rd8+88088];
	ld.global.f64 	%fd139, [%rd9+8];
	fma.rn.f64 	%fd998, %fd139, %fd138, %fd998;

$L__BB18_14:
	mul.lo.s64 	%rd35, %rd5, 968;
	add.s64 	%rd36, %rd23, %rd35;
	mul.lo.s64 	%rd37, %rd7, 88;
	add.s64 	%rd38, %rd36, %rd37;
	shl.b64 	%rd39, %rd7, 3;
	add.s64 	%rd40, %rd38, %rd39;
	add.s64 	%rd10, %rd40, 3418144;
	ld.global.f64 	%fd140, [%rd40+3418144];
	fma.rn.f64 	%fd1008, %fd140, %fd998, %fd1008;
	add.s32 	%r325, %r8, 1;
	setp.eq.s32 	%p12, %r11, 1;
	mov.u32 	%r329, %r326;
	@%p12 bra 	$L__BB18_21;

	add.s32 	%r329, %r326, 1;
	mul.wide.s32 	%rd43, %r329, 8;
	add.s64 	%rd44, %rd32, %rd43;
	add.s64 	%rd11, %rd44, 3886472;
	ld.global.f64 	%fd141, [%rd44+3886472];
	mul.f64 	%fd999, %fd141, %fd2;
	@%p11 bra 	$L__BB18_17;

	add.s32 	%r329, %r326, 2;
	ld.global.f64 	%fd142, [%rd8+88088];
	ld.global.f64 	%fd143, [%rd11+8];
	fma.rn.f64 	%fd999, %fd143, %fd142, %fd999;

$L__BB18_17:
	ld.global.f64 	%fd144, [%rd10+88];
	fma.rn.f64 	%fd1008, %fd144, %fd999, %fd1008;
	add.s32 	%r325, %r8, 2;
	setp.eq.s32 	%p14, %r11, 2;
	mov.u32 	%r326, %r329;
	@%p14 bra 	$L__BB18_21;

	add.s32 	%r326, %r329, 1;
	mul.wide.s32 	%rd47, %r326, 8;
	add.s64 	%rd48, %rd32, %rd47;
	add.s64 	%rd12, %rd48, 3886472;
	ld.global.f64 	%fd145, [%rd48+3886472];
	mul.f64 	%fd1000, %fd145, %fd2;
	@%p11 bra 	$L__BB18_20;

	add.s32 	%r326, %r329, 2;
	ld.global.f64 	%fd146, [%rd8+88088];
	ld.global.f64 	%fd147, [%rd12+8];
	fma.rn.f64 	%fd1000, %fd147, %fd146, %fd1000;

$L__BB18_20:
	ld.global.f64 	%fd148, [%rd10+176];
	fma.rn.f64 	%fd1008, %fd148, %fd1000, %fd1008;
	add.s32 	%r325, %r8, 3;
	mov.u32 	%r329, %r326;

$L__BB18_21:
	sub.s32 	%r144, %r10, %r8;
	setp.lt.u32 	%p16, %r144, 3;
	@%p16 bra 	$L__BB18_32;

	add.s32 	%r328, %r325, -1;
	mul.wide.s32 	%rd49, %r325, 11;
	add.s64 	%rd50, %rd49, %rd7;
	shl.b64 	%rd51, %rd50, 3;
	add.s64 	%rd137, %rd6, %rd51;
	mov.u32 	%r329, %r326;

$L__BB18_23:
	add.s32 	%r330, %r329, 1;
	mul.lo.s64 	%rd52, %rd1, 4232760;
	add.s64 	%rd53, %rd22, %rd52;
	mul.wide.s32 	%rd54, %r330, 8;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd15, %rd55, 3886472;
	ld.global.f64 	%fd149, [%rd55+3886472];
	mul.f64 	%fd1004, %fd149, %fd2;
	setp.eq.s32 	%p17, %r8, 0;
	@%p17 bra 	$L__BB18_25;

	add.s32 	%r330, %r329, 2;
	ld.global.f64 	%fd150, [%rd8+88088];
	ld.global.f64 	%fd151, [%rd15+8];
	fma.rn.f64 	%fd1004, %fd151, %fd150, %fd1004;

$L__BB18_25:
	ld.global.f64 	%fd152, [%rd137];
	fma.rn.f64 	%fd21, %fd152, %fd1004, %fd1008;
	add.s32 	%r331, %r330, 1;
	mul.wide.s32 	%rd58, %r331, 8;
	add.s64 	%rd59, %rd53, %rd58;
	add.s64 	%rd16, %rd59, 3886472;
	ld.global.f64 	%fd153, [%rd59+3886472];
	mul.f64 	%fd1005, %fd153, %fd2;
	@%p17 bra 	$L__BB18_27;

	add.s32 	%r331, %r330, 2;
	ld.global.f64 	%fd154, [%rd8+88088];
	ld.global.f64 	%fd155, [%rd16+8];
	fma.rn.f64 	%fd1005, %fd155, %fd154, %fd1005;

$L__BB18_27:
	ld.global.f64 	%fd156, [%rd137+88];
	fma.rn.f64 	%fd25, %fd156, %fd1005, %fd21;
	add.s32 	%r332, %r331, 1;
	mul.wide.s32 	%rd62, %r332, 8;
	add.s64 	%rd63, %rd53, %rd62;
	add.s64 	%rd17, %rd63, 3886472;
	ld.global.f64 	%fd157, [%rd63+3886472];
	mul.f64 	%fd1006, %fd157, %fd2;
	@%p17 bra 	$L__BB18_29;

	add.s32 	%r332, %r331, 2;
	ld.global.f64 	%fd158, [%rd8+88088];
	ld.global.f64 	%fd159, [%rd17+8];
	fma.rn.f64 	%fd1006, %fd159, %fd158, %fd1006;

$L__BB18_29:
	ld.global.f64 	%fd160, [%rd137+176];
	fma.rn.f64 	%fd29, %fd160, %fd1006, %fd25;
	add.s32 	%r329, %r332, 1;
	mul.wide.s32 	%rd66, %r329, 8;
	add.s64 	%rd67, %rd53, %rd66;
	add.s64 	%rd18, %rd67, 3886472;
	ld.global.f64 	%fd161, [%rd67+3886472];
	mul.f64 	%fd1007, %fd161, %fd2;
	@%p17 bra 	$L__BB18_31;

	add.s32 	%r329, %r332, 2;
	ld.global.f64 	%fd162, [%rd8+88088];
	ld.global.f64 	%fd163, [%rd18+8];
	fma.rn.f64 	%fd1007, %fd163, %fd162, %fd1007;

$L__BB18_31:
	add.s64 	%rd19, %rd137, 352;
	ld.global.f64 	%fd164, [%rd137+264];
	fma.rn.f64 	%fd1008, %fd164, %fd1007, %fd29;
	add.s32 	%r328, %r328, 4;
	setp.lt.s32 	%p21, %r328, %r7;
	mov.u64 	%rd137, %rd19;
	@%p21 bra 	$L__BB18_23;

$L__BB18_32:
	add.s32 	%r320, %r8, 1;
	setp.lt.s32 	%p22, %r8, %r6;
	@%p22 bra 	$L__BB18_10;

$L__BB18_33:
	mov.f64 	%fd165, 0d4338000000000000;
	mov.f64 	%fd166, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd167, %fd1008, %fd166, %fd165;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r46, %temp}, %fd167;
	}
	mov.f64 	%fd168, 0dC338000000000000;
	add.rn.f64 	%fd169, %fd167, %fd168;
	mov.f64 	%fd170, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd171, %fd169, %fd170, %fd1008;
	mov.f64 	%fd172, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd173, %fd169, %fd172, %fd171;
	mov.f64 	%fd174, 0d3E928AF3FCA213EA;
	mov.f64 	%fd175, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd176, %fd175, %fd173, %fd174;
	mov.f64 	%fd177, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd178, %fd176, %fd173, %fd177;
	mov.f64 	%fd179, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd180, %fd178, %fd173, %fd179;
	mov.f64 	%fd181, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd182, %fd180, %fd173, %fd181;
	mov.f64 	%fd183, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd184, %fd182, %fd173, %fd183;
	mov.f64 	%fd185, 0d3F81111111122322;
	fma.rn.f64 	%fd186, %fd184, %fd173, %fd185;
	mov.f64 	%fd187, 0d3FA55555555502A1;
	fma.rn.f64 	%fd188, %fd186, %fd173, %fd187;
	mov.f64 	%fd189, 0d3FC5555555555511;
	fma.rn.f64 	%fd190, %fd188, %fd173, %fd189;
	mov.f64 	%fd191, 0d3FE000000000000B;
	fma.rn.f64 	%fd192, %fd190, %fd173, %fd191;
	mov.f64 	%fd193, 0d3FF0000000000000;
	fma.rn.f64 	%fd194, %fd192, %fd173, %fd193;
	fma.rn.f64 	%fd195, %fd194, %fd173, %fd193;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd195;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd195;
	}
	shl.b32 	%r145, %r46, 20;
	add.s32 	%r146, %r48, %r145;
	mov.b64 	%fd1010, {%r47, %r146};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r147}, %fd1008;
	}
	mov.b32 	%f6, %r147;
	abs.f32 	%f1, %f6;
	setp.lt.f32 	%p23, %f1, 0f4086232B;
	@%p23 bra 	$L__BB18_36;

	setp.lt.f64 	%p24, %fd1008, 0d0000000000000000;
	add.f64 	%fd196, %fd1008, 0d7FF0000000000000;
	selp.f64 	%fd1010, 0d0000000000000000, %fd196, %p24;
	setp.geu.f32 	%p25, %f1, 0f40874800;
	@%p25 bra 	$L__BB18_36;

	shr.u32 	%r148, %r46, 31;
	add.s32 	%r149, %r46, %r148;
	shr.s32 	%r150, %r149, 1;
	shl.b32 	%r151, %r150, 20;
	add.s32 	%r152, %r48, %r151;
	mov.b64 	%fd197, {%r47, %r152};
	sub.s32 	%r153, %r46, %r150;
	shl.b32 	%r154, %r153, 20;
	add.s32 	%r155, %r154, 1072693248;
	mov.u32 	%r156, 0;
	mov.b64 	%fd198, {%r156, %r155};
	mul.f64 	%fd1010, %fd197, %fd198;

$L__BB18_36:
	cvt.s64.s32 	%rd20, %r319;
	mul.wide.s32 	%rd68, %r319, 8;
	add.s64 	%rd69, %rd23, %rd68;
	ld.global.f64 	%fd199, [%rd69+1776504];
	mul.f64 	%fd200, %fd1010, %fd199;
	mul.lo.s64 	%rd70, %rd1, 4232760;
	add.s64 	%rd71, %rd22, %rd70;
	add.s64 	%rd72, %rd71, %rd68;
	st.global.f64 	[%rd72], %fd200;
	setp.lt.s32 	%p26, %r329, 1;
	@%p26 bra 	$L__BB18_44;

	add.s32 	%r158, %r329, -1;
	and.b32  	%r49, %r329, 3;
	setp.lt.u32 	%p27, %r158, 3;
	mov.u32 	%r338, 1;
	@%p27 bra 	$L__BB18_40;

	sub.s32 	%r337, %r329, %r49;

$L__BB18_39:
	ld.global.u32 	%r160, [%rd3+4];
	mad.lo.s32 	%r161, %r160, %r338, %r319;
	mul.lo.s64 	%rd73, %rd20, 1608;
	add.s64 	%rd74, %rd23, %rd73;
	mul.wide.s32 	%rd75, %r338, 8;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.f64 	%fd201, [%rd76+1808536];
	mul.f64 	%fd202, %fd1010, %fd201;
	mul.wide.s32 	%rd77, %r161, 8;
	add.s64 	%rd80, %rd71, 8008;
	add.s64 	%rd81, %rd80, %rd77;
	st.global.f64 	[%rd81], %fd202;
	ld.global.u32 	%r162, [%rd3+4];
	add.s32 	%r163, %r338, 1;
	mad.lo.s32 	%r164, %r162, %r163, %r319;
	ld.global.f64 	%fd203, [%rd76+1808544];
	mul.f64 	%fd204, %fd1010, %fd203;
	mul.wide.s32 	%rd82, %r164, 8;
	add.s64 	%rd83, %rd80, %rd82;
	st.global.f64 	[%rd83], %fd204;
	ld.global.u32 	%r165, [%rd3+4];
	add.s32 	%r166, %r338, 2;
	mad.lo.s32 	%r167, %r165, %r166, %r319;
	ld.global.f64 	%fd205, [%rd76+1808552];
	mul.f64 	%fd206, %fd1010, %fd205;
	mul.wide.s32 	%rd84, %r167, 8;
	add.s64 	%rd85, %rd80, %rd84;
	st.global.f64 	[%rd85], %fd206;
	ld.global.u32 	%r168, [%rd3+4];
	add.s32 	%r169, %r338, 3;
	mad.lo.s32 	%r170, %r168, %r169, %r319;
	ld.global.f64 	%fd207, [%rd76+1808560];
	mul.f64 	%fd208, %fd1010, %fd207;
	mul.wide.s32 	%rd86, %r170, 8;
	add.s64 	%rd87, %rd80, %rd86;
	st.global.f64 	[%rd87], %fd208;
	add.s32 	%r338, %r338, 4;
	add.s32 	%r337, %r337, -4;
	setp.ne.s32 	%p28, %r337, 0;
	@%p28 bra 	$L__BB18_39;

$L__BB18_40:
	setp.eq.s32 	%p29, %r49, 0;
	@%p29 bra 	$L__BB18_44;

	ld.global.u32 	%r171, [%rd3+4];
	mad.lo.s32 	%r172, %r171, %r338, %r319;
	mul.lo.s64 	%rd88, %rd20, 1608;
	add.s64 	%rd89, %rd23, %rd88;
	mul.wide.s32 	%rd90, %r338, 8;
	add.s64 	%rd91, %rd89, %rd90;
	add.s64 	%rd21, %rd91, 1808536;
	ld.global.f64 	%fd209, [%rd91+1808536];
	mul.f64 	%fd210, %fd1010, %fd209;
	mul.wide.s32 	%rd92, %r172, 8;
	add.s64 	%rd95, %rd71, %rd92;
	st.global.f64 	[%rd95+8008], %fd210;
	setp.eq.s32 	%p30, %r49, 1;
	@%p30 bra 	$L__BB18_44;

	ld.global.u32 	%r173, [%rd3+4];
	add.s32 	%r174, %r338, 1;
	mad.lo.s32 	%r175, %r173, %r174, %r319;
	ld.global.f64 	%fd211, [%rd21+8];
	mul.f64 	%fd212, %fd1010, %fd211;
	mul.wide.s32 	%rd96, %r175, 8;
	add.s64 	%rd99, %rd71, %rd96;
	st.global.f64 	[%rd99+8008], %fd212;
	setp.eq.s32 	%p31, %r49, 2;
	@%p31 bra 	$L__BB18_44;

	ld.global.u32 	%r176, [%rd3+4];
	add.s32 	%r177, %r338, 2;
	mad.lo.s32 	%r178, %r176, %r177, %r319;
	ld.global.f64 	%fd213, [%rd21+16];
	mul.f64 	%fd214, %fd1010, %fd213;
	mul.wide.s32 	%rd100, %r178, 8;
	add.s64 	%rd103, %rd71, %rd100;
	st.global.f64 	[%rd103+8008], %fd214;

$L__BB18_44:
	setp.lt.s32 	%p32, %r319, %r3;
	@%p32 bra 	$L__BB18_8;

$L__BB18_45:
	bar.sync 	0;
	@%p5 bra 	$L__BB18_160;

	mov.f64 	%fd1014, 0d0000000000000000;
	mov.u64 	%rd104, 0;
	st.global.u64 	[%rd2+-128], %rd104;
	ld.global.u32 	%r179, [%rd3];
	setp.lt.s32 	%p34, %r179, 1;
	mov.f64 	%fd1012, %fd1014;
	@%p34 bra 	$L__BB18_49;

	mov.u32 	%r339, 1;
	mul.lo.s64 	%rd105, %rd1, 4232760;
	add.s64 	%rd106, %rd22, %rd105;

$L__BB18_48:
	mul.wide.s32 	%rd107, %r339, 8;
	add.s64 	%rd108, %rd106, %rd107;
	mul.wide.s32 	%rd109, %r339, 24;
	add.s64 	%rd110, %rd23, %rd109;
	ld.global.f64 	%fd217, [%rd110+1784512];
	ld.global.f64 	%fd218, [%rd108];
	fma.rn.f64 	%fd1012, %fd218, %fd217, %fd1012;
	st.global.f64 	[%rd2+-128], %fd1012;
	add.s32 	%r57, %r339, 1;
	ld.global.u32 	%r181, [%rd3];
	setp.lt.s32 	%p35, %r339, %r181;
	mov.u32 	%r339, %r57;
	@%p35 bra 	$L__BB18_48;

$L__BB18_49:
	st.global.u64 	[%rd2+-120], %rd104;
	ld.global.u32 	%r182, [%rd3];
	setp.lt.s32 	%p36, %r182, 1;
	@%p36 bra 	$L__BB18_52;

	mov.u32 	%r340, 1;
	mov.f64 	%fd1014, 0d0000000000000000;
	mul.lo.s64 	%rd112, %rd1, 4232760;
	add.s64 	%rd113, %rd22, %rd112;

$L__BB18_51:
	mul.wide.s32 	%rd114, %r340, 8;
	add.s64 	%rd115, %rd113, %rd114;
	mul.wide.s32 	%rd116, %r340, 24;
	add.s64 	%rd117, %rd23, %rd116;
	ld.global.f64 	%fd221, [%rd117+1784520];
	ld.global.f64 	%fd222, [%rd115];
	fma.rn.f64 	%fd1014, %fd222, %fd221, %fd1014;
	st.global.f64 	[%rd2+-120], %fd1014;
	add.s32 	%r59, %r340, 1;
	ld.global.u32 	%r184, [%rd3];
	setp.lt.s32 	%p37, %r340, %r184;
	mov.u32 	%r340, %r59;
	@%p37 bra 	$L__BB18_51;

$L__BB18_52:
	mov.f64 	%fd48, 0d0000000000000000;
	mov.u64 	%rd118, 0;
	st.global.u64 	[%rd2+-112], %rd118;
	ld.global.u32 	%r185, [%rd3];
	setp.lt.s32 	%p38, %r185, 1;
	@%p38 bra 	$L__BB18_55;

	mov.u32 	%r341, 1;
	mul.lo.s64 	%rd119, %rd1, 4232760;
	add.s64 	%rd120, %rd22, %rd119;

$L__BB18_54:
	mul.wide.s32 	%rd121, %r341, 8;
	add.s64 	%rd122, %rd120, %rd121;
	mul.wide.s32 	%rd123, %r341, 24;
	add.s64 	%rd124, %rd23, %rd123;
	ld.global.f64 	%fd225, [%rd124+1784528];
	ld.global.f64 	%fd226, [%rd122];
	fma.rn.f64 	%fd48, %fd226, %fd225, %fd48;
	st.global.f64 	[%rd2+-112], %fd48;
	add.s32 	%r61, %r341, 1;
	ld.global.u32 	%r187, [%rd3];
	setp.lt.s32 	%p39, %r341, %r187;
	mov.u32 	%r341, %r61;
	@%p39 bra 	$L__BB18_54;

$L__BB18_55:
	ld.global.f64 	%fd49, [%rd2+-72];
	setp.eq.f64 	%p40, %fd1012, 0d3FF0000000000000;
	mov.f64 	%fd1020, 0d3FF0000000000000;
	@%p40 bra 	$L__BB18_81;

	abs.f64 	%fd50, %fd1012;
	setp.gtu.f64 	%p41, %fd50, 0d7FF0000000000000;
	@%p41 bra 	$L__BB18_80;
	bra.uni 	$L__BB18_57;

$L__BB18_80:
	add.f64 	%fd1020, %fd1012, 0d4000000000000000;
	bra.uni 	$L__BB18_81;

$L__BB18_57:
	setp.eq.f64 	%p42, %fd1012, 0d7FF0000000000000;
	@%p42 bra 	$L__BB18_79;
	bra.uni 	$L__BB18_58;

$L__BB18_79:
	mov.f64 	%fd413, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r218}, %fd413;
	}
	setp.gt.s32 	%p65, %r218, -1;
	selp.f64 	%fd1020, 0d7FF0000000000000, 0d0000000000000000, %p65;

$L__BB18_81:
	mov.f64 	%fd1024, 0d3FF0000000000000;
	setp.eq.f64 	%p66, %fd1014, 0d3FF0000000000000;
	@%p66 bra 	$L__BB18_107;

	abs.f64 	%fd69, %fd1014;
	setp.gtu.f64 	%p67, %fd69, 0d7FF0000000000000;
	@%p67 bra 	$L__BB18_106;
	bra.uni 	$L__BB18_83;

$L__BB18_106:
	add.f64 	%fd1024, %fd1014, 0d4000000000000000;
	bra.uni 	$L__BB18_107;

$L__BB18_83:
	setp.eq.f64 	%p68, %fd1014, 0d7FF0000000000000;
	@%p68 bra 	$L__BB18_105;
	bra.uni 	$L__BB18_84;

$L__BB18_105:
	mov.f64 	%fd600, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r249}, %fd600;
	}
	setp.gt.s32 	%p91, %r249, -1;
	selp.f64 	%fd1024, 0d7FF0000000000000, 0d0000000000000000, %p91;

$L__BB18_107:
	add.f64 	%fd88, %fd1020, %fd1024;
	setp.eq.f64 	%p92, %fd48, 0d3FF0000000000000;
	mov.f64 	%fd1028, 0d3FF0000000000000;
	@%p92 bra 	$L__BB18_133;

	abs.f64 	%fd89, %fd48;
	setp.gtu.f64 	%p93, %fd89, 0d7FF0000000000000;
	@%p93 bra 	$L__BB18_132;
	bra.uni 	$L__BB18_109;

$L__BB18_132:
	add.f64 	%fd1028, %fd48, 0d4000000000000000;
	bra.uni 	$L__BB18_133;

$L__BB18_109:
	setp.eq.f64 	%p94, %fd48, 0d7FF0000000000000;
	@%p94 bra 	$L__BB18_131;
	bra.uni 	$L__BB18_110;

$L__BB18_131:
	mov.f64 	%fd787, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r280}, %fd787;
	}
	setp.gt.s32 	%p117, %r280, -1;
	selp.f64 	%fd1028, 0d7FF0000000000000, 0d0000000000000000, %p117;

$L__BB18_133:
	mov.f64 	%fd1032, 0d3FF0000000000000;
	ld.param.u64 	%rd134, [ClCalculateIter2_param_1];
	add.s64 	%rd133, %rd134, 4387968;
	add.f64 	%fd108, %fd88, %fd1028;
	ld.global.f64 	%fd109, [%rd133+-856];
	setp.eq.f64 	%p118, %fd109, 0d3FF0000000000000;
	@%p118 bra 	$L__BB18_159;

	abs.f64 	%fd110, %fd109;
	setp.gtu.f64 	%p119, %fd110, 0d7FF0000000000000;
	@%p119 bra 	$L__BB18_158;
	bra.uni 	$L__BB18_135;

$L__BB18_158:
	add.f64 	%fd1032, %fd109, 0d4000000000000000;
	bra.uni 	$L__BB18_159;

$L__BB18_135:
	setp.eq.f64 	%p120, %fd109, 0d7FF0000000000000;
	@%p120 bra 	$L__BB18_157;
	bra.uni 	$L__BB18_136;

$L__BB18_157:
	mov.f64 	%fd974, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r311}, %fd974;
	}
	setp.gt.s32 	%p143, %r311, -1;
	selp.f64 	%fd1032, 0d7FF0000000000000, 0d0000000000000000, %p143;

$L__BB18_159:
	neg.f64 	%fd975, %fd108;
	fma.rn.f64 	%fd976, %fd975, %fd1032, %fd49;
	st.global.f64 	[%rd2+-56], %fd976;

$L__BB18_160:
	mov.u32 	%r315, %tid.x;
	bar.sync 	0;
	setp.ne.s32 	%p144, %r315, 0;
	@%p144 bra 	$L__BB18_163;

	ld.param.u64 	%rd136, [ClCalculateIter2_param_1];
	add.s64 	%rd135, %rd136, 4387968;
	ld.global.u32 	%r312, [%rd135+12];
	add.s32 	%r313, %r312, -3;
	cvt.rn.f64.s32 	%fd977, %r313;
	ld.global.f64 	%fd978, [%rd2+-56];
	div.rn.f64 	%fd979, %fd978, %fd977;
	sqrt.rn.f64 	%fd129, %fd979;
	st.global.f64 	[%rd2+-24], %fd129;
	ld.global.f64 	%fd980, [%rd2+-32];
	sub.f64 	%fd130, %fd980, %fd129;
	setp.leu.f64 	%p145, %fd130, 0d3DDB7CDFD9D7BDBB;
	@%p145 bra 	$L__BB18_163;

	st.global.f64 	[%rd2+-40], %fd130;
	st.global.f64 	[%rd2+-32], %fd129;

$L__BB18_163:
	bar.sync 	0;

$L__BB18_164:
	ret;

$L__BB18_58:
	mov.f64 	%fd228, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r188, %temp}, %fd228;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r189}, %fd228;
	}
	and.b32  	%r190, %r189, 2147483647;
	setp.ne.s32 	%p43, %r190, 2146435072;
	setp.ne.s32 	%p44, %r188, 0;
	or.pred  	%p45, %p44, %p43;
	@%p45 bra 	$L__BB18_61;
	bra.uni 	$L__BB18_59;

$L__BB18_61:
	mov.f64 	%fd231, 0d3FE0000000000000;
	mul.rn.f64 	%fd232, %fd231, %fd228;
	cvt.rzi.f64.f64 	%fd233, %fd232;
	mul.rn.f64 	%fd234, %fd228, %fd233;
	sub.f64 	%fd235, %fd228, %fd234;
	abs.f64 	%fd52, %fd235;
	setp.eq.f64 	%p48, %fd1012, 0d0000000000000000;
	@%p48 bra 	$L__BB18_78;
	bra.uni 	$L__BB18_62;

$L__BB18_78:
	setp.eq.f64 	%p64, %fd52, 0d3FF0000000000000;
	selp.f64 	%fd1020, %fd1012, 0d0000000000000000, %p64;
	bra.uni 	$L__BB18_81;

$L__BB18_84:
	mov.f64 	%fd415, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r219, %temp}, %fd415;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r220}, %fd415;
	}
	and.b32  	%r221, %r220, 2147483647;
	setp.ne.s32 	%p69, %r221, 2146435072;
	setp.ne.s32 	%p70, %r219, 0;
	or.pred  	%p71, %p70, %p69;
	@%p71 bra 	$L__BB18_87;
	bra.uni 	$L__BB18_85;

$L__BB18_87:
	mov.f64 	%fd418, 0d3FE0000000000000;
	mul.rn.f64 	%fd419, %fd418, %fd415;
	cvt.rzi.f64.f64 	%fd420, %fd419;
	mul.rn.f64 	%fd421, %fd415, %fd420;
	sub.f64 	%fd422, %fd415, %fd421;
	abs.f64 	%fd71, %fd422;
	setp.eq.f64 	%p74, %fd1014, 0d0000000000000000;
	@%p74 bra 	$L__BB18_104;
	bra.uni 	$L__BB18_88;

$L__BB18_104:
	setp.eq.f64 	%p90, %fd71, 0d3FF0000000000000;
	selp.f64 	%fd1024, %fd1014, 0d0000000000000000, %p90;
	bra.uni 	$L__BB18_107;

$L__BB18_110:
	mov.f64 	%fd602, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r250, %temp}, %fd602;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r251}, %fd602;
	}
	and.b32  	%r252, %r251, 2147483647;
	setp.ne.s32 	%p95, %r252, 2146435072;
	setp.ne.s32 	%p96, %r250, 0;
	or.pred  	%p97, %p96, %p95;
	@%p97 bra 	$L__BB18_113;
	bra.uni 	$L__BB18_111;

$L__BB18_113:
	mov.f64 	%fd605, 0d3FE0000000000000;
	mul.rn.f64 	%fd606, %fd605, %fd602;
	cvt.rzi.f64.f64 	%fd607, %fd606;
	mul.rn.f64 	%fd608, %fd602, %fd607;
	sub.f64 	%fd609, %fd602, %fd608;
	abs.f64 	%fd91, %fd609;
	setp.eq.f64 	%p100, %fd48, 0d0000000000000000;
	@%p100 bra 	$L__BB18_130;
	bra.uni 	$L__BB18_114;

$L__BB18_130:
	setp.eq.f64 	%p116, %fd91, 0d3FF0000000000000;
	selp.f64 	%fd1028, %fd48, 0d0000000000000000, %p116;
	bra.uni 	$L__BB18_133;

$L__BB18_136:
	mov.f64 	%fd789, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r281, %temp}, %fd789;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r282}, %fd789;
	}
	and.b32  	%r283, %r282, 2147483647;
	setp.ne.s32 	%p121, %r283, 2146435072;
	setp.ne.s32 	%p122, %r281, 0;
	or.pred  	%p123, %p122, %p121;
	@%p123 bra 	$L__BB18_139;
	bra.uni 	$L__BB18_137;

$L__BB18_139:
	mov.f64 	%fd792, 0d3FE0000000000000;
	mul.rn.f64 	%fd793, %fd792, %fd789;
	cvt.rzi.f64.f64 	%fd794, %fd793;
	mul.rn.f64 	%fd795, %fd789, %fd794;
	sub.f64 	%fd796, %fd789, %fd795;
	abs.f64 	%fd112, %fd796;
	setp.eq.f64 	%p126, %fd109, 0d0000000000000000;
	@%p126 bra 	$L__BB18_156;
	bra.uni 	$L__BB18_140;

$L__BB18_156:
	setp.eq.f64 	%p142, %fd112, 0d3FF0000000000000;
	selp.f64 	%fd1032, %fd109, 0d0000000000000000, %p142;
	bra.uni 	$L__BB18_159;

$L__BB18_59:
	setp.eq.f64 	%p46, %fd1012, 0dBFF0000000000000;
	@%p46 bra 	$L__BB18_81;

	setp.gt.f64 	%p47, %fd50, 0d3FF0000000000000;
	selp.f64 	%fd1020, 0d7FF0000000000000, 0d0000000000000000, %p47;
	bra.uni 	$L__BB18_81;

$L__BB18_85:
	mov.f64 	%fd1024, 0d3FF0000000000000;
	setp.eq.f64 	%p72, %fd1014, 0dBFF0000000000000;
	@%p72 bra 	$L__BB18_107;

	setp.gt.f64 	%p73, %fd69, 0d3FF0000000000000;
	selp.f64 	%fd1024, 0d7FF0000000000000, 0d0000000000000000, %p73;
	bra.uni 	$L__BB18_107;

$L__BB18_111:
	setp.eq.f64 	%p98, %fd48, 0dBFF0000000000000;
	@%p98 bra 	$L__BB18_133;

	setp.gt.f64 	%p99, %fd89, 0d3FF0000000000000;
	selp.f64 	%fd1028, 0d7FF0000000000000, 0d0000000000000000, %p99;
	bra.uni 	$L__BB18_133;

$L__BB18_137:
	mov.f64 	%fd1032, 0d3FF0000000000000;
	setp.eq.f64 	%p124, %fd109, 0dBFF0000000000000;
	@%p124 bra 	$L__BB18_159;

	setp.gt.f64 	%p125, %fd110, 0d3FF0000000000000;
	selp.f64 	%fd1032, 0d7FF0000000000000, 0d0000000000000000, %p125;
	bra.uni 	$L__BB18_159;

$L__BB18_62:
	setp.eq.f64 	%p49, %fd1012, 0dFFF0000000000000;
	@%p49 bra 	$L__BB18_76;
	bra.uni 	$L__BB18_63;

$L__BB18_76:
	setp.neu.f64 	%p63, %fd52, 0d3FF0000000000000;
	mov.f64 	%fd1020, 0d7FF0000000000000;
	@%p63 bra 	$L__BB18_81;

	mov.f64 	%fd1020, 0dFFF0000000000000;
	bra.uni 	$L__BB18_81;

$L__BB18_88:
	setp.eq.f64 	%p75, %fd1014, 0dFFF0000000000000;
	@%p75 bra 	$L__BB18_102;
	bra.uni 	$L__BB18_89;

$L__BB18_102:
	setp.neu.f64 	%p89, %fd71, 0d3FF0000000000000;
	mov.f64 	%fd1024, 0d7FF0000000000000;
	@%p89 bra 	$L__BB18_107;

	mov.f64 	%fd1024, 0dFFF0000000000000;
	bra.uni 	$L__BB18_107;

$L__BB18_114:
	setp.eq.f64 	%p101, %fd48, 0dFFF0000000000000;
	@%p101 bra 	$L__BB18_128;
	bra.uni 	$L__BB18_115;

$L__BB18_128:
	setp.neu.f64 	%p115, %fd91, 0d3FF0000000000000;
	mov.f64 	%fd1028, 0d7FF0000000000000;
	@%p115 bra 	$L__BB18_133;

	mov.f64 	%fd1028, 0dFFF0000000000000;
	bra.uni 	$L__BB18_133;

$L__BB18_140:
	setp.eq.f64 	%p127, %fd109, 0dFFF0000000000000;
	@%p127 bra 	$L__BB18_154;
	bra.uni 	$L__BB18_141;

$L__BB18_154:
	setp.neu.f64 	%p141, %fd112, 0d3FF0000000000000;
	mov.f64 	%fd1032, 0d7FF0000000000000;
	@%p141 bra 	$L__BB18_159;

	mov.f64 	%fd1032, 0dFFF0000000000000;
	bra.uni 	$L__BB18_159;

$L__BB18_63:
	setp.geu.f64 	%p50, %fd1012, 0d0000000000000000;
	@%p50 bra 	$L__BB18_65;

	mov.f64 	%fd237, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd238, %fd237;
	setp.neu.f64 	%p51, %fd238, 0d4000000000000000;
	mov.f64 	%fd1020, 0dFFF8000000000000;
	@%p51 bra 	$L__BB18_81;

$L__BB18_65:
	// begin inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r343}, %fd50; 
	}
	// end inline asm
	// begin inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r342, hi}, %fd50; 
	}
	// end inline asm
	bfe.u32 	%r344, %r343, 20, 11;
	setp.ne.s32 	%p52, %r344, 0;
	@%p52 bra 	$L__BB18_67;

	mov.f64 	%fd243, 0d4350000000000000;
	mul.rn.f64 	%fd242, %fd50, %fd243;
	// begin inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r343}, %fd242; 
	}
	// end inline asm
	// begin inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r342, hi}, %fd242; 
	}
	// end inline asm
	bfe.u32 	%r195, %r343, 20, 11;
	add.s32 	%r344, %r195, -54;

$L__BB18_67:
	add.s32 	%r345, %r344, -1023;
	and.b32  	%r198, %r343, -2146435073;
	or.b32  	%r197, %r198, 1072693248;
	// begin inline asm
	mov.b64 	%fd1017, {%r342, %r197};
	// end inline asm
	setp.lt.u32 	%p53, %r197, 1073127583;
	@%p53 bra 	$L__BB18_69;

	// begin inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r199, hi}, %fd1017; 
	}
	// end inline asm
	// begin inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r200}, %fd1017; 
	}
	// end inline asm
	add.s32 	%r202, %r200, -1048576;
	// begin inline asm
	mov.b64 	%fd1017, {%r199, %r202};
	// end inline asm
	add.s32 	%r345, %r344, -1022;

$L__BB18_69:
	add.f64 	%fd332, %fd1017, 0d3FF0000000000000;
	mov.f64 	%fd333, 0d3FF0000000000000;
	rcp.rn.f64 	%fd334, %fd332;
	add.f64 	%fd274, %fd1017, 0dBFF0000000000000;
	mul.rn.f64 	%fd335, %fd274, %fd334;
	add.f64 	%fd322, %fd335, %fd335;
	mul.rn.f64 	%fd270, %fd322, %fd322;
	mov.f64 	%fd249, 0d3EB0F5FF7D2CAFE2;
	mov.f64 	%fd251, 0d3ED0F5D241AD3B5A;
	// begin inline asm
	fma.rn.f64 	%fd248, %fd249, %fd270, %fd251;
	// end inline asm
	mov.f64 	%fd255, 0d3EF3B20A75488A3F;
	// begin inline asm
	fma.rn.f64 	%fd252, %fd248, %fd270, %fd255;
	// end inline asm
	mov.f64 	%fd259, 0d3F1745CDE4FAECD5;
	// begin inline asm
	fma.rn.f64 	%fd256, %fd252, %fd270, %fd259;
	// end inline asm
	mov.f64 	%fd263, 0d3F3C71C7258A578B;
	// begin inline asm
	fma.rn.f64 	%fd260, %fd256, %fd270, %fd263;
	// end inline asm
	mov.f64 	%fd267, 0d3F6249249242B910;
	// begin inline asm
	fma.rn.f64 	%fd264, %fd260, %fd270, %fd267;
	// end inline asm
	mov.f64 	%fd271, 0d3F89999999999DFB;
	// begin inline asm
	fma.rn.f64 	%fd268, %fd264, %fd270, %fd271;
	// end inline asm
	mul.rn.f64 	%fd336, %fd268, %fd270;
	sub.f64 	%fd337, %fd274, %fd322;
	mov.f64 	%fd330, 0d4000000000000000;
	mul.rn.f64 	%fd275, %fd330, %fd337;
	neg.f64 	%fd273, %fd322;
	// begin inline asm
	fma.rn.f64 	%fd272, %fd273, %fd274, %fd275;
	// end inline asm
	mul.rn.f64 	%fd318, %fd334, %fd272;
	add.f64 	%fd338, %fd336, 0d3FB5555555555555;
	mov.f64 	%fd339, 0d3FB5555555555555;
	sub.f64 	%fd340, %fd339, %fd338;
	add.f64 	%fd341, %fd336, %fd340;
	add.f64 	%fd342, %fd341, 0d0000000000000000;
	add.f64 	%fd343, %fd342, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd285, %fd338, %fd343;
	sub.f64 	%fd344, %fd338, %fd285;
	add.f64 	%fd289, %fd343, %fd344;
	mul.rn.f64 	%fd345, %fd285, %fd322;
	neg.f64 	%fd279, %fd345;
	// begin inline asm
	fma.rn.f64 	%fd276, %fd285, %fd322, %fd279;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd280, %fd289, %fd318, %fd276;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd284, %fd285, %fd318, %fd280;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd288, %fd289, %fd322, %fd284;
	// end inline asm
	add.f64 	%fd301, %fd345, %fd288;
	sub.f64 	%fd346, %fd345, %fd301;
	add.f64 	%fd305, %fd288, %fd346;
	mul.rn.f64 	%fd347, %fd301, %fd322;
	neg.f64 	%fd295, %fd347;
	// begin inline asm
	fma.rn.f64 	%fd292, %fd301, %fd322, %fd295;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd296, %fd305, %fd318, %fd292;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd300, %fd301, %fd318, %fd296;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd304, %fd305, %fd322, %fd300;
	// end inline asm
	add.f64 	%fd317, %fd347, %fd304;
	sub.f64 	%fd348, %fd347, %fd317;
	add.f64 	%fd321, %fd304, %fd348;
	mul.rn.f64 	%fd349, %fd317, %fd322;
	neg.f64 	%fd311, %fd349;
	// begin inline asm
	fma.rn.f64 	%fd308, %fd317, %fd322, %fd311;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd312, %fd321, %fd318, %fd308;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd316, %fd317, %fd318, %fd312;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd320, %fd321, %fd322, %fd316;
	// end inline asm
	add.f64 	%fd350, %fd349, %fd320;
	sub.f64 	%fd351, %fd349, %fd350;
	add.f64 	%fd352, %fd320, %fd351;
	add.f64 	%fd353, %fd322, %fd350;
	sub.f64 	%fd354, %fd322, %fd353;
	add.f64 	%fd355, %fd350, %fd354;
	add.f64 	%fd356, %fd352, %fd355;
	add.f64 	%fd357, %fd318, %fd356;
	add.f64 	%fd358, %fd353, %fd357;
	sub.f64 	%fd359, %fd353, %fd358;
	add.f64 	%fd360, %fd357, %fd359;
	cvt.rn.f64.s32 	%fd361, %r345;
	mov.f64 	%fd362, 0d3FE62E42FEFA3000;
	mul.rn.f64 	%fd363, %fd361, %fd362;
	mov.f64 	%fd364, 0d3D53DE6AF278ECE6;
	mul.rn.f64 	%fd365, %fd361, %fd364;
	add.f64 	%fd366, %fd363, %fd358;
	sub.f64 	%fd367, %fd363, %fd366;
	add.f64 	%fd368, %fd358, %fd367;
	add.f64 	%fd369, %fd360, %fd368;
	add.f64 	%fd370, %fd365, %fd369;
	add.f64 	%fd325, %fd366, %fd370;
	sub.f64 	%fd371, %fd366, %fd325;
	add.f64 	%fd329, %fd370, %fd371;
	mul.rn.f64 	%fd372, %fd325, %fd330;
	neg.f64 	%fd327, %fd372;
	// begin inline asm
	fma.rn.f64 	%fd324, %fd325, %fd330, %fd327;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd328, %fd329, %fd330, %fd324;
	// end inline asm
	add.f64 	%fd56, %fd372, %fd328;
	sub.f64 	%fd373, %fd372, %fd56;
	add.f64 	%fd57, %fd328, %fd373;
	mov.f64 	%fd374, 0d4338000000000000;
	mov.f64 	%fd375, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd376, %fd56, %fd375, %fd374;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r74, %temp}, %fd376;
	}
	mov.f64 	%fd377, 0dC338000000000000;
	add.rn.f64 	%fd378, %fd376, %fd377;
	mov.f64 	%fd379, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd380, %fd378, %fd379, %fd56;
	mov.f64 	%fd381, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd382, %fd378, %fd381, %fd380;
	mov.f64 	%fd383, 0d3E928AF3FCA213EA;
	mov.f64 	%fd384, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd385, %fd384, %fd382, %fd383;
	mov.f64 	%fd386, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd387, %fd385, %fd382, %fd386;
	mov.f64 	%fd388, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd389, %fd387, %fd382, %fd388;
	mov.f64 	%fd390, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd391, %fd389, %fd382, %fd390;
	mov.f64 	%fd392, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd393, %fd391, %fd382, %fd392;
	mov.f64 	%fd394, 0d3F81111111122322;
	fma.rn.f64 	%fd395, %fd393, %fd382, %fd394;
	mov.f64 	%fd396, 0d3FA55555555502A1;
	fma.rn.f64 	%fd397, %fd395, %fd382, %fd396;
	mov.f64 	%fd398, 0d3FC5555555555511;
	fma.rn.f64 	%fd399, %fd397, %fd382, %fd398;
	mov.f64 	%fd400, 0d3FE000000000000B;
	fma.rn.f64 	%fd401, %fd399, %fd382, %fd400;
	fma.rn.f64 	%fd402, %fd401, %fd382, %fd333;
	fma.rn.f64 	%fd403, %fd402, %fd382, %fd333;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd403;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd403;
	}
	shl.b32 	%r203, %r74, 20;
	add.s32 	%r204, %r76, %r203;
	mov.b64 	%fd1020, {%r75, %r204};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r205}, %fd56;
	}
	mov.b32 	%f7, %r205;
	abs.f32 	%f2, %f7;
	setp.lt.f32 	%p54, %f2, 0f4086232B;
	@%p54 bra 	$L__BB18_72;

	setp.lt.f64 	%p55, %fd56, 0d0000000000000000;
	add.f64 	%fd404, %fd56, 0d7FF0000000000000;
	selp.f64 	%fd1020, 0d0000000000000000, %fd404, %p55;
	setp.geu.f32 	%p56, %f2, 0f40874800;
	@%p56 bra 	$L__BB18_72;

	mov.f64 	%fd983, 0d4338000000000000;
	mov.f64 	%fd982, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd981, %fd56, %fd982, %fd983;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r314, %temp}, %fd981;
	}
	shr.u32 	%r206, %r314, 31;
	add.s32 	%r207, %r314, %r206;
	shr.s32 	%r208, %r207, 1;
	shl.b32 	%r209, %r208, 20;
	add.s32 	%r210, %r76, %r209;
	mov.b64 	%fd405, {%r75, %r210};
	sub.s32 	%r211, %r314, %r208;
	shl.b32 	%r212, %r211, 20;
	add.s32 	%r213, %r212, 1072693248;
	mov.u32 	%r214, 0;
	mov.b64 	%fd406, {%r214, %r213};
	mul.f64 	%fd1020, %fd405, %fd406;

$L__BB18_72:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r215}, %fd1020;
	}
	and.b32  	%r216, %r215, 2147483647;
	setp.eq.s32 	%p57, %r216, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r217, %temp}, %fd1020;
	}
	setp.eq.s32 	%p58, %r217, 0;
	and.pred  	%p59, %p58, %p57;
	@%p59 bra 	$L__BB18_74;

	// begin inline asm
	fma.rn.f64 	%fd1020, %fd1020, %fd57, %fd1020;
	// end inline asm

$L__BB18_74:
	setp.neu.f64 	%p60, %fd52, 0d3FF0000000000000;
	or.pred  	%p62, %p50, %p60;
	@%p62 bra 	$L__BB18_81;

	mov.b64 	%rd125, %fd1020;
	xor.b64  	%rd126, %rd125, -9223372036854775808;
	mov.b64 	%fd1020, %rd126;
	bra.uni 	$L__BB18_81;

$L__BB18_89:
	setp.geu.f64 	%p76, %fd1014, 0d0000000000000000;
	@%p76 bra 	$L__BB18_91;

	mov.f64 	%fd424, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd425, %fd424;
	setp.neu.f64 	%p77, %fd425, 0d4000000000000000;
	mov.f64 	%fd1024, 0dFFF8000000000000;
	@%p77 bra 	$L__BB18_107;

$L__BB18_91:
	// begin inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r347}, %fd69; 
	}
	// end inline asm
	// begin inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r346, hi}, %fd69; 
	}
	// end inline asm
	bfe.u32 	%r348, %r347, 20, 11;
	setp.ne.s32 	%p78, %r348, 0;
	@%p78 bra 	$L__BB18_93;

	mov.f64 	%fd430, 0d4350000000000000;
	mul.rn.f64 	%fd429, %fd69, %fd430;
	// begin inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r347}, %fd429; 
	}
	// end inline asm
	// begin inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r346, hi}, %fd429; 
	}
	// end inline asm
	bfe.u32 	%r226, %r347, 20, 11;
	add.s32 	%r348, %r226, -54;

$L__BB18_93:
	add.s32 	%r349, %r348, -1023;
	and.b32  	%r229, %r347, -2146435073;
	or.b32  	%r228, %r229, 1072693248;
	// begin inline asm
	mov.b64 	%fd1021, {%r346, %r228};
	// end inline asm
	setp.lt.u32 	%p79, %r228, 1073127583;
	@%p79 bra 	$L__BB18_95;

	// begin inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r230, hi}, %fd1021; 
	}
	// end inline asm
	// begin inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r231}, %fd1021; 
	}
	// end inline asm
	add.s32 	%r233, %r231, -1048576;
	// begin inline asm
	mov.b64 	%fd1021, {%r230, %r233};
	// end inline asm
	add.s32 	%r349, %r348, -1022;

$L__BB18_95:
	add.f64 	%fd519, %fd1021, 0d3FF0000000000000;
	mov.f64 	%fd520, 0d3FF0000000000000;
	rcp.rn.f64 	%fd521, %fd519;
	add.f64 	%fd461, %fd1021, 0dBFF0000000000000;
	mul.rn.f64 	%fd522, %fd461, %fd521;
	add.f64 	%fd509, %fd522, %fd522;
	mul.rn.f64 	%fd457, %fd509, %fd509;
	mov.f64 	%fd436, 0d3EB0F5FF7D2CAFE2;
	mov.f64 	%fd438, 0d3ED0F5D241AD3B5A;
	// begin inline asm
	fma.rn.f64 	%fd435, %fd436, %fd457, %fd438;
	// end inline asm
	mov.f64 	%fd442, 0d3EF3B20A75488A3F;
	// begin inline asm
	fma.rn.f64 	%fd439, %fd435, %fd457, %fd442;
	// end inline asm
	mov.f64 	%fd446, 0d3F1745CDE4FAECD5;
	// begin inline asm
	fma.rn.f64 	%fd443, %fd439, %fd457, %fd446;
	// end inline asm
	mov.f64 	%fd450, 0d3F3C71C7258A578B;
	// begin inline asm
	fma.rn.f64 	%fd447, %fd443, %fd457, %fd450;
	// end inline asm
	mov.f64 	%fd454, 0d3F6249249242B910;
	// begin inline asm
	fma.rn.f64 	%fd451, %fd447, %fd457, %fd454;
	// end inline asm
	mov.f64 	%fd458, 0d3F89999999999DFB;
	// begin inline asm
	fma.rn.f64 	%fd455, %fd451, %fd457, %fd458;
	// end inline asm
	mul.rn.f64 	%fd523, %fd455, %fd457;
	sub.f64 	%fd524, %fd461, %fd509;
	mov.f64 	%fd517, 0d4000000000000000;
	mul.rn.f64 	%fd462, %fd517, %fd524;
	neg.f64 	%fd460, %fd509;
	// begin inline asm
	fma.rn.f64 	%fd459, %fd460, %fd461, %fd462;
	// end inline asm
	mul.rn.f64 	%fd505, %fd521, %fd459;
	add.f64 	%fd525, %fd523, 0d3FB5555555555555;
	mov.f64 	%fd526, 0d3FB5555555555555;
	sub.f64 	%fd527, %fd526, %fd525;
	add.f64 	%fd528, %fd523, %fd527;
	add.f64 	%fd529, %fd528, 0d0000000000000000;
	add.f64 	%fd530, %fd529, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd472, %fd525, %fd530;
	sub.f64 	%fd531, %fd525, %fd472;
	add.f64 	%fd476, %fd530, %fd531;
	mul.rn.f64 	%fd532, %fd472, %fd509;
	neg.f64 	%fd466, %fd532;
	// begin inline asm
	fma.rn.f64 	%fd463, %fd472, %fd509, %fd466;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd467, %fd476, %fd505, %fd463;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd471, %fd472, %fd505, %fd467;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd475, %fd476, %fd509, %fd471;
	// end inline asm
	add.f64 	%fd488, %fd532, %fd475;
	sub.f64 	%fd533, %fd532, %fd488;
	add.f64 	%fd492, %fd475, %fd533;
	mul.rn.f64 	%fd534, %fd488, %fd509;
	neg.f64 	%fd482, %fd534;
	// begin inline asm
	fma.rn.f64 	%fd479, %fd488, %fd509, %fd482;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd483, %fd492, %fd505, %fd479;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd487, %fd488, %fd505, %fd483;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd491, %fd492, %fd509, %fd487;
	// end inline asm
	add.f64 	%fd504, %fd534, %fd491;
	sub.f64 	%fd535, %fd534, %fd504;
	add.f64 	%fd508, %fd491, %fd535;
	mul.rn.f64 	%fd536, %fd504, %fd509;
	neg.f64 	%fd498, %fd536;
	// begin inline asm
	fma.rn.f64 	%fd495, %fd504, %fd509, %fd498;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd499, %fd508, %fd505, %fd495;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd503, %fd504, %fd505, %fd499;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd507, %fd508, %fd509, %fd503;
	// end inline asm
	add.f64 	%fd537, %fd536, %fd507;
	sub.f64 	%fd538, %fd536, %fd537;
	add.f64 	%fd539, %fd507, %fd538;
	add.f64 	%fd540, %fd509, %fd537;
	sub.f64 	%fd541, %fd509, %fd540;
	add.f64 	%fd542, %fd537, %fd541;
	add.f64 	%fd543, %fd539, %fd542;
	add.f64 	%fd544, %fd505, %fd543;
	add.f64 	%fd545, %fd540, %fd544;
	sub.f64 	%fd546, %fd540, %fd545;
	add.f64 	%fd547, %fd544, %fd546;
	cvt.rn.f64.s32 	%fd548, %r349;
	mov.f64 	%fd549, 0d3FE62E42FEFA3000;
	mul.rn.f64 	%fd550, %fd548, %fd549;
	mov.f64 	%fd551, 0d3D53DE6AF278ECE6;
	mul.rn.f64 	%fd552, %fd548, %fd551;
	add.f64 	%fd553, %fd550, %fd545;
	sub.f64 	%fd554, %fd550, %fd553;
	add.f64 	%fd555, %fd545, %fd554;
	add.f64 	%fd556, %fd547, %fd555;
	add.f64 	%fd557, %fd552, %fd556;
	add.f64 	%fd512, %fd553, %fd557;
	sub.f64 	%fd558, %fd553, %fd512;
	add.f64 	%fd516, %fd557, %fd558;
	mul.rn.f64 	%fd559, %fd512, %fd517;
	neg.f64 	%fd514, %fd559;
	// begin inline asm
	fma.rn.f64 	%fd511, %fd512, %fd517, %fd514;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd515, %fd516, %fd517, %fd511;
	// end inline asm
	add.f64 	%fd75, %fd559, %fd515;
	sub.f64 	%fd560, %fd559, %fd75;
	add.f64 	%fd76, %fd515, %fd560;
	mov.f64 	%fd561, 0d4338000000000000;
	mov.f64 	%fd562, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd563, %fd75, %fd562, %fd561;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r89, %temp}, %fd563;
	}
	mov.f64 	%fd564, 0dC338000000000000;
	add.rn.f64 	%fd565, %fd563, %fd564;
	mov.f64 	%fd566, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd567, %fd565, %fd566, %fd75;
	mov.f64 	%fd568, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd569, %fd565, %fd568, %fd567;
	mov.f64 	%fd570, 0d3E928AF3FCA213EA;
	mov.f64 	%fd571, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd572, %fd571, %fd569, %fd570;
	mov.f64 	%fd573, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd574, %fd572, %fd569, %fd573;
	mov.f64 	%fd575, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd576, %fd574, %fd569, %fd575;
	mov.f64 	%fd577, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd578, %fd576, %fd569, %fd577;
	mov.f64 	%fd579, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd580, %fd578, %fd569, %fd579;
	mov.f64 	%fd581, 0d3F81111111122322;
	fma.rn.f64 	%fd582, %fd580, %fd569, %fd581;
	mov.f64 	%fd583, 0d3FA55555555502A1;
	fma.rn.f64 	%fd584, %fd582, %fd569, %fd583;
	mov.f64 	%fd585, 0d3FC5555555555511;
	fma.rn.f64 	%fd586, %fd584, %fd569, %fd585;
	mov.f64 	%fd587, 0d3FE000000000000B;
	fma.rn.f64 	%fd588, %fd586, %fd569, %fd587;
	fma.rn.f64 	%fd589, %fd588, %fd569, %fd520;
	fma.rn.f64 	%fd590, %fd589, %fd569, %fd520;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r90, %temp}, %fd590;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd590;
	}
	shl.b32 	%r234, %r89, 20;
	add.s32 	%r235, %r91, %r234;
	mov.b64 	%fd1024, {%r90, %r235};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r236}, %fd75;
	}
	mov.b32 	%f8, %r236;
	abs.f32 	%f3, %f8;
	setp.lt.f32 	%p80, %f3, 0f4086232B;
	@%p80 bra 	$L__BB18_98;

	setp.lt.f64 	%p81, %fd75, 0d0000000000000000;
	add.f64 	%fd591, %fd75, 0d7FF0000000000000;
	selp.f64 	%fd1024, 0d0000000000000000, %fd591, %p81;
	setp.geu.f32 	%p82, %f3, 0f40874800;
	@%p82 bra 	$L__BB18_98;

	mov.f64 	%fd988, 0d4338000000000000;
	mov.f64 	%fd987, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd986, %fd75, %fd987, %fd988;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r316, %temp}, %fd986;
	}
	shr.u32 	%r237, %r316, 31;
	add.s32 	%r238, %r316, %r237;
	shr.s32 	%r239, %r238, 1;
	shl.b32 	%r240, %r239, 20;
	add.s32 	%r241, %r91, %r240;
	mov.b64 	%fd592, {%r90, %r241};
	sub.s32 	%r242, %r316, %r239;
	shl.b32 	%r243, %r242, 20;
	add.s32 	%r244, %r243, 1072693248;
	mov.u32 	%r245, 0;
	mov.b64 	%fd593, {%r245, %r244};
	mul.f64 	%fd1024, %fd592, %fd593;

$L__BB18_98:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r246}, %fd1024;
	}
	and.b32  	%r247, %r246, 2147483647;
	setp.eq.s32 	%p83, %r247, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r248, %temp}, %fd1024;
	}
	setp.eq.s32 	%p84, %r248, 0;
	and.pred  	%p85, %p84, %p83;
	@%p85 bra 	$L__BB18_100;

	// begin inline asm
	fma.rn.f64 	%fd1024, %fd1024, %fd76, %fd1024;
	// end inline asm

$L__BB18_100:
	setp.neu.f64 	%p86, %fd71, 0d3FF0000000000000;
	or.pred  	%p88, %p76, %p86;
	@%p88 bra 	$L__BB18_107;

	mov.b64 	%rd127, %fd1024;
	xor.b64  	%rd128, %rd127, -9223372036854775808;
	mov.b64 	%fd1024, %rd128;
	bra.uni 	$L__BB18_107;

$L__BB18_115:
	setp.geu.f64 	%p102, %fd48, 0d0000000000000000;
	@%p102 bra 	$L__BB18_117;

	mov.f64 	%fd611, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd612, %fd611;
	setp.neu.f64 	%p103, %fd612, 0d4000000000000000;
	mov.f64 	%fd1028, 0dFFF8000000000000;
	@%p103 bra 	$L__BB18_133;

$L__BB18_117:
	// begin inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r351}, %fd89; 
	}
	// end inline asm
	// begin inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r350, hi}, %fd89; 
	}
	// end inline asm
	bfe.u32 	%r352, %r351, 20, 11;
	setp.ne.s32 	%p104, %r352, 0;
	@%p104 bra 	$L__BB18_119;

	mov.f64 	%fd617, 0d4350000000000000;
	mul.rn.f64 	%fd616, %fd89, %fd617;
	// begin inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r351}, %fd616; 
	}
	// end inline asm
	// begin inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r350, hi}, %fd616; 
	}
	// end inline asm
	bfe.u32 	%r257, %r351, 20, 11;
	add.s32 	%r352, %r257, -54;

$L__BB18_119:
	add.s32 	%r353, %r352, -1023;
	and.b32  	%r260, %r351, -2146435073;
	or.b32  	%r259, %r260, 1072693248;
	// begin inline asm
	mov.b64 	%fd1025, {%r350, %r259};
	// end inline asm
	setp.lt.u32 	%p105, %r259, 1073127583;
	@%p105 bra 	$L__BB18_121;

	// begin inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r261, hi}, %fd1025; 
	}
	// end inline asm
	// begin inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r262}, %fd1025; 
	}
	// end inline asm
	add.s32 	%r264, %r262, -1048576;
	// begin inline asm
	mov.b64 	%fd1025, {%r261, %r264};
	// end inline asm
	add.s32 	%r353, %r352, -1022;

$L__BB18_121:
	add.f64 	%fd706, %fd1025, 0d3FF0000000000000;
	mov.f64 	%fd707, 0d3FF0000000000000;
	rcp.rn.f64 	%fd708, %fd706;
	add.f64 	%fd648, %fd1025, 0dBFF0000000000000;
	mul.rn.f64 	%fd709, %fd648, %fd708;
	add.f64 	%fd696, %fd709, %fd709;
	mul.rn.f64 	%fd644, %fd696, %fd696;
	mov.f64 	%fd623, 0d3EB0F5FF7D2CAFE2;
	mov.f64 	%fd625, 0d3ED0F5D241AD3B5A;
	// begin inline asm
	fma.rn.f64 	%fd622, %fd623, %fd644, %fd625;
	// end inline asm
	mov.f64 	%fd629, 0d3EF3B20A75488A3F;
	// begin inline asm
	fma.rn.f64 	%fd626, %fd622, %fd644, %fd629;
	// end inline asm
	mov.f64 	%fd633, 0d3F1745CDE4FAECD5;
	// begin inline asm
	fma.rn.f64 	%fd630, %fd626, %fd644, %fd633;
	// end inline asm
	mov.f64 	%fd637, 0d3F3C71C7258A578B;
	// begin inline asm
	fma.rn.f64 	%fd634, %fd630, %fd644, %fd637;
	// end inline asm
	mov.f64 	%fd641, 0d3F6249249242B910;
	// begin inline asm
	fma.rn.f64 	%fd638, %fd634, %fd644, %fd641;
	// end inline asm
	mov.f64 	%fd645, 0d3F89999999999DFB;
	// begin inline asm
	fma.rn.f64 	%fd642, %fd638, %fd644, %fd645;
	// end inline asm
	mul.rn.f64 	%fd710, %fd642, %fd644;
	sub.f64 	%fd711, %fd648, %fd696;
	mov.f64 	%fd704, 0d4000000000000000;
	mul.rn.f64 	%fd649, %fd704, %fd711;
	neg.f64 	%fd647, %fd696;
	// begin inline asm
	fma.rn.f64 	%fd646, %fd647, %fd648, %fd649;
	// end inline asm
	mul.rn.f64 	%fd692, %fd708, %fd646;
	add.f64 	%fd712, %fd710, 0d3FB5555555555555;
	mov.f64 	%fd713, 0d3FB5555555555555;
	sub.f64 	%fd714, %fd713, %fd712;
	add.f64 	%fd715, %fd710, %fd714;
	add.f64 	%fd716, %fd715, 0d0000000000000000;
	add.f64 	%fd717, %fd716, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd659, %fd712, %fd717;
	sub.f64 	%fd718, %fd712, %fd659;
	add.f64 	%fd663, %fd717, %fd718;
	mul.rn.f64 	%fd719, %fd659, %fd696;
	neg.f64 	%fd653, %fd719;
	// begin inline asm
	fma.rn.f64 	%fd650, %fd659, %fd696, %fd653;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd654, %fd663, %fd692, %fd650;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd658, %fd659, %fd692, %fd654;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd662, %fd663, %fd696, %fd658;
	// end inline asm
	add.f64 	%fd675, %fd719, %fd662;
	sub.f64 	%fd720, %fd719, %fd675;
	add.f64 	%fd679, %fd662, %fd720;
	mul.rn.f64 	%fd721, %fd675, %fd696;
	neg.f64 	%fd669, %fd721;
	// begin inline asm
	fma.rn.f64 	%fd666, %fd675, %fd696, %fd669;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd670, %fd679, %fd692, %fd666;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd674, %fd675, %fd692, %fd670;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd678, %fd679, %fd696, %fd674;
	// end inline asm
	add.f64 	%fd691, %fd721, %fd678;
	sub.f64 	%fd722, %fd721, %fd691;
	add.f64 	%fd695, %fd678, %fd722;
	mul.rn.f64 	%fd723, %fd691, %fd696;
	neg.f64 	%fd685, %fd723;
	// begin inline asm
	fma.rn.f64 	%fd682, %fd691, %fd696, %fd685;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd686, %fd695, %fd692, %fd682;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd690, %fd691, %fd692, %fd686;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd694, %fd695, %fd696, %fd690;
	// end inline asm
	add.f64 	%fd724, %fd723, %fd694;
	sub.f64 	%fd725, %fd723, %fd724;
	add.f64 	%fd726, %fd694, %fd725;
	add.f64 	%fd727, %fd696, %fd724;
	sub.f64 	%fd728, %fd696, %fd727;
	add.f64 	%fd729, %fd724, %fd728;
	add.f64 	%fd730, %fd726, %fd729;
	add.f64 	%fd731, %fd692, %fd730;
	add.f64 	%fd732, %fd727, %fd731;
	sub.f64 	%fd733, %fd727, %fd732;
	add.f64 	%fd734, %fd731, %fd733;
	cvt.rn.f64.s32 	%fd735, %r353;
	mov.f64 	%fd736, 0d3FE62E42FEFA3000;
	mul.rn.f64 	%fd737, %fd735, %fd736;
	mov.f64 	%fd738, 0d3D53DE6AF278ECE6;
	mul.rn.f64 	%fd739, %fd735, %fd738;
	add.f64 	%fd740, %fd737, %fd732;
	sub.f64 	%fd741, %fd737, %fd740;
	add.f64 	%fd742, %fd732, %fd741;
	add.f64 	%fd743, %fd734, %fd742;
	add.f64 	%fd744, %fd739, %fd743;
	add.f64 	%fd699, %fd740, %fd744;
	sub.f64 	%fd745, %fd740, %fd699;
	add.f64 	%fd703, %fd744, %fd745;
	mul.rn.f64 	%fd746, %fd699, %fd704;
	neg.f64 	%fd701, %fd746;
	// begin inline asm
	fma.rn.f64 	%fd698, %fd699, %fd704, %fd701;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd702, %fd703, %fd704, %fd698;
	// end inline asm
	add.f64 	%fd95, %fd746, %fd702;
	sub.f64 	%fd747, %fd746, %fd95;
	add.f64 	%fd96, %fd702, %fd747;
	mov.f64 	%fd748, 0d4338000000000000;
	mov.f64 	%fd749, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd750, %fd95, %fd749, %fd748;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r104, %temp}, %fd750;
	}
	mov.f64 	%fd751, 0dC338000000000000;
	add.rn.f64 	%fd752, %fd750, %fd751;
	mov.f64 	%fd753, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd754, %fd752, %fd753, %fd95;
	mov.f64 	%fd755, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd756, %fd752, %fd755, %fd754;
	mov.f64 	%fd757, 0d3E928AF3FCA213EA;
	mov.f64 	%fd758, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd759, %fd758, %fd756, %fd757;
	mov.f64 	%fd760, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd761, %fd759, %fd756, %fd760;
	mov.f64 	%fd762, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd763, %fd761, %fd756, %fd762;
	mov.f64 	%fd764, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd765, %fd763, %fd756, %fd764;
	mov.f64 	%fd766, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd767, %fd765, %fd756, %fd766;
	mov.f64 	%fd768, 0d3F81111111122322;
	fma.rn.f64 	%fd769, %fd767, %fd756, %fd768;
	mov.f64 	%fd770, 0d3FA55555555502A1;
	fma.rn.f64 	%fd771, %fd769, %fd756, %fd770;
	mov.f64 	%fd772, 0d3FC5555555555511;
	fma.rn.f64 	%fd773, %fd771, %fd756, %fd772;
	mov.f64 	%fd774, 0d3FE000000000000B;
	fma.rn.f64 	%fd775, %fd773, %fd756, %fd774;
	fma.rn.f64 	%fd776, %fd775, %fd756, %fd707;
	fma.rn.f64 	%fd777, %fd776, %fd756, %fd707;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r105, %temp}, %fd777;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd777;
	}
	shl.b32 	%r265, %r104, 20;
	add.s32 	%r266, %r106, %r265;
	mov.b64 	%fd1028, {%r105, %r266};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r267}, %fd95;
	}
	mov.b32 	%f9, %r267;
	abs.f32 	%f4, %f9;
	setp.lt.f32 	%p106, %f4, 0f4086232B;
	@%p106 bra 	$L__BB18_124;

	setp.lt.f64 	%p107, %fd95, 0d0000000000000000;
	add.f64 	%fd778, %fd95, 0d7FF0000000000000;
	selp.f64 	%fd1028, 0d0000000000000000, %fd778, %p107;
	setp.geu.f32 	%p108, %f4, 0f40874800;
	@%p108 bra 	$L__BB18_124;

	mov.f64 	%fd991, 0d4338000000000000;
	mov.f64 	%fd990, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd989, %fd95, %fd990, %fd991;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r317, %temp}, %fd989;
	}
	shr.u32 	%r268, %r317, 31;
	add.s32 	%r269, %r317, %r268;
	shr.s32 	%r270, %r269, 1;
	shl.b32 	%r271, %r270, 20;
	add.s32 	%r272, %r106, %r271;
	mov.b64 	%fd779, {%r105, %r272};
	sub.s32 	%r273, %r317, %r270;
	shl.b32 	%r274, %r273, 20;
	add.s32 	%r275, %r274, 1072693248;
	mov.u32 	%r276, 0;
	mov.b64 	%fd780, {%r276, %r275};
	mul.f64 	%fd1028, %fd779, %fd780;

$L__BB18_124:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r277}, %fd1028;
	}
	and.b32  	%r278, %r277, 2147483647;
	setp.eq.s32 	%p109, %r278, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r279, %temp}, %fd1028;
	}
	setp.eq.s32 	%p110, %r279, 0;
	and.pred  	%p111, %p110, %p109;
	@%p111 bra 	$L__BB18_126;

	// begin inline asm
	fma.rn.f64 	%fd1028, %fd1028, %fd96, %fd1028;
	// end inline asm

$L__BB18_126:
	setp.neu.f64 	%p112, %fd91, 0d3FF0000000000000;
	or.pred  	%p114, %p102, %p112;
	@%p114 bra 	$L__BB18_133;

	mov.b64 	%rd129, %fd1028;
	xor.b64  	%rd130, %rd129, -9223372036854775808;
	mov.b64 	%fd1028, %rd130;
	bra.uni 	$L__BB18_133;

$L__BB18_141:
	setp.geu.f64 	%p128, %fd109, 0d0000000000000000;
	@%p128 bra 	$L__BB18_143;

	mov.f64 	%fd798, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd799, %fd798;
	setp.neu.f64 	%p129, %fd799, 0d4000000000000000;
	mov.f64 	%fd1032, 0dFFF8000000000000;
	@%p129 bra 	$L__BB18_159;

$L__BB18_143:
	// begin inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r355}, %fd110; 
	}
	// end inline asm
	// begin inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r354, hi}, %fd110; 
	}
	// end inline asm
	bfe.u32 	%r356, %r355, 20, 11;
	setp.ne.s32 	%p130, %r356, 0;
	@%p130 bra 	$L__BB18_145;

	mov.f64 	%fd804, 0d4350000000000000;
	mul.rn.f64 	%fd803, %fd110, %fd804;
	// begin inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r355}, %fd803; 
	}
	// end inline asm
	// begin inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r354, hi}, %fd803; 
	}
	// end inline asm
	bfe.u32 	%r288, %r355, 20, 11;
	add.s32 	%r356, %r288, -54;

$L__BB18_145:
	add.s32 	%r357, %r356, -1023;
	and.b32  	%r291, %r355, -2146435073;
	or.b32  	%r290, %r291, 1072693248;
	// begin inline asm
	mov.b64 	%fd1029, {%r354, %r290};
	// end inline asm
	setp.lt.u32 	%p131, %r290, 1073127583;
	@%p131 bra 	$L__BB18_147;

	// begin inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r292, hi}, %fd1029; 
	}
	// end inline asm
	// begin inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r293}, %fd1029; 
	}
	// end inline asm
	add.s32 	%r295, %r293, -1048576;
	// begin inline asm
	mov.b64 	%fd1029, {%r292, %r295};
	// end inline asm
	add.s32 	%r357, %r356, -1022;

$L__BB18_147:
	add.f64 	%fd893, %fd1029, 0d3FF0000000000000;
	mov.f64 	%fd894, 0d3FF0000000000000;
	rcp.rn.f64 	%fd895, %fd893;
	add.f64 	%fd835, %fd1029, 0dBFF0000000000000;
	mul.rn.f64 	%fd896, %fd835, %fd895;
	add.f64 	%fd883, %fd896, %fd896;
	mul.rn.f64 	%fd831, %fd883, %fd883;
	mov.f64 	%fd810, 0d3EB0F5FF7D2CAFE2;
	mov.f64 	%fd812, 0d3ED0F5D241AD3B5A;
	// begin inline asm
	fma.rn.f64 	%fd809, %fd810, %fd831, %fd812;
	// end inline asm
	mov.f64 	%fd816, 0d3EF3B20A75488A3F;
	// begin inline asm
	fma.rn.f64 	%fd813, %fd809, %fd831, %fd816;
	// end inline asm
	mov.f64 	%fd820, 0d3F1745CDE4FAECD5;
	// begin inline asm
	fma.rn.f64 	%fd817, %fd813, %fd831, %fd820;
	// end inline asm
	mov.f64 	%fd824, 0d3F3C71C7258A578B;
	// begin inline asm
	fma.rn.f64 	%fd821, %fd817, %fd831, %fd824;
	// end inline asm
	mov.f64 	%fd828, 0d3F6249249242B910;
	// begin inline asm
	fma.rn.f64 	%fd825, %fd821, %fd831, %fd828;
	// end inline asm
	mov.f64 	%fd832, 0d3F89999999999DFB;
	// begin inline asm
	fma.rn.f64 	%fd829, %fd825, %fd831, %fd832;
	// end inline asm
	mul.rn.f64 	%fd897, %fd829, %fd831;
	sub.f64 	%fd898, %fd835, %fd883;
	mov.f64 	%fd891, 0d4000000000000000;
	mul.rn.f64 	%fd836, %fd891, %fd898;
	neg.f64 	%fd834, %fd883;
	// begin inline asm
	fma.rn.f64 	%fd833, %fd834, %fd835, %fd836;
	// end inline asm
	mul.rn.f64 	%fd879, %fd895, %fd833;
	add.f64 	%fd899, %fd897, 0d3FB5555555555555;
	mov.f64 	%fd900, 0d3FB5555555555555;
	sub.f64 	%fd901, %fd900, %fd899;
	add.f64 	%fd902, %fd897, %fd901;
	add.f64 	%fd903, %fd902, 0d0000000000000000;
	add.f64 	%fd904, %fd903, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd846, %fd899, %fd904;
	sub.f64 	%fd905, %fd899, %fd846;
	add.f64 	%fd850, %fd904, %fd905;
	mul.rn.f64 	%fd906, %fd846, %fd883;
	neg.f64 	%fd840, %fd906;
	// begin inline asm
	fma.rn.f64 	%fd837, %fd846, %fd883, %fd840;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd841, %fd850, %fd879, %fd837;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd845, %fd846, %fd879, %fd841;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd849, %fd850, %fd883, %fd845;
	// end inline asm
	add.f64 	%fd862, %fd906, %fd849;
	sub.f64 	%fd907, %fd906, %fd862;
	add.f64 	%fd866, %fd849, %fd907;
	mul.rn.f64 	%fd908, %fd862, %fd883;
	neg.f64 	%fd856, %fd908;
	// begin inline asm
	fma.rn.f64 	%fd853, %fd862, %fd883, %fd856;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd857, %fd866, %fd879, %fd853;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd861, %fd862, %fd879, %fd857;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd865, %fd866, %fd883, %fd861;
	// end inline asm
	add.f64 	%fd878, %fd908, %fd865;
	sub.f64 	%fd909, %fd908, %fd878;
	add.f64 	%fd882, %fd865, %fd909;
	mul.rn.f64 	%fd910, %fd878, %fd883;
	neg.f64 	%fd872, %fd910;
	// begin inline asm
	fma.rn.f64 	%fd869, %fd878, %fd883, %fd872;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd873, %fd882, %fd879, %fd869;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd877, %fd878, %fd879, %fd873;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd881, %fd882, %fd883, %fd877;
	// end inline asm
	add.f64 	%fd911, %fd910, %fd881;
	sub.f64 	%fd912, %fd910, %fd911;
	add.f64 	%fd913, %fd881, %fd912;
	add.f64 	%fd914, %fd883, %fd911;
	sub.f64 	%fd915, %fd883, %fd914;
	add.f64 	%fd916, %fd911, %fd915;
	add.f64 	%fd917, %fd913, %fd916;
	add.f64 	%fd918, %fd879, %fd917;
	add.f64 	%fd919, %fd914, %fd918;
	sub.f64 	%fd920, %fd914, %fd919;
	add.f64 	%fd921, %fd918, %fd920;
	cvt.rn.f64.s32 	%fd922, %r357;
	mov.f64 	%fd923, 0d3FE62E42FEFA3000;
	mul.rn.f64 	%fd924, %fd922, %fd923;
	mov.f64 	%fd925, 0d3D53DE6AF278ECE6;
	mul.rn.f64 	%fd926, %fd922, %fd925;
	add.f64 	%fd927, %fd924, %fd919;
	sub.f64 	%fd928, %fd924, %fd927;
	add.f64 	%fd929, %fd919, %fd928;
	add.f64 	%fd930, %fd921, %fd929;
	add.f64 	%fd931, %fd926, %fd930;
	add.f64 	%fd886, %fd927, %fd931;
	sub.f64 	%fd932, %fd927, %fd886;
	add.f64 	%fd890, %fd931, %fd932;
	mul.rn.f64 	%fd933, %fd886, %fd891;
	neg.f64 	%fd888, %fd933;
	// begin inline asm
	fma.rn.f64 	%fd885, %fd886, %fd891, %fd888;
	// end inline asm
	// begin inline asm
	fma.rn.f64 	%fd889, %fd890, %fd891, %fd885;
	// end inline asm
	add.f64 	%fd116, %fd933, %fd889;
	sub.f64 	%fd934, %fd933, %fd116;
	add.f64 	%fd117, %fd889, %fd934;
	mov.f64 	%fd935, 0d4338000000000000;
	mov.f64 	%fd936, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd937, %fd116, %fd936, %fd935;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r119, %temp}, %fd937;
	}
	mov.f64 	%fd938, 0dC338000000000000;
	add.rn.f64 	%fd939, %fd937, %fd938;
	mov.f64 	%fd940, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd941, %fd939, %fd940, %fd116;
	mov.f64 	%fd942, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd943, %fd939, %fd942, %fd941;
	mov.f64 	%fd944, 0d3E928AF3FCA213EA;
	mov.f64 	%fd945, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd946, %fd945, %fd943, %fd944;
	mov.f64 	%fd947, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd948, %fd946, %fd943, %fd947;
	mov.f64 	%fd949, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd950, %fd948, %fd943, %fd949;
	mov.f64 	%fd951, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd952, %fd950, %fd943, %fd951;
	mov.f64 	%fd953, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd954, %fd952, %fd943, %fd953;
	mov.f64 	%fd955, 0d3F81111111122322;
	fma.rn.f64 	%fd956, %fd954, %fd943, %fd955;
	mov.f64 	%fd957, 0d3FA55555555502A1;
	fma.rn.f64 	%fd958, %fd956, %fd943, %fd957;
	mov.f64 	%fd959, 0d3FC5555555555511;
	fma.rn.f64 	%fd960, %fd958, %fd943, %fd959;
	mov.f64 	%fd961, 0d3FE000000000000B;
	fma.rn.f64 	%fd962, %fd960, %fd943, %fd961;
	fma.rn.f64 	%fd963, %fd962, %fd943, %fd894;
	fma.rn.f64 	%fd964, %fd963, %fd943, %fd894;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r120, %temp}, %fd964;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r121}, %fd964;
	}
	shl.b32 	%r296, %r119, 20;
	add.s32 	%r297, %r121, %r296;
	mov.b64 	%fd1032, {%r120, %r297};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r298}, %fd116;
	}
	mov.b32 	%f10, %r298;
	abs.f32 	%f5, %f10;
	setp.lt.f32 	%p132, %f5, 0f4086232B;
	@%p132 bra 	$L__BB18_150;

	setp.lt.f64 	%p133, %fd116, 0d0000000000000000;
	add.f64 	%fd965, %fd116, 0d7FF0000000000000;
	selp.f64 	%fd1032, 0d0000000000000000, %fd965, %p133;
	setp.geu.f32 	%p134, %f5, 0f40874800;
	@%p134 bra 	$L__BB18_150;

	mov.f64 	%fd996, 0d4338000000000000;
	mov.f64 	%fd995, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd994, %fd116, %fd995, %fd996;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r318, %temp}, %fd994;
	}
	shr.u32 	%r299, %r318, 31;
	add.s32 	%r300, %r318, %r299;
	shr.s32 	%r301, %r300, 1;
	shl.b32 	%r302, %r301, 20;
	add.s32 	%r303, %r121, %r302;
	mov.b64 	%fd966, {%r120, %r303};
	sub.s32 	%r304, %r318, %r301;
	shl.b32 	%r305, %r304, 20;
	add.s32 	%r306, %r305, 1072693248;
	mov.u32 	%r307, 0;
	mov.b64 	%fd967, {%r307, %r306};
	mul.f64 	%fd1032, %fd966, %fd967;

$L__BB18_150:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r308}, %fd1032;
	}
	and.b32  	%r309, %r308, 2147483647;
	setp.eq.s32 	%p135, %r309, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r310, %temp}, %fd1032;
	}
	setp.eq.s32 	%p136, %r310, 0;
	and.pred  	%p137, %p136, %p135;
	@%p137 bra 	$L__BB18_152;

	// begin inline asm
	fma.rn.f64 	%fd1032, %fd1032, %fd117, %fd1032;
	// end inline asm

$L__BB18_152:
	setp.neu.f64 	%p138, %fd112, 0d3FF0000000000000;
	or.pred  	%p140, %p128, %p138;
	@%p140 bra 	$L__BB18_159;

	mov.b64 	%rd131, %fd1032;
	xor.b64  	%rd132, %rd131, -9223372036854775808;
	mov.b64 	%fd1032, %rd132;
	bra.uni 	$L__BB18_159;

}
	// .globl	ClCalculateFinishPole
.entry ClCalculateFinishPole(
	.param .u64 .ptr .global .align 8 ClCalculateFinishPole_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateFinishPole_param_1,
	.param .u64 .ptr .global .align 8 ClCalculateFinishPole_param_2
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<24>;
	.reg .f64 	%fd<43>;
	.reg .b64 	%rd<31>;


	ld.param.u64 	%rd13, [ClCalculateFinishPole_param_0];
	ld.param.u64 	%rd14, [ClCalculateFinishPole_param_1];
	ld.param.u64 	%rd15, [ClCalculateFinishPole_param_2];
	mov.b32 	%r11, %envreg0;
	mov.u32 	%r12, %ctaid.x;
	add.s32 	%r13, %r11, %r12;
	cvt.s64.s32 	%rd1, %r13;
	mul.wide.s32 	%rd16, %r13, 4232760;
	add.s64 	%rd17, %rd13, %rd16;
	add.s64 	%rd2, %rd17, 4229304;
	ld.global.u32 	%r14, [%rd17+4229304];
	setp.ne.s32 	%p1, %r14, 0;
	@%p1 bra 	$L__BB19_10;

	add.s64 	%rd3, %rd14, 4387968;
	ld.global.u32 	%r1, [%rd14+4387968];
	setp.lt.s32 	%p2, %r1, 1;
	mov.f64 	%fd42, 0d0000000000000000;
	@%p2 bra 	$L__BB19_8;

	add.s32 	%r16, %r1, -1;
	and.b32  	%r23, %r1, 3;
	setp.lt.u32 	%p3, %r16, 3;
	mov.f64 	%fd42, 0d0000000000000000;
	mov.u32 	%r22, 1;
	@%p3 bra 	$L__BB19_5;

	sub.s32 	%r21, %r1, %r23;
	mul.lo.s64 	%rd18, %rd1, 4232760;
	add.s64 	%rd19, %rd13, %rd18;
	add.s64 	%rd29, %rd19, 32;

$L__BB19_4:
	ld.global.f64 	%fd13, [%rd29+-24];
	add.f64 	%fd14, %fd42, %fd13;
	ld.global.f64 	%fd15, [%rd29+-16];
	add.f64 	%fd16, %fd14, %fd15;
	ld.global.f64 	%fd17, [%rd29+-8];
	add.f64 	%fd18, %fd16, %fd17;
	ld.global.f64 	%fd19, [%rd29];
	add.f64 	%fd42, %fd18, %fd19;
	add.s32 	%r22, %r22, 4;
	add.s64 	%rd29, %rd29, 32;
	add.s32 	%r21, %r21, -4;
	setp.ne.s32 	%p4, %r21, 0;
	@%p4 bra 	$L__BB19_4;

$L__BB19_5:
	setp.eq.s32 	%p5, %r23, 0;
	@%p5 bra 	$L__BB19_8;

	mul.lo.s64 	%rd20, %rd1, 4232760;
	add.s64 	%rd21, %rd13, %rd20;
	mul.wide.s32 	%rd22, %r22, 8;
	add.s64 	%rd30, %rd21, %rd22;

$L__BB19_7:
	.pragma "nounroll";
	ld.global.f64 	%fd20, [%rd30];
	add.f64 	%fd42, %fd42, %fd20;
	add.s64 	%rd30, %rd30, 8;
	add.s32 	%r23, %r23, -1;
	setp.ne.s32 	%p6, %r23, 0;
	@%p6 bra 	$L__BB19_7;

$L__BB19_8:
	add.s64 	%rd10, %rd2, -128;
	ld.global.u32 	%r18, [%rd3+-8];
	add.s32 	%r19, %r18, 1;
	mul.lo.s64 	%rd23, %rd1, 4232760;
	add.s64 	%rd24, %rd13, %rd23;
	mul.wide.s32 	%rd25, %r19, 8;
	add.s64 	%rd26, %rd24, %rd25;
	add.s64 	%rd11, %rd26, 3886472;
	shl.b64 	%rd27, %rd1, 6;
	add.s64 	%rd28, %rd15, %rd27;
	add.s64 	%rd12, %rd28, 16;
	ld.global.f64 	%fd21, [%rd28+16];
	ld.global.f64 	%fd8, [%rd2+-24];
	setp.geu.f64 	%p7, %fd8, %fd21;
	@%p7 bra 	$L__BB19_10;

	ld.global.f64 	%fd22, [%rd10+8];
	ld.global.f64 	%fd23, [%rd10];
	ld.global.f64 	%fd24, [%rd10+16];
	mul.f64 	%fd25, %fd22, %fd22;
	fma.rn.f64 	%fd26, %fd23, %fd23, %fd25;
	fma.rn.f64 	%fd27, %fd24, %fd24, %fd26;
	sqrt.rn.f64 	%fd28, %fd27;
	ld.global.f64 	%fd29, [%rd11];
	fma.rn.f64 	%fd30, %fd29, 0dC04CA5DC1A63C1F8, 0d4056800000000000;
	ld.global.f64 	%fd31, [%rd11+8];
	mul.f64 	%fd32, %fd31, 0d404CA5DC1A63C1F8;
	ld.global.f64 	%fd33, [%rd11+16];
	mov.f64 	%fd34, 0d401921FB54442D18;
	div.rn.f64 	%fd35, %fd34, %fd33;
	st.global.f64 	[%rd12], %fd8;
	st.global.f64 	[%rd12+-8], %fd35;
	div.rn.f64 	%fd36, %fd28, %fd42;
	mul.f64 	%fd37, %fd36, 0d4059000000000000;
	st.global.f64 	[%rd12+-16], %fd37;
	st.global.f64 	[%rd12+8], %fd32;
	st.global.f64 	[%rd12+16], %fd30;

$L__BB19_10:
	ret;

}
	// .globl	ClCalculateFinish
.entry ClCalculateFinish(
	.param .u64 .ptr .global .align 8 ClCalculateFinish_param_0,
	.param .u64 .ptr .global .align 8 ClCalculateFinish_param_1
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<5>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd4, [ClCalculateFinish_param_0];
	ld.param.u64 	%rd3, [ClCalculateFinish_param_1];
	mov.b32 	%r1, %envreg0;
	mov.u32 	%r2, %ctaid.x;
	add.s32 	%r3, %r1, %r2;
	cvt.s64.s32 	%rd1, %r3;
	mul.wide.s32 	%rd5, %r3, 4232760;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r4, [%rd6+4229304];
	setp.ne.s32 	%p1, %r4, 0;
	@%p1 bra 	$L__BB20_5;

	shl.b64 	%rd7, %rd1, 6;
	add.s64 	%rd8, %rd3, %rd7;
	add.s64 	%rd2, %rd8, 24;
	ld.global.f64 	%fd1, [%rd8+24];
	setp.geu.f64 	%p2, %fd1, 0d0000000000000000;
	@%p2 bra 	$L__BB20_3;

	add.f64 	%fd2, %fd1, 0d4076800000000000;
	st.global.f64 	[%rd2], %fd2;

$L__BB20_3:
	ld.global.f64 	%fd3, [%rd2+-24];
	abs.f64 	%fd4, %fd3;
	setp.le.f64 	%p3, %fd4, 0d7FF0000000000000;
	@%p3 bra 	$L__BB20_5;

	mov.u64 	%rd9, 4607182418800017408;
	st.global.u64 	[%rd2+-24], %rd9;

$L__BB20_5:
	ret;

}

  