{
  "Top": "kernel_cholesky_0",
  "RtlTop": "kernel_cholesky_0",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_cholesky_0_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "matrixAStrm": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::x_complex<ap_fixed<16, 1, AP_RND_CONV, AP_WRAP, 0> >, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "matrixAStrm",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "matrixLStrm": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::x_complex<ap_fixed<16, 1, AP_RND_CONV, AP_WRAP, 0> >, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "matrixLStrm",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=syn",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel_cholesky_0"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6",
    "Uncertainty": "0.6",
    "IsCombinational": "0",
    "II": "373 ~ 529",
    "Latency": "372"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_cholesky_0",
    "Version": "1.0",
    "DisplayName": "Kernel_cholesky_0",
    "Revision": "2114329350",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_cholesky_0_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/solver\/L1\/tests\/cholesky\/kernel\/kernel_cholesky_0.cpp"],
    "TestBench": ["..\/..\/..\/solver\/L1\/tests\/cholesky\/host\/test_cholesky.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_cholesky_0_A_re_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.vhd",
      "impl\/vhdl\/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.vhd",
      "impl\/vhdl\/kernel_cholesky_0_ctlz_17_17_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_ctlz_34_34_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.vhd",
      "impl\/vhdl\/kernel_cholesky_0_L_re_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_cholesky_0_mul_2s_2s_2_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_mul_2s_2s_3_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_mul_16s_16s_32_2_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_mul_34s_33s_67_3_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_sparsemux_7_2_16_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_sparsemux_7_2_17_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_sparsemux_7_2_34_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_cholesky_0_A_re_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.v",
      "impl\/verilog\/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v",
      "impl\/verilog\/kernel_cholesky_0_ctlz_17_17_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_ctlz_34_34_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1.v",
      "impl\/verilog\/kernel_cholesky_0_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.v",
      "impl\/verilog\/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.v",
      "impl\/verilog\/kernel_cholesky_0_L_re_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_cholesky_0_mul_2s_2s_2_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_mul_2s_2s_3_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_mul_16s_16s_32_2_1.v",
      "impl\/verilog\/kernel_cholesky_0_mul_34s_33s_67_3_1.v",
      "impl\/verilog\/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v",
      "impl\/verilog\/kernel_cholesky_0_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_sparsemux_7_2_16_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_sparsemux_7_2_17_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_sparsemux_7_2_34_1_1.v",
      "impl\/verilog\/kernel_cholesky_0.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kernel_cholesky_0.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 55 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "matrixAStrm": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "matrixAStrm_",
      "portMap": {
        "matrixAStrm_dout": "RD_DATA",
        "matrixAStrm_empty_n": "EMPTY_N",
        "matrixAStrm_read": "RD_EN"
      },
      "ports": [
        "matrixAStrm_dout",
        "matrixAStrm_empty_n",
        "matrixAStrm_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "matrixAStrm"
        }]
    },
    "matrixLStrm": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "matrixLStrm_",
      "portMap": {
        "matrixLStrm_din": "WR_DATA",
        "matrixLStrm_full_n": "FULL_N",
        "matrixLStrm_write": "WR_EN"
      },
      "ports": [
        "matrixLStrm_din",
        "matrixLStrm_full_n",
        "matrixLStrm_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "matrixLStrm"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "matrixAStrm_dout": {
      "dir": "in",
      "width": "32"
    },
    "matrixAStrm_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "matrixAStrm_read": {
      "dir": "out",
      "width": "1"
    },
    "matrixLStrm_din": {
      "dir": "out",
      "width": "32"
    },
    "matrixLStrm_full_n": {
      "dir": "in",
      "width": "1"
    },
    "matrixLStrm_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_cholesky_0",
      "BindInstances": "A_re_U A_im_U L_re_U L_im_U",
      "Instances": [
        {
          "ModuleName": "kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1",
          "InstanceName": "grp_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1_fu_44",
          "BindInstances": "icmp_ln724_fu_137_p2 add_ln724_fu_143_p2 sub_ln727_fu_158_p2 add_ln727_fu_174_p2 add_ln727_1_fu_180_p2"
        },
        {
          "ModuleName": "choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s",
          "InstanceName": "grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54",
          "BindInstances": "icmp_ln449_fu_538_p2 i_2_fu_544_p2 sub_ln499_fu_642_p2 i_sub1_fu_550_p2 mul_2s_2s_3_1_1_U29 sub_ln453_fu_565_p2 add_ln453_fu_574_p2 sub_ln453_1_fu_592_p2 sub_ln453_2_fu_655_p2 select_ln453_fu_660_p3 add_ln453_2_fu_670_p2 add_ln453_1_fu_675_p2 icmp_ln458_fu_685_p2 j_1_fu_690_p2 add_ln494_fu_731_p2 j_sub1_fu_753_p2 mul_2s_2s_2_1_1_U30 xor_ln463_fu_765_p2 add_ln463_fu_774_p2 sub_ln345_fu_788_p2 icmp_ln59_4_fu_883_p2 icmp_ln59_5_fu_889_p2 or_ln59_3_fu_895_p2 xor_ln59_6_fu_901_p2 and_ln59_8_fu_907_p2 xor_ln59_7_fu_913_p2 or_ln59_4_fu_919_p2 and_ln59_9_fu_925_p2 select_ln59_4_fu_931_p3 or_ln59_5_fu_939_p2 tmp2_re_18_fu_945_p3 icmp_ln59_6_fu_989_p2 icmp_ln59_7_fu_995_p2 or_ln59_6_fu_1001_p2 xor_ln59_8_fu_1007_p2 and_ln59_10_fu_1013_p2 xor_ln59_9_fu_1019_p2 or_ln59_7_fu_1025_p2 and_ln59_11_fu_1031_p2 select_ln59_6_fu_1037_p3 or_ln59_8_fu_1045_p2 tmp2_im_5_fu_1051_p3 icmp_ln482_fu_794_p2 B_fu_1059_p3 mul_34s_33s_67_3_1_U27 icmp_ln284_fu_1136_p2 or_ln284_fu_1259_p2 and_ln284_fu_1264_p2 real_temp_fu_1274_p2 xor_ln284_fu_1288_p2 and_ln284_1_fu_1294_p2 icmp_ln284_1_fu_1141_p2 icmp_ln284_2_fu_1146_p2 icmp_ln284_3_fu_1151_p2 select_ln284_fu_1307_p3 xor_ln284_1_fu_1313_p2 and_ln284_2_fu_1319_p2 select_ln284_1_fu_1324_p3 and_ln284_3_fu_1464_p2 xor_ln284_2_fu_1331_p2 or_ln284_1_fu_1337_p2 xor_ln284_3_fu_1343_p2 and_ln284_4_fu_1348_p2 and_ln284_5_fu_1354_p2 or_ln284_3_fu_1468_p2 xor_ln284_4_fu_1473_p2 and_ln284_6_fu_1479_p2 select_ln284_2_fu_1584_p3 or_ln284_2_fu_1484_p2 real_temp_2_fu_1591_p3 mul_34s_33s_67_3_1_U28 icmp_ln285_fu_1172_p2 or_ln285_fu_1184_p2 and_ln285_fu_1190_p2 imag_temp_fu_1200_p2 xor_ln285_fu_1367_p2 and_ln285_1_fu_1372_p2 icmp_ln285_1_fu_1214_p2 icmp_ln285_2_fu_1219_p2 icmp_ln285_3_fu_1224_p2 select_ln285_fu_1385_p3 xor_ln285_1_fu_1391_p2 and_ln285_2_fu_1397_p2 select_ln285_1_fu_1402_p3 and_ln285_3_fu_1409_p2 xor_ln285_2_fu_1414_p2 or_ln285_1_fu_1420_p2 xor_ln285_3_fu_1425_p2 and_ln285_4_fu_1430_p2 and_ln285_5_fu_1436_p2 or_ln285_3_fu_1441_p2 xor_ln285_4_fu_1447_p2 and_ln285_6_fu_1453_p2 select_ln285_2_fu_1489_p3 or_ln285_2_fu_1458_p2 imag_temp_2_fu_1496_p3 icmp_ln59_8_fu_1627_p2 or_ln59_9_fu_1649_p2 and_ln59_12_fu_1655_p2 add_ln59_1_fu_1665_p2 xor_ln59_10_fu_1772_p2 and_ln59_13_fu_1777_p2 xor_ln59_11_fu_1782_p2 select_ln59_8_fu_1787_p3 select_ln59_9_fu_1794_p3 xor_ln59_12_fu_1801_p2 or_ln59_10_fu_1806_p2 xor_ln59_13_fu_1811_p2 or_ln59_11_fu_1817_p2 and_ln59_15_fu_1822_p2 and_ln59_16_fu_1828_p2 xor_ln59_22_fu_1833_p2 and_ln59_17_fu_1839_p2 select_ln59_10_fu_1844_p3 or_ln59_12_fu_1852_p2 tmp2_re_19_fu_1858_p3 icmp_ln59_9_fu_1532_p2 or_ln59_13_fu_1554_p2 and_ln59_18_fu_1560_p2 add_ln59_2_fu_1570_p2 xor_ln59_15_fu_1679_p2 and_ln59_19_fu_1684_p2 xor_ln59_16_fu_1689_p2 select_ln59_12_fu_1694_p3 select_ln59_13_fu_1701_p3 xor_ln59_17_fu_1708_p2 or_ln59_14_fu_1713_p2 xor_ln59_18_fu_1718_p2 or_ln59_15_fu_1724_p2 and_ln59_21_fu_1729_p2 and_ln59_22_fu_1735_p2 xor_ln59_23_fu_1740_p2 and_ln59_23_fu_1746_p2 select_ln59_14_fu_1751_p3 or_ln59_16_fu_1759_p2 tmp2_im_6_fu_1765_p3 sub_ln345_1_fu_1868_p2 xor_ln345_fu_1894_p2 and_ln345_fu_1900_p2 xor_ln345_1_fu_1906_p2 select_ln345_fu_1912_p3 tmp_im_7_fu_1920_p3 mul_16s_16s_32_2_1_U31 icmp_ln99_fu_1961_p2 or_ln99_fu_2024_p2 and_ln99_fu_2029_p2 tmp1_1_fu_2039_p2 xor_ln99_fu_2053_p2 and_ln99_1_fu_2059_p2 xor_ln99_1_fu_2064_p2 select_ln99_fu_2069_p3 select_ln99_1_fu_2076_p3 xor_ln99_2_fu_2083_p2 or_ln99_1_fu_2088_p2 xor_ln99_3_fu_2094_p2 or_ln99_2_fu_2100_p2 and_ln99_2_fu_2106_p2 and_ln99_3_fu_2112_p2 xor_ln99_4_fu_2118_p2 and_ln99_4_fu_2274_p2 select_ln99_2_fu_2278_p3 or_ln99_3_fu_2285_p2 tmp1_2_fu_2290_p3 mul_16s_16s_32_2_1_U32 icmp_ln100_fu_1987_p2 or_ln100_fu_2147_p2 and_ln100_fu_2152_p2 tmp2_3_fu_2162_p2 xor_ln100_fu_2176_p2 and_ln100_1_fu_2182_p2 xor_ln100_1_fu_2187_p2 select_ln100_fu_2192_p3 select_ln100_1_fu_2199_p3 xor_ln100_2_fu_2206_p2 or_ln100_1_fu_2211_p2 xor_ln100_3_fu_2217_p2 or_ln100_2_fu_2223_p2 and_ln100_2_fu_2229_p2 and_ln100_3_fu_2235_p2 xor_ln100_4_fu_2241_p2 and_ln100_4_fu_2247_p2 select_ln100_2_fu_2252_p3 or_ln100_3_fu_2260_p2 tmp2_4_fu_2266_p3 sub_ln103_fu_2304_p2 xor_ln103_fu_2326_p2 and_ln103_fu_2332_p2 xor_ln103_1_fu_2338_p2 select_ln103_fu_2348_p3 select_ln103_1_fu_2360_p3 add_ln189_fu_2380_p2 xor_ln189_fu_2410_p2 and_ln189_fu_2415_p2 xor_ln189_1_fu_2420_p2 select_ln189_fu_2424_p3 tmp2_re_20_fu_2432_p3 add_ln488_fu_740_p2 sub_ln223_fu_2480_p2 xor_ln223_fu_2506_p2 and_ln223_fu_2512_p2 xor_ln223_1_fu_2518_p2 select_ln223_fu_2524_p3 tmp2_re_21_fu_2532_p3 icmp_ln59_fu_2602_p2 or_ln59_fu_2621_p2 and_ln59_fu_2627_p2 add_ln59_fu_2637_p2 xor_ln59_fu_2651_p2 and_ln59_1_fu_2657_p2 icmp_ln59_1_fu_2560_p2 icmp_ln59_2_fu_2574_p2 icmp_ln59_3_fu_2580_p2 select_ln59_fu_2670_p3 xor_ln59_1_fu_2675_p2 and_ln59_2_fu_2681_p2 select_ln59_1_fu_2686_p3 and_ln59_3_fu_2692_p2 xor_ln59_2_fu_2696_p2 or_ln59_1_fu_2702_p2 xor_ln59_3_fu_2707_p2 and_ln59_4_fu_2712_p2 and_ln59_5_fu_2718_p2 or_ln59_17_fu_2723_p2 xor_ln59_4_fu_2729_p2 and_ln59_6_fu_2735_p2 select_ln59_2_fu_2740_p3 or_ln59_2_fu_2748_p2 tmp2_re_22_fu_2754_p3 icmp_ln89_fu_2802_p2 sub_ln89_fu_2769_p2 tmp_1_fu_2812_p1 ctlz_17_17_1_1_U33 add_ln89_fu_2828_p2 shl_ln89_fu_2868_p2 select_ln89_1_fu_2916_p3 sub_ln89_1_fu_2924_p2 add_ln89_1_fu_2933_p2 x_assign_fu_2962_p3 dsqrt_64ns_64ns_64_57_no_dsp_1_U25 sub_ln89_2_fu_3075_p2 select_ln89_2_fu_3221_p3 icmp_ln89_1_fu_3081_p2 sub_ln89_3_fu_3087_p2 icmp_ln89_2_fu_3107_p2 add_ln89_3_fu_3226_p2 sub_ln89_4_fu_3235_p2 select_ln89_3_fu_3240_p3 icmp_ln89_3_fu_3247_p2 icmp_ln89_4_fu_3538_p2 select_ln89_6_fu_3635_p3 ashr_ln89_fu_3546_p2 select_ln89_4_fu_3645_p3 icmp_ln89_5_fu_3256_p2 icmp_ln89_6_fu_3652_p2 shl_ln89_1_fu_3660_p2 select_ln89_5_fu_3665_p3 add_ln89_4_fu_3262_p2 bitselect_1ns_54ns_32s_1_1_1_U35 cond64_i_i_fu_3673_p3 icmp_ln89_7_fu_3279_p2 add_ln89_5_fu_3113_p2 icmp_ln89_8_fu_3119_p2 sub_ln89_10_fu_3284_p2 select_ln89_10_fu_3289_p3 lshr_ln89_5_fu_3300_p2 and_ln89_34_fu_3551_p2 icmp_ln89_9_fu_3555_p2 cond86_i_i_fu_3678_p2 or_ln89_fu_3694_p2 and_ln89_fu_3700_p2 add_ln89_6_fu_3710_p2 xor_ln89_fu_3724_p2 xor_ln89_2_fu_3730_p2 and_ln89_1_fu_3735_p2 sparsemux_7_2_17_1_1_U39 and_ln89_11_fu_3740_p2 carry_1_i_i_fu_3746_p2 select_ln89_15_fu_3306_p3 icmp_ln89_10_fu_3561_p2 add_ln89_8_fu_3329_p2 add_ln89_9_fu_3338_p2 icmp_ln89_11_fu_3343_p2 xor_ln89_18_fu_3752_p2 icmp_ln89_12_fu_3357_p2 bitselect_1ns_54ns_32s_1_1_1_U36 lD_0_i_i_fu_3371_p2 icmp_ln89_13_fu_3757_p2 icmp_ln89_14_fu_3762_p2 neg_src_0_i_i_fu_4093_p2 lshr_ln89_fu_3573_p2 lshr_ln89_1_fu_3578_p2 icmp_ln89_15_fu_3767_p2 xor_ln89_19_fu_3778_p2 Range2_all_ones_1_i_i_fu_3784_p3 and_ln89_3_fu_3952_p2 Range1_all_ones_2_i_i_fu_3997_p2 xor_ln89_1_fu_3960_p2 icmp_ln89_16_fu_3792_p2 Range1_all_zeros_2_i_i_fu_4015_p2 icmp_ln89_17_fu_3797_p2 icmp_ln89_18_fu_3584_p2 Range1_all_zeros_2_i_i_fu_4015_p6 xor_ln89_20_fu_3974_p2 or_ln89_10_fu_3979_p2 and_ln89_22_fu_3984_p2 sparsemux_7_2_1_1_1_U40 sparsemux_7_2_1_1_1_U41 select_ln89_7_fu_4035_p3 or_ln89_2_fu_4042_p2 and_ln89_6_fu_4047_p2 cond193_i_i_fu_4052_p3 and_ln89_7_fu_4059_p2 neg_src_0_i_i_fu_4093_p4 not_icmp_ln89_11184_fu_4070_p2 deleted_ones_0_i_i_fu_4075_p2 and_ln89_23_fu_4081_p2 sparsemux_7_2_1_1_1_U42 xor_ln89_5_fu_4113_p2 and_ln89_24_fu_4119_p2 or_ln89_3_fu_4124_p2 xor_ln89_6_fu_4130_p2 and_ln89_8_fu_4135_p2 and_ln89_9_fu_4141_p2 xor_ln89_7_fu_4147_p2 and_ln89_10_fu_4357_p2 or_ln89_4_fu_4361_p2 ref_tmp4_4_i_fu_4396_p4 xor_ln89_10_fu_4373_p2 and_ln89_25_fu_4378_p2 and_ln89_26_fu_4384_p2 sparsemux_7_2_17_1_1_U46 storemerge_i240_fu_4423_p3 return_code_1_fu_2775_p3 and_ln59_7_fu_4472_p2 add_ln59_3_fu_4482_p2 xor_ln59_5_fu_4649_p2 and_ln59_14_fu_4654_p2 xor_ln59_14_fu_4659_p2 select_ln59_5_fu_4664_p3 select_ln59_7_fu_4671_p3 xor_ln59_19_fu_4678_p2 or_ln59_18_fu_4683_p2 xor_ln59_20_fu_4688_p2 or_ln59_19_fu_4694_p2 and_ln59_20_fu_4699_p2 and_ln59_24_fu_4705_p2 xor_ln59_21_fu_4710_p2 and_ln59_25_fu_4716_p2 select_ln59_11_fu_4721_p3 or_ln59_20_fu_4729_p2 tmp2_re_23_fu_4735_p3 icmp_ln89_19_fu_2834_p2 sub_ln89_5_fu_2791_p2 tmp_4_fu_2844_p1 ctlz_34_34_1_1_U34 add_ln89_10_fu_2856_p2 shl_ln89_2_fu_2890_p2 select_ln89_18_fu_2979_p3 sub_ln89_6_fu_2987_p2 add_ln89_11_fu_2996_p2 x_assign_1_fu_3025_p3 dsqrt_64ns_64ns_64_57_no_dsp_1_U26 sub_ln89_7_fu_3172_p2 select_ln89_11_fu_3382_p3 icmp_ln89_20_fu_3178_p2 sub_ln89_8_fu_3184_p2 icmp_ln89_21_fu_3194_p2 add_ln89_13_fu_3387_p2 sub_ln89_9_fu_3396_p2 select_ln89_12_fu_3401_p3 icmp_ln89_22_fu_3408_p2 icmp_ln89_23_fu_3802_p2 select_ln89_19_fu_3807_p3 ashr_ln89_1_fu_3592_p2 select_ln89_13_fu_3817_p3 icmp_ln89_24_fu_3417_p2 icmp_ln89_25_fu_3825_p2 shl_ln89_3_fu_3833_p2 select_ln89_14_fu_3838_p3 add_ln89_14_fu_3423_p2 bitselect_1ns_54ns_32s_1_1_1_U37 cond64_i_i144_fu_3846_p3 icmp_ln89_26_fu_3440_p2 add_ln89_15_fu_3200_p2 icmp_ln89_27_fu_3206_p2 sub_ln89_11_fu_3445_p2 select_ln89_20_fu_3450_p3 lshr_ln89_6_fu_3461_p2 and_ln89_35_fu_3597_p2 icmp_ln89_28_fu_3601_p2 cond86_i_i153_fu_3851_p2 or_ln89_5_fu_3859_p2 and_ln89_12_fu_3865_p2 add_ln89_16_fu_4163_p2 xor_ln89_8_fu_4176_p2 xor_ln89_11_fu_4182_p2 and_ln89_27_fu_4187_p2 sparsemux_7_2_34_1_1_U43 and_ln89_28_fu_4217_p2 carry_1_i_i166_fu_4223_p2 select_ln89_21_fu_3467_p3 icmp_ln89_29_fu_3607_p2 add_ln89_18_fu_3490_p2 add_ln89_19_fu_3499_p2 icmp_ln89_30_fu_3504_p2 xor_ln89_21_fu_4237_p2 icmp_ln89_31_fu_3518_p2 bitselect_1ns_54ns_32s_1_1_1_U38 lD_0_i_i168_fu_3532_p2 icmp_ln89_32_fu_3871_p2 icmp_ln89_33_fu_3876_p2 neg_src_0_i_i1_fu_4526_p2 lshr_ln89_2_fu_3619_p2 lshr_ln89_4_fu_3624_p2 icmp_ln89_34_fu_3881_p2 xor_ln89_22_fu_3892_p2 Range2_all_ones_1_i_i173_fu_3898_p3 and_ln89_14_fu_4242_p2 Range1_all_ones_2_i_i1_fu_4289_p2 xor_ln89_9_fu_4251_p2 icmp_ln89_35_fu_3906_p2 Range1_all_zeros_2_i_i1_fu_4308_p2 icmp_ln89_36_fu_3911_p2 icmp_ln89_37_fu_3630_p2 Range1_all_zeros_2_i_i1_fu_4308_p6 xor_ln89_23_fu_4266_p2 or_ln89_11_fu_4271_p2 and_ln89_29_fu_4276_p2 sparsemux_7_2_1_1_1_U44 sparsemux_7_2_1_1_1_U45 select_ln89_16_fu_4500_p3 or_ln89_7_fu_4328_p2 and_ln89_17_fu_4333_p2 cond192_i_i_fu_4338_p3 and_ln89_18_fu_4505_p2 neg_src_0_i_i1_fu_4526_p4 not_icmp_ln89_33196_fu_4346_p2 deleted_ones_0_i_i185_fu_4351_p2 and_ln89_30_fu_4515_p2 sparsemux_7_2_1_1_1_U47 xor_ln89_16_fu_4546_p2 and_ln89_31_fu_4552_p2 or_ln89_8_fu_4557_p2 xor_ln89_14_fu_4562_p2 and_ln89_19_fu_4567_p2 and_ln89_20_fu_4573_p2 xor_ln89_15_fu_4577_p2 and_ln89_21_fu_4583_p2 or_ln89_9_fu_4589_p2 sqrt_res_fu_4626_p4 xor_ln89_17_fu_4603_p2 and_ln89_32_fu_4608_p2 and_ln89_33_fu_4614_p2 sparsemux_7_2_34_1_1_U48 icmp_ln267_fu_4763_p2 or_ln267_fu_4775_p2 and_ln267_fu_4781_p2 sqrt_res_cast_fu_4791_p2 sdiv_34ns_19s_34_38_1_U49 xor_ln269_fu_4826_p2 and_ln269_fu_4832_p2 select_ln269_fu_4838_p3 xor_ln269_1_fu_4846_p2 new_L_diag_recip_fu_4852_p3 icmp_ln514_fu_4860_p2 diag_internal_4_fu_4865_p3 icmp_ln514_1_fu_4872_p2 diag_internal_3_fu_4877_p3",
          "Instances": [{
              "ModuleName": "choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s",
              "InstanceName": "grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_477",
              "BindInstances": "xor_ln471_1_fu_226_p2 add_ln474_fu_232_p2 sparsemux_7_2_16_1_1_U4 sparsemux_7_2_16_1_1_U5 tmp_re_5_fu_294_p2 tmp_im_5_fu_300_p2 icmp_ln352_fu_250_p2 tmp_re_2_fu_317_p3 tmp_im_2_fu_306_p3 sub_ln345_fu_311_p2 mul_16s_16s_32_2_1_U6 icmp_ln99_fu_373_p2 or_ln99_fu_453_p2 and_ln99_fu_458_p2 mul_16s_16s_32_2_1_U7 icmp_ln100_fu_393_p2 or_ln100_fu_482_p2 and_ln100_fu_487_p2 mul_16s_16s_32_2_1_U8 icmp_ln101_fu_413_p2 or_ln101_fu_507_p2 and_ln101_fu_512_p2 mul_16s_16s_32_2_1_U9 icmp_ln102_fu_433_p2 or_ln102_fu_536_p2 and_ln102_fu_541_p2 select_ln100_fu_551_p3 add_ln103_fu_559_p2 add_ln103_3_fu_565_p2 add_ln180_fu_625_p2 xor_ln180_fu_651_p2 and_ln180_fu_657_p2 xor_ln180_1_fu_663_p2 select_ln180_fu_669_p3 tmp2_re_5_fu_677_p3 add_ln181_fu_693_p2 xor_ln181_fu_719_p2 and_ln181_fu_725_p2 xor_ln181_1_fu_731_p2 select_ln181_fu_737_p3 tmp2_im_4_fu_745_p3 xor_ln471_fu_256_p2"
            }]
        },
        {
          "ModuleName": "kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3",
          "InstanceName": "grp_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3_fu_62",
          "BindInstances": "icmp_ln734_fu_139_p2 add_ln734_fu_145_p2 sub_ln737_fu_163_p2 add_ln737_fu_183_p2 add_ln737_1_fu_194_p2"
        }
      ]
    },
    "Info": {
      "kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_cholesky_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.60",
          "Estimate": "5.022"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_724_1",
            "TripCount": "3",
            "Latency": "10",
            "PipelineII": "3",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "210",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2",
          "PipelineII": "1 ~ 2",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.60",
          "Estimate": "5.284"
        },
        "Loops": [{
            "Name": "sum_loop",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "6",
            "Latency": "0 ~ 6",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "765",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "655",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s": {
        "Latency": {
          "LatencyBest": "343",
          "LatencyAvg": "421",
          "LatencyWorst": "499",
          "PipelineIIMin": "343",
          "PipelineIIMax": "499",
          "PipelineII": "343 ~ 499",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.60",
          "Estimate": "5.388"
        },
        "Loops": [{
            "Name": "row_loop",
            "TripCount": "3",
            "LatencyMin": "342",
            "LatencyMax": "498",
            "Latency": "342 ~ 498",
            "PipelineII": "",
            "PipelineDepthMin": "114",
            "PipelineDepthMax": "166",
            "PipelineDepth": "114 ~ 166",
            "Loops": [{
                "Name": "col_loop",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "52",
                "Latency": "0 ~ 52",
                "PipelineII": "",
                "PipelineDepthMin": "20",
                "PipelineDepthMax": "26",
                "PipelineDepth": "20 ~ 26"
              }]
          }],
        "Area": {
          "DSP": "14",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "6620",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "10169",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "19",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.60",
          "Estimate": "5.022"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_734_3",
            "TripCount": "3",
            "Latency": "10",
            "PipelineII": "3",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "54",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "196",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kernel_cholesky_0": {
        "Latency": {
          "LatencyBest": "372",
          "LatencyAvg": "450",
          "LatencyWorst": "528",
          "PipelineIIMin": "373",
          "PipelineIIMax": "529",
          "PipelineII": "373 ~ 529",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.60",
          "Estimate": "5.388"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "14",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "6830",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "10846",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "20",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-01 16:30:01 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
