Fitter report for Pipeline_Processor
Thu Mar 14 21:10:44 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Fitter RAM Summary
 22. |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ALTSYNCRAM
 23. |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ALTSYNCRAM
 24. |Pipeline_Processor|REGISTER:regis|altsyncram:REGISTER_rtl_1|altsyncram_afg1:auto_generated|ALTSYNCRAM
 25. |Pipeline_Processor|REGISTER:regis|altsyncram:REGISTER_rtl_0|altsyncram_afg1:auto_generated|ALTSYNCRAM
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Mar 14 21:10:44 2024       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; Pipeline_Processor                          ;
; Top-level Entity Name              ; Pipeline_Processor                          ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,272 / 49,760 ( 3 % )                      ;
;     Total combinational functions  ; 1,196 / 49,760 ( 2 % )                      ;
;     Dedicated logic registers      ; 432 / 49,760 ( < 1 % )                      ;
; Total registers                    ; 432                                         ;
; Total pins                         ; 4 / 360 ( 1 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 18,432 / 1,677,312 ( 1 % )                  ;
; Embedded Multiplier 9-bit elements ; 6 / 288 ( 2 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.81        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.5%      ;
;     Processor 3            ;   6.4%      ;
;     Processor 4            ;   6.3%      ;
;     Processor 5            ;   6.3%      ;
;     Processor 6            ;   6.3%      ;
;     Processor 7            ;   6.3%      ;
;     Processor 8            ;   6.2%      ;
;     Processors 9-14        ;   6.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                       ;
+--------------+--------------------+--------------+---------------+-----------------------+----------------+
; Name         ; Ignored Entity     ; Ignored From ; Ignored To    ; Ignored Value         ; Ignored Source ;
+--------------+--------------------+--------------+---------------+-----------------------+----------------+
; Location     ;                    ;              ; DRAM_ADDR[0]  ; PIN_U17               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_ADDR[10] ; PIN_T20               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_ADDR[11] ; PIN_P20               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_ADDR[12] ; PIN_R20               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_ADDR[1]  ; PIN_W19               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_ADDR[2]  ; PIN_V18               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_ADDR[3]  ; PIN_U18               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_ADDR[4]  ; PIN_U19               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_ADDR[5]  ; PIN_T18               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_ADDR[6]  ; PIN_T19               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_ADDR[7]  ; PIN_R18               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_ADDR[8]  ; PIN_P18               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_ADDR[9]  ; PIN_P19               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_BA[0]    ; PIN_T21               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_BA[1]    ; PIN_T22               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_CAS_N    ; PIN_U21               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_CKE      ; PIN_N22               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_CLK      ; PIN_L14               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_CS_N     ; PIN_U20               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[0]    ; PIN_Y21               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[10]   ; PIN_H21               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[11]   ; PIN_H22               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[12]   ; PIN_G22               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[13]   ; PIN_G20               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[14]   ; PIN_G19               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[15]   ; PIN_F22               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[1]    ; PIN_Y20               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[2]    ; PIN_AA22              ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[3]    ; PIN_AA21              ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[4]    ; PIN_Y22               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[5]    ; PIN_W22               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[6]    ; PIN_W20               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[7]    ; PIN_V21               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[8]    ; PIN_P21               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_DQ[9]    ; PIN_J22               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_LDQM     ; PIN_V22               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_RAS_N    ; PIN_U22               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_UDQM     ; PIN_J21               ; QSF Assignment ;
; Location     ;                    ;              ; DRAM_WE_N     ; PIN_V20               ; QSF Assignment ;
; Location     ;                    ;              ; HEX0[0]       ; PIN_C14               ; QSF Assignment ;
; Location     ;                    ;              ; HEX0[1]       ; PIN_E15               ; QSF Assignment ;
; Location     ;                    ;              ; HEX0[2]       ; PIN_C15               ; QSF Assignment ;
; Location     ;                    ;              ; HEX0[3]       ; PIN_C16               ; QSF Assignment ;
; Location     ;                    ;              ; HEX0[4]       ; PIN_E16               ; QSF Assignment ;
; Location     ;                    ;              ; HEX0[5]       ; PIN_D17               ; QSF Assignment ;
; Location     ;                    ;              ; HEX0[6]       ; PIN_C17               ; QSF Assignment ;
; Location     ;                    ;              ; HEX0[7]       ; PIN_D15               ; QSF Assignment ;
; Location     ;                    ;              ; HEX1[0]       ; PIN_C18               ; QSF Assignment ;
; Location     ;                    ;              ; HEX1[1]       ; PIN_D18               ; QSF Assignment ;
; Location     ;                    ;              ; HEX1[2]       ; PIN_E18               ; QSF Assignment ;
; Location     ;                    ;              ; HEX1[3]       ; PIN_B16               ; QSF Assignment ;
; Location     ;                    ;              ; HEX1[4]       ; PIN_A17               ; QSF Assignment ;
; Location     ;                    ;              ; HEX1[5]       ; PIN_A18               ; QSF Assignment ;
; Location     ;                    ;              ; HEX1[6]       ; PIN_B17               ; QSF Assignment ;
; Location     ;                    ;              ; HEX1[7]       ; PIN_A16               ; QSF Assignment ;
; Location     ;                    ;              ; HEX2[0]       ; PIN_B20               ; QSF Assignment ;
; Location     ;                    ;              ; HEX2[1]       ; PIN_A20               ; QSF Assignment ;
; Location     ;                    ;              ; HEX2[2]       ; PIN_B19               ; QSF Assignment ;
; Location     ;                    ;              ; HEX2[3]       ; PIN_A21               ; QSF Assignment ;
; Location     ;                    ;              ; HEX2[4]       ; PIN_B21               ; QSF Assignment ;
; Location     ;                    ;              ; HEX2[5]       ; PIN_C22               ; QSF Assignment ;
; Location     ;                    ;              ; HEX2[6]       ; PIN_B22               ; QSF Assignment ;
; Location     ;                    ;              ; HEX2[7]       ; PIN_A19               ; QSF Assignment ;
; Location     ;                    ;              ; HEX3[0]       ; PIN_F21               ; QSF Assignment ;
; Location     ;                    ;              ; HEX3[1]       ; PIN_E22               ; QSF Assignment ;
; Location     ;                    ;              ; HEX3[2]       ; PIN_E21               ; QSF Assignment ;
; Location     ;                    ;              ; HEX3[3]       ; PIN_C19               ; QSF Assignment ;
; Location     ;                    ;              ; HEX3[4]       ; PIN_C20               ; QSF Assignment ;
; Location     ;                    ;              ; HEX3[5]       ; PIN_D19               ; QSF Assignment ;
; Location     ;                    ;              ; HEX3[6]       ; PIN_E17               ; QSF Assignment ;
; Location     ;                    ;              ; HEX3[7]       ; PIN_D22               ; QSF Assignment ;
; Location     ;                    ;              ; HEX4[0]       ; PIN_F18               ; QSF Assignment ;
; Location     ;                    ;              ; HEX4[1]       ; PIN_E20               ; QSF Assignment ;
; Location     ;                    ;              ; HEX4[2]       ; PIN_E19               ; QSF Assignment ;
; Location     ;                    ;              ; HEX4[3]       ; PIN_J18               ; QSF Assignment ;
; Location     ;                    ;              ; HEX4[4]       ; PIN_H19               ; QSF Assignment ;
; Location     ;                    ;              ; HEX4[5]       ; PIN_F19               ; QSF Assignment ;
; Location     ;                    ;              ; HEX4[6]       ; PIN_F20               ; QSF Assignment ;
; Location     ;                    ;              ; HEX4[7]       ; PIN_F17               ; QSF Assignment ;
; Location     ;                    ;              ; HEX5[0]       ; PIN_J20               ; QSF Assignment ;
; Location     ;                    ;              ; HEX5[1]       ; PIN_K20               ; QSF Assignment ;
; Location     ;                    ;              ; HEX5[2]       ; PIN_L18               ; QSF Assignment ;
; Location     ;                    ;              ; HEX5[3]       ; PIN_N18               ; QSF Assignment ;
; Location     ;                    ;              ; HEX5[4]       ; PIN_M20               ; QSF Assignment ;
; Location     ;                    ;              ; HEX5[5]       ; PIN_N19               ; QSF Assignment ;
; Location     ;                    ;              ; HEX5[6]       ; PIN_N20               ; QSF Assignment ;
; Location     ;                    ;              ; HEX5[7]       ; PIN_L19               ; QSF Assignment ;
; Location     ;                    ;              ; KEY[0]        ; PIN_B8                ; QSF Assignment ;
; Location     ;                    ;              ; KEY[1]        ; PIN_A7                ; QSF Assignment ;
; Location     ;                    ;              ; LEDR[0]       ; PIN_A8                ; QSF Assignment ;
; Location     ;                    ;              ; LEDR[1]       ; PIN_A9                ; QSF Assignment ;
; Location     ;                    ;              ; LEDR[2]       ; PIN_A10               ; QSF Assignment ;
; Location     ;                    ;              ; LEDR[3]       ; PIN_B10               ; QSF Assignment ;
; Location     ;                    ;              ; LEDR[4]       ; PIN_D13               ; QSF Assignment ;
; Location     ;                    ;              ; LEDR[5]       ; PIN_C13               ; QSF Assignment ;
; Location     ;                    ;              ; LEDR[6]       ; PIN_E14               ; QSF Assignment ;
; Location     ;                    ;              ; LEDR[7]       ; PIN_D14               ; QSF Assignment ;
; Location     ;                    ;              ; LEDR[8]       ; PIN_A11               ; QSF Assignment ;
; Location     ;                    ;              ; LEDR[9]       ; PIN_B11               ; QSF Assignment ;
; Location     ;                    ;              ; MAX10_CLK2_50 ; PIN_N14               ; QSF Assignment ;
; Location     ;                    ;              ; SW[2]         ; PIN_D12               ; QSF Assignment ;
; Location     ;                    ;              ; SW[3]         ; PIN_C12               ; QSF Assignment ;
; Location     ;                    ;              ; SW[4]         ; PIN_A12               ; QSF Assignment ;
; Location     ;                    ;              ; SW[5]         ; PIN_B12               ; QSF Assignment ;
; Location     ;                    ;              ; SW[6]         ; PIN_A13               ; QSF Assignment ;
; Location     ;                    ;              ; SW[7]         ; PIN_A14               ; QSF Assignment ;
; Location     ;                    ;              ; SW[8]         ; PIN_B14               ; QSF Assignment ;
; Location     ;                    ;              ; SW[9]         ; PIN_F15               ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[0]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[10] ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[11] ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[12] ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[1]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[2]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[3]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[4]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[5]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[6]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[7]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[8]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_ADDR[9]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_BA[0]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_BA[1]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_CAS_N    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_CKE      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_CLK      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_CS_N     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[0]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[10]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[11]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[12]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[13]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[14]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[15]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[1]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[2]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[3]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[4]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[5]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[6]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[7]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[8]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_DQ[9]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_LDQM     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_RAS_N    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_UDQM     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; DRAM_WE_N     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX0[0]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX0[1]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX0[2]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX0[3]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX0[4]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX0[5]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX0[6]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX0[7]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX1[0]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX1[1]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX1[2]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX1[3]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX1[4]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX1[5]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX1[6]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX1[7]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX2[0]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX2[1]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX2[2]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX2[3]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX2[4]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX2[5]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX2[6]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX2[7]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX3[0]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX3[1]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX3[2]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX3[3]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX3[4]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX3[5]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX3[6]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX3[7]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX4[0]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX4[1]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX4[2]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX4[3]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX4[4]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX4[5]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX4[6]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX4[7]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX5[0]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX5[1]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX5[2]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX5[3]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX5[4]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX5[5]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX5[6]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; HEX5[7]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; KEY[0]        ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; KEY[1]        ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; LEDR[0]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; LEDR[1]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; LEDR[2]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; LEDR[3]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; LEDR[4]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; LEDR[5]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; LEDR[6]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; LEDR[7]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; LEDR[8]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; LEDR[9]       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; MAX10_CLK2_50 ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; SW[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; SW[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; SW[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; SW[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; SW[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; SW[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; SW[8]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; Pipeline_Processor ;              ; SW[9]         ; 3.3-V LVTTL           ; QSF Assignment ;
+--------------+--------------------+--------------+---------------+-----------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1792 ) ; 0.00 % ( 0 / 1792 )        ; 0.00 % ( 0 / 1792 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1792 ) ; 0.00 % ( 0 / 1792 )        ; 0.00 % ( 0 / 1792 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1502 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 282 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,272 / 49,760 ( 3 % )     ;
;     -- Combinational with no register       ; 840                        ;
;     -- Register only                        ; 76                         ;
;     -- Combinational with a register        ; 356                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 582                        ;
;     -- 3 input functions                    ; 492                        ;
;     -- <=2 input functions                  ; 122                        ;
;     -- Register only                        ; 76                         ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1087                       ;
;     -- arithmetic mode                      ; 109                        ;
;                                             ;                            ;
; Total registers*                            ; 432 / 51,509 ( < 1 % )     ;
;     -- Dedicated logic registers            ; 432 / 49,760 ( < 1 % )     ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 103 / 3,110 ( 3 % )        ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 4 / 360 ( 1 % )            ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 6 / 182 ( 3 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )              ;
; ADC blocks                                  ; 0 / 2 ( 0 % )              ;
; Total block memory bits                     ; 18,432 / 1,677,312 ( 1 % ) ;
; Total block memory implementation bits      ; 55,296 / 1,677,312 ( 3 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 288 ( 2 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global signals                              ; 2                          ;
;     -- Global clocks                        ; 2 / 20 ( 10 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 0.9% / 0.9% / 0.9%         ;
; Peak interconnect usage (total/H/V)         ; 14.4% / 15.5% / 12.8%      ;
; Maximum fan-out                             ; 324                        ;
; Highest non-global fan-out                  ; 111                        ;
; Total fan-out                               ; 5591                       ;
; Average fan-out                             ; 3.25                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 1088 / 49760 ( 2 % )  ; 184 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 768                   ; 72                    ; 0                              ;
;     -- Register only                        ; 62                    ; 14                    ; 0                              ;
;     -- Combinational with a register        ; 258                   ; 98                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 520                   ; 62                    ; 0                              ;
;     -- 3 input functions                    ; 425                   ; 67                    ; 0                              ;
;     -- <=2 input functions                  ; 81                    ; 41                    ; 0                              ;
;     -- Register only                        ; 62                    ; 14                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 925                   ; 162                   ; 0                              ;
;     -- arithmetic mode                      ; 101                   ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 320                   ; 112                   ; 0                              ;
;     -- Dedicated logic registers            ; 320 / 49760 ( < 1 % ) ; 112 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 89 / 3110 ( 3 % )     ; 18 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 4                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 288 ( 2 % )       ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 18432                 ; 0                     ; 0                              ;
; Total RAM block bits                        ; 55296                 ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 6 / 182 ( 3 % )       ; 0 / 182 ( 0 % )       ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 266                   ; 163                   ; 0                              ;
;     -- Registered Input Connections         ; 162                   ; 121                   ; 0                              ;
;     -- Output Connections                   ; 303                   ; 126                   ; 0                              ;
;     -- Registered Output Connections        ; 16                    ; 126                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 5103                  ; 1063                  ; 4                              ;
;     -- Registered Connections               ; 916                   ; 722                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 280                   ; 289                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 289                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 43                    ; 74                    ; 0                              ;
;     -- Output Ports                         ; 19                    ; 91                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 53                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 46                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 51                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 60                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_CLK_10    ; N5    ; 2        ; 0            ; 23           ; 21           ; 200                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; MAX10_CLK1_50 ; P11   ; 3        ; 34           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; SW[0]         ; C10   ; 7        ; 51           ; 54           ; 28           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; SW[1]         ; C11   ; 7        ; 51           ; 54           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 36 ( 3 % )  ; 3.3V          ; --           ;
; 3        ; 1 / 48 ( 2 % )  ; 3.3V          ; --           ;
; 4        ; 0 / 48 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 40 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 0 / 60 ( 0 % )  ; 2.5V          ; --           ;
; 7        ; 2 / 52 ( 4 % )  ; 3.3V          ; --           ;
; 8        ; 4 / 36 ( 11 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; SW[0]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; SW[1]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; ADC_CLK_10                           ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; MAX10_CLK1_50                        ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Pipeline_Processor                                                                                                                     ; 1272 (2)    ; 432 (0)                   ; 0 (0)         ; 18432       ; 6    ; 1          ; 6            ; 0       ; 3         ; 4    ; 0            ; 840 (2)      ; 76 (0)            ; 356 (0)          ; 0          ; |Pipeline_Processor                                                                                                                                                                                                                                                                                                                                            ; Pipeline_Processor                ; work         ;
;    |REGISTER:regis|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Pipeline_Processor|REGISTER:regis                                                                                                                                                                                                                                                                                                                             ; REGISTER                          ; work         ;
;       |altsyncram:REGISTER_rtl_0|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Pipeline_Processor|REGISTER:regis|altsyncram:REGISTER_rtl_0                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_afg1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Pipeline_Processor|REGISTER:regis|altsyncram:REGISTER_rtl_0|altsyncram_afg1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_afg1                   ; work         ;
;       |altsyncram:REGISTER_rtl_1|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Pipeline_Processor|REGISTER:regis|altsyncram:REGISTER_rtl_1                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_afg1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Pipeline_Processor|REGISTER:regis|altsyncram:REGISTER_rtl_1|altsyncram_afg1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_afg1                   ; work         ;
;    |instruction_data_mem:data_mem|                                                                                                      ; 146 (47)    ; 111 (47)                  ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 20 (13)           ; 91 (34)          ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem                                                                                                                                                                                                                                                                                                              ; instruction_data_mem              ; work         ;
;       |d_mem:d_MEM|                                                                                                                     ; 99 (0)      ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 7 (0)             ; 57 (0)           ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM                                                                                                                                                                                                                                                                                                  ; d_mem                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 99 (0)      ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 7 (0)             ; 57 (0)           ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_4pj1:auto_generated|                                                                                            ; 99 (0)      ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 7 (0)             ; 57 (0)           ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_4pj1                   ; work         ;
;                |altsyncram_l0a2:altsyncram1|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1                                                                                                                                                                                                       ; altsyncram_l0a2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 99 (78)     ; 64 (55)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (23)      ; 7 (7)             ; 57 (48)          ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |instruction_decode:decode|                                                                                                          ; 61 (47)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 5 (5)             ; 43 (26)          ; 0          ; |Pipeline_Processor|instruction_decode:decode                                                                                                                                                                                                                                                                                                                  ; instruction_decode                ; work         ;
;       |control:ctrl|                                                                                                                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; 0          ; |Pipeline_Processor|instruction_decode:decode|control:ctrl                                                                                                                                                                                                                                                                                                     ; control                           ; work         ;
;       |imme_generator:imme_gene|                                                                                                        ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 14 (14)          ; 0          ; |Pipeline_Processor|instruction_decode:decode|imme_generator:imme_gene                                                                                                                                                                                                                                                                                         ; imme_generator                    ; work         ;
;    |instruction_execution:execution|                                                                                                    ; 736 (92)    ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 643 (31)     ; 30 (30)           ; 63 (24)          ; 0          ; |Pipeline_Processor|instruction_execution:execution                                                                                                                                                                                                                                                                                                            ; instruction_execution             ; work         ;
;       |ALU:alu_exe|                                                                                                                     ; 639 (611)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 601 (573)    ; 0 (0)             ; 38 (38)          ; 0          ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe                                                                                                                                                                                                                                                                                                ; ALU                               ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;             |mult_qgs:auto_generated|                                                                                                   ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 0          ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0|mult_qgs:auto_generated                                                                                                                                                                                                                                                         ; mult_qgs                          ; work         ;
;       |ALU_control:ALU_ctrl|                                                                                                            ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; 0          ; |Pipeline_Processor|instruction_execution:execution|ALU_control:ALU_ctrl                                                                                                                                                                                                                                                                                       ; ALU_control                       ; work         ;
;    |instruction_fetch:fetch|                                                                                                            ; 186 (85)    ; 74 (10)                   ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (38)      ; 7 (0)             ; 104 (47)         ; 0          ; |Pipeline_Processor|instruction_fetch:fetch                                                                                                                                                                                                                                                                                                                    ; instruction_fetch                 ; work         ;
;       |ins_mem:i_MEM|                                                                                                                   ; 101 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 7 (0)             ; 57 (0)           ; 0          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM                                                                                                                                                                                                                                                                                                      ; ins_mem                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 101 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 7 (0)             ; 57 (0)           ; 0          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_5jo1:auto_generated|                                                                                            ; 101 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 7 (0)             ; 57 (0)           ; 0          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_5jo1                   ; work         ;
;                |altsyncram_6te2:altsyncram1|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1                                                                                                                                                                                                           ; altsyncram_6te2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 101 (78)    ; 64 (55)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (23)      ; 7 (7)             ; 57 (48)          ; 0          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; 0          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |instruction_write_back:write_back|                                                                                                  ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |Pipeline_Processor|instruction_write_back:write_back                                                                                                                                                                                                                                                                                                          ; instruction_write_back            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 184 (1)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (1)       ; 14 (0)            ; 98 (0)           ; 0          ; |Pipeline_Processor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 183 (0)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (0)       ; 14 (0)            ; 98 (0)           ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 183 (0)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (0)       ; 14 (0)            ; 98 (0)           ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 183 (7)     ; 112 (6)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (1)       ; 14 (3)            ; 98 (0)           ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 179 (0)     ; 106 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (0)       ; 11 (0)            ; 98 (0)           ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 179 (139)   ; 106 (78)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (58)      ; 11 (10)           ; 98 (73)          ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; MAX10_CLK1_50 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADC_CLK_10    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SW[0]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; SW[1]         ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                           ;
+--------------------------------------------+-------------------+---------+
; Source Pin / Fanout                        ; Pad To Core Index ; Setting ;
+--------------------------------------------+-------------------+---------+
; MAX10_CLK1_50                              ;                   ;         ;
; ADC_CLK_10                                 ;                   ;         ;
; SW[0]                                      ;                   ;         ;
;      - instruction_fetch:fetch|PC[2]       ; 0                 ; 6       ;
;      - instruction_fetch:fetch|PC[3]       ; 0                 ; 6       ;
;      - instruction_fetch:fetch|PC[4]       ; 0                 ; 6       ;
;      - instruction_fetch:fetch|PC[5]       ; 0                 ; 6       ;
;      - instruction_fetch:fetch|PC[6]       ; 0                 ; 6       ;
;      - instruction_fetch:fetch|PC[7]       ; 0                 ; 6       ;
;      - instruction_fetch:fetch|state.S3    ; 0                 ; 6       ;
;      - instruction_fetch:fetch|state.S2    ; 0                 ; 6       ;
;      - instruction_fetch:fetch|state.S1    ; 0                 ; 6       ;
;      - instruction_fetch:fetch|PC[1]       ; 0                 ; 6       ;
; SW[1]                                      ;                   ;         ;
;      - instruction_fetch:fetch|Selector0~0 ; 1                 ; 6       ;
;      - instruction_fetch:fetch|Selector0~1 ; 1                 ; 6       ;
+--------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ADC_CLK_10                                                                                                                                                                                                                                                                                                                                                  ; PIN_N5             ; 198     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                       ; PIN_C10            ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 244     ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; instruction_data_mem:data_mem|MEMWB[32]                                                                                                                                                                                                                                                                                                                     ; FF_X54_Y33_N17     ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                           ; LCCOMB_X47_Y31_N20 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                              ; LCCOMB_X47_Y32_N26 ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                              ; LCCOMB_X47_Y31_N24 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                              ; LCCOMB_X47_Y32_N4  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~11                                                                                                                                                                                                   ; LCCOMB_X47_Y32_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                                                                                                                                                                    ; LCCOMB_X47_Y32_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4                                                                                                                                                          ; LCCOMB_X50_Y31_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18                                                                                                                                                    ; LCCOMB_X50_Y31_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19                                                                                                                                                    ; LCCOMB_X51_Y31_N8  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; instruction_execution:execution|EXMEM[34]                                                                                                                                                                                                                                                                                                                   ; FF_X52_Y34_N7      ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; instruction_fetch:fetch|PC[2]~2                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X51_Y34_N20 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                               ; LCCOMB_X50_Y30_N22 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                  ; LCCOMB_X50_Y30_N12 ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                  ; LCCOMB_X50_Y30_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                  ; LCCOMB_X52_Y30_N26 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~11                                                                                                                                                                                                       ; LCCOMB_X50_Y30_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                                                                                                                                                                        ; LCCOMB_X50_Y31_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6                                                                                                                                                              ; LCCOMB_X46_Y29_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~14                                                                                                                                                        ; LCCOMB_X46_Y29_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19                                                                                                                                                        ; LCCOMB_X51_Y29_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X47_Y28_N3      ; 51      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X47_Y31_N18 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X47_Y31_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X50_Y31_N8  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2            ; LCCOMB_X45_Y31_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; FF_X49_Y30_N29     ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                            ; LCCOMB_X46_Y28_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; FF_X50_Y29_N1      ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                              ; FF_X47_Y29_N1      ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12                           ; LCCOMB_X46_Y28_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                              ; FF_X47_Y29_N7      ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                              ; LCCOMB_X47_Y30_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14              ; LCCOMB_X47_Y31_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~20              ; LCCOMB_X47_Y31_N22 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                 ; LCCOMB_X46_Y30_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                     ; LCCOMB_X46_Y30_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13                    ; LCCOMB_X46_Y28_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~13      ; LCCOMB_X52_Y29_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~22 ; LCCOMB_X49_Y29_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~23 ; LCCOMB_X52_Y29_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X45_Y32_N29     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X47_Y28_N7      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X47_Y28_N15     ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X47_Y28_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X50_Y28_N17     ; 32      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X45_Y31_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                           ;
+------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ADC_CLK_10                   ; PIN_N5          ; 198     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP ; JTAG_X43_Y40_N0 ; 244     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
+------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                              ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; REGISTER:regis|altsyncram:REGISTER_rtl_0|altsyncram_afg1:auto_generated|ALTSYNCRAM                                                              ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; Register.mif                                                     ; M9K_X53_Y35_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; REGISTER:regis|altsyncram:REGISTER_rtl_1|altsyncram_afg1:auto_generated|ALTSYNCRAM                                                              ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; Register.mif                                                     ; M9K_X53_Y34_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; DATA_mem.mif                                                     ; M9K_X53_Y38_N0, M9K_X53_Y37_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ALTSYNCRAM     ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; D:/College/EEC180/Labs/Pipeline_processor/ip/instruction_mem.mif ; M9K_X53_Y31_N0, M9K_X53_Y30_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ALTSYNCRAM                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000001100000000000100010011) (14000423) (3146003) (300113)    ;(00000000000001000000010000010011) (1002023) (263187) (40413)   ;(00000010010001001000010010010011) (221102223) (38044819) (2448493)   ;(00001000000010100000101000010011) (1002405023) (134875667) (80A0A13)   ;(00000000000000000000001010110011) (1263) (691) (2B3)   ;(00000000000000000000001100110011) (1463) (819) (333)   ;(00000000000000000000001110110011) (1663) (947) (3B3)   ;(00000000000000000000111000110011) (7063) (3635) (E33)   ;
;8;(00000000000001000010010100000011) (1022403) (271619) (42503)    ;(00000000000001001010010110000011) (1122603) (304515) (4A583)   ;(00000010101101010000010100110011) (255202463) (45417779) (2B50533)   ;(00000000101011100000111000110011) (53407063) (11406899) (AE0E33)   ;(00000000010001000000010000010011) (21002023) (4457491) (440413)   ;(00000000110001001000010010010011) (61102223) (12878995) (C48493)   ;(00000000000100111000001110010011) (4701623) (1278867) (138393)   ;(11111110001000111001001011100011) (-167066435) (-31223069) (-1-13-12-6-13-1-13)   ;
;16;(00000001110010100010000000100011) (162420043) (30023715) (1CA2023)    ;(00000000010010100000101000010011) (22405023) (4852243) (4A0A13)   ;(11111111010001000000010000010011) (-56775755) (-12319725) (-11-11-15-11-14-13)   ;(11111101110001001000010010010011) (-216675555) (-37452653) (-2-3-11-7-11-6-13)   ;(00000000010001001000010010010011) (21102223) (4490387) (448493)   ;(00000000000100110000001100010011) (4601423) (1245971) (130313)   ;(11111100001000110001000011100011) (-367167435) (-64810781) (-3-13-12-14-15-1-13)   ;(00000000110001000000010000010011) (61002023) (12846099) (C40413)   ;
;24;(11111111010001001000010010010011) (-56675555) (-12286829) (-11-11-7-11-6-13)    ;(00000000000100101000001010010011) (4501223) (1213075) (128293)   ;(11111010001000101001011011100011) (-567264435) (-98396445) (-5-13-13-6-9-1-13)   ;(00000000000100000000000010010011) (4000223) (1048723) (100093)   ;(00000000000000001001000001100011) (110143) (36963) (9063)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ALTSYNCRAM                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000001) (1) (1) (01)    ;(00000000000000000000000000000001) (1) (1) (01)   ;(00000000000000000000000000000001) (1) (1) (01)   ;(00000000000000000000000000000001) (1) (1) (01)   ;(00000000000000000000000000000010) (2) (2) (02)   ;(00000000000000000000000000000011) (3) (3) (03)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000001) (1) (1) (01)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000001) (1) (1) (01)   ;(00000000000000000000000000000001) (1) (1) (01)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000001) (1) (1) (01)   ;(00000000000000000000000000000010) (2) (2) (02)   ;(00000000000000000000000000000011) (3) (3) (03)   ;
;16;(00000000000000000000000000000001) (1) (1) (01)    ;(00000000000000000000000000000010) (2) (2) (02)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Pipeline_Processor|REGISTER:regis|altsyncram:REGISTER_rtl_1|altsyncram_afg1:auto_generated|ALTSYNCRAM                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000001) (1) (1) (01)   ;(00000000000000000000000000000001) (1) (1) (01)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000010000) (20) (16) (10)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000010000) (20) (16) (10)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Pipeline_Processor|REGISTER:regis|altsyncram:REGISTER_rtl_0|altsyncram_afg1:auto_generated|ALTSYNCRAM                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000001) (1) (1) (01)   ;(00000000000000000000000000000001) (1) (1) (01)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000010000) (20) (16) (10)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000010000) (20) (16) (10)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 288               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 144               ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 144               ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 288               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 1           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 2           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                            ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X68_Y35_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3 ;                            ; DSPMULT_X68_Y34_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5 ;                            ; DSPMULT_X68_Y36_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 2,040 / 148,641 ( 1 % )   ;
; C16 interconnects     ; 10 / 5,382 ( < 1 % )      ;
; C4 interconnects      ; 1,031 / 106,704 ( < 1 % ) ;
; Direct links          ; 201 / 148,641 ( < 1 % )   ;
; Global clocks         ; 2 / 20 ( 10 % )           ;
; Local interconnects   ; 692 / 49,760 ( 1 % )      ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 17 / 5,406 ( < 1 % )      ;
; R4 interconnects      ; 1,460 / 147,764 ( < 1 % ) ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.35) ; Number of LABs  (Total = 103) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 11                            ;
; 2                                           ; 2                             ;
; 3                                           ; 1                             ;
; 4                                           ; 1                             ;
; 5                                           ; 0                             ;
; 6                                           ; 3                             ;
; 7                                           ; 1                             ;
; 8                                           ; 1                             ;
; 9                                           ; 2                             ;
; 10                                          ; 2                             ;
; 11                                          ; 4                             ;
; 12                                          ; 3                             ;
; 13                                          ; 5                             ;
; 14                                          ; 9                             ;
; 15                                          ; 20                            ;
; 16                                          ; 38                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.00) ; Number of LABs  (Total = 103) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 18                            ;
; 1 Clock                            ; 66                            ;
; 1 Clock enable                     ; 10                            ;
; 1 Sync. load                       ; 3                             ;
; 2 Clock enables                    ; 6                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.24) ; Number of LABs  (Total = 103) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 8                             ;
; 2                                            ; 2                             ;
; 3                                            ; 2                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 0                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 0                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 3                             ;
; 13                                           ; 3                             ;
; 14                                           ; 11                            ;
; 15                                           ; 11                            ;
; 16                                           ; 15                            ;
; 17                                           ; 2                             ;
; 18                                           ; 4                             ;
; 19                                           ; 5                             ;
; 20                                           ; 5                             ;
; 21                                           ; 3                             ;
; 22                                           ; 4                             ;
; 23                                           ; 2                             ;
; 24                                           ; 2                             ;
; 25                                           ; 3                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 2                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 2                             ;
; 32                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.82) ; Number of LABs  (Total = 103) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 11                            ;
; 2                                               ; 6                             ;
; 3                                               ; 5                             ;
; 4                                               ; 6                             ;
; 5                                               ; 6                             ;
; 6                                               ; 5                             ;
; 7                                               ; 9                             ;
; 8                                               ; 8                             ;
; 9                                               ; 9                             ;
; 10                                              ; 10                            ;
; 11                                              ; 8                             ;
; 12                                              ; 1                             ;
; 13                                              ; 5                             ;
; 14                                              ; 2                             ;
; 15                                              ; 1                             ;
; 16                                              ; 7                             ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.65) ; Number of LABs  (Total = 103) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 5                             ;
; 4                                            ; 5                             ;
; 5                                            ; 4                             ;
; 6                                            ; 1                             ;
; 7                                            ; 3                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 3                             ;
; 11                                           ; 6                             ;
; 12                                           ; 6                             ;
; 13                                           ; 4                             ;
; 14                                           ; 1                             ;
; 15                                           ; 3                             ;
; 16                                           ; 0                             ;
; 17                                           ; 6                             ;
; 18                                           ; 2                             ;
; 19                                           ; 3                             ;
; 20                                           ; 6                             ;
; 21                                           ; 6                             ;
; 22                                           ; 4                             ;
; 23                                           ; 4                             ;
; 24                                           ; 3                             ;
; 25                                           ; 3                             ;
; 26                                           ; 2                             ;
; 27                                           ; 1                             ;
; 28                                           ; 4                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
; 32                                           ; 2                             ;
; 33                                           ; 3                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 4            ; 0            ; 4            ; 0            ; 0            ; 8         ; 4            ; 0            ; 8         ; 8         ; 0            ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8         ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 8            ; 4            ; 8            ; 8            ; 0         ; 4            ; 8            ; 0         ; 0         ; 8            ; 8            ; 8            ; 8            ; 4            ; 8            ; 8            ; 4            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 0         ; 8            ; 8            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; MAX10_CLK1_50       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CLK_10          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 13.3              ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                         ; Destination Register                                                                                                                                                 ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a14~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a31~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a24~portb_datain_reg0 ; 0.344             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a24~portb_datain_reg0     ; 0.344             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a23~portb_datain_reg0     ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a20~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a19~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a18~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a15~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a13~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a12~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a10~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a8~portb_datain_reg0  ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a30~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a29~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a28~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a27~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a26~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a25~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a23~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a22~portb_datain_reg0 ; 0.344             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a21~portb_datain_reg0 ; 0.344             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a22~portb_datain_reg0     ; 0.344             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a21~portb_datain_reg0     ; 0.344             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a20~portb_datain_reg0     ; 0.344             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a19~portb_datain_reg0     ; 0.344             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a18~portb_datain_reg0     ; 0.344             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a17~portb_datain_reg0     ; 0.344             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a16~portb_datain_reg0     ; 0.344             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a31~portb_address_reg0    ; 0.081             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a31~portb_address_reg0    ; 0.079             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a31~portb_address_reg0    ; 0.073             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a31~portb_address_reg0    ; 0.073             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a31~portb_address_reg0    ; 0.063             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a31~portb_address_reg0    ; 0.063             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a12~portb_datain_reg0     ; 0.051             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a9~portb_datain_reg0      ; 0.051             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a15~portb_datain_reg0     ; 0.048             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a4~portb_datain_reg0      ; 0.048             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a3~portb_datain_reg0      ; 0.048             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a2~portb_datain_reg0      ; 0.048             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a31~portb_datain_reg0     ; 0.046             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a26~portb_datain_reg0     ; 0.046             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a27~portb_datain_reg0     ; 0.045             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a31~portb_address_reg0    ; 0.044             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a8~portb_datain_reg0      ; 0.038             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a6~portb_datain_reg0      ; 0.038             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a0~portb_datain_reg0      ; 0.038             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a17~portb_datain_reg0 ; 0.034             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a29~portb_datain_reg0     ; 0.033             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a28~portb_datain_reg0     ; 0.033             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a1~portb_datain_reg0  ; 0.017             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.017             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.015             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a1~portb_datain_reg0      ; 0.013             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]      ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a5~portb_datain_reg0      ; 0.012             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a30~portb_datain_reg0     ; 0.012             ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]     ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ram_block3a25~portb_datain_reg0     ; 0.012             ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ram_block3a16~portb_datain_reg0 ; 0.012             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 65 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "Pipeline_Processor"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484A7G is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484A7G is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Pipeline_Processor.SDC'
Warning (332174): Ignored filter at Pipeline_Processor.sdc(11): MAX10_CLK2_50 could not be matched with a port File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.sdc Line: 11
Warning (332049): Ignored create_clock at Pipeline_Processor.sdc(11): Argument <targets> is an empty collection File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.sdc Line: 11
    Info (332050): create_clock -period "50.0 MHz" [get_ports MAX10_CLK2_50] File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.sdc Line: 11
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000   ADC_CLK_10
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000 MAX10_CLK1_50
Info (176353): Automatically promoted node ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.37 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11 File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 10
    Info (169178): Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5 File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 9
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at C10 File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 87
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at C11 File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 87
Info (144001): Generated suppressed messages file D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 115 warnings
    Info: Peak virtual memory: 7093 megabytes
    Info: Processing ended: Thu Mar 14 21:10:44 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.fit.smsg.


