{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594866184069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594866184070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 20:23:03 2020 " "Processing started: Wed Jul 15 20:23:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594866184070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1594866184070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off asip -c asip --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off asip -c asip --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1594866184070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1594866184682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1594866184682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/vga_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/vga_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_tb " "Found entity 1: vga_controller_tb" {  } { { "asip/vga-controller/vga_controller_tb.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193698 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_2.sv(27) " "Verilog HDL warning at mux_2.sv(27): extended using \"x\" or \"z\"" {  } { { "asip/vga-controller/mux_2.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/mux_2.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594866193702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "asip/vga-controller/mux_2.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/mux_2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/frecuencydivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/frecuencydivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Found entity 1: frequencyDivider" {  } { { "asip/vga-controller/frecuencyDivider.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/frecuencyDivider.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/demux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/demux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_2 " "Found entity 1: demux_2" {  } { { "asip/vga-controller/demux_2.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/demux_2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "asip/vga-controller/counter.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/counter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "asip/vga-controller/comparator.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/comparator.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/instr_fetch_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/instr_fetch_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch_test " "Found entity 1: instr_fetch_test" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/pc_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/pc_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ff " "Found entity 1: pc_ff" {  } { { "asip/processor/path/if-stage/pc_ff.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/pc_ff.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/if_stage_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/if_stage_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage_test " "Found entity 1: if_stage_test" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/memories/instruction_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/memories/instruction_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "asip/memories/instruction_mem.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/instruction_mem.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "asip/processor/path/if-stage/adder.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/adder.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/pc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/pc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Found entity 1: pc_mux" {  } { { "asip/processor/path/if-stage/pc_mux.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/pc_mux.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "asip/processor/path/ex-stage/alu/alu_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu/alu_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "asip/processor/path/ex-stage/alu/alu.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu/alu.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/processor.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/processor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/data-to-color-converter/data_to_color_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/data-to-color-converter/data_to_color_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/clock-divider/clock_divider.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/clock-divider/clock_divider.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/asip.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/asip.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/wb-stage/wb_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/wb-stage/wb_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/mem-stage/mem_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/mem-stage/mem_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "asip/processor/path/if-stage/if_stage.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/id-stage/id_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/id-stage/id_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/ex_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/ex-stage/ex_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/path.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/path.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/hazard_unit/hazard_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/hazard_unit/hazard_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/control_unit/control_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/control_unit/control_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_sync H_SYNC vga_controller.sv(19) " "Verilog HDL Declaration information at vga_controller.sv(19): object \"h_sync\" differs only in case from object \"H_SYNC\" in the same scope" {  } { { "asip/vga-controller/vga_controller.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1594866193797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "v_sync V_SYNC vga_controller.sv(19) " "Verilog HDL Declaration information at vga_controller.sv(19): object \"v_sync\" differs only in case from object \"V_SYNC\" in the same scope" {  } { { "asip/vga-controller/vga_controller.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1594866193797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "asip/vga-controller/vga_controller.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866193799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594866193799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_controller_tb " "Elaborating entity \"vga_controller_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1594866193841 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk vga_controller_tb.sv(16) " "Verilog HDL warning at vga_controller_tb.sv(16): assignments to clk create a combinational loop" {  } { { "asip/vga-controller/vga_controller_tb.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller_tb.sv" 16 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1594866193842 "|vga_controller_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:DUT " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:DUT\"" {  } { { "asip/vga-controller/vga_controller_tb.sv" "DUT" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller_tb.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594866193845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_SYNC vga_controller.sv(27) " "Verilog HDL or VHDL warning at vga_controller.sv(27): object \"H_SYNC\" assigned a value but never read" {  } { { "asip/vga-controller/vga_controller.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1594866193846 "|vga_controller_tb|vga_controller:DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V_SYNC vga_controller.sv(35) " "Verilog HDL or VHDL warning at vga_controller.sv(35): object \"V_SYNC\" assigned a value but never read" {  } { { "asip/vga-controller/vga_controller.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1594866193846 "|vga_controller_tb|vga_controller:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vga_controller:DUT\|counter:h_counter " "Elaborating entity \"counter\" for hierarchy \"vga_controller:DUT\|counter:h_counter\"" {  } { { "asip/vga-controller/vga_controller.sv" "h_counter" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594866193883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vga_controller:DUT\|counter:v_counter " "Elaborating entity \"counter\" for hierarchy \"vga_controller:DUT\|counter:v_counter\"" {  } { { "asip/vga-controller/vga_controller.sv" "v_counter" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594866193885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator vga_controller:DUT\|comparator:hmin_comparator " "Elaborating entity \"comparator\" for hierarchy \"vga_controller:DUT\|comparator:hmin_comparator\"" {  } { { "asip/vga-controller/vga_controller.sv" "hmin_comparator" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594866193887 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "asip/vga-controller/vga_controller_tb.sv" "clk" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller_tb.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866193915 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866193915 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1594866194021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/output_files/asip.map.smsg " "Generated suppressed messages file C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/output_files/asip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1594866194068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594866194096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 20:23:14 2020 " "Processing ended: Wed Jul 15 20:23:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594866194096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594866194096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594866194096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1594866194096 ""}
