
---------- Begin Simulation Statistics ----------
final_tick                               169830992000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 496701                       # Simulator instruction rate (inst/s)
host_mem_usage                               67367452                       # Number of bytes of host memory used
host_op_rate                                   934134                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.19                       # Real time elapsed on the host
host_tick_rate                             2091737970                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40327763                       # Number of instructions simulated
sim_ops                                      75843551                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.169831                       # Number of seconds simulated
sim_ticks                                169830992000                       # Number of ticks simulated
system.cpu.Branches                           9125453                       # Number of branches fetched
system.cpu.committedInsts                    40327763                       # Number of instructions committed
system.cpu.committedOps                      75843551                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7822405                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2024                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4326213                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           205                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    51381505                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           290                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        169830992                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               169830991.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads             40662155                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            22243873                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5152482                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184715                       # Number of float alu accesses
system.cpu.num_fp_insts                        184715                       # number of float instructions
system.cpu.num_fp_register_reads               311776                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158547                       # number of times the floating registers were written
system.cpu.num_func_calls                     2534818                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              75679650                       # Number of integer alu accesses
system.cpu.num_int_insts                     75679650                       # number of integer instructions
system.cpu.num_int_register_reads           152468077                       # number of times the integer registers were read
system.cpu.num_int_register_writes           62212284                       # number of times the integer registers were written
system.cpu.num_load_insts                     7821351                       # Number of load instructions
system.cpu.num_mem_refs                      12147380                       # number of memory refs
system.cpu.num_store_insts                    4326029                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 33348      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  63518529     83.75%     83.79% # Class of executed instruction
system.cpu.op_class::IntMult                      188      0.00%     83.79% # Class of executed instruction
system.cpu.op_class::IntDiv                        49      0.00%     83.79% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3987      0.01%     83.80% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::SimdAdd                       26      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54280      0.07%     83.87% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32134      0.04%     83.91% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52084      0.07%     83.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::MemRead                  7794693     10.28%     94.26% # Class of executed instruction
system.cpu.op_class::MemWrite                 4324036      5.70%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26658      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   75843636                       # Class of executed instruction
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       161900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        97848                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         315743                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            97850                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         50547                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              22631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5359                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15859                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6698                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22631                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        79876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        79876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  79876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      2220032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      2220032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2220032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             29329                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   29329    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               29329                       # Request fanout histogram
system.membus.reqLayer0.occupancy            71983000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy          156961000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         51358907                       # number of demand (read+write) hits
system.icache.demand_hits::total             51358907                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        51358907                       # number of overall hits
system.icache.overall_hits::total            51358907                       # number of overall hits
system.icache.demand_misses::.cpu.inst          22598                       # number of demand (read+write) misses
system.icache.demand_misses::total              22598                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         22598                       # number of overall misses
system.icache.overall_misses::total             22598                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   4408703000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   4408703000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   4408703000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   4408703000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     51381505                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         51381505                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     51381505                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        51381505                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000440                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000440                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000440                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000440                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 195092.618816                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 195092.618816                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 195092.618816                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 195092.618816                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        22598                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         22598                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        22598                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        22598                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   4363507000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   4363507000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   4363507000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   4363507000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000440                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000440                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000440                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000440                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 193092.618816                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 193092.618816                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 193092.618816                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 193092.618816                       # average overall mshr miss latency
system.icache.replacements                      22090                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        51358907                       # number of ReadReq hits
system.icache.ReadReq_hits::total            51358907                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         22598                       # number of ReadReq misses
system.icache.ReadReq_misses::total             22598                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   4408703000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   4408703000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     51381505                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        51381505                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000440                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000440                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 195092.618816                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 195092.618816                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        22598                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        22598                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   4363507000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   4363507000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000440                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000440                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 193092.618816                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 193092.618816                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               501.533486                       # Cycle average of tags in use
system.icache.tags.total_refs                49647762                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 22090                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs               2247.522046                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                957000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   501.533486                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.979558                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.979558                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              51404103                       # Number of tag accesses
system.icache.tags.data_accesses             51404103                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          198976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1678080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1877056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       198976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         198976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       342976                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           342976                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             3109                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            26220                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                29329                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          5359                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                5359                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1171612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9880882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               11052494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1171612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1171612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2019514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2019514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2019514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1171612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9880882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              13072007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      5357.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      3109.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     26083.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.144120882500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           296                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           296                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               107348                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                5046                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        29329                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        5359                       # Number of write requests accepted
system.mem_ctrl.readBursts                      29329                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      5359                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     137                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1686                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2054                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1847                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1658                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1979                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2276                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1963                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2320                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1532                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1524                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1780                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1943                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1768                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1641                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1655                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1566                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                341                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                348                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                283                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                279                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                394                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                480                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                468                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                307                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                298                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               267                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               276                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               284                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               265                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               314                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               340                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       20.63                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     303132000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   145960000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                850482000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10384.08                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29134.08                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     17189                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     4636                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  58.88                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 86.54                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  29329                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  5359                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    29192                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     296                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     296                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     296                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     296                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        12693                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     174.029780                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    130.229935                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    161.990800                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          5279     41.59%     41.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         3947     31.10%     72.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         2190     17.25%     89.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          959      7.56%     97.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           51      0.40%     97.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           18      0.14%     98.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      0.06%     98.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           25      0.20%     98.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      1.70%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         12693                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          296                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       98.418919                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      33.057053                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     375.033639                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            278     93.92%     93.92% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            8      2.70%     96.62% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            3      1.01%     97.64% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            1      0.34%     97.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1535            1      0.34%     98.31% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1791            3      1.01%     99.32% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2303            1      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4864-5119            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            296                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          296                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               296    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            296                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1868288                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     8768                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   340992                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1877056                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                342976                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         11.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          2.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      11.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       2.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.10                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.09                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.02                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   169830017000                       # Total gap between requests
system.mem_ctrl.avgGap                     4895929.92                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       198976                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1669312                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       340992                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1171611.833957844414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9829254.250602269545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 2007831.409240075620                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         3109                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        26220                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         5359                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     94021500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    756460500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 3221035512500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30241.72                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28850.51                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 601051597.78                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     63.17                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              42497280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              22580250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             95740260                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            12272220                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      13405913040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       14232090600                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       53230182720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         81041276370                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         477.187794                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 138251378750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   5670860000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  25908753250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              48145020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              25589685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            112690620                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            15539940                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      13405913040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       15337001400                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       52299731520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         81244611225                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         478.385071                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 135820660750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   5670860000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  28339471250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           11786                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           36592                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               48378                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          11786                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          36592                       # number of overall hits
system.l2cache.overall_hits::total              48378                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         10812                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         94653                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            105465                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        10812                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        94653                       # number of overall misses
system.l2cache.overall_misses::total           105465                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   4048146000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  36639877000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  40688023000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   4048146000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  36639877000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  40688023000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        22598                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       131245                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          153843                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        22598                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       131245                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         153843                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.478449                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.721193                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.685537                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.478449                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.721193                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.685537                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 374412.319645                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 387096.837924                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 385796.453800                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 374412.319645                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 387096.837924                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 385796.453800                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          19325                       # number of writebacks
system.l2cache.writebacks::total                19325                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        10812                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        94653                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       105465                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        10812                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        94653                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       105465                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   3831906000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  34746817000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  38578723000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   3831906000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  34746817000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  38578723000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.478449                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.721193                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.685537                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.478449                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.721193                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.685537                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 354412.319645                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 367096.837924                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 365796.453800                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 354412.319645                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 367096.837924                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 365796.453800                       # average overall mshr miss latency
system.l2cache.replacements                    124132                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        41596                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        41596                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        41596                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        41596                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        46985                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        46985                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data         2569                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            2569                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data         6508                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total          6508                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data    463533000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total    463533000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         9077                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         9077                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.716977                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.716977                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 71225.107560                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 71225.107560                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data         6508                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total         6508                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data    377122000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total    377122000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.716977                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.716977                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 57947.449293                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 57947.449293                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         4106                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4106                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         6963                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           6963                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   6427943000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   6427943000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        11069                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        11069                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.629054                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.629054                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 923157.116186                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 923157.116186                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         6963                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         6963                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   6288683000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   6288683000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.629054                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.629054                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 903157.116186                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 903157.116186                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        11786                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        32486                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        44272                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        10812                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        87690                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        98502                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   4048146000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  30211934000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  34260080000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        22598                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       120176                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       142774                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.478449                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.729680                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.689916                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 374412.319645                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 344531.120994                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 347811.008914                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        10812                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        87690                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        98502                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   3831906000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  28458134000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  32290040000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.478449                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.729680                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.689916                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 354412.319645                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 324531.120994                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 327811.008914                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1017.573812                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 265280                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               124132                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.137080                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               936000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   119.728413                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    25.742881                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   872.102518                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.116922                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.025140                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.851663                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.993724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          615                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               440898                       # Number of tag accesses
system.l2cache.tags.data_accesses              440898                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             3670                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data            16215                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                19885                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            3670                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data           16215                       # number of overall hits
system.l3Dram.overall_hits::total               19885                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           7142                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          78429                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              85571                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          7142                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         78429                       # number of overall misses
system.l3Dram.overall_misses::total             85571                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   3476404000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  32191264000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  35667668000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   3476404000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  32191264000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  35667668000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        10812                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        94644                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total           105456                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        10812                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        94644                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total          105456                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.660562                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.828674                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.811438                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.660562                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.828674                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.811438                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 486754.970596                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 410451.032144                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 416819.576726                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 486754.970596                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 410451.032144                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 416819.576726                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks           16901                       # number of writebacks
system.l3Dram.writebacks::total                 16901                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         7142                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        78429                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         85571                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         7142                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        78429                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        85571                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   3226434000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  29446249000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  32672683000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   3226434000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  29446249000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  32672683000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.660562                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.828674                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.811438                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.660562                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.828674                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.811438                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 451754.970596                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 375451.032144                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 381819.576726                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 451754.970596                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 375451.032144                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 381819.576726                       # average overall mshr miss latency
system.l3Dram.replacements                      93925                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        19325                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        19325                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        19325                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        19325                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        34379                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        34379                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data         6416                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total             6416                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data          101                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total            101                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data         6517                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total         6517                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.015498                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.015498                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data          101                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total          101                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data     12625000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total     12625000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.015498                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.015498                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data       125000                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total       125000                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data            63                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                63                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         6891                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            6891                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   6139940000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   6139940000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         6954                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          6954                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.990940                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.990940                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 891008.561892                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 891008.561892                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         6891                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         6891                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   5898755000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   5898755000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.990940                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.990940                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 856008.561892                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 856008.561892                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         3670                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data        16152                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         19822                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         7142                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data        71538                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        78680                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   3476404000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data  26051324000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  29527728000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        10812                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        87690                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        98502                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.660562                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.815806                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.798766                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 486754.970596                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 364160.641897                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 375288.866294                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         7142                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data        71538                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        78680                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   3226434000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data  23547494000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  26773928000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.660562                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.815806                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.798766                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 451754.970596                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 329160.641897                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 340288.866294                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              2018.282496                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  176215                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 93925                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.876125                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                901000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   268.395509                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst    52.586852                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  1697.300136                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.131052                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.025677                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.828760                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.985489                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1497                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                312984                       # Number of tag accesses
system.l3Dram.tags.data_accesses               312984                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data         12008211                       # number of demand (read+write) hits
system.dcache.demand_hits::total             12008211                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        12008211                       # number of overall hits
system.dcache.overall_hits::total            12008211                       # number of overall hits
system.dcache.demand_misses::.cpu.data         140322                       # number of demand (read+write) misses
system.dcache.demand_misses::total             140322                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        140322                       # number of overall misses
system.dcache.overall_misses::total            140322                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  38689474000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  38689474000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  38689474000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  38689474000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     12148533                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         12148533                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     12148533                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        12148533                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.011551                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.011551                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.011551                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.011551                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 275719.231482                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 275719.231482                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 275719.231482                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 275719.231482                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           41596                       # number of writebacks
system.dcache.writebacks::total                 41596                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       140322                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        140322                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       140322                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       140322                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  38408830000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  38408830000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  38408830000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  38408830000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.011551                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.011551                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.011551                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.011551                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 273719.231482                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 273719.231482                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 273719.231482                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 273719.231482                       # average overall mshr miss latency
system.dcache.replacements                     130733                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7702229                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7702229                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        120176                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            120176                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data  31503463000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total  31503463000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7822405                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7822405                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.015363                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.015363                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 262144.379909                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 262144.379909                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       120176                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       120176                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data  31263111000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total  31263111000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015363                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.015363                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 260144.379909                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 260144.379909                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4305982                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4305982                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        20146                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            20146                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   7186011000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   7186011000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4326128                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4326128                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.004657                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.004657                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 356696.664350                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 356696.664350                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        20146                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        20146                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   7145719000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   7145719000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004657                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.004657                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 354696.664350                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 354696.664350                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               508.502584                       # Cycle average of tags in use
system.dcache.tags.total_refs                12141378                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                130733                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 92.871563                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1934000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   508.502584                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.993169                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.993169                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              12279778                       # Number of tag accesses
system.dcache.tags.data_accesses             12279778                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         4033                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data        52209                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total          56242                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         4033                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data        52209                       # number of overall hits
system.DynamicCache.overall_hits::total         56242                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         3109                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        26220                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        29329                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         3109                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        26220                       # number of overall misses
system.DynamicCache.overall_misses::total        29329                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   2613494000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  22002424000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  24615918000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   2613494000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  22002424000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  24615918000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         7142                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        78429                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        85571                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         7142                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        78429                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        85571                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.435312                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.334315                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.342745                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.435312                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.334315                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.342745                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 840622.064973                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 839146.605645                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 839303.010672                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 840622.064973                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 839146.605645                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 839303.010672                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         5359                       # number of writebacks
system.DynamicCache.writebacks::total            5359                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         3109                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        26220                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        29329                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         3109                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        26220                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        29329                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   2333684000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  19642624000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  21976308000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   2333684000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  19642624000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  21976308000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.435312                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.334315                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.342745                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.435312                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.334315                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.342745                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 750622.064973                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 749146.605645                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 749303.010672                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 750622.064973                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 749146.605645                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 749303.010672                       # average overall mshr miss latency
system.DynamicCache.replacements                25661                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks        16901                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total        16901                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks        16901                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total        16901                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         6921                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         6921                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data          101                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total          101                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data          101                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total          101                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data          193                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          193                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         6698                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         6698                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   5640200000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   5640200000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         6891                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         6891                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.971992                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.971992                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 842072.260376                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 842072.260376                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         6698                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         6698                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   5037380000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   5037380000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.971992                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.971992                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 752072.260376                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 752072.260376                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         4033                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data        52016                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total        56049                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         3109                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data        19522                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        22631                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   2613494000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data  16362224000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total  18975718000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         7142                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data        71538                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        78680                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.435312                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.272890                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.287633                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 840622.064973                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 838142.813236                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 838483.407715                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         3109                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data        19522                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        22631                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2333684000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data  14605244000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total  16938928000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.435312                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.272890                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.287633                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 750622.064973                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 748142.813236                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 748483.407715                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        7276.994192                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             98492                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           25661                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            3.838198                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          811000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   408.793675                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   296.574271                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  6571.626246                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.049902                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.036203                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.802200                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.888305                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         7818                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          437                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         3384                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         3968                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.954346                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          203679                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         203679                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              142774                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         83181                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            310470                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              9077                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             9077                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              11069                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             11069                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         142774                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       411377                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        67286                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  478663                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     11061824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1446272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 12508096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            240828                       # Total snoops (count)
system.l2bar.snoopTraffic                     2661440                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             403748                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.242362                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.428524                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   305897     75.76%     75.76% # Request fanout histogram
system.l2bar.snoop_fanout::1                    97849     24.24%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        2      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bar.snoop_fanout::total               403748                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            398935000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy            67794000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           402812000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 169830992000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 169830992000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
