// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "02/24/2019 16:55:41"

// 
// Device: Altera EP2C50F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CHANGE (
	clkM,
	bns,
	clr_count,
	hex0,
	hex1,
	hex2,
	clkout,
	led1,
	led2,
	addro,
	o,
	a,
	b,
	c,
	d,
	e);
input 	clkM;
input 	bns;
input 	clr_count;
output 	[6:0] hex0;
output 	[6:0] hex1;
output 	[6:0] hex2;
output 	clkout;
output 	led1;
output 	led2;
output 	[3:0] addro;
output 	o;
output 	a;
output 	b;
output 	c;
output 	d;
output 	e;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ci|reg|Q[0]~10_combout ;
wire \ci|reg|Q[1]~12_combout ;
wire \ci|reg|Q[2]~14_combout ;
wire \ci|reg|Q[3]~16_combout ;
wire \ci|reg|Q[7]~24_combout ;
wire \ci|y_present.cal~regout ;
wire \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout ;
wire \ci|y_present.subt~regout ;
wire \ci|y_present.ppp~regout ;
wire \ci|Selector7~0_combout ;
wire \cf5|conta|comb~2_combout ;
wire \cf0|conta|comb~7 ;
wire \cf1|conta|comb~7 ;
wire \cf2|conta|comb~7 ;
wire \cf3|conta|comb~7 ;
wire \ci|Selector5~0_combout ;
wire \cf5|conta|F4|qs~regout ;
wire \cf5|conta|F3|qs~regout ;
wire \cf5|conta|F1|qs~regout ;
wire \cf5|conta|F2|qs~regout ;
wire \ci|segMux|LPM_MUX_component|auto_generated|_~0_combout ;
wire \ci|segMux|LPM_MUX_component|auto_generated|_~1_combout ;
wire \ci|segMux|LPM_MUX_component|auto_generated|_~2_combout ;
wire \ci|Selector4~0_combout ;
wire \ci|y_next~3_combout ;
wire \ci|Selector3~0_combout ;
wire \cf5|conta|F4|qs~0_combout ;
wire \cf5|conta|F3|qs~0_combout ;
wire \cf5|conta|F2|qs~0_combout ;
wire \cf4|conta|comb~9 ;
wire \cf5|conta|comb~10 ;
wire \ci|Selector4~1_combout ;
wire \ci|Selector4~2_combout ;
wire \cf5|conta|F1|qs~0_combout ;
wire \cf0|conta|comb~combout ;
wire \cf0|conta|comb~8 ;
wire \cf0|conta|comb~9 ;
wire \cf1|conta|comb~combout ;
wire \cf1|conta|comb~8 ;
wire \cf1|conta|comb~9 ;
wire \cf2|conta|comb~combout ;
wire \cf2|conta|comb~8 ;
wire \cf2|conta|comb~9 ;
wire \cf3|conta|comb~combout ;
wire \cf3|conta|comb~8 ;
wire \cf3|conta|comb~9 ;
wire \cf4|conta|comb~combout ;
wire \cf4|conta|comb~10 ;
wire \cf4|conta|comb~11 ;
wire \cf5|conta|comb~combout ;
wire \cf5|conta|comb~11 ;
wire \cf5|conta|comb~12 ;
wire \ci|y_next.S_301~combout ;
wire \ci|y_next.cal_293~combout ;
wire \ci|y_next.subt_285~combout ;
wire \ci|y_next.ppp_277~combout ;
wire \clkM~combout ;
wire \bns~combout ;
wire \div|cnt[1]~1_combout ;
wire \div|cnt~2_combout ;
wire \div|cnt~0_combout ;
wire \div|ax~0_combout ;
wire \div|ax~regout ;
wire \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \clr_count~combout ;
wire \bs|y_present.a~0_combout ;
wire \bs|y_present.a~regout ;
wire \bs|y_next.b~0_combout ;
wire \bs|y_present.b~regout ;
wire \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \binBCD|add7|ADD3_out[2]~0_combout ;
wire \binBCD|add7|ADD3_out[1]~1_combout ;
wire \binBCD|add8|ADD3_out[1]~1_combout ;
wire \binBCD|add9|ADD3_out[2]~0_combout ;
wire \binBCD|add8|ADD3_out[2]~0_combout ;
wire \binBCD|add9|ADD3_out[1]~1_combout ;
wire \binBCD|add10|ADD3_out[1]~1_combout ;
wire \binBCD|add11|ADD3_out[2]~0_combout ;
wire \binBCD|add10|ADD3_out[2]~0_combout ;
wire \binBCD|add11|ADD3_out[1]~1_combout ;
wire \binBCD|add12|ADD3_out[2]~0_combout ;
wire \binBCD|add12|ADD3_out[1]~1_combout ;
wire \disp1|SD~0_combout ;
wire \disp1|SD~1_combout ;
wire \disp1|SD~2_combout ;
wire \disp1|SD~3_combout ;
wire \disp1|SD~4_combout ;
wire \disp1|SD~5_combout ;
wire \disp1|SD~6_combout ;
wire \binBCD|add6|ADD3_out[3]~0_combout ;
wire \binBCD|add9|ADD3_out[3]~2_combout ;
wire \binBCD|add20|ADD3_out[2]~0_combout ;
wire \binBCD|add7|ADD3_out[3]~2_combout ;
wire \binBCD|add20|ADD3_out[1]~1_combout ;
wire \binBCD|add21|ADD3_out[1]~1_combout ;
wire \binBCD|add21|ADD3_out[0]~2_combout ;
wire \binBCD|add22|ADD3_out[2]~0_combout ;
wire \binBCD|add20|ADD3_out[0]~2_combout ;
wire \binBCD|add21|ADD3_out[2]~0_combout ;
wire \binBCD|add22|ADD3_out[0]~1_combout ;
wire \binBCD|add22|ADD3_out[1]~2_combout ;
wire \binBCD|add12|ADD3_out[3]~2_combout ;
wire \disp2|SD~0_combout ;
wire \disp2|SD~1_combout ;
wire \disp2|SD~2_combout ;
wire \disp2|SD~3_combout ;
wire \disp2|SD~4_combout ;
wire \disp2|SD~5_combout ;
wire \disp2|SD~6_combout ;
wire \binBCD|add29|ADD3_out[0]~0_combout ;
wire \binBCD|add21|ADD3_out[3]~3_combout ;
wire \binBCD|add29|ADD3_out~1_combout ;
wire \disp3|SD~0_combout ;
wire \disp3|SD~1_combout ;
wire \disp3|SD~2_combout ;
wire \disp3|SD~3_combout ;
wire \disp3|SD~4_combout ;
wire \disp3|SD~5_combout ;
wire \disp3|SD~6_combout ;
wire \ci|cont_p|F1|qs~0_combout ;
wire \ci|y_present.S~0_combout ;
wire \ci|y_present.S~regout ;
wire \ci|cont_p|F1|qs~regout ;
wire \ci|cont_p|F2|qs~0_combout ;
wire \ci|cont_p|F2|qs~regout ;
wire \ci|cont_p|F3|qs~0_combout ;
wire \ci|cont_p|F3|qs~regout ;
wire \ci|less1|LPM_COMPARE_component|auto_generated|op_1~1_cout ;
wire \ci|less1|LPM_COMPARE_component|auto_generated|op_1~3_cout ;
wire \ci|less1|LPM_COMPARE_component|auto_generated|op_1~5_cout ;
wire \ci|less1|LPM_COMPARE_component|auto_generated|op_1~7_cout ;
wire \ci|less1|LPM_COMPARE_component|auto_generated|op_1~9_cout ;
wire \ci|less1|LPM_COMPARE_component|auto_generated|op_1~11_cout ;
wire \ci|less1|LPM_COMPARE_component|auto_generated|op_1~13_cout ;
wire \ci|less1|LPM_COMPARE_component|auto_generated|op_1~15_cout ;
wire \ci|less1|LPM_COMPARE_component|auto_generated|op_1~17_cout ;
wire \ci|less1|LPM_COMPARE_component|auto_generated|op_1~18_combout ;
wire \ci|reg|Q[0]~11 ;
wire \ci|reg|Q[1]~13 ;
wire \ci|reg|Q[2]~15 ;
wire \ci|reg|Q[3]~17 ;
wire \ci|reg|Q[4]~19 ;
wire \ci|reg|Q[5]~21 ;
wire \ci|reg|Q[6]~22_combout ;
wire \ci|ld_tot~combout ;
wire \ci|reg|Q[5]~20_combout ;
wire \ci|reg|Q[4]~18_combout ;
wire \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1_combout ;
wire \ci|reg|Q[6]~23 ;
wire \ci|reg|Q[7]~25 ;
wire \ci|reg|Q[8]~27 ;
wire \ci|reg|Q[9]~28_combout ;
wire \ci|reg|Q[8]~26_combout ;
wire \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2_combout ;
wire \ci|Selector0~0_combout ;
wire \ci|cont_p|F4|qs~0_combout ;
wire \ci|cont_p|F4|qs~regout ;
wire \ci|Selector2~0_combout ;
wire \ci|Selector2~1_combout ;
wire \ci|y_next.F_261~combout ;
wire \ci|y_present.F~regout ;
wire \ci|y_next~2_combout ;
wire \ci|y_next.B_269~combout ;
wire \ci|y_present.B~regout ;
wire \ci|WideOr2~combout ;
wire \cf0|conta|F1|qs~0_combout ;
wire \cf0|conta|F1|qs~regout ;
wire \cf0|conta|F2|qs~0_combout ;
wire \cf0|conta|F2|qs~regout ;
wire \cf0|conta|F3|qs~0_combout ;
wire \cf0|conta|F3|qs~regout ;
wire \cf0|conta|F4|qs~0_combout ;
wire \cf0|conta|F4|qs~regout ;
wire \cf1|conta|F1|qs~0_combout ;
wire \cf1|conta|F1|qs~regout ;
wire \cf1|conta|F2|qs~0_combout ;
wire \cf1|conta|F2|qs~regout ;
wire \cf1|conta|F3|qs~0_combout ;
wire \cf1|conta|F3|qs~regout ;
wire \cf1|conta|F4|qs~0_combout ;
wire \cf1|conta|F4|qs~regout ;
wire \cf2|conta|F1|qs~0_combout ;
wire \cf2|conta|F1|qs~regout ;
wire \cf2|conta|F2|qs~0_combout ;
wire \cf2|conta|F2|qs~regout ;
wire \cf2|conta|F3|qs~0_combout ;
wire \cf2|conta|F3|qs~regout ;
wire \cf2|conta|F4|qs~0_combout ;
wire \cf2|conta|F4|qs~regout ;
wire \cf3|conta|F1|qs~0_combout ;
wire \cf3|conta|F1|qs~regout ;
wire \cf3|conta|F2|qs~0_combout ;
wire \cf3|conta|F2|qs~regout ;
wire \cf3|conta|F3|qs~0_combout ;
wire \cf3|conta|F3|qs~regout ;
wire \cf3|conta|F4|qs~0_combout ;
wire \cf3|conta|F4|qs~regout ;
wire \cf4|conta|F1|qs~0_combout ;
wire \cf4|conta|F1|qs~regout ;
wire \cf4|conta|F2|qs~0_combout ;
wire \cf4|conta|F2|qs~regout ;
wire \cf4|conta|F3|qs~0_combout ;
wire \cf4|conta|F3|qs~regout ;
wire \cf4|conta|F4|qs~0_combout ;
wire \cf4|conta|F4|qs~regout ;
wire [3:0] \binBCD|add7|ADD3_out ;
wire [3:0] \binBCD|add8|ADD3_out ;
wire [3:0] \binBCD|add9|ADD3_out ;
wire [3:0] \binBCD|add10|ADD3_out ;
wire [3:0] \binBCD|add11|ADD3_out ;
wire [3:0] \binBCD|add12|ADD3_out ;
wire [3:0] \binBCD|add20|ADD3_out ;
wire [3:0] \binBCD|add22|ADD3_out ;
wire [2:0] \div|cnt ;
wire [3:0] \cr|LPM_COUNTER_component|auto_generated|safe_q ;
wire [9:0] \rum|altsyncram_component|auto_generated|q_a ;
wire [0:0] \cf0|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire ;
wire [9:0] \ci|romzin|altsyncram_component|auto_generated|q_a ;
wire [9:0] \ci|reg|Q ;
wire [0:0] \cf1|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire ;
wire [0:0] \cf2|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire ;
wire [0:0] \cf3|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire ;
wire [0:0] \cf4|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire ;

wire [0:0] \rum|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rum|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rum|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \rum|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rum|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \rum|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rum|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \rum|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rum|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rum|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ci|romzin|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ci|romzin|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ci|romzin|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ci|romzin|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ci|romzin|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ci|romzin|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ci|romzin|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ci|romzin|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ci|romzin|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ci|romzin|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \rum|altsyncram_component|auto_generated|q_a [6] = \rum|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rum|altsyncram_component|auto_generated|q_a [9] = \rum|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rum|altsyncram_component|auto_generated|q_a [7] = \rum|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rum|altsyncram_component|auto_generated|q_a [8] = \rum|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rum|altsyncram_component|auto_generated|q_a [5] = \rum|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rum|altsyncram_component|auto_generated|q_a [4] = \rum|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rum|altsyncram_component|auto_generated|q_a [3] = \rum|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rum|altsyncram_component|auto_generated|q_a [2] = \rum|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rum|altsyncram_component|auto_generated|q_a [1] = \rum|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rum|altsyncram_component|auto_generated|q_a [0] = \rum|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ci|romzin|altsyncram_component|auto_generated|q_a [9] = \ci|romzin|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ci|romzin|altsyncram_component|auto_generated|q_a [8] = \ci|romzin|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ci|romzin|altsyncram_component|auto_generated|q_a [7] = \ci|romzin|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ci|romzin|altsyncram_component|auto_generated|q_a [6] = \ci|romzin|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ci|romzin|altsyncram_component|auto_generated|q_a [5] = \ci|romzin|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ci|romzin|altsyncram_component|auto_generated|q_a [4] = \ci|romzin|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ci|romzin|altsyncram_component|auto_generated|q_a [3] = \ci|romzin|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ci|romzin|altsyncram_component|auto_generated|q_a [2] = \ci|romzin|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ci|romzin|altsyncram_component|auto_generated|q_a [1] = \ci|romzin|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ci|romzin|altsyncram_component|auto_generated|q_a [0] = \ci|romzin|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cycloneii_lcell_ff \ci|reg|Q[7] (
	.clk(\div|ax~regout ),
	.datain(\ci|reg|Q[7]~24_combout ),
	.sdata(\rum|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\ci|y_present.S~regout ),
	.ena(\ci|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|reg|Q [7]));

cycloneii_lcell_ff \ci|reg|Q[3] (
	.clk(\div|ax~regout ),
	.datain(\ci|reg|Q[3]~16_combout ),
	.sdata(\rum|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\ci|y_present.S~regout ),
	.ena(\ci|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|reg|Q [3]));

cycloneii_lcell_ff \ci|reg|Q[2] (
	.clk(\div|ax~regout ),
	.datain(\ci|reg|Q[2]~14_combout ),
	.sdata(\rum|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\ci|y_present.S~regout ),
	.ena(\ci|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|reg|Q [2]));

cycloneii_lcell_ff \ci|reg|Q[1] (
	.clk(\div|ax~regout ),
	.datain(\ci|reg|Q[1]~12_combout ),
	.sdata(\rum|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\ci|y_present.S~regout ),
	.ena(\ci|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|reg|Q [1]));

cycloneii_lcell_ff \ci|reg|Q[0] (
	.clk(\div|ax~regout ),
	.datain(\ci|reg|Q[0]~10_combout ),
	.sdata(\rum|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\ci|y_present.S~regout ),
	.ena(\ci|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|reg|Q [0]));

cycloneii_lcell_comb \ci|reg|Q[0]~10 (
// Equation(s):
// \ci|reg|Q[0]~10_combout  = (\ci|reg|Q [0] & ((GND) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [0]))) # (!\ci|reg|Q [0] & (\ci|romzin|altsyncram_component|auto_generated|q_a [0] $ (GND)))
// \ci|reg|Q[0]~11  = CARRY((\ci|reg|Q [0]) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\ci|reg|Q [0]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ci|reg|Q[0]~10_combout ),
	.cout(\ci|reg|Q[0]~11 ));
// synopsys translate_off
defparam \ci|reg|Q[0]~10 .lut_mask = 16'h66BB;
defparam \ci|reg|Q[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|reg|Q[1]~12 (
// Equation(s):
// \ci|reg|Q[1]~12_combout  = (\ci|reg|Q [1] & ((\ci|romzin|altsyncram_component|auto_generated|q_a [1] & (!\ci|reg|Q[0]~11 )) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [1] & (\ci|reg|Q[0]~11  & VCC)))) # (!\ci|reg|Q [1] & 
// ((\ci|romzin|altsyncram_component|auto_generated|q_a [1] & ((\ci|reg|Q[0]~11 ) # (GND))) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [1] & (!\ci|reg|Q[0]~11 ))))
// \ci|reg|Q[1]~13  = CARRY((\ci|reg|Q [1] & (\ci|romzin|altsyncram_component|auto_generated|q_a [1] & !\ci|reg|Q[0]~11 )) # (!\ci|reg|Q [1] & ((\ci|romzin|altsyncram_component|auto_generated|q_a [1]) # (!\ci|reg|Q[0]~11 ))))

	.dataa(\ci|reg|Q [1]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|reg|Q[0]~11 ),
	.combout(\ci|reg|Q[1]~12_combout ),
	.cout(\ci|reg|Q[1]~13 ));
// synopsys translate_off
defparam \ci|reg|Q[1]~12 .lut_mask = 16'h694D;
defparam \ci|reg|Q[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|reg|Q[2]~14 (
// Equation(s):
// \ci|reg|Q[2]~14_combout  = ((\ci|reg|Q [2] $ (\ci|romzin|altsyncram_component|auto_generated|q_a [2] $ (\ci|reg|Q[1]~13 )))) # (GND)
// \ci|reg|Q[2]~15  = CARRY((\ci|reg|Q [2] & ((!\ci|reg|Q[1]~13 ) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [2]))) # (!\ci|reg|Q [2] & (!\ci|romzin|altsyncram_component|auto_generated|q_a [2] & !\ci|reg|Q[1]~13 )))

	.dataa(\ci|reg|Q [2]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|reg|Q[1]~13 ),
	.combout(\ci|reg|Q[2]~14_combout ),
	.cout(\ci|reg|Q[2]~15 ));
// synopsys translate_off
defparam \ci|reg|Q[2]~14 .lut_mask = 16'h962B;
defparam \ci|reg|Q[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|reg|Q[3]~16 (
// Equation(s):
// \ci|reg|Q[3]~16_combout  = (\ci|reg|Q [3] & ((\ci|romzin|altsyncram_component|auto_generated|q_a [3] & (!\ci|reg|Q[2]~15 )) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [3] & (\ci|reg|Q[2]~15  & VCC)))) # (!\ci|reg|Q [3] & 
// ((\ci|romzin|altsyncram_component|auto_generated|q_a [3] & ((\ci|reg|Q[2]~15 ) # (GND))) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [3] & (!\ci|reg|Q[2]~15 ))))
// \ci|reg|Q[3]~17  = CARRY((\ci|reg|Q [3] & (\ci|romzin|altsyncram_component|auto_generated|q_a [3] & !\ci|reg|Q[2]~15 )) # (!\ci|reg|Q [3] & ((\ci|romzin|altsyncram_component|auto_generated|q_a [3]) # (!\ci|reg|Q[2]~15 ))))

	.dataa(\ci|reg|Q [3]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|reg|Q[2]~15 ),
	.combout(\ci|reg|Q[3]~16_combout ),
	.cout(\ci|reg|Q[3]~17 ));
// synopsys translate_off
defparam \ci|reg|Q[3]~16 .lut_mask = 16'h694D;
defparam \ci|reg|Q[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|reg|Q[7]~24 (
// Equation(s):
// \ci|reg|Q[7]~24_combout  = (\ci|reg|Q [7] & ((\ci|romzin|altsyncram_component|auto_generated|q_a [7] & (!\ci|reg|Q[6]~23 )) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [7] & (\ci|reg|Q[6]~23  & VCC)))) # (!\ci|reg|Q [7] & 
// ((\ci|romzin|altsyncram_component|auto_generated|q_a [7] & ((\ci|reg|Q[6]~23 ) # (GND))) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [7] & (!\ci|reg|Q[6]~23 ))))
// \ci|reg|Q[7]~25  = CARRY((\ci|reg|Q [7] & (\ci|romzin|altsyncram_component|auto_generated|q_a [7] & !\ci|reg|Q[6]~23 )) # (!\ci|reg|Q [7] & ((\ci|romzin|altsyncram_component|auto_generated|q_a [7]) # (!\ci|reg|Q[6]~23 ))))

	.dataa(\ci|reg|Q [7]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|reg|Q[6]~23 ),
	.combout(\ci|reg|Q[7]~24_combout ),
	.cout(\ci|reg|Q[7]~25 ));
// synopsys translate_off
defparam \ci|reg|Q[7]~24 .lut_mask = 16'h694D;
defparam \ci|reg|Q[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \ci|y_present.cal (
	.clk(\div|ax~regout ),
	.datain(\ci|y_next.cal_293~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|y_present.cal~regout ));

cycloneii_lcell_comb \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0 (
// Equation(s):
// \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout  = (!\ci|reg|Q [3] & (!\ci|reg|Q [2] & (!\ci|reg|Q [1] & !\ci|reg|Q [0])))

	.dataa(\ci|reg|Q [3]),
	.datab(\ci|reg|Q [2]),
	.datac(\ci|reg|Q [1]),
	.datad(\ci|reg|Q [0]),
	.cin(gnd),
	.combout(\ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0 .lut_mask = 16'h0001;
defparam \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ci|y_present.subt (
	.clk(\div|ax~regout ),
	.datain(\ci|y_next.subt_285~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|y_present.subt~regout ));

cycloneii_lcell_ff \ci|y_present.ppp (
	.clk(\div|ax~regout ),
	.datain(\ci|y_next.ppp_277~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|y_present.ppp~regout ));

cycloneii_lcell_comb \ci|Selector7~0 (
// Equation(s):
// \ci|Selector7~0_combout  = (\bs|y_present.b~regout  & (!\ci|y_present.subt~regout  & (!\ci|y_present.ppp~regout  & !\ci|y_present.cal~regout )))

	.dataa(\bs|y_present.b~regout ),
	.datab(\ci|y_present.subt~regout ),
	.datac(\ci|y_present.ppp~regout ),
	.datad(\ci|y_present.cal~regout ),
	.cin(gnd),
	.combout(\ci|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|Selector7~0 .lut_mask = 16'h0002;
defparam \ci|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf5|conta|comb~2 (
// Equation(s):
// \cf5|conta|comb~2_combout  = (\div|ax~regout  & (\ci|y_present.subt~regout  & !\ci|cont_p|F4|qs~regout ))

	.dataa(\div|ax~regout ),
	.datab(\ci|y_present.subt~regout ),
	.datac(vcc),
	.datad(\ci|cont_p|F4|qs~regout ),
	.cin(gnd),
	.combout(\cf5|conta|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cf5|conta|comb~2 .lut_mask = 16'h0088;
defparam \cf5|conta|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf0|conta|comb~6 (
// Equation(s):
// \cf0|conta|comb~7  = LCELL((\cf5|conta|comb~2_combout  & (!\ci|cont_p|F1|qs~regout  & (!\ci|cont_p|F2|qs~regout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\cf5|conta|comb~2_combout ),
	.datab(\ci|cont_p|F1|qs~regout ),
	.datac(\ci|cont_p|F2|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf0|conta|comb~7 ),
	.cout());
// synopsys translate_off
defparam \cf0|conta|comb~6 .lut_mask = 16'h0002;
defparam \cf0|conta|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf1|conta|comb~6 (
// Equation(s):
// \cf1|conta|comb~7  = LCELL((\ci|cont_p|F1|qs~regout  & (\cf5|conta|comb~2_combout  & (!\ci|cont_p|F2|qs~regout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F1|qs~regout ),
	.datab(\cf5|conta|comb~2_combout ),
	.datac(\ci|cont_p|F2|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf1|conta|comb~7 ),
	.cout());
// synopsys translate_off
defparam \cf1|conta|comb~6 .lut_mask = 16'h0008;
defparam \cf1|conta|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf2|conta|comb~6 (
// Equation(s):
// \cf2|conta|comb~7  = LCELL((\ci|cont_p|F2|qs~regout  & (\cf5|conta|comb~2_combout  & (!\ci|cont_p|F1|qs~regout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F2|qs~regout ),
	.datab(\cf5|conta|comb~2_combout ),
	.datac(\ci|cont_p|F1|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf2|conta|comb~7 ),
	.cout());
// synopsys translate_off
defparam \cf2|conta|comb~6 .lut_mask = 16'h0008;
defparam \cf2|conta|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf3|conta|comb~6 (
// Equation(s):
// \cf3|conta|comb~7  = LCELL((\ci|cont_p|F1|qs~regout  & (\ci|cont_p|F2|qs~regout  & (\cf5|conta|comb~2_combout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F1|qs~regout ),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\cf5|conta|comb~2_combout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf3|conta|comb~7 ),
	.cout());
// synopsys translate_off
defparam \cf3|conta|comb~6 .lut_mask = 16'h0080;
defparam \cf3|conta|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|Selector5~0 (
// Equation(s):
// \ci|Selector5~0_combout  = (\ci|y_present.subt~regout ) # ((\ci|y_present.ppp~regout ) # ((!\ci|y_present.S~regout  & !\bs|y_present.b~regout )))

	.dataa(\ci|y_present.subt~regout ),
	.datab(\ci|y_present.ppp~regout ),
	.datac(\ci|y_present.S~regout ),
	.datad(\bs|y_present.b~regout ),
	.cin(gnd),
	.combout(\ci|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|Selector5~0 .lut_mask = 16'hEEEF;
defparam \ci|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf5|conta|F4|qs (
	.clk(\cf5|conta|comb~10 ),
	.datain(\cf5|conta|F4|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf5|conta|F4|qs~regout ));

cycloneii_lcell_ff \cf5|conta|F3|qs (
	.clk(\cf5|conta|comb~combout ),
	.datain(\cf5|conta|F3|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf5|conta|F3|qs~regout ));

cycloneii_lcell_ff \cf5|conta|F1|qs (
	.clk(\cf5|conta|comb~11 ),
	.datain(\cf5|conta|F1|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf5|conta|F1|qs~regout ));

cycloneii_lcell_ff \cf5|conta|F2|qs (
	.clk(\cf5|conta|comb~12 ),
	.datain(\cf5|conta|F2|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf5|conta|F2|qs~regout ));

cycloneii_lcell_comb \ci|segMux|LPM_MUX_component|auto_generated|_~0 (
// Equation(s):
// \ci|segMux|LPM_MUX_component|auto_generated|_~0_combout  = (((!\cf5|conta|F2|qs~regout ) # (!\cf5|conta|F1|qs~regout )) # (!\cf5|conta|F3|qs~regout )) # (!\cf5|conta|F4|qs~regout )

	.dataa(\cf5|conta|F4|qs~regout ),
	.datab(\cf5|conta|F3|qs~regout ),
	.datac(\cf5|conta|F1|qs~regout ),
	.datad(\cf5|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\ci|segMux|LPM_MUX_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|segMux|LPM_MUX_component|auto_generated|_~0 .lut_mask = 16'h7FFF;
defparam \ci|segMux|LPM_MUX_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|segMux|LPM_MUX_component|auto_generated|_~1 (
// Equation(s):
// \ci|segMux|LPM_MUX_component|auto_generated|_~1_combout  = (\ci|cont_p|F2|qs~regout  & (((\ci|cont_p|F1|qs~regout )))) # (!\ci|cont_p|F2|qs~regout  & ((\ci|cont_p|F1|qs~regout  & (\cf1|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0])) # 
// (!\ci|cont_p|F1|qs~regout  & ((\cf0|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0])))))

	.dataa(\ci|cont_p|F2|qs~regout ),
	.datab(\cf1|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.datac(\ci|cont_p|F1|qs~regout ),
	.datad(\cf0|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.cin(gnd),
	.combout(\ci|segMux|LPM_MUX_component|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ci|segMux|LPM_MUX_component|auto_generated|_~1 .lut_mask = 16'hE5E0;
defparam \ci|segMux|LPM_MUX_component|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|segMux|LPM_MUX_component|auto_generated|_~2 (
// Equation(s):
// \ci|segMux|LPM_MUX_component|auto_generated|_~2_combout  = (\ci|cont_p|F2|qs~regout  & ((\ci|segMux|LPM_MUX_component|auto_generated|_~1_combout  & ((\cf3|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]))) # 
// (!\ci|segMux|LPM_MUX_component|auto_generated|_~1_combout  & (\cf2|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0])))) # (!\ci|cont_p|F2|qs~regout  & (((\ci|segMux|LPM_MUX_component|auto_generated|_~1_combout ))))

	.dataa(\cf2|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\ci|segMux|LPM_MUX_component|auto_generated|_~1_combout ),
	.datad(\cf3|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.cin(gnd),
	.combout(\ci|segMux|LPM_MUX_component|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ci|segMux|LPM_MUX_component|auto_generated|_~2 .lut_mask = 16'hF838;
defparam \ci|segMux|LPM_MUX_component|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|Selector4~0 (
// Equation(s):
// \ci|Selector4~0_combout  = (\ci|y_present.cal~regout  & \ci|Selector4~2_combout )

	.dataa(\ci|y_present.cal~regout ),
	.datab(\ci|Selector4~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ci|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|Selector4~0 .lut_mask = 16'h8888;
defparam \ci|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|y_next~3 (
// Equation(s):
// \ci|y_next~3_combout  = (\ci|less1|LPM_COMPARE_component|auto_generated|op_1~18_combout  & ((\ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2_combout ) # (\ci|Selector2~0_combout )))

	.dataa(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~18_combout ),
	.datab(\ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2_combout ),
	.datac(\ci|Selector2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ci|y_next~3_combout ),
	.cout());
// synopsys translate_off
defparam \ci|y_next~3 .lut_mask = 16'hA8A8;
defparam \ci|y_next~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|Selector3~0 (
// Equation(s):
// \ci|Selector3~0_combout  = (\ci|y_present.cal~regout  & (!\ci|Selector4~2_combout  & !\ci|y_next~3_combout ))

	.dataa(\ci|y_present.cal~regout ),
	.datab(vcc),
	.datac(\ci|Selector4~2_combout ),
	.datad(\ci|y_next~3_combout ),
	.cin(gnd),
	.combout(\ci|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|Selector3~0 .lut_mask = 16'h000A;
defparam \ci|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf5|conta|F4|qs~0 (
// Equation(s):
// \cf5|conta|F4|qs~0_combout  = \cf5|conta|F4|qs~regout  $ (((\cf5|conta|F3|qs~regout  & (\cf5|conta|F1|qs~regout  & \cf5|conta|F2|qs~regout ))))

	.dataa(\cf5|conta|F4|qs~regout ),
	.datab(\cf5|conta|F3|qs~regout ),
	.datac(\cf5|conta|F1|qs~regout ),
	.datad(\cf5|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf5|conta|F4|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf5|conta|F4|qs~0 .lut_mask = 16'h6AAA;
defparam \cf5|conta|F4|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf5|conta|F3|qs~0 (
// Equation(s):
// \cf5|conta|F3|qs~0_combout  = \cf5|conta|F3|qs~regout  $ (((\cf5|conta|F1|qs~regout  & \cf5|conta|F2|qs~regout )))

	.dataa(vcc),
	.datab(\cf5|conta|F3|qs~regout ),
	.datac(\cf5|conta|F1|qs~regout ),
	.datad(\cf5|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf5|conta|F3|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf5|conta|F3|qs~0 .lut_mask = 16'h3CCC;
defparam \cf5|conta|F3|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf5|conta|F2|qs~0 (
// Equation(s):
// \cf5|conta|F2|qs~0_combout  = \cf5|conta|F1|qs~regout  $ (\cf5|conta|F2|qs~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cf5|conta|F1|qs~regout ),
	.datad(\cf5|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf5|conta|F2|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf5|conta|F2|qs~0 .lut_mask = 16'h0FF0;
defparam \cf5|conta|F2|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf4|conta|comb~8 (
// Equation(s):
// \cf4|conta|comb~9  = LCELL((\ci|cont_p|F3|qs~regout  & (!\ci|cont_p|F2|qs~regout  & (\cf5|conta|comb~2_combout  & !\ci|cont_p|F1|qs~regout ))))

	.dataa(\ci|cont_p|F3|qs~regout ),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\cf5|conta|comb~2_combout ),
	.datad(\ci|cont_p|F1|qs~regout ),
	.cin(gnd),
	.combout(\cf4|conta|comb~9 ),
	.cout());
// synopsys translate_off
defparam \cf4|conta|comb~8 .lut_mask = 16'h0020;
defparam \cf4|conta|comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf5|conta|comb~9 (
// Equation(s):
// \cf5|conta|comb~10  = LCELL((\ci|cont_p|F3|qs~regout  & (!\ci|cont_p|F2|qs~regout  & (\ci|cont_p|F1|qs~regout  & \cf5|conta|comb~2_combout ))))

	.dataa(\ci|cont_p|F3|qs~regout ),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\ci|cont_p|F1|qs~regout ),
	.datad(\cf5|conta|comb~2_combout ),
	.cin(gnd),
	.combout(\cf5|conta|comb~10 ),
	.cout());
// synopsys translate_off
defparam \cf5|conta|comb~9 .lut_mask = 16'h2000;
defparam \cf5|conta|comb~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|Selector4~1 (
// Equation(s):
// \ci|Selector4~1_combout  = (!\ci|cont_p|F2|qs~regout  & ((\ci|cont_p|F1|qs~regout  & ((\ci|segMux|LPM_MUX_component|auto_generated|_~0_combout ))) # (!\ci|cont_p|F1|qs~regout  & (\cf4|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]))))

	.dataa(\ci|cont_p|F2|qs~regout ),
	.datab(\ci|cont_p|F1|qs~regout ),
	.datac(\cf4|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.datad(\ci|segMux|LPM_MUX_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\ci|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ci|Selector4~1 .lut_mask = 16'h5410;
defparam \ci|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|Selector4~2 (
// Equation(s):
// \ci|Selector4~2_combout  = (!\ci|less1|LPM_COMPARE_component|auto_generated|op_1~18_combout  & ((\ci|cont_p|F3|qs~regout  & (\ci|Selector4~1_combout )) # (!\ci|cont_p|F3|qs~regout  & ((\ci|segMux|LPM_MUX_component|auto_generated|_~2_combout )))))

	.dataa(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~18_combout ),
	.datab(\ci|Selector4~1_combout ),
	.datac(\ci|cont_p|F3|qs~regout ),
	.datad(\ci|segMux|LPM_MUX_component|auto_generated|_~2_combout ),
	.cin(gnd),
	.combout(\ci|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ci|Selector4~2 .lut_mask = 16'h4540;
defparam \ci|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf5|conta|F1|qs~0 (
// Equation(s):
// \cf5|conta|F1|qs~0_combout  = !\cf5|conta|F1|qs~regout 

	.dataa(\cf5|conta|F1|qs~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cf5|conta|F1|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf5|conta|F1|qs~0 .lut_mask = 16'h5555;
defparam \cf5|conta|F1|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf0|conta|comb (
// Equation(s):
// \cf0|conta|comb~combout  = LCELL((\cf5|conta|comb~2_combout  & (!\ci|cont_p|F1|qs~regout  & (!\ci|cont_p|F2|qs~regout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\cf5|conta|comb~2_combout ),
	.datab(\ci|cont_p|F1|qs~regout ),
	.datac(\ci|cont_p|F2|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf0|conta|comb~combout ),
	.cout());
// synopsys translate_off
defparam \cf0|conta|comb .lut_mask = 16'h0002;
defparam \cf0|conta|comb .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf0|conta|comb~4 (
// Equation(s):
// \cf0|conta|comb~8  = LCELL((\cf5|conta|comb~2_combout  & (!\ci|cont_p|F1|qs~regout  & (!\ci|cont_p|F2|qs~regout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\cf5|conta|comb~2_combout ),
	.datab(\ci|cont_p|F1|qs~regout ),
	.datac(\ci|cont_p|F2|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf0|conta|comb~8 ),
	.cout());
// synopsys translate_off
defparam \cf0|conta|comb~4 .lut_mask = 16'h0002;
defparam \cf0|conta|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf0|conta|comb~5 (
// Equation(s):
// \cf0|conta|comb~9  = LCELL((\cf5|conta|comb~2_combout  & (!\ci|cont_p|F1|qs~regout  & (!\ci|cont_p|F2|qs~regout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\cf5|conta|comb~2_combout ),
	.datab(\ci|cont_p|F1|qs~regout ),
	.datac(\ci|cont_p|F2|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf0|conta|comb~9 ),
	.cout());
// synopsys translate_off
defparam \cf0|conta|comb~5 .lut_mask = 16'h0002;
defparam \cf0|conta|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf1|conta|comb (
// Equation(s):
// \cf1|conta|comb~combout  = LCELL((\ci|cont_p|F1|qs~regout  & (\cf5|conta|comb~2_combout  & (!\ci|cont_p|F2|qs~regout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F1|qs~regout ),
	.datab(\cf5|conta|comb~2_combout ),
	.datac(\ci|cont_p|F2|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf1|conta|comb~combout ),
	.cout());
// synopsys translate_off
defparam \cf1|conta|comb .lut_mask = 16'h0008;
defparam \cf1|conta|comb .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf1|conta|comb~4 (
// Equation(s):
// \cf1|conta|comb~8  = LCELL((\ci|cont_p|F1|qs~regout  & (\cf5|conta|comb~2_combout  & (!\ci|cont_p|F2|qs~regout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F1|qs~regout ),
	.datab(\cf5|conta|comb~2_combout ),
	.datac(\ci|cont_p|F2|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf1|conta|comb~8 ),
	.cout());
// synopsys translate_off
defparam \cf1|conta|comb~4 .lut_mask = 16'h0008;
defparam \cf1|conta|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf1|conta|comb~5 (
// Equation(s):
// \cf1|conta|comb~9  = LCELL((\ci|cont_p|F1|qs~regout  & (\cf5|conta|comb~2_combout  & (!\ci|cont_p|F2|qs~regout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F1|qs~regout ),
	.datab(\cf5|conta|comb~2_combout ),
	.datac(\ci|cont_p|F2|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf1|conta|comb~9 ),
	.cout());
// synopsys translate_off
defparam \cf1|conta|comb~5 .lut_mask = 16'h0008;
defparam \cf1|conta|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf2|conta|comb (
// Equation(s):
// \cf2|conta|comb~combout  = LCELL((\ci|cont_p|F2|qs~regout  & (\cf5|conta|comb~2_combout  & (!\ci|cont_p|F1|qs~regout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F2|qs~regout ),
	.datab(\cf5|conta|comb~2_combout ),
	.datac(\ci|cont_p|F1|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf2|conta|comb~combout ),
	.cout());
// synopsys translate_off
defparam \cf2|conta|comb .lut_mask = 16'h0008;
defparam \cf2|conta|comb .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf2|conta|comb~4 (
// Equation(s):
// \cf2|conta|comb~8  = LCELL((\ci|cont_p|F2|qs~regout  & (\cf5|conta|comb~2_combout  & (!\ci|cont_p|F1|qs~regout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F2|qs~regout ),
	.datab(\cf5|conta|comb~2_combout ),
	.datac(\ci|cont_p|F1|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf2|conta|comb~8 ),
	.cout());
// synopsys translate_off
defparam \cf2|conta|comb~4 .lut_mask = 16'h0008;
defparam \cf2|conta|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf2|conta|comb~5 (
// Equation(s):
// \cf2|conta|comb~9  = LCELL((\ci|cont_p|F2|qs~regout  & (\cf5|conta|comb~2_combout  & (!\ci|cont_p|F1|qs~regout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F2|qs~regout ),
	.datab(\cf5|conta|comb~2_combout ),
	.datac(\ci|cont_p|F1|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf2|conta|comb~9 ),
	.cout());
// synopsys translate_off
defparam \cf2|conta|comb~5 .lut_mask = 16'h0008;
defparam \cf2|conta|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf3|conta|comb (
// Equation(s):
// \cf3|conta|comb~combout  = LCELL((\ci|cont_p|F1|qs~regout  & (\ci|cont_p|F2|qs~regout  & (\cf5|conta|comb~2_combout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F1|qs~regout ),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\cf5|conta|comb~2_combout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf3|conta|comb~combout ),
	.cout());
// synopsys translate_off
defparam \cf3|conta|comb .lut_mask = 16'h0080;
defparam \cf3|conta|comb .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf3|conta|comb~4 (
// Equation(s):
// \cf3|conta|comb~8  = LCELL((\ci|cont_p|F1|qs~regout  & (\ci|cont_p|F2|qs~regout  & (\cf5|conta|comb~2_combout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F1|qs~regout ),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\cf5|conta|comb~2_combout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf3|conta|comb~8 ),
	.cout());
// synopsys translate_off
defparam \cf3|conta|comb~4 .lut_mask = 16'h0080;
defparam \cf3|conta|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf3|conta|comb~5 (
// Equation(s):
// \cf3|conta|comb~9  = LCELL((\ci|cont_p|F1|qs~regout  & (\ci|cont_p|F2|qs~regout  & (\cf5|conta|comb~2_combout  & !\ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F1|qs~regout ),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\cf5|conta|comb~2_combout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\cf3|conta|comb~9 ),
	.cout());
// synopsys translate_off
defparam \cf3|conta|comb~5 .lut_mask = 16'h0080;
defparam \cf3|conta|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf4|conta|comb (
// Equation(s):
// \cf4|conta|comb~combout  = LCELL((\ci|cont_p|F3|qs~regout  & (!\ci|cont_p|F2|qs~regout  & (\cf5|conta|comb~2_combout  & !\ci|cont_p|F1|qs~regout ))))

	.dataa(\ci|cont_p|F3|qs~regout ),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\cf5|conta|comb~2_combout ),
	.datad(\ci|cont_p|F1|qs~regout ),
	.cin(gnd),
	.combout(\cf4|conta|comb~combout ),
	.cout());
// synopsys translate_off
defparam \cf4|conta|comb .lut_mask = 16'h0020;
defparam \cf4|conta|comb .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf4|conta|comb~6 (
// Equation(s):
// \cf4|conta|comb~10  = LCELL((\ci|cont_p|F3|qs~regout  & (!\ci|cont_p|F2|qs~regout  & (\cf5|conta|comb~2_combout  & !\ci|cont_p|F1|qs~regout ))))

	.dataa(\ci|cont_p|F3|qs~regout ),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\cf5|conta|comb~2_combout ),
	.datad(\ci|cont_p|F1|qs~regout ),
	.cin(gnd),
	.combout(\cf4|conta|comb~10 ),
	.cout());
// synopsys translate_off
defparam \cf4|conta|comb~6 .lut_mask = 16'h0020;
defparam \cf4|conta|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf4|conta|comb~7 (
// Equation(s):
// \cf4|conta|comb~11  = LCELL((\ci|cont_p|F3|qs~regout  & (!\ci|cont_p|F2|qs~regout  & (\cf5|conta|comb~2_combout  & !\ci|cont_p|F1|qs~regout ))))

	.dataa(\ci|cont_p|F3|qs~regout ),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\cf5|conta|comb~2_combout ),
	.datad(\ci|cont_p|F1|qs~regout ),
	.cin(gnd),
	.combout(\cf4|conta|comb~11 ),
	.cout());
// synopsys translate_off
defparam \cf4|conta|comb~7 .lut_mask = 16'h0020;
defparam \cf4|conta|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf5|conta|comb (
// Equation(s):
// \cf5|conta|comb~combout  = LCELL((\ci|cont_p|F3|qs~regout  & (!\ci|cont_p|F2|qs~regout  & (\ci|cont_p|F1|qs~regout  & \cf5|conta|comb~2_combout ))))

	.dataa(\ci|cont_p|F3|qs~regout ),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\ci|cont_p|F1|qs~regout ),
	.datad(\cf5|conta|comb~2_combout ),
	.cin(gnd),
	.combout(\cf5|conta|comb~combout ),
	.cout());
// synopsys translate_off
defparam \cf5|conta|comb .lut_mask = 16'h2000;
defparam \cf5|conta|comb .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf5|conta|comb~7 (
// Equation(s):
// \cf5|conta|comb~11  = LCELL((\ci|cont_p|F3|qs~regout  & (!\ci|cont_p|F2|qs~regout  & (\ci|cont_p|F1|qs~regout  & \cf5|conta|comb~2_combout ))))

	.dataa(\ci|cont_p|F3|qs~regout ),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\ci|cont_p|F1|qs~regout ),
	.datad(\cf5|conta|comb~2_combout ),
	.cin(gnd),
	.combout(\cf5|conta|comb~11 ),
	.cout());
// synopsys translate_off
defparam \cf5|conta|comb~7 .lut_mask = 16'h2000;
defparam \cf5|conta|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf5|conta|comb~8 (
// Equation(s):
// \cf5|conta|comb~12  = LCELL((\ci|cont_p|F3|qs~regout  & (!\ci|cont_p|F2|qs~regout  & (\ci|cont_p|F1|qs~regout  & \cf5|conta|comb~2_combout ))))

	.dataa(\ci|cont_p|F3|qs~regout ),
	.datab(\ci|cont_p|F2|qs~regout ),
	.datac(\ci|cont_p|F1|qs~regout ),
	.datad(\cf5|conta|comb~2_combout ),
	.cin(gnd),
	.combout(\cf5|conta|comb~12 ),
	.cout());
// synopsys translate_off
defparam \cf5|conta|comb~8 .lut_mask = 16'h2000;
defparam \cf5|conta|comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|y_next.S_301 (
// Equation(s):
// \ci|y_next.S_301~combout  = (\ci|y_next~2_combout  & (\ci|Selector7~0_combout )) # (!\ci|y_next~2_combout  & ((\ci|y_next.S_301~combout )))

	.dataa(vcc),
	.datab(\ci|Selector7~0_combout ),
	.datac(\ci|y_next.S_301~combout ),
	.datad(\ci|y_next~2_combout ),
	.cin(gnd),
	.combout(\ci|y_next.S_301~combout ),
	.cout());
// synopsys translate_off
defparam \ci|y_next.S_301 .lut_mask = 16'hCCF0;
defparam \ci|y_next.S_301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|y_next.cal_293 (
// Equation(s):
// \ci|y_next.cal_293~combout  = (\ci|y_next~2_combout  & (\ci|Selector5~0_combout )) # (!\ci|y_next~2_combout  & ((\ci|y_next.cal_293~combout )))

	.dataa(vcc),
	.datab(\ci|Selector5~0_combout ),
	.datac(\ci|y_next.cal_293~combout ),
	.datad(\ci|y_next~2_combout ),
	.cin(gnd),
	.combout(\ci|y_next.cal_293~combout ),
	.cout());
// synopsys translate_off
defparam \ci|y_next.cal_293 .lut_mask = 16'hCCF0;
defparam \ci|y_next.cal_293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|y_next.subt_285 (
// Equation(s):
// \ci|y_next.subt_285~combout  = (\ci|y_next~2_combout  & (\ci|Selector4~0_combout )) # (!\ci|y_next~2_combout  & ((\ci|y_next.subt_285~combout )))

	.dataa(vcc),
	.datab(\ci|Selector4~0_combout ),
	.datac(\ci|y_next.subt_285~combout ),
	.datad(\ci|y_next~2_combout ),
	.cin(gnd),
	.combout(\ci|y_next.subt_285~combout ),
	.cout());
// synopsys translate_off
defparam \ci|y_next.subt_285 .lut_mask = 16'hCCF0;
defparam \ci|y_next.subt_285 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|y_next.ppp_277 (
// Equation(s):
// \ci|y_next.ppp_277~combout  = (\ci|y_next~2_combout  & (\ci|Selector3~0_combout )) # (!\ci|y_next~2_combout  & ((\ci|y_next.ppp_277~combout )))

	.dataa(vcc),
	.datab(\ci|Selector3~0_combout ),
	.datac(\ci|y_next.ppp_277~combout ),
	.datad(\ci|y_next~2_combout ),
	.cin(gnd),
	.combout(\ci|y_next.ppp_277~combout ),
	.cout());
// synopsys translate_off
defparam \ci|y_next.ppp_277 .lut_mask = 16'hCCF0;
defparam \ci|y_next.ppp_277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \clkM~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clkM~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clkM));
// synopsys translate_off
defparam \clkM~I .input_async_reset = "none";
defparam \clkM~I .input_power_up = "low";
defparam \clkM~I .input_register_mode = "none";
defparam \clkM~I .input_sync_reset = "none";
defparam \clkM~I .oe_async_reset = "none";
defparam \clkM~I .oe_power_up = "low";
defparam \clkM~I .oe_register_mode = "none";
defparam \clkM~I .oe_sync_reset = "none";
defparam \clkM~I .operation_mode = "input";
defparam \clkM~I .output_async_reset = "none";
defparam \clkM~I .output_power_up = "low";
defparam \clkM~I .output_register_mode = "none";
defparam \clkM~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \bns~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\bns~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bns));
// synopsys translate_off
defparam \bns~I .input_async_reset = "none";
defparam \bns~I .input_power_up = "low";
defparam \bns~I .input_register_mode = "none";
defparam \bns~I .input_sync_reset = "none";
defparam \bns~I .oe_async_reset = "none";
defparam \bns~I .oe_power_up = "low";
defparam \bns~I .oe_register_mode = "none";
defparam \bns~I .oe_sync_reset = "none";
defparam \bns~I .operation_mode = "input";
defparam \bns~I .output_async_reset = "none";
defparam \bns~I .output_power_up = "low";
defparam \bns~I .output_register_mode = "none";
defparam \bns~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \div|cnt[1]~1 (
// Equation(s):
// \div|cnt[1]~1_combout  = \div|cnt [0] $ (\div|cnt [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\div|cnt [0]),
	.datad(\div|cnt [1]),
	.cin(gnd),
	.combout(\div|cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt[1]~1 .lut_mask = 16'h0FF0;
defparam \div|cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \div|cnt[1] (
	.clk(\clkM~combout ),
	.datain(\div|cnt[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [1]));

cycloneii_lcell_comb \div|cnt~2 (
// Equation(s):
// \div|cnt~2_combout  = (\div|cnt [0] & (\div|cnt [1] $ (\div|cnt [2]))) # (!\div|cnt [0] & (\div|cnt [1] & \div|cnt [2]))

	.dataa(vcc),
	.datab(\div|cnt [0]),
	.datac(\div|cnt [1]),
	.datad(\div|cnt [2]),
	.cin(gnd),
	.combout(\div|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt~2 .lut_mask = 16'h3CC0;
defparam \div|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \div|cnt[2] (
	.clk(\clkM~combout ),
	.datain(\div|cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [2]));

cycloneii_lcell_comb \div|cnt~0 (
// Equation(s):
// \div|cnt~0_combout  = (!\div|cnt [0] & ((\div|cnt [1]) # (!\div|cnt [2])))

	.dataa(\div|cnt [0]),
	.datab(\div|cnt [2]),
	.datac(vcc),
	.datad(\div|cnt [1]),
	.cin(gnd),
	.combout(\div|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt~0 .lut_mask = 16'h5511;
defparam \div|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \div|cnt[0] (
	.clk(\clkM~combout ),
	.datain(\div|cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [0]));

cycloneii_lcell_comb \div|ax~0 (
// Equation(s):
// \div|ax~0_combout  = \div|ax~regout  $ (((!\div|cnt [0] & (!\div|cnt [1] & \div|cnt [2]))))

	.dataa(\div|ax~regout ),
	.datab(\div|cnt [0]),
	.datac(\div|cnt [1]),
	.datad(\div|cnt [2]),
	.cin(gnd),
	.combout(\div|ax~0_combout ),
	.cout());
// synopsys translate_off
defparam \div|ax~0 .lut_mask = 16'hA9AA;
defparam \div|ax~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \div|ax (
	.clk(\clkM~combout ),
	.datain(\div|ax~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|ax~regout ));

cycloneii_lcell_comb \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \cr|LPM_COUNTER_component|auto_generated|safe_q [0] $ (VCC)
// \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\cr|LPM_COUNTER_component|auto_generated|safe_q [0])

	.dataa(\cr|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_io \clr_count~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clr_count~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clr_count));
// synopsys translate_off
defparam \clr_count~I .input_async_reset = "none";
defparam \clr_count~I .input_power_up = "low";
defparam \clr_count~I .input_register_mode = "none";
defparam \clr_count~I .input_sync_reset = "none";
defparam \clr_count~I .oe_async_reset = "none";
defparam \clr_count~I .oe_power_up = "low";
defparam \clr_count~I .oe_register_mode = "none";
defparam \clr_count~I .oe_sync_reset = "none";
defparam \clr_count~I .operation_mode = "input";
defparam \clr_count~I .output_async_reset = "none";
defparam \clr_count~I .output_power_up = "low";
defparam \clr_count~I .output_register_mode = "none";
defparam \clr_count~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \bs|y_present.a~0 (
// Equation(s):
// \bs|y_present.a~0_combout  = !\bns~combout 

	.dataa(\bns~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\bs|y_present.a~0_combout ),
	.cout());
// synopsys translate_off
defparam \bs|y_present.a~0 .lut_mask = 16'h5555;
defparam \bs|y_present.a~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \bs|y_present.a (
	.clk(\div|ax~regout ),
	.datain(\bs|y_present.a~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bs|y_present.a~regout ));

cycloneii_lcell_comb \bs|y_next.b~0 (
// Equation(s):
// \bs|y_next.b~0_combout  = (!\bns~combout  & !\bs|y_present.a~regout )

	.dataa(\bns~combout ),
	.datab(\bs|y_present.a~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\bs|y_next.b~0_combout ),
	.cout());
// synopsys translate_off
defparam \bs|y_next.b~0 .lut_mask = 16'h1111;
defparam \bs|y_next.b~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \bs|y_present.b (
	.clk(\div|ax~regout ),
	.datain(\bs|y_next.b~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bs|y_present.b~regout ));

cycloneii_lcell_ff \cr|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0] (
	.clk(\div|ax~regout ),
	.datain(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\clr_count~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bs|y_present.b~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cr|LPM_COUNTER_component|auto_generated|safe_q [0]));

cycloneii_lcell_comb \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\cr|LPM_COUNTER_component|auto_generated|safe_q [1] & (!\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # (!\cr|LPM_COUNTER_component|auto_generated|safe_q [1] & 
// ((\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\cr|LPM_COUNTER_component|auto_generated|safe_q [1]))

	.dataa(\cr|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \cr|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1] (
	.clk(\div|ax~regout ),
	.datain(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\clr_count~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bs|y_present.b~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cr|LPM_COUNTER_component|auto_generated|safe_q [1]));

cycloneii_lcell_comb \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\cr|LPM_COUNTER_component|auto_generated|safe_q [2] & (\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # (!\cr|LPM_COUNTER_component|auto_generated|safe_q 
// [2] & (!\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\cr|LPM_COUNTER_component|auto_generated|safe_q [2] & !\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\cr|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \cr|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2] (
	.clk(\div|ax~regout ),
	.datain(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\clr_count~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bs|y_present.b~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cr|LPM_COUNTER_component|auto_generated|safe_q [2]));

cycloneii_lcell_comb \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = \cr|LPM_COUNTER_component|auto_generated|safe_q [3] $ (\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT )

	.dataa(\cr|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5A;
defparam \cr|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \cr|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3] (
	.clk(\div|ax~regout ),
	.datain(\cr|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\clr_count~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bs|y_present.b~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cr|LPM_COUNTER_component|auto_generated|safe_q [3]));

cycloneii_ram_block \rum|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cr|LPM_COUNTER_component|auto_generated|safe_q [3],\cr|LPM_COUNTER_component|auto_generated|safe_q [2],\cr|LPM_COUNTER_component|auto_generated|safe_q [1],\cr|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rum|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ROM.mif";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ROM:rum|altsyncram:altsyncram_component|altsyncram_8g71:auto_generated|ALTSYNCRAM";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 15;
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16;
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 10;
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \rum|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 16'h000C;
// synopsys translate_on

cycloneii_ram_block \rum|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cr|LPM_COUNTER_component|auto_generated|safe_q [3],\cr|LPM_COUNTER_component|auto_generated|safe_q [2],\cr|LPM_COUNTER_component|auto_generated|safe_q [1],\cr|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rum|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ROM.mif";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM:rum|altsyncram:altsyncram_component|altsyncram_8g71:auto_generated|ALTSYNCRAM";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 15;
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16;
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 10;
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \rum|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 16'h0003;
// synopsys translate_on

cycloneii_ram_block \rum|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cr|LPM_COUNTER_component|auto_generated|safe_q [3],\cr|LPM_COUNTER_component|auto_generated|safe_q [2],\cr|LPM_COUNTER_component|auto_generated|safe_q [1],\cr|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rum|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ROM.mif";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM:rum|altsyncram:altsyncram_component|altsyncram_8g71:auto_generated|ALTSYNCRAM";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 15;
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16;
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 10;
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \rum|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 16'h000F;
// synopsys translate_on

cycloneii_ram_block \rum|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cr|LPM_COUNTER_component|auto_generated|safe_q [3],\cr|LPM_COUNTER_component|auto_generated|safe_q [2],\cr|LPM_COUNTER_component|auto_generated|safe_q [1],\cr|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rum|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ROM.mif";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM:rum|altsyncram:altsyncram_component|altsyncram_8g71:auto_generated|ALTSYNCRAM";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 15;
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16;
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 10;
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \rum|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 16'h000F;
// synopsys translate_on

cycloneii_ram_block \rum|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cr|LPM_COUNTER_component|auto_generated|safe_q [3],\cr|LPM_COUNTER_component|auto_generated|safe_q [2],\cr|LPM_COUNTER_component|auto_generated|safe_q [1],\cr|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rum|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ROM.mif";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM:rum|altsyncram:altsyncram_component|altsyncram_8g71:auto_generated|ALTSYNCRAM";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 15;
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16;
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 10;
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \rum|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 16'h000C;
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add7|ADD3_out[2]~0 (
// Equation(s):
// \binBCD|add7|ADD3_out[2]~0_combout  = (\rum|altsyncram_component|auto_generated|q_a [8] & (!\rum|altsyncram_component|auto_generated|q_a [6] & (\rum|altsyncram_component|auto_generated|q_a [9] $ (!\rum|altsyncram_component|auto_generated|q_a [7])))) # 
// (!\rum|altsyncram_component|auto_generated|q_a [8] & (\rum|altsyncram_component|auto_generated|q_a [9] & (!\rum|altsyncram_component|auto_generated|q_a [7] & \rum|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\rum|altsyncram_component|auto_generated|q_a [9]),
	.datab(\rum|altsyncram_component|auto_generated|q_a [8]),
	.datac(\rum|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rum|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\binBCD|add7|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add7|ADD3_out[2]~0 .lut_mask = 16'h0284;
defparam \binBCD|add7|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \rum|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cr|LPM_COUNTER_component|auto_generated|safe_q [3],\cr|LPM_COUNTER_component|auto_generated|safe_q [2],\cr|LPM_COUNTER_component|auto_generated|safe_q [1],\cr|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rum|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ROM.mif";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ROM:rum|altsyncram:altsyncram_component|altsyncram_8g71:auto_generated|ALTSYNCRAM";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 15;
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16;
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 10;
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \rum|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 16'h000F;
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add7|ADD3_out[1]~1 (
// Equation(s):
// \binBCD|add7|ADD3_out[1]~1_combout  = (\rum|altsyncram_component|auto_generated|q_a [9] & (!\rum|altsyncram_component|auto_generated|q_a [7] & ((\rum|altsyncram_component|auto_generated|q_a [8]) # (!\rum|altsyncram_component|auto_generated|q_a [6])))) # 
// (!\rum|altsyncram_component|auto_generated|q_a [9] & (\rum|altsyncram_component|auto_generated|q_a [7] & ((\rum|altsyncram_component|auto_generated|q_a [6]) # (!\rum|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\rum|altsyncram_component|auto_generated|q_a [6]),
	.datab(\rum|altsyncram_component|auto_generated|q_a [8]),
	.datac(\rum|altsyncram_component|auto_generated|q_a [9]),
	.datad(\rum|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\binBCD|add7|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add7|ADD3_out[1]~1 .lut_mask = 16'h0BD0;
defparam \binBCD|add7|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \rum|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cr|LPM_COUNTER_component|auto_generated|safe_q [3],\cr|LPM_COUNTER_component|auto_generated|safe_q [2],\cr|LPM_COUNTER_component|auto_generated|safe_q [1],\cr|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rum|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ROM.mif";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM:rum|altsyncram:altsyncram_component|altsyncram_8g71:auto_generated|ALTSYNCRAM";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 15;
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16;
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 10;
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \rum|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 16'h000F;
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add8|ADD3_out[1]~1 (
// Equation(s):
// \binBCD|add8|ADD3_out[1]~1_combout  = (\rum|altsyncram_component|auto_generated|q_a [5] & (\binBCD|add7|ADD3_out [0])) # (!\rum|altsyncram_component|auto_generated|q_a [5] & ((\binBCD|add7|ADD3_out[2]~0_combout ) # ((\binBCD|add7|ADD3_out [0] & 
// !\binBCD|add7|ADD3_out[1]~1_combout ))))

	.dataa(\binBCD|add7|ADD3_out [0]),
	.datab(\binBCD|add7|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add7|ADD3_out[1]~1_combout ),
	.datad(\rum|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\binBCD|add8|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add8|ADD3_out[1]~1 .lut_mask = 16'hAACE;
defparam \binBCD|add8|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add8|ADD3_out[0] (
// Equation(s):
// \binBCD|add8|ADD3_out [0] = (\binBCD|add7|ADD3_out[2]~0_combout  & (((!\rum|altsyncram_component|auto_generated|q_a [5])))) # (!\binBCD|add7|ADD3_out[2]~0_combout  & ((\binBCD|add7|ADD3_out[1]~1_combout  & (\binBCD|add7|ADD3_out [0] & 
// !\rum|altsyncram_component|auto_generated|q_a [5])) # (!\binBCD|add7|ADD3_out[1]~1_combout  & ((\rum|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\binBCD|add7|ADD3_out [0]),
	.datab(\binBCD|add7|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add7|ADD3_out[1]~1_combout ),
	.datad(\rum|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\binBCD|add8|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \binBCD|add8|ADD3_out[0] .lut_mask = 16'h03EC;
defparam \binBCD|add8|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add9|ADD3_out[2]~0 (
// Equation(s):
// \binBCD|add9|ADD3_out[2]~0_combout  = (\rum|altsyncram_component|auto_generated|q_a [4] & (\binBCD|add8|ADD3_out[2]~0_combout )) # (!\rum|altsyncram_component|auto_generated|q_a [4] & (((\binBCD|add8|ADD3_out[1]~1_combout  & !\binBCD|add8|ADD3_out [0]))))

	.dataa(\binBCD|add8|ADD3_out[2]~0_combout ),
	.datab(\rum|altsyncram_component|auto_generated|q_a [4]),
	.datac(\binBCD|add8|ADD3_out[1]~1_combout ),
	.datad(\binBCD|add8|ADD3_out [0]),
	.cin(gnd),
	.combout(\binBCD|add9|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add9|ADD3_out[2]~0 .lut_mask = 16'h88B8;
defparam \binBCD|add9|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add7|ADD3_out[0] (
// Equation(s):
// \binBCD|add7|ADD3_out [0] = (\rum|altsyncram_component|auto_generated|q_a [6] & (\rum|altsyncram_component|auto_generated|q_a [8] $ (((\rum|altsyncram_component|auto_generated|q_a [7]) # (!\rum|altsyncram_component|auto_generated|q_a [9]))))) # 
// (!\rum|altsyncram_component|auto_generated|q_a [6] & ((\rum|altsyncram_component|auto_generated|q_a [9] & (!\rum|altsyncram_component|auto_generated|q_a [7] & !\rum|altsyncram_component|auto_generated|q_a [8])) # 
// (!\rum|altsyncram_component|auto_generated|q_a [9] & (\rum|altsyncram_component|auto_generated|q_a [7] & \rum|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\rum|altsyncram_component|auto_generated|q_a [6]),
	.datab(\rum|altsyncram_component|auto_generated|q_a [9]),
	.datac(\rum|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rum|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\binBCD|add7|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \binBCD|add7|ADD3_out[0] .lut_mask = 16'h18A6;
defparam \binBCD|add7|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add8|ADD3_out[2]~0 (
// Equation(s):
// \binBCD|add8|ADD3_out[2]~0_combout  = (\rum|altsyncram_component|auto_generated|q_a [5] & (\binBCD|add7|ADD3_out[2]~0_combout )) # (!\rum|altsyncram_component|auto_generated|q_a [5] & (((\binBCD|add7|ADD3_out[1]~1_combout  & !\binBCD|add7|ADD3_out [0]))))

	.dataa(\binBCD|add7|ADD3_out[2]~0_combout ),
	.datab(\rum|altsyncram_component|auto_generated|q_a [5]),
	.datac(\binBCD|add7|ADD3_out[1]~1_combout ),
	.datad(\binBCD|add7|ADD3_out [0]),
	.cin(gnd),
	.combout(\binBCD|add8|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add8|ADD3_out[2]~0 .lut_mask = 16'h88B8;
defparam \binBCD|add8|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add9|ADD3_out[1]~1 (
// Equation(s):
// \binBCD|add9|ADD3_out[1]~1_combout  = (\rum|altsyncram_component|auto_generated|q_a [4] & (\binBCD|add8|ADD3_out [0])) # (!\rum|altsyncram_component|auto_generated|q_a [4] & ((\binBCD|add8|ADD3_out[2]~0_combout ) # ((\binBCD|add8|ADD3_out [0] & 
// !\binBCD|add8|ADD3_out[1]~1_combout ))))

	.dataa(\binBCD|add8|ADD3_out [0]),
	.datab(\binBCD|add8|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add8|ADD3_out[1]~1_combout ),
	.datad(\rum|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\binBCD|add9|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add9|ADD3_out[1]~1 .lut_mask = 16'hAACE;
defparam \binBCD|add9|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \rum|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cr|LPM_COUNTER_component|auto_generated|safe_q [3],\cr|LPM_COUNTER_component|auto_generated|safe_q [2],\cr|LPM_COUNTER_component|auto_generated|safe_q [1],\cr|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rum|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ROM.mif";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM:rum|altsyncram:altsyncram_component|altsyncram_8g71:auto_generated|ALTSYNCRAM";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 15;
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16;
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 10;
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \rum|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add10|ADD3_out[1]~1 (
// Equation(s):
// \binBCD|add10|ADD3_out[1]~1_combout  = (\rum|altsyncram_component|auto_generated|q_a [3] & (\binBCD|add9|ADD3_out [0])) # (!\rum|altsyncram_component|auto_generated|q_a [3] & ((\binBCD|add9|ADD3_out[2]~0_combout ) # ((\binBCD|add9|ADD3_out [0] & 
// !\binBCD|add9|ADD3_out[1]~1_combout ))))

	.dataa(\binBCD|add9|ADD3_out [0]),
	.datab(\binBCD|add9|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add9|ADD3_out[1]~1_combout ),
	.datad(\rum|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\binBCD|add10|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add10|ADD3_out[1]~1 .lut_mask = 16'hAACE;
defparam \binBCD|add10|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add10|ADD3_out[0] (
// Equation(s):
// \binBCD|add10|ADD3_out [0] = (\binBCD|add9|ADD3_out[2]~0_combout  & (((!\rum|altsyncram_component|auto_generated|q_a [3])))) # (!\binBCD|add9|ADD3_out[2]~0_combout  & ((\binBCD|add9|ADD3_out[1]~1_combout  & (\binBCD|add9|ADD3_out [0] & 
// !\rum|altsyncram_component|auto_generated|q_a [3])) # (!\binBCD|add9|ADD3_out[1]~1_combout  & ((\rum|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\binBCD|add9|ADD3_out [0]),
	.datab(\binBCD|add9|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add9|ADD3_out[1]~1_combout ),
	.datad(\rum|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\binBCD|add10|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \binBCD|add10|ADD3_out[0] .lut_mask = 16'h03EC;
defparam \binBCD|add10|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add11|ADD3_out[2]~0 (
// Equation(s):
// \binBCD|add11|ADD3_out[2]~0_combout  = (\rum|altsyncram_component|auto_generated|q_a [2] & (\binBCD|add10|ADD3_out[2]~0_combout )) # (!\rum|altsyncram_component|auto_generated|q_a [2] & (((\binBCD|add10|ADD3_out[1]~1_combout  & !\binBCD|add10|ADD3_out 
// [0]))))

	.dataa(\binBCD|add10|ADD3_out[2]~0_combout ),
	.datab(\rum|altsyncram_component|auto_generated|q_a [2]),
	.datac(\binBCD|add10|ADD3_out[1]~1_combout ),
	.datad(\binBCD|add10|ADD3_out [0]),
	.cin(gnd),
	.combout(\binBCD|add11|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add11|ADD3_out[2]~0 .lut_mask = 16'h88B8;
defparam \binBCD|add11|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add9|ADD3_out[0] (
// Equation(s):
// \binBCD|add9|ADD3_out [0] = (\binBCD|add8|ADD3_out[2]~0_combout  & (((!\rum|altsyncram_component|auto_generated|q_a [4])))) # (!\binBCD|add8|ADD3_out[2]~0_combout  & ((\binBCD|add8|ADD3_out[1]~1_combout  & (\binBCD|add8|ADD3_out [0] & 
// !\rum|altsyncram_component|auto_generated|q_a [4])) # (!\binBCD|add8|ADD3_out[1]~1_combout  & ((\rum|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\binBCD|add8|ADD3_out [0]),
	.datab(\binBCD|add8|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add8|ADD3_out[1]~1_combout ),
	.datad(\rum|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\binBCD|add9|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \binBCD|add9|ADD3_out[0] .lut_mask = 16'h03EC;
defparam \binBCD|add9|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add10|ADD3_out[2]~0 (
// Equation(s):
// \binBCD|add10|ADD3_out[2]~0_combout  = (\rum|altsyncram_component|auto_generated|q_a [3] & (\binBCD|add9|ADD3_out[2]~0_combout )) # (!\rum|altsyncram_component|auto_generated|q_a [3] & (((\binBCD|add9|ADD3_out[1]~1_combout  & !\binBCD|add9|ADD3_out 
// [0]))))

	.dataa(\binBCD|add9|ADD3_out[2]~0_combout ),
	.datab(\rum|altsyncram_component|auto_generated|q_a [3]),
	.datac(\binBCD|add9|ADD3_out[1]~1_combout ),
	.datad(\binBCD|add9|ADD3_out [0]),
	.cin(gnd),
	.combout(\binBCD|add10|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add10|ADD3_out[2]~0 .lut_mask = 16'h88B8;
defparam \binBCD|add10|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add11|ADD3_out[1]~1 (
// Equation(s):
// \binBCD|add11|ADD3_out[1]~1_combout  = (\rum|altsyncram_component|auto_generated|q_a [2] & (\binBCD|add10|ADD3_out [0])) # (!\rum|altsyncram_component|auto_generated|q_a [2] & ((\binBCD|add10|ADD3_out[2]~0_combout ) # ((\binBCD|add10|ADD3_out [0] & 
// !\binBCD|add10|ADD3_out[1]~1_combout ))))

	.dataa(\binBCD|add10|ADD3_out [0]),
	.datab(\binBCD|add10|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add10|ADD3_out[1]~1_combout ),
	.datad(\rum|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\binBCD|add11|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add11|ADD3_out[1]~1 .lut_mask = 16'hAACE;
defparam \binBCD|add11|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \rum|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cr|LPM_COUNTER_component|auto_generated|safe_q [3],\cr|LPM_COUNTER_component|auto_generated|safe_q [2],\cr|LPM_COUNTER_component|auto_generated|safe_q [1],\cr|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rum|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ROM.mif";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ROM:rum|altsyncram:altsyncram_component|altsyncram_8g71:auto_generated|ALTSYNCRAM";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 15;
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16;
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 10;
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \rum|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 16'h000C;
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add12|ADD3_out[0] (
// Equation(s):
// \binBCD|add12|ADD3_out [0] = (\binBCD|add11|ADD3_out[2]~0_combout  & (((!\rum|altsyncram_component|auto_generated|q_a [1])))) # (!\binBCD|add11|ADD3_out[2]~0_combout  & ((\binBCD|add11|ADD3_out[1]~1_combout  & (\binBCD|add11|ADD3_out [0] & 
// !\rum|altsyncram_component|auto_generated|q_a [1])) # (!\binBCD|add11|ADD3_out[1]~1_combout  & ((\rum|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\binBCD|add11|ADD3_out [0]),
	.datab(\binBCD|add11|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add11|ADD3_out[1]~1_combout ),
	.datad(\rum|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\binBCD|add12|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \binBCD|add12|ADD3_out[0] .lut_mask = 16'h03EC;
defparam \binBCD|add12|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add11|ADD3_out[0] (
// Equation(s):
// \binBCD|add11|ADD3_out [0] = (\binBCD|add10|ADD3_out[2]~0_combout  & (((!\rum|altsyncram_component|auto_generated|q_a [2])))) # (!\binBCD|add10|ADD3_out[2]~0_combout  & ((\binBCD|add10|ADD3_out[1]~1_combout  & (\binBCD|add10|ADD3_out [0] & 
// !\rum|altsyncram_component|auto_generated|q_a [2])) # (!\binBCD|add10|ADD3_out[1]~1_combout  & ((\rum|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\binBCD|add10|ADD3_out [0]),
	.datab(\binBCD|add10|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add10|ADD3_out[1]~1_combout ),
	.datad(\rum|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\binBCD|add11|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \binBCD|add11|ADD3_out[0] .lut_mask = 16'h03EC;
defparam \binBCD|add11|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add12|ADD3_out[2]~0 (
// Equation(s):
// \binBCD|add12|ADD3_out[2]~0_combout  = (\rum|altsyncram_component|auto_generated|q_a [1] & (\binBCD|add11|ADD3_out[2]~0_combout )) # (!\rum|altsyncram_component|auto_generated|q_a [1] & (((\binBCD|add11|ADD3_out[1]~1_combout  & !\binBCD|add11|ADD3_out 
// [0]))))

	.dataa(\binBCD|add11|ADD3_out[2]~0_combout ),
	.datab(\rum|altsyncram_component|auto_generated|q_a [1]),
	.datac(\binBCD|add11|ADD3_out[1]~1_combout ),
	.datad(\binBCD|add11|ADD3_out [0]),
	.cin(gnd),
	.combout(\binBCD|add12|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add12|ADD3_out[2]~0 .lut_mask = 16'h88B8;
defparam \binBCD|add12|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \rum|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cr|LPM_COUNTER_component|auto_generated|safe_q [3],\cr|LPM_COUNTER_component|auto_generated|safe_q [2],\cr|LPM_COUNTER_component|auto_generated|safe_q [1],\cr|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rum|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ROM.mif";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM:rum|altsyncram:altsyncram_component|altsyncram_8g71:auto_generated|ALTSYNCRAM";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \rum|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 16'h000F;
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add12|ADD3_out[1]~1 (
// Equation(s):
// \binBCD|add12|ADD3_out[1]~1_combout  = (\rum|altsyncram_component|auto_generated|q_a [1] & (\binBCD|add11|ADD3_out [0])) # (!\rum|altsyncram_component|auto_generated|q_a [1] & ((\binBCD|add11|ADD3_out[2]~0_combout ) # ((\binBCD|add11|ADD3_out [0] & 
// !\binBCD|add11|ADD3_out[1]~1_combout ))))

	.dataa(\binBCD|add11|ADD3_out [0]),
	.datab(\binBCD|add11|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add11|ADD3_out[1]~1_combout ),
	.datad(\rum|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\binBCD|add12|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add12|ADD3_out[1]~1 .lut_mask = 16'hAACE;
defparam \binBCD|add12|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp1|SD~0 (
// Equation(s):
// \disp1|SD~0_combout  = (\binBCD|add12|ADD3_out [0]) # ((\binBCD|add12|ADD3_out[2]~0_combout ) # (\rum|altsyncram_component|auto_generated|q_a [0] $ (!\binBCD|add12|ADD3_out[1]~1_combout )))

	.dataa(\binBCD|add12|ADD3_out [0]),
	.datab(\binBCD|add12|ADD3_out[2]~0_combout ),
	.datac(\rum|altsyncram_component|auto_generated|q_a [0]),
	.datad(\binBCD|add12|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\disp1|SD~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~0 .lut_mask = 16'hFEEF;
defparam \disp1|SD~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp1|SD~1 (
// Equation(s):
// \disp1|SD~1_combout  = (\binBCD|add12|ADD3_out[2]~0_combout ) # ((\binBCD|add12|ADD3_out [0] $ (!\rum|altsyncram_component|auto_generated|q_a [0])) # (!\binBCD|add12|ADD3_out[1]~1_combout ))

	.dataa(\binBCD|add12|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add12|ADD3_out [0]),
	.datac(\rum|altsyncram_component|auto_generated|q_a [0]),
	.datad(\binBCD|add12|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\disp1|SD~1_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~1 .lut_mask = 16'hEBFF;
defparam \disp1|SD~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp1|SD~2 (
// Equation(s):
// \disp1|SD~2_combout  = (\rum|altsyncram_component|auto_generated|q_a [0]) # (((\binBCD|add12|ADD3_out[1]~1_combout  & !\binBCD|add12|ADD3_out[2]~0_combout )) # (!\binBCD|add12|ADD3_out [0]))

	.dataa(\rum|altsyncram_component|auto_generated|q_a [0]),
	.datab(\binBCD|add12|ADD3_out[1]~1_combout ),
	.datac(\binBCD|add12|ADD3_out[2]~0_combout ),
	.datad(\binBCD|add12|ADD3_out [0]),
	.cin(gnd),
	.combout(\disp1|SD~2_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~2 .lut_mask = 16'hAEFF;
defparam \disp1|SD~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp1|SD~3 (
// Equation(s):
// \disp1|SD~3_combout  = (\binBCD|add12|ADD3_out [0] & ((!\binBCD|add12|ADD3_out[1]~1_combout ) # (!\rum|altsyncram_component|auto_generated|q_a [0]))) # (!\binBCD|add12|ADD3_out [0] & (\rum|altsyncram_component|auto_generated|q_a [0] $ 
// (!\binBCD|add12|ADD3_out[1]~1_combout )))

	.dataa(vcc),
	.datab(\binBCD|add12|ADD3_out [0]),
	.datac(\rum|altsyncram_component|auto_generated|q_a [0]),
	.datad(\binBCD|add12|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\disp1|SD~3_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~3 .lut_mask = 16'h3CCF;
defparam \disp1|SD~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp1|SD~4 (
// Equation(s):
// \disp1|SD~4_combout  = (!\rum|altsyncram_component|auto_generated|q_a [0] & ((\binBCD|add12|ADD3_out [0]) # (!\binBCD|add12|ADD3_out[1]~1_combout )))

	.dataa(\binBCD|add12|ADD3_out [0]),
	.datab(vcc),
	.datac(\binBCD|add12|ADD3_out[1]~1_combout ),
	.datad(\rum|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\disp1|SD~4_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~4 .lut_mask = 16'h00AF;
defparam \disp1|SD~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp1|SD~5 (
// Equation(s):
// \disp1|SD~5_combout  = (\binBCD|add12|ADD3_out[2]~0_combout ) # ((\binBCD|add12|ADD3_out[1]~1_combout  & ((!\rum|altsyncram_component|auto_generated|q_a [0]) # (!\binBCD|add12|ADD3_out [0]))) # (!\binBCD|add12|ADD3_out[1]~1_combout  & 
// (!\binBCD|add12|ADD3_out [0] & !\rum|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\binBCD|add12|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add12|ADD3_out[1]~1_combout ),
	.datac(\binBCD|add12|ADD3_out [0]),
	.datad(\rum|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\disp1|SD~5_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~5 .lut_mask = 16'hAEEF;
defparam \disp1|SD~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp1|SD~6 (
// Equation(s):
// \disp1|SD~6_combout  = (\binBCD|add12|ADD3_out[2]~0_combout ) # ((\binBCD|add12|ADD3_out [0] & ((!\rum|altsyncram_component|auto_generated|q_a [0]) # (!\binBCD|add12|ADD3_out[1]~1_combout ))) # (!\binBCD|add12|ADD3_out [0] & 
// (\binBCD|add12|ADD3_out[1]~1_combout )))

	.dataa(\binBCD|add12|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add12|ADD3_out [0]),
	.datac(\binBCD|add12|ADD3_out[1]~1_combout ),
	.datad(\rum|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\disp1|SD~6_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~6 .lut_mask = 16'hBEFE;
defparam \disp1|SD~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add11|ADD3_out[3] (
// Equation(s):
// \binBCD|add11|ADD3_out [3] = (\binBCD|add10|ADD3_out[2]~0_combout ) # ((\binBCD|add10|ADD3_out[1]~1_combout  & ((\rum|altsyncram_component|auto_generated|q_a [2]) # (\binBCD|add10|ADD3_out [0]))))

	.dataa(\binBCD|add10|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add10|ADD3_out[1]~1_combout ),
	.datac(\rum|altsyncram_component|auto_generated|q_a [2]),
	.datad(\binBCD|add10|ADD3_out [0]),
	.cin(gnd),
	.combout(\binBCD|add11|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \binBCD|add11|ADD3_out[3] .lut_mask = 16'hEEEA;
defparam \binBCD|add11|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add6|ADD3_out[3]~0 (
// Equation(s):
// \binBCD|add6|ADD3_out[3]~0_combout  = ((!\rum|altsyncram_component|auto_generated|q_a [8] & !\rum|altsyncram_component|auto_generated|q_a [7])) # (!\rum|altsyncram_component|auto_generated|q_a [9])

	.dataa(vcc),
	.datab(\rum|altsyncram_component|auto_generated|q_a [8]),
	.datac(\rum|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rum|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\binBCD|add6|ADD3_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add6|ADD3_out[3]~0 .lut_mask = 16'h03FF;
defparam \binBCD|add6|ADD3_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add8|ADD3_out[3] (
// Equation(s):
// \binBCD|add8|ADD3_out [3] = (\binBCD|add7|ADD3_out[2]~0_combout ) # ((\binBCD|add7|ADD3_out[1]~1_combout  & ((\rum|altsyncram_component|auto_generated|q_a [5]) # (\binBCD|add7|ADD3_out [0]))))

	.dataa(\binBCD|add7|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add7|ADD3_out[1]~1_combout ),
	.datac(\rum|altsyncram_component|auto_generated|q_a [5]),
	.datad(\binBCD|add7|ADD3_out [0]),
	.cin(gnd),
	.combout(\binBCD|add8|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \binBCD|add8|ADD3_out[3] .lut_mask = 16'hEEEA;
defparam \binBCD|add8|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add9|ADD3_out[3]~2 (
// Equation(s):
// \binBCD|add9|ADD3_out[3]~2_combout  = (\binBCD|add8|ADD3_out[2]~0_combout ) # ((\binBCD|add8|ADD3_out[1]~1_combout  & ((\rum|altsyncram_component|auto_generated|q_a [4]) # (\binBCD|add8|ADD3_out [0]))))

	.dataa(\binBCD|add8|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add8|ADD3_out[1]~1_combout ),
	.datac(\rum|altsyncram_component|auto_generated|q_a [4]),
	.datad(\binBCD|add8|ADD3_out [0]),
	.cin(gnd),
	.combout(\binBCD|add9|ADD3_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add9|ADD3_out[3]~2 .lut_mask = 16'hEEEA;
defparam \binBCD|add9|ADD3_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add20|ADD3_out[2]~0 (
// Equation(s):
// \binBCD|add20|ADD3_out[2]~0_combout  = (\binBCD|add7|ADD3_out[3]~2_combout  & (!\binBCD|add9|ADD3_out[3]~2_combout  & (\binBCD|add6|ADD3_out[3]~0_combout  $ (\binBCD|add8|ADD3_out [3])))) # (!\binBCD|add7|ADD3_out[3]~2_combout  & 
// (!\binBCD|add6|ADD3_out[3]~0_combout  & (!\binBCD|add8|ADD3_out [3] & \binBCD|add9|ADD3_out[3]~2_combout )))

	.dataa(\binBCD|add7|ADD3_out[3]~2_combout ),
	.datab(\binBCD|add6|ADD3_out[3]~0_combout ),
	.datac(\binBCD|add8|ADD3_out [3]),
	.datad(\binBCD|add9|ADD3_out[3]~2_combout ),
	.cin(gnd),
	.combout(\binBCD|add20|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add20|ADD3_out[2]~0 .lut_mask = 16'h0128;
defparam \binBCD|add20|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add7|ADD3_out[3]~2 (
// Equation(s):
// \binBCD|add7|ADD3_out[3]~2_combout  = (\rum|altsyncram_component|auto_generated|q_a [8] & ((\rum|altsyncram_component|auto_generated|q_a [6] & ((\rum|altsyncram_component|auto_generated|q_a [7]) # (!\rum|altsyncram_component|auto_generated|q_a [9]))) # 
// (!\rum|altsyncram_component|auto_generated|q_a [6] & (\rum|altsyncram_component|auto_generated|q_a [7] & !\rum|altsyncram_component|auto_generated|q_a [9])))) # (!\rum|altsyncram_component|auto_generated|q_a [8] & 
// (((!\rum|altsyncram_component|auto_generated|q_a [7] & \rum|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\rum|altsyncram_component|auto_generated|q_a [6]),
	.datab(\rum|altsyncram_component|auto_generated|q_a [8]),
	.datac(\rum|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rum|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\binBCD|add7|ADD3_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add7|ADD3_out[3]~2 .lut_mask = 16'h83C8;
defparam \binBCD|add7|ADD3_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add20|ADD3_out[1]~1 (
// Equation(s):
// \binBCD|add20|ADD3_out[1]~1_combout  = (\binBCD|add6|ADD3_out[3]~0_combout  & (\binBCD|add8|ADD3_out [3] & ((\binBCD|add9|ADD3_out[3]~2_combout ) # (!\binBCD|add7|ADD3_out[3]~2_combout )))) # (!\binBCD|add6|ADD3_out[3]~0_combout  & (!\binBCD|add8|ADD3_out 
// [3] & ((\binBCD|add7|ADD3_out[3]~2_combout ) # (!\binBCD|add9|ADD3_out[3]~2_combout ))))

	.dataa(\binBCD|add9|ADD3_out[3]~2_combout ),
	.datab(\binBCD|add6|ADD3_out[3]~0_combout ),
	.datac(\binBCD|add8|ADD3_out [3]),
	.datad(\binBCD|add7|ADD3_out[3]~2_combout ),
	.cin(gnd),
	.combout(\binBCD|add20|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add20|ADD3_out[1]~1 .lut_mask = 16'h83C1;
defparam \binBCD|add20|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add10|ADD3_out[3] (
// Equation(s):
// \binBCD|add10|ADD3_out [3] = (\binBCD|add9|ADD3_out[2]~0_combout ) # ((\binBCD|add9|ADD3_out[1]~1_combout  & ((\rum|altsyncram_component|auto_generated|q_a [3]) # (\binBCD|add9|ADD3_out [0]))))

	.dataa(\binBCD|add9|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add9|ADD3_out[1]~1_combout ),
	.datac(\rum|altsyncram_component|auto_generated|q_a [3]),
	.datad(\binBCD|add9|ADD3_out [0]),
	.cin(gnd),
	.combout(\binBCD|add10|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \binBCD|add10|ADD3_out[3] .lut_mask = 16'hEEEA;
defparam \binBCD|add10|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add21|ADD3_out[1]~1 (
// Equation(s):
// \binBCD|add21|ADD3_out[1]~1_combout  = (\binBCD|add10|ADD3_out [3] & (\binBCD|add20|ADD3_out[0]~2_combout )) # (!\binBCD|add10|ADD3_out [3] & ((\binBCD|add20|ADD3_out[2]~0_combout ) # ((\binBCD|add20|ADD3_out[0]~2_combout  & 
// !\binBCD|add20|ADD3_out[1]~1_combout ))))

	.dataa(\binBCD|add20|ADD3_out[0]~2_combout ),
	.datab(\binBCD|add20|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add20|ADD3_out[1]~1_combout ),
	.datad(\binBCD|add10|ADD3_out [3]),
	.cin(gnd),
	.combout(\binBCD|add21|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add21|ADD3_out[1]~1 .lut_mask = 16'hAACE;
defparam \binBCD|add21|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add21|ADD3_out[0]~2 (
// Equation(s):
// \binBCD|add21|ADD3_out[0]~2_combout  = (\binBCD|add20|ADD3_out[2]~0_combout  & (((!\binBCD|add10|ADD3_out [3])))) # (!\binBCD|add20|ADD3_out[2]~0_combout  & ((\binBCD|add20|ADD3_out[1]~1_combout  & (\binBCD|add20|ADD3_out[0]~2_combout  & 
// !\binBCD|add10|ADD3_out [3])) # (!\binBCD|add20|ADD3_out[1]~1_combout  & ((\binBCD|add10|ADD3_out [3])))))

	.dataa(\binBCD|add20|ADD3_out[0]~2_combout ),
	.datab(\binBCD|add20|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add20|ADD3_out[1]~1_combout ),
	.datad(\binBCD|add10|ADD3_out [3]),
	.cin(gnd),
	.combout(\binBCD|add21|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add21|ADD3_out[0]~2 .lut_mask = 16'h03EC;
defparam \binBCD|add21|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add22|ADD3_out[2]~0 (
// Equation(s):
// \binBCD|add22|ADD3_out[2]~0_combout  = (\binBCD|add11|ADD3_out [3] & (\binBCD|add21|ADD3_out[2]~0_combout )) # (!\binBCD|add11|ADD3_out [3] & (((\binBCD|add21|ADD3_out[1]~1_combout  & !\binBCD|add21|ADD3_out[0]~2_combout ))))

	.dataa(\binBCD|add21|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add11|ADD3_out [3]),
	.datac(\binBCD|add21|ADD3_out[1]~1_combout ),
	.datad(\binBCD|add21|ADD3_out[0]~2_combout ),
	.cin(gnd),
	.combout(\binBCD|add22|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add22|ADD3_out[2]~0 .lut_mask = 16'h88B8;
defparam \binBCD|add22|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add20|ADD3_out[0]~2 (
// Equation(s):
// \binBCD|add20|ADD3_out[0]~2_combout  = (\binBCD|add9|ADD3_out[3]~2_combout  & (\binBCD|add7|ADD3_out[3]~2_combout  $ (((\binBCD|add6|ADD3_out[3]~0_combout ) # (\binBCD|add8|ADD3_out [3]))))) # (!\binBCD|add9|ADD3_out[3]~2_combout  & 
// ((\binBCD|add6|ADD3_out[3]~0_combout  & (\binBCD|add8|ADD3_out [3] & \binBCD|add7|ADD3_out[3]~2_combout )) # (!\binBCD|add6|ADD3_out[3]~0_combout  & (!\binBCD|add8|ADD3_out [3] & !\binBCD|add7|ADD3_out[3]~2_combout ))))

	.dataa(\binBCD|add6|ADD3_out[3]~0_combout ),
	.datab(\binBCD|add8|ADD3_out [3]),
	.datac(\binBCD|add9|ADD3_out[3]~2_combout ),
	.datad(\binBCD|add7|ADD3_out[3]~2_combout ),
	.cin(gnd),
	.combout(\binBCD|add20|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add20|ADD3_out[0]~2 .lut_mask = 16'h18E1;
defparam \binBCD|add20|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add21|ADD3_out[2]~0 (
// Equation(s):
// \binBCD|add21|ADD3_out[2]~0_combout  = (\binBCD|add10|ADD3_out [3] & (\binBCD|add20|ADD3_out[2]~0_combout )) # (!\binBCD|add10|ADD3_out [3] & (((\binBCD|add20|ADD3_out[1]~1_combout  & !\binBCD|add20|ADD3_out[0]~2_combout ))))

	.dataa(\binBCD|add20|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add10|ADD3_out [3]),
	.datac(\binBCD|add20|ADD3_out[1]~1_combout ),
	.datad(\binBCD|add20|ADD3_out[0]~2_combout ),
	.cin(gnd),
	.combout(\binBCD|add21|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add21|ADD3_out[2]~0 .lut_mask = 16'h88B8;
defparam \binBCD|add21|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add22|ADD3_out[0]~1 (
// Equation(s):
// \binBCD|add22|ADD3_out[0]~1_combout  = (\binBCD|add21|ADD3_out[2]~0_combout  & (((!\binBCD|add11|ADD3_out [3])))) # (!\binBCD|add21|ADD3_out[2]~0_combout  & ((\binBCD|add21|ADD3_out[1]~1_combout  & (\binBCD|add21|ADD3_out[0]~2_combout  & 
// !\binBCD|add11|ADD3_out [3])) # (!\binBCD|add21|ADD3_out[1]~1_combout  & ((\binBCD|add11|ADD3_out [3])))))

	.dataa(\binBCD|add21|ADD3_out[0]~2_combout ),
	.datab(\binBCD|add21|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add21|ADD3_out[1]~1_combout ),
	.datad(\binBCD|add11|ADD3_out [3]),
	.cin(gnd),
	.combout(\binBCD|add22|ADD3_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add22|ADD3_out[0]~1 .lut_mask = 16'h03EC;
defparam \binBCD|add22|ADD3_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add22|ADD3_out[1]~2 (
// Equation(s):
// \binBCD|add22|ADD3_out[1]~2_combout  = (\binBCD|add11|ADD3_out [3] & (\binBCD|add21|ADD3_out[0]~2_combout )) # (!\binBCD|add11|ADD3_out [3] & ((\binBCD|add21|ADD3_out[2]~0_combout ) # ((\binBCD|add21|ADD3_out[0]~2_combout  & 
// !\binBCD|add21|ADD3_out[1]~1_combout ))))

	.dataa(\binBCD|add21|ADD3_out[0]~2_combout ),
	.datab(\binBCD|add21|ADD3_out[2]~0_combout ),
	.datac(\binBCD|add21|ADD3_out[1]~1_combout ),
	.datad(\binBCD|add11|ADD3_out [3]),
	.cin(gnd),
	.combout(\binBCD|add22|ADD3_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add22|ADD3_out[1]~2 .lut_mask = 16'hAACE;
defparam \binBCD|add22|ADD3_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add12|ADD3_out[3]~2 (
// Equation(s):
// \binBCD|add12|ADD3_out[3]~2_combout  = (\binBCD|add11|ADD3_out[2]~0_combout ) # ((\binBCD|add11|ADD3_out[1]~1_combout  & ((\rum|altsyncram_component|auto_generated|q_a [1]) # (\binBCD|add11|ADD3_out [0]))))

	.dataa(\binBCD|add11|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add11|ADD3_out[1]~1_combout ),
	.datac(\rum|altsyncram_component|auto_generated|q_a [1]),
	.datad(\binBCD|add11|ADD3_out [0]),
	.cin(gnd),
	.combout(\binBCD|add12|ADD3_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add12|ADD3_out[3]~2 .lut_mask = 16'hEEEA;
defparam \binBCD|add12|ADD3_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp2|SD~0 (
// Equation(s):
// \disp2|SD~0_combout  = (\binBCD|add22|ADD3_out[2]~0_combout ) # ((\binBCD|add22|ADD3_out[0]~1_combout ) # (\binBCD|add22|ADD3_out[1]~2_combout  $ (!\binBCD|add12|ADD3_out[3]~2_combout )))

	.dataa(\binBCD|add22|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add22|ADD3_out[0]~1_combout ),
	.datac(\binBCD|add22|ADD3_out[1]~2_combout ),
	.datad(\binBCD|add12|ADD3_out[3]~2_combout ),
	.cin(gnd),
	.combout(\disp2|SD~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~0 .lut_mask = 16'hFEEF;
defparam \disp2|SD~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp2|SD~1 (
// Equation(s):
// \disp2|SD~1_combout  = (\binBCD|add22|ADD3_out[2]~0_combout ) # ((\binBCD|add12|ADD3_out[3]~2_combout  $ (!\binBCD|add22|ADD3_out[0]~1_combout )) # (!\binBCD|add22|ADD3_out[1]~2_combout ))

	.dataa(\binBCD|add22|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add12|ADD3_out[3]~2_combout ),
	.datac(\binBCD|add22|ADD3_out[0]~1_combout ),
	.datad(\binBCD|add22|ADD3_out[1]~2_combout ),
	.cin(gnd),
	.combout(\disp2|SD~1_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~1 .lut_mask = 16'hEBFF;
defparam \disp2|SD~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp2|SD~2 (
// Equation(s):
// \disp2|SD~2_combout  = (\binBCD|add12|ADD3_out[3]~2_combout ) # (((\binBCD|add22|ADD3_out[1]~2_combout  & !\binBCD|add22|ADD3_out[2]~0_combout )) # (!\binBCD|add22|ADD3_out[0]~1_combout ))

	.dataa(\binBCD|add12|ADD3_out[3]~2_combout ),
	.datab(\binBCD|add22|ADD3_out[1]~2_combout ),
	.datac(\binBCD|add22|ADD3_out[2]~0_combout ),
	.datad(\binBCD|add22|ADD3_out[0]~1_combout ),
	.cin(gnd),
	.combout(\disp2|SD~2_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~2 .lut_mask = 16'hAEFF;
defparam \disp2|SD~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp2|SD~3 (
// Equation(s):
// \disp2|SD~3_combout  = (\binBCD|add22|ADD3_out[0]~1_combout  & ((!\binBCD|add12|ADD3_out[3]~2_combout ) # (!\binBCD|add22|ADD3_out[1]~2_combout ))) # (!\binBCD|add22|ADD3_out[0]~1_combout  & (\binBCD|add22|ADD3_out[1]~2_combout  $ 
// (!\binBCD|add12|ADD3_out[3]~2_combout )))

	.dataa(vcc),
	.datab(\binBCD|add22|ADD3_out[0]~1_combout ),
	.datac(\binBCD|add22|ADD3_out[1]~2_combout ),
	.datad(\binBCD|add12|ADD3_out[3]~2_combout ),
	.cin(gnd),
	.combout(\disp2|SD~3_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~3 .lut_mask = 16'h3CCF;
defparam \disp2|SD~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp2|SD~4 (
// Equation(s):
// \disp2|SD~4_combout  = (!\binBCD|add12|ADD3_out[3]~2_combout  & ((\binBCD|add22|ADD3_out[0]~1_combout ) # (!\binBCD|add22|ADD3_out[1]~2_combout )))

	.dataa(\binBCD|add22|ADD3_out[0]~1_combout ),
	.datab(vcc),
	.datac(\binBCD|add22|ADD3_out[1]~2_combout ),
	.datad(\binBCD|add12|ADD3_out[3]~2_combout ),
	.cin(gnd),
	.combout(\disp2|SD~4_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~4 .lut_mask = 16'h00AF;
defparam \disp2|SD~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp2|SD~5 (
// Equation(s):
// \disp2|SD~5_combout  = (\binBCD|add22|ADD3_out[2]~0_combout ) # ((\binBCD|add22|ADD3_out[1]~2_combout  & ((!\binBCD|add22|ADD3_out[0]~1_combout ) # (!\binBCD|add12|ADD3_out[3]~2_combout ))) # (!\binBCD|add22|ADD3_out[1]~2_combout  & 
// (!\binBCD|add12|ADD3_out[3]~2_combout  & !\binBCD|add22|ADD3_out[0]~1_combout )))

	.dataa(\binBCD|add22|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add22|ADD3_out[1]~2_combout ),
	.datac(\binBCD|add12|ADD3_out[3]~2_combout ),
	.datad(\binBCD|add22|ADD3_out[0]~1_combout ),
	.cin(gnd),
	.combout(\disp2|SD~5_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~5 .lut_mask = 16'hAEEF;
defparam \disp2|SD~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp2|SD~6 (
// Equation(s):
// \disp2|SD~6_combout  = (\binBCD|add22|ADD3_out[2]~0_combout ) # ((\binBCD|add22|ADD3_out[1]~2_combout  & ((!\binBCD|add12|ADD3_out[3]~2_combout ) # (!\binBCD|add22|ADD3_out[0]~1_combout ))) # (!\binBCD|add22|ADD3_out[1]~2_combout  & 
// (\binBCD|add22|ADD3_out[0]~1_combout )))

	.dataa(\binBCD|add22|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add22|ADD3_out[1]~2_combout ),
	.datac(\binBCD|add22|ADD3_out[0]~1_combout ),
	.datad(\binBCD|add12|ADD3_out[3]~2_combout ),
	.cin(gnd),
	.combout(\disp2|SD~6_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~6 .lut_mask = 16'hBEFE;
defparam \disp2|SD~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add29|ADD3_out[0]~0 (
// Equation(s):
// \binBCD|add29|ADD3_out[0]~0_combout  = (\binBCD|add21|ADD3_out[3]~3_combout  & ((\binBCD|add6|ADD3_out[3]~0_combout ) # ((!\binBCD|add8|ADD3_out [3] & !\binBCD|add7|ADD3_out[3]~2_combout ))))

	.dataa(\binBCD|add21|ADD3_out[3]~3_combout ),
	.datab(\binBCD|add6|ADD3_out[3]~0_combout ),
	.datac(\binBCD|add8|ADD3_out [3]),
	.datad(\binBCD|add7|ADD3_out[3]~2_combout ),
	.cin(gnd),
	.combout(\binBCD|add29|ADD3_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add29|ADD3_out[0]~0 .lut_mask = 16'h888A;
defparam \binBCD|add29|ADD3_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add21|ADD3_out[3]~3 (
// Equation(s):
// \binBCD|add21|ADD3_out[3]~3_combout  = (\binBCD|add20|ADD3_out[2]~0_combout ) # ((\binBCD|add20|ADD3_out[1]~1_combout  & ((\binBCD|add10|ADD3_out [3]) # (\binBCD|add20|ADD3_out[0]~2_combout ))))

	.dataa(\binBCD|add20|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add20|ADD3_out[1]~1_combout ),
	.datac(\binBCD|add10|ADD3_out [3]),
	.datad(\binBCD|add20|ADD3_out[0]~2_combout ),
	.cin(gnd),
	.combout(\binBCD|add21|ADD3_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add21|ADD3_out[3]~3 .lut_mask = 16'hEEEA;
defparam \binBCD|add21|ADD3_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add29|ADD3_out~1 (
// Equation(s):
// \binBCD|add29|ADD3_out~1_combout  = (!\binBCD|add6|ADD3_out[3]~0_combout  & (!\binBCD|add21|ADD3_out[3]~3_combout  & ((\binBCD|add8|ADD3_out [3]) # (\binBCD|add7|ADD3_out[3]~2_combout ))))

	.dataa(\binBCD|add8|ADD3_out [3]),
	.datab(\binBCD|add7|ADD3_out[3]~2_combout ),
	.datac(\binBCD|add6|ADD3_out[3]~0_combout ),
	.datad(\binBCD|add21|ADD3_out[3]~3_combout ),
	.cin(gnd),
	.combout(\binBCD|add29|ADD3_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \binBCD|add29|ADD3_out~1 .lut_mask = 16'h000E;
defparam \binBCD|add29|ADD3_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add20|ADD3_out[3] (
// Equation(s):
// \binBCD|add20|ADD3_out [3] = (\binBCD|add7|ADD3_out[3]~2_combout  & ((\binBCD|add9|ADD3_out[3]~2_combout  & ((\binBCD|add6|ADD3_out[3]~0_combout ) # (\binBCD|add8|ADD3_out [3]))) # (!\binBCD|add9|ADD3_out[3]~2_combout  & 
// (\binBCD|add6|ADD3_out[3]~0_combout  & \binBCD|add8|ADD3_out [3])))) # (!\binBCD|add7|ADD3_out[3]~2_combout  & (((!\binBCD|add6|ADD3_out[3]~0_combout  & !\binBCD|add8|ADD3_out [3]))))

	.dataa(\binBCD|add7|ADD3_out[3]~2_combout ),
	.datab(\binBCD|add9|ADD3_out[3]~2_combout ),
	.datac(\binBCD|add6|ADD3_out[3]~0_combout ),
	.datad(\binBCD|add8|ADD3_out [3]),
	.cin(gnd),
	.combout(\binBCD|add20|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \binBCD|add20|ADD3_out[3] .lut_mask = 16'hA885;
defparam \binBCD|add20|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \binBCD|add22|ADD3_out[3] (
// Equation(s):
// \binBCD|add22|ADD3_out [3] = (\binBCD|add21|ADD3_out[2]~0_combout ) # ((\binBCD|add21|ADD3_out[1]~1_combout  & ((\binBCD|add11|ADD3_out [3]) # (\binBCD|add21|ADD3_out[0]~2_combout ))))

	.dataa(\binBCD|add21|ADD3_out[2]~0_combout ),
	.datab(\binBCD|add21|ADD3_out[1]~1_combout ),
	.datac(\binBCD|add11|ADD3_out [3]),
	.datad(\binBCD|add21|ADD3_out[0]~2_combout ),
	.cin(gnd),
	.combout(\binBCD|add22|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \binBCD|add22|ADD3_out[3] .lut_mask = 16'hEEEA;
defparam \binBCD|add22|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp3|SD~0 (
// Equation(s):
// \disp3|SD~0_combout  = (\binBCD|add29|ADD3_out[0]~0_combout ) # ((\binBCD|add29|ADD3_out~1_combout  & ((!\binBCD|add22|ADD3_out [3]) # (!\binBCD|add20|ADD3_out [3]))) # (!\binBCD|add29|ADD3_out~1_combout  & (\binBCD|add20|ADD3_out [3] $ 
// (!\binBCD|add22|ADD3_out [3]))))

	.dataa(\binBCD|add29|ADD3_out[0]~0_combout ),
	.datab(\binBCD|add29|ADD3_out~1_combout ),
	.datac(\binBCD|add20|ADD3_out [3]),
	.datad(\binBCD|add22|ADD3_out [3]),
	.cin(gnd),
	.combout(\disp3|SD~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~0 .lut_mask = 16'hBEEF;
defparam \disp3|SD~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp3|SD~1 (
// Equation(s):
// \disp3|SD~1_combout  = (\binBCD|add29|ADD3_out~1_combout ) # ((\binBCD|add22|ADD3_out [3] $ (!\binBCD|add29|ADD3_out[0]~0_combout )) # (!\binBCD|add20|ADD3_out [3]))

	.dataa(\binBCD|add29|ADD3_out~1_combout ),
	.datab(\binBCD|add22|ADD3_out [3]),
	.datac(\binBCD|add29|ADD3_out[0]~0_combout ),
	.datad(\binBCD|add20|ADD3_out [3]),
	.cin(gnd),
	.combout(\disp3|SD~1_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~1 .lut_mask = 16'hEBFF;
defparam \disp3|SD~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp3|SD~2 (
// Equation(s):
// \disp3|SD~2_combout  = (\binBCD|add22|ADD3_out [3]) # (((\binBCD|add20|ADD3_out [3] & !\binBCD|add29|ADD3_out~1_combout )) # (!\binBCD|add29|ADD3_out[0]~0_combout ))

	.dataa(\binBCD|add22|ADD3_out [3]),
	.datab(\binBCD|add20|ADD3_out [3]),
	.datac(\binBCD|add29|ADD3_out~1_combout ),
	.datad(\binBCD|add29|ADD3_out[0]~0_combout ),
	.cin(gnd),
	.combout(\disp3|SD~2_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~2 .lut_mask = 16'hAEFF;
defparam \disp3|SD~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp3|SD~3 (
// Equation(s):
// \disp3|SD~3_combout  = (\binBCD|add29|ADD3_out[0]~0_combout  & ((\binBCD|add29|ADD3_out~1_combout ) # ((!\binBCD|add22|ADD3_out [3]) # (!\binBCD|add20|ADD3_out [3])))) # (!\binBCD|add29|ADD3_out[0]~0_combout  & (\binBCD|add22|ADD3_out [3] $ 
// (((\binBCD|add29|ADD3_out~1_combout ) # (!\binBCD|add20|ADD3_out [3])))))

	.dataa(\binBCD|add29|ADD3_out[0]~0_combout ),
	.datab(\binBCD|add29|ADD3_out~1_combout ),
	.datac(\binBCD|add20|ADD3_out [3]),
	.datad(\binBCD|add22|ADD3_out [3]),
	.cin(gnd),
	.combout(\disp3|SD~3_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~3 .lut_mask = 16'h9AEF;
defparam \disp3|SD~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp3|SD~4 (
// Equation(s):
// \disp3|SD~4_combout  = (!\binBCD|add22|ADD3_out [3] & ((\binBCD|add29|ADD3_out~1_combout ) # ((\binBCD|add29|ADD3_out[0]~0_combout ) # (!\binBCD|add20|ADD3_out [3]))))

	.dataa(\binBCD|add29|ADD3_out~1_combout ),
	.datab(\binBCD|add29|ADD3_out[0]~0_combout ),
	.datac(\binBCD|add20|ADD3_out [3]),
	.datad(\binBCD|add22|ADD3_out [3]),
	.cin(gnd),
	.combout(\disp3|SD~4_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~4 .lut_mask = 16'h00EF;
defparam \disp3|SD~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp3|SD~5 (
// Equation(s):
// \disp3|SD~5_combout  = (\binBCD|add22|ADD3_out [3] & ((\binBCD|add29|ADD3_out~1_combout  & ((!\binBCD|add20|ADD3_out [3]))) # (!\binBCD|add29|ADD3_out~1_combout  & (!\binBCD|add29|ADD3_out[0]~0_combout  & \binBCD|add20|ADD3_out [3])))) # 
// (!\binBCD|add22|ADD3_out [3] & ((\binBCD|add29|ADD3_out~1_combout  $ (\binBCD|add20|ADD3_out [3])) # (!\binBCD|add29|ADD3_out[0]~0_combout )))

	.dataa(\binBCD|add29|ADD3_out~1_combout ),
	.datab(\binBCD|add22|ADD3_out [3]),
	.datac(\binBCD|add29|ADD3_out[0]~0_combout ),
	.datad(\binBCD|add20|ADD3_out [3]),
	.cin(gnd),
	.combout(\disp3|SD~5_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~5 .lut_mask = 16'h17AB;
defparam \disp3|SD~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \disp3|SD~6 (
// Equation(s):
// \disp3|SD~6_combout  = (\binBCD|add29|ADD3_out[0]~0_combout  & ((\binBCD|add29|ADD3_out~1_combout ) # ((!\binBCD|add20|ADD3_out [3]) # (!\binBCD|add22|ADD3_out [3])))) # (!\binBCD|add29|ADD3_out[0]~0_combout  & (\binBCD|add29|ADD3_out~1_combout  $ 
// (((\binBCD|add20|ADD3_out [3])))))

	.dataa(\binBCD|add29|ADD3_out[0]~0_combout ),
	.datab(\binBCD|add29|ADD3_out~1_combout ),
	.datac(\binBCD|add22|ADD3_out [3]),
	.datad(\binBCD|add20|ADD3_out [3]),
	.cin(gnd),
	.combout(\disp3|SD~6_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~6 .lut_mask = 16'h9BEE;
defparam \disp3|SD~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|cont_p|F1|qs~0 (
// Equation(s):
// \ci|cont_p|F1|qs~0_combout  = !\ci|cont_p|F1|qs~regout 

	.dataa(\ci|cont_p|F1|qs~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ci|cont_p|F1|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|cont_p|F1|qs~0 .lut_mask = 16'h5555;
defparam \ci|cont_p|F1|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|y_present.S~0 (
// Equation(s):
// \ci|y_present.S~0_combout  = !\ci|y_next.S_301~combout 

	.dataa(\ci|y_next.S_301~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ci|y_present.S~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|y_present.S~0 .lut_mask = 16'h5555;
defparam \ci|y_present.S~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ci|y_present.S (
	.clk(\div|ax~regout ),
	.datain(\ci|y_present.S~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|y_present.S~regout ));

cycloneii_lcell_ff \ci|cont_p|F1|qs (
	.clk(\ci|y_present.ppp~regout ),
	.datain(\ci|cont_p|F1|qs~0_combout ),
	.sdata(gnd),
	.aclr(!\ci|y_present.S~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|cont_p|F1|qs~regout ));

cycloneii_lcell_comb \ci|cont_p|F2|qs~0 (
// Equation(s):
// \ci|cont_p|F2|qs~0_combout  = \ci|cont_p|F1|qs~regout  $ (\ci|cont_p|F2|qs~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ci|cont_p|F1|qs~regout ),
	.datad(\ci|cont_p|F2|qs~regout ),
	.cin(gnd),
	.combout(\ci|cont_p|F2|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|cont_p|F2|qs~0 .lut_mask = 16'h0FF0;
defparam \ci|cont_p|F2|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ci|cont_p|F2|qs (
	.clk(\ci|y_present.ppp~regout ),
	.datain(\ci|cont_p|F2|qs~0_combout ),
	.sdata(gnd),
	.aclr(!\ci|y_present.S~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|cont_p|F2|qs~regout ));

cycloneii_lcell_comb \ci|cont_p|F3|qs~0 (
// Equation(s):
// \ci|cont_p|F3|qs~0_combout  = \ci|cont_p|F3|qs~regout  $ (((\ci|cont_p|F1|qs~regout  & \ci|cont_p|F2|qs~regout )))

	.dataa(vcc),
	.datab(\ci|cont_p|F3|qs~regout ),
	.datac(\ci|cont_p|F1|qs~regout ),
	.datad(\ci|cont_p|F2|qs~regout ),
	.cin(gnd),
	.combout(\ci|cont_p|F3|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|cont_p|F3|qs~0 .lut_mask = 16'h3CCC;
defparam \ci|cont_p|F3|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ci|cont_p|F3|qs (
	.clk(\ci|y_present.ppp~regout ),
	.datain(\ci|cont_p|F3|qs~0_combout ),
	.sdata(gnd),
	.aclr(!\ci|y_present.S~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|cont_p|F3|qs~regout ));

cycloneii_ram_block \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\ci|cont_p|F3|qs~regout ,\ci|cont_p|F2|qs~regout ,\ci|cont_p|F1|qs~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ci|romzin|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .init_file = "mini_rom.mif";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "circuito:ci|mini_rom:romzin|altsyncram:altsyncram_component|altsyncram_1v71:auto_generated|ALTSYNCRAM";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 5;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 10;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 8'h00;
// synopsys translate_on

cycloneii_ram_block \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\ci|cont_p|F3|qs~regout ,\ci|cont_p|F2|qs~regout ,\ci|cont_p|F1|qs~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ci|romzin|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .init_file = "mini_rom.mif";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "circuito:ci|mini_rom:romzin|altsyncram:altsyncram_component|altsyncram_1v71:auto_generated|ALTSYNCRAM";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 5;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 10;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 8'h00;
// synopsys translate_on

cycloneii_ram_block \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\ci|cont_p|F3|qs~regout ,\ci|cont_p|F2|qs~regout ,\ci|cont_p|F1|qs~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ci|romzin|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .init_file = "mini_rom.mif";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "circuito:ci|mini_rom:romzin|altsyncram:altsyncram_component|altsyncram_1v71:auto_generated|ALTSYNCRAM";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 5;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 10;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 8'h00;
// synopsys translate_on

cycloneii_ram_block \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\ci|cont_p|F3|qs~regout ,\ci|cont_p|F2|qs~regout ,\ci|cont_p|F1|qs~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ci|romzin|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .init_file = "mini_rom.mif";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "circuito:ci|mini_rom:romzin|altsyncram:altsyncram_component|altsyncram_1v71:auto_generated|ALTSYNCRAM";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 5;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 10;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 8'h01;
// synopsys translate_on

cycloneii_ram_block \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\ci|cont_p|F3|qs~regout ,\ci|cont_p|F2|qs~regout ,\ci|cont_p|F1|qs~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ci|romzin|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .init_file = "mini_rom.mif";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "circuito:ci|mini_rom:romzin|altsyncram:altsyncram_component|altsyncram_1v71:auto_generated|ALTSYNCRAM";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 5;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 10;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 8'h03;
// synopsys translate_on

cycloneii_ram_block \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\ci|cont_p|F3|qs~regout ,\ci|cont_p|F2|qs~regout ,\ci|cont_p|F1|qs~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ci|romzin|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .init_file = "mini_rom.mif";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "circuito:ci|mini_rom:romzin|altsyncram:altsyncram_component|altsyncram_1v71:auto_generated|ALTSYNCRAM";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 5;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 10;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 8'h06;
// synopsys translate_on

cycloneii_ram_block \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\ci|cont_p|F3|qs~regout ,\ci|cont_p|F2|qs~regout ,\ci|cont_p|F1|qs~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ci|romzin|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .init_file = "mini_rom.mif";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "circuito:ci|mini_rom:romzin|altsyncram:altsyncram_component|altsyncram_1v71:auto_generated|ALTSYNCRAM";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 5;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 10;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 8'h0C;
// synopsys translate_on

cycloneii_ram_block \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\ci|cont_p|F3|qs~regout ,\ci|cont_p|F2|qs~regout ,\ci|cont_p|F1|qs~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ci|romzin|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .init_file = "mini_rom.mif";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "circuito:ci|mini_rom:romzin|altsyncram:altsyncram_component|altsyncram_1v71:auto_generated|ALTSYNCRAM";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 5;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 10;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 8'h11;
// synopsys translate_on

cycloneii_ram_block \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\ci|cont_p|F3|qs~regout ,\ci|cont_p|F2|qs~regout ,\ci|cont_p|F1|qs~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ci|romzin|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .init_file = "mini_rom.mif";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "circuito:ci|mini_rom:romzin|altsyncram:altsyncram_component|altsyncram_1v71:auto_generated|ALTSYNCRAM";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 5;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 10;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 8'h0A;
// synopsys translate_on

cycloneii_ram_block \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\ci|cont_p|F3|qs~regout ,\ci|cont_p|F2|qs~regout ,\ci|cont_p|F1|qs~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ci|romzin|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mini_rom.mif";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "circuito:ci|mini_rom:romzin|altsyncram:altsyncram_component|altsyncram_1v71:auto_generated|ALTSYNCRAM";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 5;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ci|romzin|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 8'h14;
// synopsys translate_on

cycloneii_lcell_comb \ci|less1|LPM_COMPARE_component|auto_generated|op_1~1 (
// Equation(s):
// \ci|less1|LPM_COMPARE_component|auto_generated|op_1~1_cout  = CARRY((!\ci|reg|Q [0] & \ci|romzin|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\ci|reg|Q [0]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~1 .lut_mask = 16'h0044;
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|less1|LPM_COMPARE_component|auto_generated|op_1~3 (
// Equation(s):
// \ci|less1|LPM_COMPARE_component|auto_generated|op_1~3_cout  = CARRY((\ci|reg|Q [1] & ((!\ci|less1|LPM_COMPARE_component|auto_generated|op_1~1_cout ) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [1]))) # (!\ci|reg|Q [1] & 
// (!\ci|romzin|altsyncram_component|auto_generated|q_a [1] & !\ci|less1|LPM_COMPARE_component|auto_generated|op_1~1_cout )))

	.dataa(\ci|reg|Q [1]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~3 .lut_mask = 16'h002B;
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|less1|LPM_COMPARE_component|auto_generated|op_1~5 (
// Equation(s):
// \ci|less1|LPM_COMPARE_component|auto_generated|op_1~5_cout  = CARRY((\ci|reg|Q [2] & (\ci|romzin|altsyncram_component|auto_generated|q_a [2] & !\ci|less1|LPM_COMPARE_component|auto_generated|op_1~3_cout )) # (!\ci|reg|Q [2] & 
// ((\ci|romzin|altsyncram_component|auto_generated|q_a [2]) # (!\ci|less1|LPM_COMPARE_component|auto_generated|op_1~3_cout ))))

	.dataa(\ci|reg|Q [2]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~5 .lut_mask = 16'h004D;
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|less1|LPM_COMPARE_component|auto_generated|op_1~7 (
// Equation(s):
// \ci|less1|LPM_COMPARE_component|auto_generated|op_1~7_cout  = CARRY((\ci|reg|Q [3] & ((!\ci|less1|LPM_COMPARE_component|auto_generated|op_1~5_cout ) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [3]))) # (!\ci|reg|Q [3] & 
// (!\ci|romzin|altsyncram_component|auto_generated|q_a [3] & !\ci|less1|LPM_COMPARE_component|auto_generated|op_1~5_cout )))

	.dataa(\ci|reg|Q [3]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~7 .lut_mask = 16'h002B;
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|less1|LPM_COMPARE_component|auto_generated|op_1~9 (
// Equation(s):
// \ci|less1|LPM_COMPARE_component|auto_generated|op_1~9_cout  = CARRY((\ci|reg|Q [4] & (\ci|romzin|altsyncram_component|auto_generated|q_a [4] & !\ci|less1|LPM_COMPARE_component|auto_generated|op_1~7_cout )) # (!\ci|reg|Q [4] & 
// ((\ci|romzin|altsyncram_component|auto_generated|q_a [4]) # (!\ci|less1|LPM_COMPARE_component|auto_generated|op_1~7_cout ))))

	.dataa(\ci|reg|Q [4]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~9 .lut_mask = 16'h004D;
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|less1|LPM_COMPARE_component|auto_generated|op_1~11 (
// Equation(s):
// \ci|less1|LPM_COMPARE_component|auto_generated|op_1~11_cout  = CARRY((\ci|reg|Q [5] & ((!\ci|less1|LPM_COMPARE_component|auto_generated|op_1~9_cout ) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [5]))) # (!\ci|reg|Q [5] & 
// (!\ci|romzin|altsyncram_component|auto_generated|q_a [5] & !\ci|less1|LPM_COMPARE_component|auto_generated|op_1~9_cout )))

	.dataa(\ci|reg|Q [5]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~11 .lut_mask = 16'h002B;
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|less1|LPM_COMPARE_component|auto_generated|op_1~13 (
// Equation(s):
// \ci|less1|LPM_COMPARE_component|auto_generated|op_1~13_cout  = CARRY((\ci|reg|Q [6] & (\ci|romzin|altsyncram_component|auto_generated|q_a [6] & !\ci|less1|LPM_COMPARE_component|auto_generated|op_1~11_cout )) # (!\ci|reg|Q [6] & 
// ((\ci|romzin|altsyncram_component|auto_generated|q_a [6]) # (!\ci|less1|LPM_COMPARE_component|auto_generated|op_1~11_cout ))))

	.dataa(\ci|reg|Q [6]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~13 .lut_mask = 16'h004D;
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|less1|LPM_COMPARE_component|auto_generated|op_1~15 (
// Equation(s):
// \ci|less1|LPM_COMPARE_component|auto_generated|op_1~15_cout  = CARRY((\ci|reg|Q [7] & ((!\ci|less1|LPM_COMPARE_component|auto_generated|op_1~13_cout ) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [7]))) # (!\ci|reg|Q [7] & 
// (!\ci|romzin|altsyncram_component|auto_generated|q_a [7] & !\ci|less1|LPM_COMPARE_component|auto_generated|op_1~13_cout )))

	.dataa(\ci|reg|Q [7]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~15 .lut_mask = 16'h002B;
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|less1|LPM_COMPARE_component|auto_generated|op_1~17 (
// Equation(s):
// \ci|less1|LPM_COMPARE_component|auto_generated|op_1~17_cout  = CARRY((\ci|reg|Q [8] & (\ci|romzin|altsyncram_component|auto_generated|q_a [8] & !\ci|less1|LPM_COMPARE_component|auto_generated|op_1~15_cout )) # (!\ci|reg|Q [8] & 
// ((\ci|romzin|altsyncram_component|auto_generated|q_a [8]) # (!\ci|less1|LPM_COMPARE_component|auto_generated|op_1~15_cout ))))

	.dataa(\ci|reg|Q [8]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~15_cout ),
	.combout(),
	.cout(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~17_cout ));
// synopsys translate_off
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~17 .lut_mask = 16'h004D;
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|less1|LPM_COMPARE_component|auto_generated|op_1~18 (
// Equation(s):
// \ci|less1|LPM_COMPARE_component|auto_generated|op_1~18_combout  = (\ci|reg|Q [9] & (\ci|romzin|altsyncram_component|auto_generated|q_a [9] & \ci|less1|LPM_COMPARE_component|auto_generated|op_1~17_cout )) # (!\ci|reg|Q [9] & 
// ((\ci|romzin|altsyncram_component|auto_generated|q_a [9]) # (\ci|less1|LPM_COMPARE_component|auto_generated|op_1~17_cout )))

	.dataa(\ci|reg|Q [9]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~17_cout ),
	.combout(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~18 .lut_mask = 16'hD4D4;
defparam \ci|less1|LPM_COMPARE_component|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|reg|Q[4]~18 (
// Equation(s):
// \ci|reg|Q[4]~18_combout  = ((\ci|reg|Q [4] $ (\ci|romzin|altsyncram_component|auto_generated|q_a [4] $ (\ci|reg|Q[3]~17 )))) # (GND)
// \ci|reg|Q[4]~19  = CARRY((\ci|reg|Q [4] & ((!\ci|reg|Q[3]~17 ) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [4]))) # (!\ci|reg|Q [4] & (!\ci|romzin|altsyncram_component|auto_generated|q_a [4] & !\ci|reg|Q[3]~17 )))

	.dataa(\ci|reg|Q [4]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|reg|Q[3]~17 ),
	.combout(\ci|reg|Q[4]~18_combout ),
	.cout(\ci|reg|Q[4]~19 ));
// synopsys translate_off
defparam \ci|reg|Q[4]~18 .lut_mask = 16'h962B;
defparam \ci|reg|Q[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|reg|Q[5]~20 (
// Equation(s):
// \ci|reg|Q[5]~20_combout  = (\ci|reg|Q [5] & ((\ci|romzin|altsyncram_component|auto_generated|q_a [5] & (!\ci|reg|Q[4]~19 )) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [5] & (\ci|reg|Q[4]~19  & VCC)))) # (!\ci|reg|Q [5] & 
// ((\ci|romzin|altsyncram_component|auto_generated|q_a [5] & ((\ci|reg|Q[4]~19 ) # (GND))) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [5] & (!\ci|reg|Q[4]~19 ))))
// \ci|reg|Q[5]~21  = CARRY((\ci|reg|Q [5] & (\ci|romzin|altsyncram_component|auto_generated|q_a [5] & !\ci|reg|Q[4]~19 )) # (!\ci|reg|Q [5] & ((\ci|romzin|altsyncram_component|auto_generated|q_a [5]) # (!\ci|reg|Q[4]~19 ))))

	.dataa(\ci|reg|Q [5]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|reg|Q[4]~19 ),
	.combout(\ci|reg|Q[5]~20_combout ),
	.cout(\ci|reg|Q[5]~21 ));
// synopsys translate_off
defparam \ci|reg|Q[5]~20 .lut_mask = 16'h694D;
defparam \ci|reg|Q[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|reg|Q[6]~22 (
// Equation(s):
// \ci|reg|Q[6]~22_combout  = ((\ci|reg|Q [6] $ (\ci|romzin|altsyncram_component|auto_generated|q_a [6] $ (\ci|reg|Q[5]~21 )))) # (GND)
// \ci|reg|Q[6]~23  = CARRY((\ci|reg|Q [6] & ((!\ci|reg|Q[5]~21 ) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [6]))) # (!\ci|reg|Q [6] & (!\ci|romzin|altsyncram_component|auto_generated|q_a [6] & !\ci|reg|Q[5]~21 )))

	.dataa(\ci|reg|Q [6]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|reg|Q[5]~21 ),
	.combout(\ci|reg|Q[6]~22_combout ),
	.cout(\ci|reg|Q[6]~23 ));
// synopsys translate_off
defparam \ci|reg|Q[6]~22 .lut_mask = 16'h962B;
defparam \ci|reg|Q[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|ld_tot (
// Equation(s):
// \ci|ld_tot~combout  = (\ci|y_present.subt~regout ) # (!\ci|y_present.S~regout )

	.dataa(\ci|y_present.subt~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ci|y_present.S~regout ),
	.cin(gnd),
	.combout(\ci|ld_tot~combout ),
	.cout());
// synopsys translate_off
defparam \ci|ld_tot .lut_mask = 16'hAAFF;
defparam \ci|ld_tot .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ci|reg|Q[6] (
	.clk(\div|ax~regout ),
	.datain(\ci|reg|Q[6]~22_combout ),
	.sdata(\rum|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\ci|y_present.S~regout ),
	.ena(\ci|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|reg|Q [6]));

cycloneii_lcell_ff \ci|reg|Q[5] (
	.clk(\div|ax~regout ),
	.datain(\ci|reg|Q[5]~20_combout ),
	.sdata(\rum|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\ci|y_present.S~regout ),
	.ena(\ci|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|reg|Q [5]));

cycloneii_lcell_ff \ci|reg|Q[4] (
	.clk(\div|ax~regout ),
	.datain(\ci|reg|Q[4]~18_combout ),
	.sdata(\rum|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\ci|y_present.S~regout ),
	.ena(\ci|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|reg|Q [4]));

cycloneii_lcell_comb \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1 (
// Equation(s):
// \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1_combout  = (!\ci|reg|Q [7] & (!\ci|reg|Q [6] & (!\ci|reg|Q [5] & !\ci|reg|Q [4])))

	.dataa(\ci|reg|Q [7]),
	.datab(\ci|reg|Q [6]),
	.datac(\ci|reg|Q [5]),
	.datad(\ci|reg|Q [4]),
	.cin(gnd),
	.combout(\ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1 .lut_mask = 16'h0001;
defparam \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|reg|Q[8]~26 (
// Equation(s):
// \ci|reg|Q[8]~26_combout  = ((\ci|reg|Q [8] $ (\ci|romzin|altsyncram_component|auto_generated|q_a [8] $ (\ci|reg|Q[7]~25 )))) # (GND)
// \ci|reg|Q[8]~27  = CARRY((\ci|reg|Q [8] & ((!\ci|reg|Q[7]~25 ) # (!\ci|romzin|altsyncram_component|auto_generated|q_a [8]))) # (!\ci|reg|Q [8] & (!\ci|romzin|altsyncram_component|auto_generated|q_a [8] & !\ci|reg|Q[7]~25 )))

	.dataa(\ci|reg|Q [8]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|reg|Q[7]~25 ),
	.combout(\ci|reg|Q[8]~26_combout ),
	.cout(\ci|reg|Q[8]~27 ));
// synopsys translate_off
defparam \ci|reg|Q[8]~26 .lut_mask = 16'h962B;
defparam \ci|reg|Q[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ci|reg|Q[9]~28 (
// Equation(s):
// \ci|reg|Q[9]~28_combout  = \ci|reg|Q [9] $ (\ci|romzin|altsyncram_component|auto_generated|q_a [9] $ (!\ci|reg|Q[8]~27 ))

	.dataa(\ci|reg|Q [9]),
	.datab(\ci|romzin|altsyncram_component|auto_generated|q_a [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ci|reg|Q[8]~27 ),
	.combout(\ci|reg|Q[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ci|reg|Q[9]~28 .lut_mask = 16'h6969;
defparam \ci|reg|Q[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \ci|reg|Q[9] (
	.clk(\div|ax~regout ),
	.datain(\ci|reg|Q[9]~28_combout ),
	.sdata(\rum|altsyncram_component|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\ci|y_present.S~regout ),
	.ena(\ci|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|reg|Q [9]));

cycloneii_lcell_ff \ci|reg|Q[8] (
	.clk(\div|ax~regout ),
	.datain(\ci|reg|Q[8]~26_combout ),
	.sdata(\rum|altsyncram_component|auto_generated|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\ci|y_present.S~regout ),
	.ena(\ci|ld_tot~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|reg|Q [8]));

cycloneii_lcell_comb \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2 (
// Equation(s):
// \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2_combout  = (\ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout  & (\ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1_combout  & 
// (!\ci|reg|Q [9] & !\ci|reg|Q [8])))

	.dataa(\ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout ),
	.datab(\ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1_combout ),
	.datac(\ci|reg|Q [9]),
	.datad(\ci|reg|Q [8]),
	.cin(gnd),
	.combout(\ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2 .lut_mask = 16'h0008;
defparam \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|Selector0~0 (
// Equation(s):
// \ci|Selector0~0_combout  = (\ci|y_present.cal~regout  & (\ci|less1|LPM_COMPARE_component|auto_generated|op_1~18_combout  & \ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2_combout ))

	.dataa(\ci|y_present.cal~regout ),
	.datab(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~18_combout ),
	.datac(\ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ci|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|Selector0~0 .lut_mask = 16'h8080;
defparam \ci|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|cont_p|F4|qs~0 (
// Equation(s):
// \ci|cont_p|F4|qs~0_combout  = \ci|cont_p|F4|qs~regout  $ (((\ci|cont_p|F1|qs~regout  & (\ci|cont_p|F2|qs~regout  & \ci|cont_p|F3|qs~regout ))))

	.dataa(\ci|cont_p|F4|qs~regout ),
	.datab(\ci|cont_p|F1|qs~regout ),
	.datac(\ci|cont_p|F2|qs~regout ),
	.datad(\ci|cont_p|F3|qs~regout ),
	.cin(gnd),
	.combout(\ci|cont_p|F4|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|cont_p|F4|qs~0 .lut_mask = 16'h6AAA;
defparam \ci|cont_p|F4|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ci|cont_p|F4|qs (
	.clk(\ci|y_present.ppp~regout ),
	.datain(\ci|cont_p|F4|qs~0_combout ),
	.sdata(gnd),
	.aclr(!\ci|y_present.S~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|cont_p|F4|qs~regout ));

cycloneii_lcell_comb \ci|Selector2~0 (
// Equation(s):
// \ci|Selector2~0_combout  = (\ci|cont_p|F1|qs~regout  & (\ci|cont_p|F3|qs~regout  & (!\ci|cont_p|F4|qs~regout  & !\ci|cont_p|F2|qs~regout )))

	.dataa(\ci|cont_p|F1|qs~regout ),
	.datab(\ci|cont_p|F3|qs~regout ),
	.datac(\ci|cont_p|F4|qs~regout ),
	.datad(\ci|cont_p|F2|qs~regout ),
	.cin(gnd),
	.combout(\ci|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ci|Selector2~0 .lut_mask = 16'h0008;
defparam \ci|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|Selector2~1 (
// Equation(s):
// \ci|Selector2~1_combout  = (\ci|y_present.cal~regout  & (\ci|less1|LPM_COMPARE_component|auto_generated|op_1~18_combout  & (\ci|Selector2~0_combout  & !\ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2_combout )))

	.dataa(\ci|y_present.cal~regout ),
	.datab(\ci|less1|LPM_COMPARE_component|auto_generated|op_1~18_combout ),
	.datac(\ci|Selector2~0_combout ),
	.datad(\ci|equal1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\ci|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ci|Selector2~1 .lut_mask = 16'h0080;
defparam \ci|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|y_next.F_261 (
// Equation(s):
// \ci|y_next.F_261~combout  = (\ci|y_next~2_combout  & (\ci|Selector2~1_combout )) # (!\ci|y_next~2_combout  & ((\ci|y_next.F_261~combout )))

	.dataa(vcc),
	.datab(\ci|Selector2~1_combout ),
	.datac(\ci|y_next.F_261~combout ),
	.datad(\ci|y_next~2_combout ),
	.cin(gnd),
	.combout(\ci|y_next.F_261~combout ),
	.cout());
// synopsys translate_off
defparam \ci|y_next.F_261 .lut_mask = 16'hCCF0;
defparam \ci|y_next.F_261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ci|y_present.F (
	.clk(\div|ax~regout ),
	.datain(\ci|y_next.F_261~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|y_present.F~regout ));

cycloneii_lcell_comb \ci|y_next~2 (
// Equation(s):
// \ci|y_next~2_combout  = (!\ci|y_present.B~regout  & !\ci|y_present.F~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ci|y_present.B~regout ),
	.datad(\ci|y_present.F~regout ),
	.cin(gnd),
	.combout(\ci|y_next~2_combout ),
	.cout());
// synopsys translate_off
defparam \ci|y_next~2 .lut_mask = 16'h000F;
defparam \ci|y_next~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ci|y_next.B_269 (
// Equation(s):
// \ci|y_next.B_269~combout  = (\ci|y_next~2_combout  & (\ci|Selector0~0_combout )) # (!\ci|y_next~2_combout  & ((\ci|y_next.B_269~combout )))

	.dataa(vcc),
	.datab(\ci|Selector0~0_combout ),
	.datac(\ci|y_next.B_269~combout ),
	.datad(\ci|y_next~2_combout ),
	.cin(gnd),
	.combout(\ci|y_next.B_269~combout ),
	.cout());
// synopsys translate_off
defparam \ci|y_next.B_269 .lut_mask = 16'hCCF0;
defparam \ci|y_next.B_269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ci|y_present.B (
	.clk(\div|ax~regout ),
	.datain(\ci|y_next.B_269~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ci|y_present.B~regout ));

cycloneii_lcell_comb \ci|WideOr2 (
// Equation(s):
// \ci|WideOr2~combout  = (\ci|y_present.B~regout ) # ((\ci|y_present.F~regout ) # (!\ci|y_present.S~regout ))

	.dataa(\ci|y_present.B~regout ),
	.datab(\ci|y_present.F~regout ),
	.datac(vcc),
	.datad(\ci|y_present.S~regout ),
	.cin(gnd),
	.combout(\ci|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \ci|WideOr2 .lut_mask = 16'hEEFF;
defparam \ci|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf0|conta|F1|qs~0 (
// Equation(s):
// \cf0|conta|F1|qs~0_combout  = !\cf0|conta|F1|qs~regout 

	.dataa(\cf0|conta|F1|qs~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cf0|conta|F1|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf0|conta|F1|qs~0 .lut_mask = 16'h5555;
defparam \cf0|conta|F1|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf0|conta|F1|qs (
	.clk(\cf0|conta|comb~8 ),
	.datain(\cf0|conta|F1|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf0|conta|F1|qs~regout ));

cycloneii_lcell_comb \cf0|conta|F2|qs~0 (
// Equation(s):
// \cf0|conta|F2|qs~0_combout  = \cf0|conta|F1|qs~regout  $ (\cf0|conta|F2|qs~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cf0|conta|F1|qs~regout ),
	.datad(\cf0|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf0|conta|F2|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf0|conta|F2|qs~0 .lut_mask = 16'h0FF0;
defparam \cf0|conta|F2|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf0|conta|F2|qs (
	.clk(\cf0|conta|comb~9 ),
	.datain(\cf0|conta|F2|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf0|conta|F2|qs~regout ));

cycloneii_lcell_comb \cf0|conta|F3|qs~0 (
// Equation(s):
// \cf0|conta|F3|qs~0_combout  = \cf0|conta|F3|qs~regout  $ (((\cf0|conta|F1|qs~regout  & \cf0|conta|F2|qs~regout )))

	.dataa(vcc),
	.datab(\cf0|conta|F3|qs~regout ),
	.datac(\cf0|conta|F1|qs~regout ),
	.datad(\cf0|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf0|conta|F3|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf0|conta|F3|qs~0 .lut_mask = 16'h3CCC;
defparam \cf0|conta|F3|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf0|conta|F3|qs (
	.clk(\cf0|conta|comb~combout ),
	.datain(\cf0|conta|F3|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf0|conta|F3|qs~regout ));

cycloneii_lcell_comb \cf0|conta|F4|qs~0 (
// Equation(s):
// \cf0|conta|F4|qs~0_combout  = \cf0|conta|F4|qs~regout  $ (((\cf0|conta|F3|qs~regout  & (\cf0|conta|F1|qs~regout  & \cf0|conta|F2|qs~regout ))))

	.dataa(\cf0|conta|F4|qs~regout ),
	.datab(\cf0|conta|F3|qs~regout ),
	.datac(\cf0|conta|F1|qs~regout ),
	.datad(\cf0|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf0|conta|F4|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf0|conta|F4|qs~0 .lut_mask = 16'h6AAA;
defparam \cf0|conta|F4|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf0|conta|F4|qs (
	.clk(\cf0|conta|comb~7 ),
	.datain(\cf0|conta|F4|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf0|conta|F4|qs~regout ));

cycloneii_lcell_comb \cf0|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \cf0|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0] = (((!\cf0|conta|F2|qs~regout ) # (!\cf0|conta|F1|qs~regout )) # (!\cf0|conta|F3|qs~regout )) # (!\cf0|conta|F4|qs~regout )

	.dataa(\cf0|conta|F4|qs~regout ),
	.datab(\cf0|conta|F3|qs~regout ),
	.datac(\cf0|conta|F1|qs~regout ),
	.datad(\cf0|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf0|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \cf0|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] .lut_mask = 16'h7FFF;
defparam \cf0|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf1|conta|F1|qs~0 (
// Equation(s):
// \cf1|conta|F1|qs~0_combout  = !\cf1|conta|F1|qs~regout 

	.dataa(\cf1|conta|F1|qs~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cf1|conta|F1|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf1|conta|F1|qs~0 .lut_mask = 16'h5555;
defparam \cf1|conta|F1|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf1|conta|F1|qs (
	.clk(\cf1|conta|comb~8 ),
	.datain(\cf1|conta|F1|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf1|conta|F1|qs~regout ));

cycloneii_lcell_comb \cf1|conta|F2|qs~0 (
// Equation(s):
// \cf1|conta|F2|qs~0_combout  = \cf1|conta|F1|qs~regout  $ (\cf1|conta|F2|qs~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cf1|conta|F1|qs~regout ),
	.datad(\cf1|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf1|conta|F2|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf1|conta|F2|qs~0 .lut_mask = 16'h0FF0;
defparam \cf1|conta|F2|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf1|conta|F2|qs (
	.clk(\cf1|conta|comb~9 ),
	.datain(\cf1|conta|F2|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf1|conta|F2|qs~regout ));

cycloneii_lcell_comb \cf1|conta|F3|qs~0 (
// Equation(s):
// \cf1|conta|F3|qs~0_combout  = \cf1|conta|F3|qs~regout  $ (((\cf1|conta|F1|qs~regout  & \cf1|conta|F2|qs~regout )))

	.dataa(vcc),
	.datab(\cf1|conta|F3|qs~regout ),
	.datac(\cf1|conta|F1|qs~regout ),
	.datad(\cf1|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf1|conta|F3|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf1|conta|F3|qs~0 .lut_mask = 16'h3CCC;
defparam \cf1|conta|F3|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf1|conta|F3|qs (
	.clk(\cf1|conta|comb~combout ),
	.datain(\cf1|conta|F3|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf1|conta|F3|qs~regout ));

cycloneii_lcell_comb \cf1|conta|F4|qs~0 (
// Equation(s):
// \cf1|conta|F4|qs~0_combout  = \cf1|conta|F4|qs~regout  $ (((\cf1|conta|F3|qs~regout  & (\cf1|conta|F1|qs~regout  & \cf1|conta|F2|qs~regout ))))

	.dataa(\cf1|conta|F4|qs~regout ),
	.datab(\cf1|conta|F3|qs~regout ),
	.datac(\cf1|conta|F1|qs~regout ),
	.datad(\cf1|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf1|conta|F4|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf1|conta|F4|qs~0 .lut_mask = 16'h6AAA;
defparam \cf1|conta|F4|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf1|conta|F4|qs (
	.clk(\cf1|conta|comb~7 ),
	.datain(\cf1|conta|F4|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf1|conta|F4|qs~regout ));

cycloneii_lcell_comb \cf1|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \cf1|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0] = (((!\cf1|conta|F2|qs~regout ) # (!\cf1|conta|F1|qs~regout )) # (!\cf1|conta|F3|qs~regout )) # (!\cf1|conta|F4|qs~regout )

	.dataa(\cf1|conta|F4|qs~regout ),
	.datab(\cf1|conta|F3|qs~regout ),
	.datac(\cf1|conta|F1|qs~regout ),
	.datad(\cf1|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf1|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \cf1|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] .lut_mask = 16'h7FFF;
defparam \cf1|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf2|conta|F1|qs~0 (
// Equation(s):
// \cf2|conta|F1|qs~0_combout  = !\cf2|conta|F1|qs~regout 

	.dataa(\cf2|conta|F1|qs~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cf2|conta|F1|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf2|conta|F1|qs~0 .lut_mask = 16'h5555;
defparam \cf2|conta|F1|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf2|conta|F1|qs (
	.clk(\cf2|conta|comb~8 ),
	.datain(\cf2|conta|F1|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf2|conta|F1|qs~regout ));

cycloneii_lcell_comb \cf2|conta|F2|qs~0 (
// Equation(s):
// \cf2|conta|F2|qs~0_combout  = \cf2|conta|F1|qs~regout  $ (\cf2|conta|F2|qs~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cf2|conta|F1|qs~regout ),
	.datad(\cf2|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf2|conta|F2|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf2|conta|F2|qs~0 .lut_mask = 16'h0FF0;
defparam \cf2|conta|F2|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf2|conta|F2|qs (
	.clk(\cf2|conta|comb~9 ),
	.datain(\cf2|conta|F2|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf2|conta|F2|qs~regout ));

cycloneii_lcell_comb \cf2|conta|F3|qs~0 (
// Equation(s):
// \cf2|conta|F3|qs~0_combout  = \cf2|conta|F3|qs~regout  $ (((\cf2|conta|F1|qs~regout  & \cf2|conta|F2|qs~regout )))

	.dataa(vcc),
	.datab(\cf2|conta|F3|qs~regout ),
	.datac(\cf2|conta|F1|qs~regout ),
	.datad(\cf2|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf2|conta|F3|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf2|conta|F3|qs~0 .lut_mask = 16'h3CCC;
defparam \cf2|conta|F3|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf2|conta|F3|qs (
	.clk(\cf2|conta|comb~combout ),
	.datain(\cf2|conta|F3|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf2|conta|F3|qs~regout ));

cycloneii_lcell_comb \cf2|conta|F4|qs~0 (
// Equation(s):
// \cf2|conta|F4|qs~0_combout  = \cf2|conta|F4|qs~regout  $ (((\cf2|conta|F3|qs~regout  & (\cf2|conta|F1|qs~regout  & \cf2|conta|F2|qs~regout ))))

	.dataa(\cf2|conta|F4|qs~regout ),
	.datab(\cf2|conta|F3|qs~regout ),
	.datac(\cf2|conta|F1|qs~regout ),
	.datad(\cf2|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf2|conta|F4|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf2|conta|F4|qs~0 .lut_mask = 16'h6AAA;
defparam \cf2|conta|F4|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf2|conta|F4|qs (
	.clk(\cf2|conta|comb~7 ),
	.datain(\cf2|conta|F4|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf2|conta|F4|qs~regout ));

cycloneii_lcell_comb \cf2|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \cf2|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0] = (((!\cf2|conta|F2|qs~regout ) # (!\cf2|conta|F1|qs~regout )) # (!\cf2|conta|F3|qs~regout )) # (!\cf2|conta|F4|qs~regout )

	.dataa(\cf2|conta|F4|qs~regout ),
	.datab(\cf2|conta|F3|qs~regout ),
	.datac(\cf2|conta|F1|qs~regout ),
	.datad(\cf2|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf2|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \cf2|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] .lut_mask = 16'h7FFF;
defparam \cf2|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf3|conta|F1|qs~0 (
// Equation(s):
// \cf3|conta|F1|qs~0_combout  = !\cf3|conta|F1|qs~regout 

	.dataa(\cf3|conta|F1|qs~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cf3|conta|F1|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf3|conta|F1|qs~0 .lut_mask = 16'h5555;
defparam \cf3|conta|F1|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf3|conta|F1|qs (
	.clk(\cf3|conta|comb~8 ),
	.datain(\cf3|conta|F1|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf3|conta|F1|qs~regout ));

cycloneii_lcell_comb \cf3|conta|F2|qs~0 (
// Equation(s):
// \cf3|conta|F2|qs~0_combout  = \cf3|conta|F1|qs~regout  $ (\cf3|conta|F2|qs~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cf3|conta|F1|qs~regout ),
	.datad(\cf3|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf3|conta|F2|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf3|conta|F2|qs~0 .lut_mask = 16'h0FF0;
defparam \cf3|conta|F2|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf3|conta|F2|qs (
	.clk(\cf3|conta|comb~9 ),
	.datain(\cf3|conta|F2|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf3|conta|F2|qs~regout ));

cycloneii_lcell_comb \cf3|conta|F3|qs~0 (
// Equation(s):
// \cf3|conta|F3|qs~0_combout  = \cf3|conta|F3|qs~regout  $ (((\cf3|conta|F1|qs~regout  & \cf3|conta|F2|qs~regout )))

	.dataa(vcc),
	.datab(\cf3|conta|F3|qs~regout ),
	.datac(\cf3|conta|F1|qs~regout ),
	.datad(\cf3|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf3|conta|F3|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf3|conta|F3|qs~0 .lut_mask = 16'h3CCC;
defparam \cf3|conta|F3|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf3|conta|F3|qs (
	.clk(\cf3|conta|comb~combout ),
	.datain(\cf3|conta|F3|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf3|conta|F3|qs~regout ));

cycloneii_lcell_comb \cf3|conta|F4|qs~0 (
// Equation(s):
// \cf3|conta|F4|qs~0_combout  = \cf3|conta|F4|qs~regout  $ (((\cf3|conta|F3|qs~regout  & (\cf3|conta|F1|qs~regout  & \cf3|conta|F2|qs~regout ))))

	.dataa(\cf3|conta|F4|qs~regout ),
	.datab(\cf3|conta|F3|qs~regout ),
	.datac(\cf3|conta|F1|qs~regout ),
	.datad(\cf3|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf3|conta|F4|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf3|conta|F4|qs~0 .lut_mask = 16'h6AAA;
defparam \cf3|conta|F4|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf3|conta|F4|qs (
	.clk(\cf3|conta|comb~7 ),
	.datain(\cf3|conta|F4|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf3|conta|F4|qs~regout ));

cycloneii_lcell_comb \cf3|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \cf3|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0] = (((!\cf3|conta|F2|qs~regout ) # (!\cf3|conta|F1|qs~regout )) # (!\cf3|conta|F3|qs~regout )) # (!\cf3|conta|F4|qs~regout )

	.dataa(\cf3|conta|F4|qs~regout ),
	.datab(\cf3|conta|F3|qs~regout ),
	.datac(\cf3|conta|F1|qs~regout ),
	.datad(\cf3|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf3|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \cf3|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] .lut_mask = 16'h7FFF;
defparam \cf3|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \cf4|conta|F1|qs~0 (
// Equation(s):
// \cf4|conta|F1|qs~0_combout  = !\cf4|conta|F1|qs~regout 

	.dataa(\cf4|conta|F1|qs~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cf4|conta|F1|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf4|conta|F1|qs~0 .lut_mask = 16'h5555;
defparam \cf4|conta|F1|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf4|conta|F1|qs (
	.clk(\cf4|conta|comb~10 ),
	.datain(\cf4|conta|F1|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf4|conta|F1|qs~regout ));

cycloneii_lcell_comb \cf4|conta|F2|qs~0 (
// Equation(s):
// \cf4|conta|F2|qs~0_combout  = \cf4|conta|F1|qs~regout  $ (\cf4|conta|F2|qs~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cf4|conta|F1|qs~regout ),
	.datad(\cf4|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf4|conta|F2|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf4|conta|F2|qs~0 .lut_mask = 16'h0FF0;
defparam \cf4|conta|F2|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf4|conta|F2|qs (
	.clk(\cf4|conta|comb~11 ),
	.datain(\cf4|conta|F2|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf4|conta|F2|qs~regout ));

cycloneii_lcell_comb \cf4|conta|F3|qs~0 (
// Equation(s):
// \cf4|conta|F3|qs~0_combout  = \cf4|conta|F3|qs~regout  $ (((\cf4|conta|F1|qs~regout  & \cf4|conta|F2|qs~regout )))

	.dataa(vcc),
	.datab(\cf4|conta|F3|qs~regout ),
	.datac(\cf4|conta|F1|qs~regout ),
	.datad(\cf4|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf4|conta|F3|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf4|conta|F3|qs~0 .lut_mask = 16'h3CCC;
defparam \cf4|conta|F3|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf4|conta|F3|qs (
	.clk(\cf4|conta|comb~combout ),
	.datain(\cf4|conta|F3|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf4|conta|F3|qs~regout ));

cycloneii_lcell_comb \cf4|conta|F4|qs~0 (
// Equation(s):
// \cf4|conta|F4|qs~0_combout  = \cf4|conta|F4|qs~regout  $ (((\cf4|conta|F3|qs~regout  & (\cf4|conta|F1|qs~regout  & \cf4|conta|F2|qs~regout ))))

	.dataa(\cf4|conta|F4|qs~regout ),
	.datab(\cf4|conta|F3|qs~regout ),
	.datac(\cf4|conta|F1|qs~regout ),
	.datad(\cf4|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf4|conta|F4|qs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cf4|conta|F4|qs~0 .lut_mask = 16'h6AAA;
defparam \cf4|conta|F4|qs~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \cf4|conta|F4|qs (
	.clk(\cf4|conta|comb~9 ),
	.datain(\cf4|conta|F4|qs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cf4|conta|F4|qs~regout ));

cycloneii_lcell_comb \cf4|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \cf4|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0] = (((!\cf4|conta|F2|qs~regout ) # (!\cf4|conta|F1|qs~regout )) # (!\cf4|conta|F3|qs~regout )) # (!\cf4|conta|F4|qs~regout )

	.dataa(\cf4|conta|F4|qs~regout ),
	.datab(\cf4|conta|F3|qs~regout ),
	.datac(\cf4|conta|F1|qs~regout ),
	.datad(\cf4|conta|F2|qs~regout ),
	.cin(gnd),
	.combout(\cf4|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \cf4|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] .lut_mask = 16'h7FFF;
defparam \cf4|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \hex0[0]~I (
	.datain(!\disp1|SD~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[0]));
// synopsys translate_off
defparam \hex0[0]~I .input_async_reset = "none";
defparam \hex0[0]~I .input_power_up = "low";
defparam \hex0[0]~I .input_register_mode = "none";
defparam \hex0[0]~I .input_sync_reset = "none";
defparam \hex0[0]~I .oe_async_reset = "none";
defparam \hex0[0]~I .oe_power_up = "low";
defparam \hex0[0]~I .oe_register_mode = "none";
defparam \hex0[0]~I .oe_sync_reset = "none";
defparam \hex0[0]~I .operation_mode = "output";
defparam \hex0[0]~I .output_async_reset = "none";
defparam \hex0[0]~I .output_power_up = "low";
defparam \hex0[0]~I .output_register_mode = "none";
defparam \hex0[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[1]~I (
	.datain(!\disp1|SD~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[1]));
// synopsys translate_off
defparam \hex0[1]~I .input_async_reset = "none";
defparam \hex0[1]~I .input_power_up = "low";
defparam \hex0[1]~I .input_register_mode = "none";
defparam \hex0[1]~I .input_sync_reset = "none";
defparam \hex0[1]~I .oe_async_reset = "none";
defparam \hex0[1]~I .oe_power_up = "low";
defparam \hex0[1]~I .oe_register_mode = "none";
defparam \hex0[1]~I .oe_sync_reset = "none";
defparam \hex0[1]~I .operation_mode = "output";
defparam \hex0[1]~I .output_async_reset = "none";
defparam \hex0[1]~I .output_power_up = "low";
defparam \hex0[1]~I .output_register_mode = "none";
defparam \hex0[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[2]~I (
	.datain(!\disp1|SD~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[2]));
// synopsys translate_off
defparam \hex0[2]~I .input_async_reset = "none";
defparam \hex0[2]~I .input_power_up = "low";
defparam \hex0[2]~I .input_register_mode = "none";
defparam \hex0[2]~I .input_sync_reset = "none";
defparam \hex0[2]~I .oe_async_reset = "none";
defparam \hex0[2]~I .oe_power_up = "low";
defparam \hex0[2]~I .oe_register_mode = "none";
defparam \hex0[2]~I .oe_sync_reset = "none";
defparam \hex0[2]~I .operation_mode = "output";
defparam \hex0[2]~I .output_async_reset = "none";
defparam \hex0[2]~I .output_power_up = "low";
defparam \hex0[2]~I .output_register_mode = "none";
defparam \hex0[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[3]~I (
	.datain(!\disp1|SD~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[3]));
// synopsys translate_off
defparam \hex0[3]~I .input_async_reset = "none";
defparam \hex0[3]~I .input_power_up = "low";
defparam \hex0[3]~I .input_register_mode = "none";
defparam \hex0[3]~I .input_sync_reset = "none";
defparam \hex0[3]~I .oe_async_reset = "none";
defparam \hex0[3]~I .oe_power_up = "low";
defparam \hex0[3]~I .oe_register_mode = "none";
defparam \hex0[3]~I .oe_sync_reset = "none";
defparam \hex0[3]~I .operation_mode = "output";
defparam \hex0[3]~I .output_async_reset = "none";
defparam \hex0[3]~I .output_power_up = "low";
defparam \hex0[3]~I .output_register_mode = "none";
defparam \hex0[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[4]~I (
	.datain(!\disp1|SD~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[4]));
// synopsys translate_off
defparam \hex0[4]~I .input_async_reset = "none";
defparam \hex0[4]~I .input_power_up = "low";
defparam \hex0[4]~I .input_register_mode = "none";
defparam \hex0[4]~I .input_sync_reset = "none";
defparam \hex0[4]~I .oe_async_reset = "none";
defparam \hex0[4]~I .oe_power_up = "low";
defparam \hex0[4]~I .oe_register_mode = "none";
defparam \hex0[4]~I .oe_sync_reset = "none";
defparam \hex0[4]~I .operation_mode = "output";
defparam \hex0[4]~I .output_async_reset = "none";
defparam \hex0[4]~I .output_power_up = "low";
defparam \hex0[4]~I .output_register_mode = "none";
defparam \hex0[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[5]~I (
	.datain(!\disp1|SD~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[5]));
// synopsys translate_off
defparam \hex0[5]~I .input_async_reset = "none";
defparam \hex0[5]~I .input_power_up = "low";
defparam \hex0[5]~I .input_register_mode = "none";
defparam \hex0[5]~I .input_sync_reset = "none";
defparam \hex0[5]~I .oe_async_reset = "none";
defparam \hex0[5]~I .oe_power_up = "low";
defparam \hex0[5]~I .oe_register_mode = "none";
defparam \hex0[5]~I .oe_sync_reset = "none";
defparam \hex0[5]~I .operation_mode = "output";
defparam \hex0[5]~I .output_async_reset = "none";
defparam \hex0[5]~I .output_power_up = "low";
defparam \hex0[5]~I .output_register_mode = "none";
defparam \hex0[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[6]~I (
	.datain(!\disp1|SD~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[6]));
// synopsys translate_off
defparam \hex0[6]~I .input_async_reset = "none";
defparam \hex0[6]~I .input_power_up = "low";
defparam \hex0[6]~I .input_register_mode = "none";
defparam \hex0[6]~I .input_sync_reset = "none";
defparam \hex0[6]~I .oe_async_reset = "none";
defparam \hex0[6]~I .oe_power_up = "low";
defparam \hex0[6]~I .oe_register_mode = "none";
defparam \hex0[6]~I .oe_sync_reset = "none";
defparam \hex0[6]~I .operation_mode = "output";
defparam \hex0[6]~I .output_async_reset = "none";
defparam \hex0[6]~I .output_power_up = "low";
defparam \hex0[6]~I .output_register_mode = "none";
defparam \hex0[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[0]~I (
	.datain(!\disp2|SD~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[0]));
// synopsys translate_off
defparam \hex1[0]~I .input_async_reset = "none";
defparam \hex1[0]~I .input_power_up = "low";
defparam \hex1[0]~I .input_register_mode = "none";
defparam \hex1[0]~I .input_sync_reset = "none";
defparam \hex1[0]~I .oe_async_reset = "none";
defparam \hex1[0]~I .oe_power_up = "low";
defparam \hex1[0]~I .oe_register_mode = "none";
defparam \hex1[0]~I .oe_sync_reset = "none";
defparam \hex1[0]~I .operation_mode = "output";
defparam \hex1[0]~I .output_async_reset = "none";
defparam \hex1[0]~I .output_power_up = "low";
defparam \hex1[0]~I .output_register_mode = "none";
defparam \hex1[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[1]~I (
	.datain(!\disp2|SD~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[1]));
// synopsys translate_off
defparam \hex1[1]~I .input_async_reset = "none";
defparam \hex1[1]~I .input_power_up = "low";
defparam \hex1[1]~I .input_register_mode = "none";
defparam \hex1[1]~I .input_sync_reset = "none";
defparam \hex1[1]~I .oe_async_reset = "none";
defparam \hex1[1]~I .oe_power_up = "low";
defparam \hex1[1]~I .oe_register_mode = "none";
defparam \hex1[1]~I .oe_sync_reset = "none";
defparam \hex1[1]~I .operation_mode = "output";
defparam \hex1[1]~I .output_async_reset = "none";
defparam \hex1[1]~I .output_power_up = "low";
defparam \hex1[1]~I .output_register_mode = "none";
defparam \hex1[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[2]~I (
	.datain(!\disp2|SD~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[2]));
// synopsys translate_off
defparam \hex1[2]~I .input_async_reset = "none";
defparam \hex1[2]~I .input_power_up = "low";
defparam \hex1[2]~I .input_register_mode = "none";
defparam \hex1[2]~I .input_sync_reset = "none";
defparam \hex1[2]~I .oe_async_reset = "none";
defparam \hex1[2]~I .oe_power_up = "low";
defparam \hex1[2]~I .oe_register_mode = "none";
defparam \hex1[2]~I .oe_sync_reset = "none";
defparam \hex1[2]~I .operation_mode = "output";
defparam \hex1[2]~I .output_async_reset = "none";
defparam \hex1[2]~I .output_power_up = "low";
defparam \hex1[2]~I .output_register_mode = "none";
defparam \hex1[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[3]~I (
	.datain(!\disp2|SD~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[3]));
// synopsys translate_off
defparam \hex1[3]~I .input_async_reset = "none";
defparam \hex1[3]~I .input_power_up = "low";
defparam \hex1[3]~I .input_register_mode = "none";
defparam \hex1[3]~I .input_sync_reset = "none";
defparam \hex1[3]~I .oe_async_reset = "none";
defparam \hex1[3]~I .oe_power_up = "low";
defparam \hex1[3]~I .oe_register_mode = "none";
defparam \hex1[3]~I .oe_sync_reset = "none";
defparam \hex1[3]~I .operation_mode = "output";
defparam \hex1[3]~I .output_async_reset = "none";
defparam \hex1[3]~I .output_power_up = "low";
defparam \hex1[3]~I .output_register_mode = "none";
defparam \hex1[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[4]~I (
	.datain(!\disp2|SD~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[4]));
// synopsys translate_off
defparam \hex1[4]~I .input_async_reset = "none";
defparam \hex1[4]~I .input_power_up = "low";
defparam \hex1[4]~I .input_register_mode = "none";
defparam \hex1[4]~I .input_sync_reset = "none";
defparam \hex1[4]~I .oe_async_reset = "none";
defparam \hex1[4]~I .oe_power_up = "low";
defparam \hex1[4]~I .oe_register_mode = "none";
defparam \hex1[4]~I .oe_sync_reset = "none";
defparam \hex1[4]~I .operation_mode = "output";
defparam \hex1[4]~I .output_async_reset = "none";
defparam \hex1[4]~I .output_power_up = "low";
defparam \hex1[4]~I .output_register_mode = "none";
defparam \hex1[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[5]~I (
	.datain(!\disp2|SD~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[5]));
// synopsys translate_off
defparam \hex1[5]~I .input_async_reset = "none";
defparam \hex1[5]~I .input_power_up = "low";
defparam \hex1[5]~I .input_register_mode = "none";
defparam \hex1[5]~I .input_sync_reset = "none";
defparam \hex1[5]~I .oe_async_reset = "none";
defparam \hex1[5]~I .oe_power_up = "low";
defparam \hex1[5]~I .oe_register_mode = "none";
defparam \hex1[5]~I .oe_sync_reset = "none";
defparam \hex1[5]~I .operation_mode = "output";
defparam \hex1[5]~I .output_async_reset = "none";
defparam \hex1[5]~I .output_power_up = "low";
defparam \hex1[5]~I .output_register_mode = "none";
defparam \hex1[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[6]~I (
	.datain(!\disp2|SD~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[6]));
// synopsys translate_off
defparam \hex1[6]~I .input_async_reset = "none";
defparam \hex1[6]~I .input_power_up = "low";
defparam \hex1[6]~I .input_register_mode = "none";
defparam \hex1[6]~I .input_sync_reset = "none";
defparam \hex1[6]~I .oe_async_reset = "none";
defparam \hex1[6]~I .oe_power_up = "low";
defparam \hex1[6]~I .oe_register_mode = "none";
defparam \hex1[6]~I .oe_sync_reset = "none";
defparam \hex1[6]~I .operation_mode = "output";
defparam \hex1[6]~I .output_async_reset = "none";
defparam \hex1[6]~I .output_power_up = "low";
defparam \hex1[6]~I .output_register_mode = "none";
defparam \hex1[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[0]~I (
	.datain(!\disp3|SD~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[0]));
// synopsys translate_off
defparam \hex2[0]~I .input_async_reset = "none";
defparam \hex2[0]~I .input_power_up = "low";
defparam \hex2[0]~I .input_register_mode = "none";
defparam \hex2[0]~I .input_sync_reset = "none";
defparam \hex2[0]~I .oe_async_reset = "none";
defparam \hex2[0]~I .oe_power_up = "low";
defparam \hex2[0]~I .oe_register_mode = "none";
defparam \hex2[0]~I .oe_sync_reset = "none";
defparam \hex2[0]~I .operation_mode = "output";
defparam \hex2[0]~I .output_async_reset = "none";
defparam \hex2[0]~I .output_power_up = "low";
defparam \hex2[0]~I .output_register_mode = "none";
defparam \hex2[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[1]~I (
	.datain(!\disp3|SD~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[1]));
// synopsys translate_off
defparam \hex2[1]~I .input_async_reset = "none";
defparam \hex2[1]~I .input_power_up = "low";
defparam \hex2[1]~I .input_register_mode = "none";
defparam \hex2[1]~I .input_sync_reset = "none";
defparam \hex2[1]~I .oe_async_reset = "none";
defparam \hex2[1]~I .oe_power_up = "low";
defparam \hex2[1]~I .oe_register_mode = "none";
defparam \hex2[1]~I .oe_sync_reset = "none";
defparam \hex2[1]~I .operation_mode = "output";
defparam \hex2[1]~I .output_async_reset = "none";
defparam \hex2[1]~I .output_power_up = "low";
defparam \hex2[1]~I .output_register_mode = "none";
defparam \hex2[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[2]~I (
	.datain(!\disp3|SD~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[2]));
// synopsys translate_off
defparam \hex2[2]~I .input_async_reset = "none";
defparam \hex2[2]~I .input_power_up = "low";
defparam \hex2[2]~I .input_register_mode = "none";
defparam \hex2[2]~I .input_sync_reset = "none";
defparam \hex2[2]~I .oe_async_reset = "none";
defparam \hex2[2]~I .oe_power_up = "low";
defparam \hex2[2]~I .oe_register_mode = "none";
defparam \hex2[2]~I .oe_sync_reset = "none";
defparam \hex2[2]~I .operation_mode = "output";
defparam \hex2[2]~I .output_async_reset = "none";
defparam \hex2[2]~I .output_power_up = "low";
defparam \hex2[2]~I .output_register_mode = "none";
defparam \hex2[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[3]~I (
	.datain(!\disp3|SD~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[3]));
// synopsys translate_off
defparam \hex2[3]~I .input_async_reset = "none";
defparam \hex2[3]~I .input_power_up = "low";
defparam \hex2[3]~I .input_register_mode = "none";
defparam \hex2[3]~I .input_sync_reset = "none";
defparam \hex2[3]~I .oe_async_reset = "none";
defparam \hex2[3]~I .oe_power_up = "low";
defparam \hex2[3]~I .oe_register_mode = "none";
defparam \hex2[3]~I .oe_sync_reset = "none";
defparam \hex2[3]~I .operation_mode = "output";
defparam \hex2[3]~I .output_async_reset = "none";
defparam \hex2[3]~I .output_power_up = "low";
defparam \hex2[3]~I .output_register_mode = "none";
defparam \hex2[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[4]~I (
	.datain(!\disp3|SD~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[4]));
// synopsys translate_off
defparam \hex2[4]~I .input_async_reset = "none";
defparam \hex2[4]~I .input_power_up = "low";
defparam \hex2[4]~I .input_register_mode = "none";
defparam \hex2[4]~I .input_sync_reset = "none";
defparam \hex2[4]~I .oe_async_reset = "none";
defparam \hex2[4]~I .oe_power_up = "low";
defparam \hex2[4]~I .oe_register_mode = "none";
defparam \hex2[4]~I .oe_sync_reset = "none";
defparam \hex2[4]~I .operation_mode = "output";
defparam \hex2[4]~I .output_async_reset = "none";
defparam \hex2[4]~I .output_power_up = "low";
defparam \hex2[4]~I .output_register_mode = "none";
defparam \hex2[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[5]~I (
	.datain(!\disp3|SD~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[5]));
// synopsys translate_off
defparam \hex2[5]~I .input_async_reset = "none";
defparam \hex2[5]~I .input_power_up = "low";
defparam \hex2[5]~I .input_register_mode = "none";
defparam \hex2[5]~I .input_sync_reset = "none";
defparam \hex2[5]~I .oe_async_reset = "none";
defparam \hex2[5]~I .oe_power_up = "low";
defparam \hex2[5]~I .oe_register_mode = "none";
defparam \hex2[5]~I .oe_sync_reset = "none";
defparam \hex2[5]~I .operation_mode = "output";
defparam \hex2[5]~I .output_async_reset = "none";
defparam \hex2[5]~I .output_power_up = "low";
defparam \hex2[5]~I .output_register_mode = "none";
defparam \hex2[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[6]~I (
	.datain(!\disp3|SD~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[6]));
// synopsys translate_off
defparam \hex2[6]~I .input_async_reset = "none";
defparam \hex2[6]~I .input_power_up = "low";
defparam \hex2[6]~I .input_register_mode = "none";
defparam \hex2[6]~I .input_sync_reset = "none";
defparam \hex2[6]~I .oe_async_reset = "none";
defparam \hex2[6]~I .oe_power_up = "low";
defparam \hex2[6]~I .oe_register_mode = "none";
defparam \hex2[6]~I .oe_sync_reset = "none";
defparam \hex2[6]~I .operation_mode = "output";
defparam \hex2[6]~I .output_async_reset = "none";
defparam \hex2[6]~I .output_power_up = "low";
defparam \hex2[6]~I .output_register_mode = "none";
defparam \hex2[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \clkout~I (
	.datain(\div|ax~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clkout));
// synopsys translate_off
defparam \clkout~I .input_async_reset = "none";
defparam \clkout~I .input_power_up = "low";
defparam \clkout~I .input_register_mode = "none";
defparam \clkout~I .input_sync_reset = "none";
defparam \clkout~I .oe_async_reset = "none";
defparam \clkout~I .oe_power_up = "low";
defparam \clkout~I .oe_register_mode = "none";
defparam \clkout~I .oe_sync_reset = "none";
defparam \clkout~I .operation_mode = "output";
defparam \clkout~I .output_async_reset = "none";
defparam \clkout~I .output_power_up = "low";
defparam \clkout~I .output_register_mode = "none";
defparam \clkout~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \led1~I (
	.datain(!\ci|WideOr2~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led1));
// synopsys translate_off
defparam \led1~I .input_async_reset = "none";
defparam \led1~I .input_power_up = "low";
defparam \led1~I .input_register_mode = "none";
defparam \led1~I .input_sync_reset = "none";
defparam \led1~I .oe_async_reset = "none";
defparam \led1~I .oe_power_up = "low";
defparam \led1~I .oe_register_mode = "none";
defparam \led1~I .oe_sync_reset = "none";
defparam \led1~I .operation_mode = "output";
defparam \led1~I .output_async_reset = "none";
defparam \led1~I .output_power_up = "low";
defparam \led1~I .output_register_mode = "none";
defparam \led1~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \led2~I (
	.datain(\ci|y_present.F~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led2));
// synopsys translate_off
defparam \led2~I .input_async_reset = "none";
defparam \led2~I .input_power_up = "low";
defparam \led2~I .input_register_mode = "none";
defparam \led2~I .input_sync_reset = "none";
defparam \led2~I .oe_async_reset = "none";
defparam \led2~I .oe_power_up = "low";
defparam \led2~I .oe_register_mode = "none";
defparam \led2~I .oe_sync_reset = "none";
defparam \led2~I .operation_mode = "output";
defparam \led2~I .output_async_reset = "none";
defparam \led2~I .output_power_up = "low";
defparam \led2~I .output_register_mode = "none";
defparam \led2~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \addro[0]~I (
	.datain(\cr|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addro[0]));
// synopsys translate_off
defparam \addro[0]~I .input_async_reset = "none";
defparam \addro[0]~I .input_power_up = "low";
defparam \addro[0]~I .input_register_mode = "none";
defparam \addro[0]~I .input_sync_reset = "none";
defparam \addro[0]~I .oe_async_reset = "none";
defparam \addro[0]~I .oe_power_up = "low";
defparam \addro[0]~I .oe_register_mode = "none";
defparam \addro[0]~I .oe_sync_reset = "none";
defparam \addro[0]~I .operation_mode = "output";
defparam \addro[0]~I .output_async_reset = "none";
defparam \addro[0]~I .output_power_up = "low";
defparam \addro[0]~I .output_register_mode = "none";
defparam \addro[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \addro[1]~I (
	.datain(\cr|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addro[1]));
// synopsys translate_off
defparam \addro[1]~I .input_async_reset = "none";
defparam \addro[1]~I .input_power_up = "low";
defparam \addro[1]~I .input_register_mode = "none";
defparam \addro[1]~I .input_sync_reset = "none";
defparam \addro[1]~I .oe_async_reset = "none";
defparam \addro[1]~I .oe_power_up = "low";
defparam \addro[1]~I .oe_register_mode = "none";
defparam \addro[1]~I .oe_sync_reset = "none";
defparam \addro[1]~I .operation_mode = "output";
defparam \addro[1]~I .output_async_reset = "none";
defparam \addro[1]~I .output_power_up = "low";
defparam \addro[1]~I .output_register_mode = "none";
defparam \addro[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \addro[2]~I (
	.datain(\cr|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addro[2]));
// synopsys translate_off
defparam \addro[2]~I .input_async_reset = "none";
defparam \addro[2]~I .input_power_up = "low";
defparam \addro[2]~I .input_register_mode = "none";
defparam \addro[2]~I .input_sync_reset = "none";
defparam \addro[2]~I .oe_async_reset = "none";
defparam \addro[2]~I .oe_power_up = "low";
defparam \addro[2]~I .oe_register_mode = "none";
defparam \addro[2]~I .oe_sync_reset = "none";
defparam \addro[2]~I .operation_mode = "output";
defparam \addro[2]~I .output_async_reset = "none";
defparam \addro[2]~I .output_power_up = "low";
defparam \addro[2]~I .output_register_mode = "none";
defparam \addro[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \addro[3]~I (
	.datain(\cr|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addro[3]));
// synopsys translate_off
defparam \addro[3]~I .input_async_reset = "none";
defparam \addro[3]~I .input_power_up = "low";
defparam \addro[3]~I .input_register_mode = "none";
defparam \addro[3]~I .input_sync_reset = "none";
defparam \addro[3]~I .oe_async_reset = "none";
defparam \addro[3]~I .oe_power_up = "low";
defparam \addro[3]~I .oe_register_mode = "none";
defparam \addro[3]~I .oe_sync_reset = "none";
defparam \addro[3]~I .operation_mode = "output";
defparam \addro[3]~I .output_async_reset = "none";
defparam \addro[3]~I .output_power_up = "low";
defparam \addro[3]~I .output_register_mode = "none";
defparam \addro[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \o~I (
	.datain(!\bs|y_present.b~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(o));
// synopsys translate_off
defparam \o~I .input_async_reset = "none";
defparam \o~I .input_power_up = "low";
defparam \o~I .input_register_mode = "none";
defparam \o~I .input_sync_reset = "none";
defparam \o~I .oe_async_reset = "none";
defparam \o~I .oe_power_up = "low";
defparam \o~I .oe_register_mode = "none";
defparam \o~I .oe_sync_reset = "none";
defparam \o~I .operation_mode = "output";
defparam \o~I .output_async_reset = "none";
defparam \o~I .output_power_up = "low";
defparam \o~I .output_register_mode = "none";
defparam \o~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a~I (
	.datain(\cf0|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a));
// synopsys translate_off
defparam \a~I .input_async_reset = "none";
defparam \a~I .input_power_up = "low";
defparam \a~I .input_register_mode = "none";
defparam \a~I .input_sync_reset = "none";
defparam \a~I .oe_async_reset = "none";
defparam \a~I .oe_power_up = "low";
defparam \a~I .oe_register_mode = "none";
defparam \a~I .oe_sync_reset = "none";
defparam \a~I .operation_mode = "output";
defparam \a~I .output_async_reset = "none";
defparam \a~I .output_power_up = "low";
defparam \a~I .output_register_mode = "none";
defparam \a~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \b~I (
	.datain(\cf1|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b));
// synopsys translate_off
defparam \b~I .input_async_reset = "none";
defparam \b~I .input_power_up = "low";
defparam \b~I .input_register_mode = "none";
defparam \b~I .input_sync_reset = "none";
defparam \b~I .oe_async_reset = "none";
defparam \b~I .oe_power_up = "low";
defparam \b~I .oe_register_mode = "none";
defparam \b~I .oe_sync_reset = "none";
defparam \b~I .operation_mode = "output";
defparam \b~I .output_async_reset = "none";
defparam \b~I .output_power_up = "low";
defparam \b~I .output_register_mode = "none";
defparam \b~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \c~I (
	.datain(\cf2|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c));
// synopsys translate_off
defparam \c~I .input_async_reset = "none";
defparam \c~I .input_power_up = "low";
defparam \c~I .input_register_mode = "none";
defparam \c~I .input_sync_reset = "none";
defparam \c~I .oe_async_reset = "none";
defparam \c~I .oe_power_up = "low";
defparam \c~I .oe_register_mode = "none";
defparam \c~I .oe_sync_reset = "none";
defparam \c~I .operation_mode = "output";
defparam \c~I .output_async_reset = "none";
defparam \c~I .output_power_up = "low";
defparam \c~I .output_register_mode = "none";
defparam \c~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \d~I (
	.datain(\cf3|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d));
// synopsys translate_off
defparam \d~I .input_async_reset = "none";
defparam \d~I .input_power_up = "low";
defparam \d~I .input_register_mode = "none";
defparam \d~I .input_sync_reset = "none";
defparam \d~I .oe_async_reset = "none";
defparam \d~I .oe_power_up = "low";
defparam \d~I .oe_register_mode = "none";
defparam \d~I .oe_sync_reset = "none";
defparam \d~I .operation_mode = "output";
defparam \d~I .output_async_reset = "none";
defparam \d~I .output_power_up = "low";
defparam \d~I .output_register_mode = "none";
defparam \d~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \e~I (
	.datain(\cf4|equals|LPM_COMPARE_component|auto_generated|aneb_result_wire [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e));
// synopsys translate_off
defparam \e~I .input_async_reset = "none";
defparam \e~I .input_power_up = "low";
defparam \e~I .input_register_mode = "none";
defparam \e~I .input_sync_reset = "none";
defparam \e~I .oe_async_reset = "none";
defparam \e~I .oe_power_up = "low";
defparam \e~I .oe_register_mode = "none";
defparam \e~I .oe_sync_reset = "none";
defparam \e~I .operation_mode = "output";
defparam \e~I .output_async_reset = "none";
defparam \e~I .output_power_up = "low";
defparam \e~I .output_register_mode = "none";
defparam \e~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
