FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (C) 2014 Imagination Technologies
 * Author: Paul Burton <paul.burton@mips.com>
 */

/* bench 673.0.0 16aa55d841bb */
/* bench 673.0.1 3754f47fea12 */
/* bench 673.0.2 cadbb95125b4 */
/* bench 673.0.3 7f795b8c3246 */
/* bench 673.0.4 5461313eb1be */
/* bench 673.0.5 812f48399bf6 */
/* bench 673.0.6 2a5570866b3c */
/* bench 673.0.7 662456e26d5b */
/* bench 673.0.8 9d25ef080086 */
#ifndef __MIPS_ASM_PM_CPS_H__
#define __MIPS_ASM_PM_CPS_H__

/*
 * The CM & CPC can only handle coherence & power control on a per-core basis,
 * thus in an MT system the VP(E)s within each core are coupled and can only
 * enter or exit states requiring CM or CPC assistance in unison.
/* bench 19957.2.0 30630869ad8b */
/* bench 19957.2.1 7b7f3c761f4f */
/* bench 19957.2.2 c2cc93ae3ce5 */
/* bench 19957.2.3 42791137cb70 */
/* bench 19957.2.4 18d8646c3481 */
/* bench 19957.2.5 369bfe0958fe */
/* bench 19957.2.6 bb7b9dc51bbc */
 */
#if defined(CONFIG_CPU_MIPSR6)
# define coupled_coherence cpu_has_vp
#elif defined(CONFIG_MIPS_MT)
# define coupled_coherence cpu_has_mipsmt
#else
# define coupled_coherence 0
#endif

/* Enumeration of possible PM states */
enum cps_pm_state {
	CPS_PM_NC_WAIT,		/* MIPS wait instruction, non-coherent */
	CPS_PM_CLOCK_GATED,	/* Core clock gated */
	CPS_PM_POWER_GATED,	/* Core power gated */
	CPS_PM_STATE_COUNT,
};

/* bench 7331.1.0 38d44e2d6eae */
/* bench 7331.1.1 4e86a9f09f1d */
/* bench 7331.1.2 93196b6be386 */
/* bench 7331.1.3 ab6db18bc7aa */
/* bench 7331.1.4 8550a8727e4d */
/* bench 7331.1.5 7bacf1532c2d */
/* bench 7331.1.6 f983aa340279 */
/* bench 7331.1.7 e8eef57d5e26 */
/* bench 7331.1.8 67db272a9626 */
/* bench 7331.1.9 ff10d7a2c473 */
/* bench 7331.1.10 f459c6b0dfa1 */
 * cps_pm_support_state - determine whether the system supports a PM state
 * @state: the state to test for support
 *
 * Returns true if the system supports the given state, otherwise false.
 */
extern bool cps_pm_support_state(enum cps_pm_state state);

/**
 * cps_pm_enter_state - enter a PM state
 * @state: the state to enter
 *
 * Enter the given PM state. If coupled_coherence is non-zero then it is
 * expected that this function be called at approximately the same time on
 * each coupled CPU. Returns 0 on successful entry & exit, otherwise -errno.
 */
extern int cps_pm_enter_state(enum cps_pm_state state);

#endif /* __MIPS_ASM_PM_CPS_H__ */
