Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 24 16:13:17 2023
| Host         : sp1c4 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                468         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  2048        
SYNTH-10   Warning           Wide multiplier                                            4           
TIMING-18  Warning           Missing input or output delay                              4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (468)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1340)
5. checking no_input_delay (7)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (468)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK_0 (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK_1 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1340)
---------------------------------------------------
 There are 1340 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.392        0.000                      0                86224        0.035        0.000                      0                86224        8.750        0.000                       0                 10185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.392        0.000                      0                86224        0.035        0.000                      0                86224        8.750        0.000                       0                 10185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom0/_rom_reg_1792_2047_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.439ns  (logic 4.656ns (25.251%)  route 13.783ns (74.749%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 24.998 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.897     5.701    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X61Y132        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.456     6.157 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=20, routed)          0.590     6.747    u_tinyriscv0/u_id_ex/op1_ff/Q[0]
    SLICE_X63Y133        LUT2 (Prop_lut2_I0_O)        0.124     6.871 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29/O
                         net (fo=1, routed)           0.000     6.871    u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.403    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.517    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4_n_0
    SLICE_X63Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.631    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X63Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.745    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20_n_0
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.859    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42_n_0
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.973    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38_n_0
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.087    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X63Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.400 f  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_42/O[3]
                         net (fo=4, routed)           1.171     9.571    u_tinyriscv0/u_id_ex/op1_ff/O[3]
    SLICE_X60Y115        LUT5 (Prop_lut5_I0_O)        0.306     9.877 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_30__0/O
                         net (fo=12, routed)          0.788    10.666    u_tinyriscv0/u_id_ex/inst_ff/gpio_ctrl_reg[30]_1
    SLICE_X67Y114        LUT4 (Prop_lut4_I1_O)        0.124    10.790 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_12__0/O
                         net (fo=95, routed)          0.920    11.710    u_jtag_top1/u_jtag_dm/rx/_ram_reg_3584_3839_0_0_i_1__0
    SLICE_X85Y114        LUT6 (Prop_lut6_I2_O)        0.124    11.834 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          0.962    12.796    u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_0
    SLICE_X89Y106        LUT3 (Prop_lut3_I0_O)        0.120    12.916 r  u_tinyriscv0/u_pc_reg/_ram_reg_0_255_24_24_i_9__0/O
                         net (fo=192, routed)         2.500    15.416    u_ram1/_ram_reg_1536_1791_25_25/A0
    SLICE_X108Y125       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.327    15.743 r  u_ram1/_ram_reg_1536_1791_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.743    u_ram1/_ram_reg_1536_1791_25_25/OD
    SLICE_X108Y125       MUXF7 (Prop_muxf7_I0_O)      0.241    15.984 r  u_ram1/_ram_reg_1536_1791_25_25/F7.B/O
                         net (fo=1, routed)           0.000    15.984    u_ram1/_ram_reg_1536_1791_25_25/O0
    SLICE_X108Y125       MUXF8 (Prop_muxf8_I0_O)      0.098    16.082 r  u_ram1/_ram_reg_1536_1791_25_25/F8/O
                         net (fo=1, routed)           1.599    17.681    u_ram1/_ram_reg_1536_1791_25_25_n_0
    SLICE_X95Y119        LUT6 (Prop_lut6_I1_O)        0.319    18.000 r  u_ram1/qout_r[25]_i_27/O
                         net (fo=1, routed)           0.000    18.000    u_ram1/qout_r[25]_i_27_n_0
    SLICE_X95Y119        MUXF7 (Prop_muxf7_I1_O)      0.217    18.217 r  u_ram1/qout_r_reg[25]_i_16/O
                         net (fo=2, routed)           1.050    19.267    u_ram1/pc_o_reg[12]_23
    SLICE_X67Y118        LUT6 (Prop_lut6_I1_O)        0.299    19.566 r  u_ram1/qout_r[25]_i_8__0/O
                         net (fo=4, routed)           1.080    20.645    u_tinyriscv0/u_id_ex/op1_ff/s5_data_i[11]
    SLICE_X55Y115        LUT6 (Prop_lut6_I1_O)        0.124    20.769 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_21/O
                         net (fo=4, routed)           0.430    21.200    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[19]
    SLICE_X55Y116        LUT6 (Prop_lut6_I4_O)        0.124    21.324 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_25_25_i_2/O
                         net (fo=6, routed)           0.351    21.675    u_jtag_top1/u_jtag_dm/rx/m0_data_i[19]
    SLICE_X55Y114        LUT6 (Prop_lut6_I3_O)        0.124    21.799 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_25_25_i_1/O
                         net (fo=64, routed)          2.341    24.140    u_rom0/_rom_reg_1792_2047_25_25/D
    SLICE_X34Y65         RAMS64E                                      r  u_rom0/_rom_reg_1792_2047_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.474    24.998    u_rom0/_rom_reg_1792_2047_25_25/WCLK
    SLICE_X34Y65         RAMS64E                                      r  u_rom0/_rom_reg_1792_2047_25_25/RAMS64E_A/CLK
                         clock pessimism              0.294    25.292    
                         clock uncertainty           -0.035    25.257    
    SLICE_X34Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.532    u_rom0/_rom_reg_1792_2047_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.532    
                         arrival time                         -24.140    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom0/_rom_reg_3584_3839_30_30/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.619ns  (logic 4.726ns (25.383%)  route 13.893ns (74.617%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 25.200 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.897     5.701    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X61Y132        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.456     6.157 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=20, routed)          0.590     6.747    u_tinyriscv0/u_id_ex/op1_ff/Q[0]
    SLICE_X63Y133        LUT2 (Prop_lut2_I0_O)        0.124     6.871 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29/O
                         net (fo=1, routed)           0.000     6.871    u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.403    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.517    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4_n_0
    SLICE_X63Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.631    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X63Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.745    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20_n_0
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.859    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42_n_0
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.973    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38_n_0
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.087    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X63Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.326 f  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_42/O[2]
                         net (fo=6, routed)           1.252     9.578    u_tinyriscv0/u_id_ex/op1_ff/O[2]
    SLICE_X63Y120        LUT5 (Prop_lut5_I4_O)        0.302     9.880 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=6, routed)           0.649    10.530    u_tinyriscv0/u_id_ex/op1_ff/int_assert_o_reg_29
    SLICE_X63Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=92, routed)          0.536    11.189    u_jtag_top1/u_jtag_dm/rx/_rom_reg_3584_3839_0_0_i_1
    SLICE_X60Y111        LUT6 (Prop_lut6_I2_O)        0.124    11.313 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.725    13.038    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_3
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.119    13.157 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_30_30_i_7/O
                         net (fo=128, routed)         1.858    15.016    u_rom0/_rom_reg_512_767_30_30/A2
    SLICE_X96Y72         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    15.348 r  u_rom0/_rom_reg_512_767_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.348    u_rom0/_rom_reg_512_767_30_30/OD
    SLICE_X96Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    15.589 r  u_rom0/_rom_reg_512_767_30_30/F7.B/O
                         net (fo=1, routed)           0.000    15.589    u_rom0/_rom_reg_512_767_30_30/O0
    SLICE_X96Y72         MUXF8 (Prop_muxf8_I0_O)      0.098    15.687 r  u_rom0/_rom_reg_512_767_30_30/F8/O
                         net (fo=1, routed)           1.716    17.403    u_rom0/_rom_reg_512_767_30_30_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I1_O)        0.319    17.722 r  u_rom0/qout_r[30]_i_28__0/O
                         net (fo=1, routed)           0.000    17.722    u_rom0/qout_r[30]_i_28__0_n_0
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    17.960 r  u_rom0/qout_r_reg[30]_i_19/O
                         net (fo=2, routed)           1.491    19.451    u_rom0/qout_r_reg[30]_i_19_n_0
    SLICE_X67Y115        LUT6 (Prop_lut6_I1_O)        0.298    19.749 r  u_rom0/qout_r[30]_i_9__0/O
                         net (fo=4, routed)           0.419    20.169    u_tinyriscv0/u_id_ex/op1_ff/s0_data_i[13]
    SLICE_X67Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.293 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[30]_i_4__0/O
                         net (fo=5, routed)           0.456    20.749    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[23]
    SLICE_X67Y119        LUT6 (Prop_lut6_I0_O)        0.124    20.873 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13/O
                         net (fo=1, routed)           0.151    21.024    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    21.148 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_10/O
                         net (fo=6, routed)           1.151    22.299    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]_11
    SLICE_X85Y97         LUT6 (Prop_lut6_I3_O)        0.124    22.423 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_1/O
                         net (fo=64, routed)          1.897    24.320    u_rom0/_rom_reg_3584_3839_30_30/D
    SLICE_X108Y66        RAMS64E                                      r  u_rom0/_rom_reg_3584_3839_30_30/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.676    25.200    u_rom0/_rom_reg_3584_3839_30_30/WCLK
    SLICE_X108Y66        RAMS64E                                      r  u_rom0/_rom_reg_3584_3839_30_30/RAMS64E_A/CLK
                         clock pessimism              0.294    25.494    
                         clock uncertainty           -0.035    25.459    
    SLICE_X108Y66        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.734    u_rom0/_rom_reg_3584_3839_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                         -24.320    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom0/_rom_reg_2048_2303_30_30/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.508ns  (logic 4.726ns (25.534%)  route 13.782ns (74.466%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 25.116 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.897     5.701    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X61Y132        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.456     6.157 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=20, routed)          0.590     6.747    u_tinyriscv0/u_id_ex/op1_ff/Q[0]
    SLICE_X63Y133        LUT2 (Prop_lut2_I0_O)        0.124     6.871 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29/O
                         net (fo=1, routed)           0.000     6.871    u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.403    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.517    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4_n_0
    SLICE_X63Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.631    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X63Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.745    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20_n_0
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.859    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42_n_0
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.973    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38_n_0
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.087    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X63Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.326 f  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_42/O[2]
                         net (fo=6, routed)           1.252     9.578    u_tinyriscv0/u_id_ex/op1_ff/O[2]
    SLICE_X63Y120        LUT5 (Prop_lut5_I4_O)        0.302     9.880 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=6, routed)           0.649    10.530    u_tinyriscv0/u_id_ex/op1_ff/int_assert_o_reg_29
    SLICE_X63Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=92, routed)          0.536    11.189    u_jtag_top1/u_jtag_dm/rx/_rom_reg_3584_3839_0_0_i_1
    SLICE_X60Y111        LUT6 (Prop_lut6_I2_O)        0.124    11.313 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.725    13.038    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_3
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.119    13.157 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_30_30_i_7/O
                         net (fo=128, routed)         1.858    15.016    u_rom0/_rom_reg_512_767_30_30/A2
    SLICE_X96Y72         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    15.348 r  u_rom0/_rom_reg_512_767_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.348    u_rom0/_rom_reg_512_767_30_30/OD
    SLICE_X96Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    15.589 r  u_rom0/_rom_reg_512_767_30_30/F7.B/O
                         net (fo=1, routed)           0.000    15.589    u_rom0/_rom_reg_512_767_30_30/O0
    SLICE_X96Y72         MUXF8 (Prop_muxf8_I0_O)      0.098    15.687 r  u_rom0/_rom_reg_512_767_30_30/F8/O
                         net (fo=1, routed)           1.716    17.403    u_rom0/_rom_reg_512_767_30_30_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I1_O)        0.319    17.722 r  u_rom0/qout_r[30]_i_28__0/O
                         net (fo=1, routed)           0.000    17.722    u_rom0/qout_r[30]_i_28__0_n_0
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    17.960 r  u_rom0/qout_r_reg[30]_i_19/O
                         net (fo=2, routed)           1.491    19.451    u_rom0/qout_r_reg[30]_i_19_n_0
    SLICE_X67Y115        LUT6 (Prop_lut6_I1_O)        0.298    19.749 r  u_rom0/qout_r[30]_i_9__0/O
                         net (fo=4, routed)           0.419    20.169    u_tinyriscv0/u_id_ex/op1_ff/s0_data_i[13]
    SLICE_X67Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.293 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[30]_i_4__0/O
                         net (fo=5, routed)           0.456    20.749    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[23]
    SLICE_X67Y119        LUT6 (Prop_lut6_I0_O)        0.124    20.873 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13/O
                         net (fo=1, routed)           0.151    21.024    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    21.148 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_10/O
                         net (fo=6, routed)           1.151    22.299    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]_11
    SLICE_X85Y97         LUT6 (Prop_lut6_I3_O)        0.124    22.423 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_1/O
                         net (fo=64, routed)          1.787    24.210    u_rom0/_rom_reg_2048_2303_30_30/D
    SLICE_X104Y74        RAMS64E                                      r  u_rom0/_rom_reg_2048_2303_30_30/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.592    25.116    u_rom0/_rom_reg_2048_2303_30_30/WCLK
    SLICE_X104Y74        RAMS64E                                      r  u_rom0/_rom_reg_2048_2303_30_30/RAMS64E_A/CLK
                         clock pessimism              0.294    25.410    
                         clock uncertainty           -0.035    25.375    
    SLICE_X104Y74        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.650    u_rom0/_rom_reg_2048_2303_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.650    
                         arrival time                         -24.210    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom0/_rom_reg_1280_1535_30_30/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.492ns  (logic 4.726ns (25.556%)  route 13.766ns (74.444%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 25.121 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.897     5.701    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X61Y132        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.456     6.157 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=20, routed)          0.590     6.747    u_tinyriscv0/u_id_ex/op1_ff/Q[0]
    SLICE_X63Y133        LUT2 (Prop_lut2_I0_O)        0.124     6.871 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29/O
                         net (fo=1, routed)           0.000     6.871    u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.403    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.517    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4_n_0
    SLICE_X63Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.631    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X63Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.745    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20_n_0
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.859    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42_n_0
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.973    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38_n_0
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.087    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X63Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.326 f  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_42/O[2]
                         net (fo=6, routed)           1.252     9.578    u_tinyriscv0/u_id_ex/op1_ff/O[2]
    SLICE_X63Y120        LUT5 (Prop_lut5_I4_O)        0.302     9.880 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=6, routed)           0.649    10.530    u_tinyriscv0/u_id_ex/op1_ff/int_assert_o_reg_29
    SLICE_X63Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=92, routed)          0.536    11.189    u_jtag_top1/u_jtag_dm/rx/_rom_reg_3584_3839_0_0_i_1
    SLICE_X60Y111        LUT6 (Prop_lut6_I2_O)        0.124    11.313 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.725    13.038    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_3
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.119    13.157 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_30_30_i_7/O
                         net (fo=128, routed)         1.858    15.016    u_rom0/_rom_reg_512_767_30_30/A2
    SLICE_X96Y72         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    15.348 r  u_rom0/_rom_reg_512_767_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.348    u_rom0/_rom_reg_512_767_30_30/OD
    SLICE_X96Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    15.589 r  u_rom0/_rom_reg_512_767_30_30/F7.B/O
                         net (fo=1, routed)           0.000    15.589    u_rom0/_rom_reg_512_767_30_30/O0
    SLICE_X96Y72         MUXF8 (Prop_muxf8_I0_O)      0.098    15.687 r  u_rom0/_rom_reg_512_767_30_30/F8/O
                         net (fo=1, routed)           1.716    17.403    u_rom0/_rom_reg_512_767_30_30_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I1_O)        0.319    17.722 r  u_rom0/qout_r[30]_i_28__0/O
                         net (fo=1, routed)           0.000    17.722    u_rom0/qout_r[30]_i_28__0_n_0
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    17.960 r  u_rom0/qout_r_reg[30]_i_19/O
                         net (fo=2, routed)           1.491    19.451    u_rom0/qout_r_reg[30]_i_19_n_0
    SLICE_X67Y115        LUT6 (Prop_lut6_I1_O)        0.298    19.749 r  u_rom0/qout_r[30]_i_9__0/O
                         net (fo=4, routed)           0.419    20.169    u_tinyriscv0/u_id_ex/op1_ff/s0_data_i[13]
    SLICE_X67Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.293 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[30]_i_4__0/O
                         net (fo=5, routed)           0.456    20.749    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[23]
    SLICE_X67Y119        LUT6 (Prop_lut6_I0_O)        0.124    20.873 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13/O
                         net (fo=1, routed)           0.151    21.024    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    21.148 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_10/O
                         net (fo=6, routed)           1.151    22.299    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]_11
    SLICE_X85Y97         LUT6 (Prop_lut6_I3_O)        0.124    22.423 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_1/O
                         net (fo=64, routed)          1.771    24.194    u_rom0/_rom_reg_1280_1535_30_30/D
    SLICE_X102Y71        RAMS64E                                      r  u_rom0/_rom_reg_1280_1535_30_30/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.597    25.121    u_rom0/_rom_reg_1280_1535_30_30/WCLK
    SLICE_X102Y71        RAMS64E                                      r  u_rom0/_rom_reg_1280_1535_30_30/RAMS64E_A/CLK
                         clock pessimism              0.294    25.415    
                         clock uncertainty           -0.035    25.380    
    SLICE_X102Y71        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.655    u_rom0/_rom_reg_1280_1535_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.655    
                         arrival time                         -24.194    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regs/regs_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.227ns  (logic 9.928ns (51.635%)  route 9.299ns (48.365%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 25.238 - 20.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.829     5.633    u_tinyriscv0/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X48Y129        FDRE                                         r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.456     6.089 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[29]/Q
                         net (fo=2, routed)           0.831     6.921    u_tinyriscv0/u_id_ex/inst_ff/ie_inst_o[29]
    SLICE_X47Y129        LUT5 (Prop_lut5_I3_O)        0.124     7.045 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_24/O
                         net (fo=3, routed)           0.846     7.891    u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_24_n_0
    SLICE_X49Y128        LUT5 (Prop_lut5_I0_O)        0.124     8.015 r  u_tinyriscv0/u_id_ex/inst_ff/pc_o[31]_i_12/O
                         net (fo=6, routed)           0.454     8.469    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[5]_3
    SLICE_X44Y129        LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  u_tinyriscv0/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          1.087     9.680    u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X41Y124        LUT3 (Prop_lut3_I1_O)        0.152     9.832 r  u_tinyriscv0/u_id_ex/reg1_rdata_ff/mul_temp__1_i_10/O
                         net (fo=2, routed)           0.852    10.684    u_tinyriscv0/u_ex/mul_op1[6]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.238    14.922 r  u_tinyriscv0/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.924    u_tinyriscv0/u_ex/mul_temp__1_n_106
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.442 r  u_tinyriscv0/u_ex/mul_temp__2/P[1]
                         net (fo=2, routed)           0.930    17.372    u_tinyriscv0/u_ex/mul_temp__2_n_104
    SLICE_X33Y121        LUT2 (Prop_lut2_I0_O)        0.124    17.496 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_178/O
                         net (fo=1, routed)           0.000    17.496    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_178_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.894 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.894    u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_108_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.008 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_159/CO[3]
                         net (fo=1, routed)           0.000    18.008    u_tinyriscv0/u_ex/regs_reg_r1_0_31_18_23_i_159_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.122 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_102/CO[3]
                         net (fo=1, routed)           0.000    18.122    u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_102_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.456 f  u_tinyriscv0/u_ex/regs_reg_r1_0_31_24_29_i_84/O[1]
                         net (fo=2, routed)           0.613    19.069    u_tinyriscv0/u_ex/mul_temp__2_10[1]
    SLICE_X37Y125        LUT1 (Prop_lut1_I0_O)        0.303    19.372 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_267/O
                         net (fo=1, routed)           0.000    19.372    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_267_n_0
    SLICE_X37Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.922 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.922    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_189_n_0
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.036 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_113/CO[3]
                         net (fo=1, routed)           0.000    20.036    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.150 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.150    u_tinyriscv0/u_ex/regs_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X37Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.264 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_97/CO[3]
                         net (fo=1, routed)           0.000    20.264    u_tinyriscv0/u_ex/regs_reg_r1_0_31_6_11_i_97_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.503 r  u_tinyriscv0/u_ex/regs_reg_r1_0_31_12_17_i_63/O[2]
                         net (fo=1, routed)           0.428    20.931    u_tinyriscv0/u_id_ex/inst_ff/qout_r[30]_i_3_0[6]
    SLICE_X39Y130        LUT6 (Prop_lut6_I3_O)        0.302    21.233 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_84/O
                         net (fo=1, routed)           0.783    22.016    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_84_n_0
    SLICE_X44Y134        LUT3 (Prop_lut3_I0_O)        0.124    22.140 f  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_39/O
                         net (fo=1, routed)           1.327    23.467    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_39_n_0
    SLICE_X65Y136        LUT6 (Prop_lut6_I3_O)        0.124    23.591 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_12/O
                         net (fo=6, routed)           0.486    24.077    u_jtag_top0/u_jtag_dm/ex_reg_wdata_o[7]
    SLICE_X65Y138        LUT6 (Prop_lut6_I1_O)        0.124    24.201 r  u_jtag_top0/u_jtag_dm/regs_reg_r1_0_31_12_17_i_4/O
                         net (fo=3, routed)           0.659    24.861    u_regs/regs_reg_r2_0_31_12_17/DIB0
    SLICE_X62Y141        RAMD32                                       r  u_regs/regs_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.713    25.238    u_regs/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X62Y141        RAMD32                                       r  u_regs/regs_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism              0.311    25.549    
                         clock uncertainty           -0.035    25.514    
    SLICE_X62Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    25.329    u_regs/regs_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         25.329    
                         arrival time                         -24.861    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom0/_rom_reg_256_511_30_30/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.462ns  (logic 4.726ns (25.599%)  route 13.736ns (74.401%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 25.122 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.897     5.701    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X61Y132        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.456     6.157 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=20, routed)          0.590     6.747    u_tinyriscv0/u_id_ex/op1_ff/Q[0]
    SLICE_X63Y133        LUT2 (Prop_lut2_I0_O)        0.124     6.871 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29/O
                         net (fo=1, routed)           0.000     6.871    u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.403    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.517    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4_n_0
    SLICE_X63Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.631    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X63Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.745    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20_n_0
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.859    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42_n_0
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.973    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38_n_0
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.087    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X63Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.326 f  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_42/O[2]
                         net (fo=6, routed)           1.252     9.578    u_tinyriscv0/u_id_ex/op1_ff/O[2]
    SLICE_X63Y120        LUT5 (Prop_lut5_I4_O)        0.302     9.880 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=6, routed)           0.649    10.530    u_tinyriscv0/u_id_ex/op1_ff/int_assert_o_reg_29
    SLICE_X63Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=92, routed)          0.536    11.189    u_jtag_top1/u_jtag_dm/rx/_rom_reg_3584_3839_0_0_i_1
    SLICE_X60Y111        LUT6 (Prop_lut6_I2_O)        0.124    11.313 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.725    13.038    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_3
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.119    13.157 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_30_30_i_7/O
                         net (fo=128, routed)         1.858    15.016    u_rom0/_rom_reg_512_767_30_30/A2
    SLICE_X96Y72         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    15.348 r  u_rom0/_rom_reg_512_767_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.348    u_rom0/_rom_reg_512_767_30_30/OD
    SLICE_X96Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    15.589 r  u_rom0/_rom_reg_512_767_30_30/F7.B/O
                         net (fo=1, routed)           0.000    15.589    u_rom0/_rom_reg_512_767_30_30/O0
    SLICE_X96Y72         MUXF8 (Prop_muxf8_I0_O)      0.098    15.687 r  u_rom0/_rom_reg_512_767_30_30/F8/O
                         net (fo=1, routed)           1.716    17.403    u_rom0/_rom_reg_512_767_30_30_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I1_O)        0.319    17.722 r  u_rom0/qout_r[30]_i_28__0/O
                         net (fo=1, routed)           0.000    17.722    u_rom0/qout_r[30]_i_28__0_n_0
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    17.960 r  u_rom0/qout_r_reg[30]_i_19/O
                         net (fo=2, routed)           1.491    19.451    u_rom0/qout_r_reg[30]_i_19_n_0
    SLICE_X67Y115        LUT6 (Prop_lut6_I1_O)        0.298    19.749 r  u_rom0/qout_r[30]_i_9__0/O
                         net (fo=4, routed)           0.419    20.169    u_tinyriscv0/u_id_ex/op1_ff/s0_data_i[13]
    SLICE_X67Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.293 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[30]_i_4__0/O
                         net (fo=5, routed)           0.456    20.749    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[23]
    SLICE_X67Y119        LUT6 (Prop_lut6_I0_O)        0.124    20.873 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13/O
                         net (fo=1, routed)           0.151    21.024    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    21.148 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_10/O
                         net (fo=6, routed)           1.151    22.299    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]_11
    SLICE_X85Y97         LUT6 (Prop_lut6_I3_O)        0.124    22.423 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_1/O
                         net (fo=64, routed)          1.740    24.163    u_rom0/_rom_reg_256_511_30_30/D
    SLICE_X94Y68         RAMS64E                                      r  u_rom0/_rom_reg_256_511_30_30/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.598    25.122    u_rom0/_rom_reg_256_511_30_30/WCLK
    SLICE_X94Y68         RAMS64E                                      r  u_rom0/_rom_reg_256_511_30_30/RAMS64E_A/CLK
                         clock pessimism              0.294    25.416    
                         clock uncertainty           -0.035    25.381    
    SLICE_X94Y68         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.656    u_rom0/_rom_reg_256_511_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.656    
                         arrival time                         -24.163    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom0/_rom_reg_3328_3583_30_30/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.452ns  (logic 4.726ns (25.613%)  route 13.726ns (74.387%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns = ( 25.119 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.897     5.701    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X61Y132        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.456     6.157 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=20, routed)          0.590     6.747    u_tinyriscv0/u_id_ex/op1_ff/Q[0]
    SLICE_X63Y133        LUT2 (Prop_lut2_I0_O)        0.124     6.871 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29/O
                         net (fo=1, routed)           0.000     6.871    u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.403    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.517    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4_n_0
    SLICE_X63Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.631    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X63Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.745    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20_n_0
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.859    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42_n_0
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.973    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38_n_0
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.087    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X63Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.326 f  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_42/O[2]
                         net (fo=6, routed)           1.252     9.578    u_tinyriscv0/u_id_ex/op1_ff/O[2]
    SLICE_X63Y120        LUT5 (Prop_lut5_I4_O)        0.302     9.880 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=6, routed)           0.649    10.530    u_tinyriscv0/u_id_ex/op1_ff/int_assert_o_reg_29
    SLICE_X63Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=92, routed)          0.536    11.189    u_jtag_top1/u_jtag_dm/rx/_rom_reg_3584_3839_0_0_i_1
    SLICE_X60Y111        LUT6 (Prop_lut6_I2_O)        0.124    11.313 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.725    13.038    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_3
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.119    13.157 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_30_30_i_7/O
                         net (fo=128, routed)         1.858    15.016    u_rom0/_rom_reg_512_767_30_30/A2
    SLICE_X96Y72         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    15.348 r  u_rom0/_rom_reg_512_767_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.348    u_rom0/_rom_reg_512_767_30_30/OD
    SLICE_X96Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    15.589 r  u_rom0/_rom_reg_512_767_30_30/F7.B/O
                         net (fo=1, routed)           0.000    15.589    u_rom0/_rom_reg_512_767_30_30/O0
    SLICE_X96Y72         MUXF8 (Prop_muxf8_I0_O)      0.098    15.687 r  u_rom0/_rom_reg_512_767_30_30/F8/O
                         net (fo=1, routed)           1.716    17.403    u_rom0/_rom_reg_512_767_30_30_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I1_O)        0.319    17.722 r  u_rom0/qout_r[30]_i_28__0/O
                         net (fo=1, routed)           0.000    17.722    u_rom0/qout_r[30]_i_28__0_n_0
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    17.960 r  u_rom0/qout_r_reg[30]_i_19/O
                         net (fo=2, routed)           1.491    19.451    u_rom0/qout_r_reg[30]_i_19_n_0
    SLICE_X67Y115        LUT6 (Prop_lut6_I1_O)        0.298    19.749 r  u_rom0/qout_r[30]_i_9__0/O
                         net (fo=4, routed)           0.419    20.169    u_tinyriscv0/u_id_ex/op1_ff/s0_data_i[13]
    SLICE_X67Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.293 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[30]_i_4__0/O
                         net (fo=5, routed)           0.456    20.749    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[23]
    SLICE_X67Y119        LUT6 (Prop_lut6_I0_O)        0.124    20.873 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13/O
                         net (fo=1, routed)           0.151    21.024    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    21.148 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_10/O
                         net (fo=6, routed)           1.151    22.299    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]_11
    SLICE_X85Y97         LUT6 (Prop_lut6_I3_O)        0.124    22.423 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_1/O
                         net (fo=64, routed)          1.730    24.153    u_rom0/_rom_reg_3328_3583_30_30/D
    SLICE_X92Y70         RAMS64E                                      r  u_rom0/_rom_reg_3328_3583_30_30/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.595    25.119    u_rom0/_rom_reg_3328_3583_30_30/WCLK
    SLICE_X92Y70         RAMS64E                                      r  u_rom0/_rom_reg_3328_3583_30_30/RAMS64E_A/CLK
                         clock pessimism              0.294    25.413    
                         clock uncertainty           -0.035    25.378    
    SLICE_X92Y70         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.653    u_rom0/_rom_reg_3328_3583_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.653    
                         arrival time                         -24.153    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom0/_rom_reg_2560_2815_30_30/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.424ns  (logic 4.726ns (25.652%)  route 13.698ns (74.348%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 25.115 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.897     5.701    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X61Y132        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.456     6.157 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=20, routed)          0.590     6.747    u_tinyriscv0/u_id_ex/op1_ff/Q[0]
    SLICE_X63Y133        LUT2 (Prop_lut2_I0_O)        0.124     6.871 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29/O
                         net (fo=1, routed)           0.000     6.871    u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.403    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.517    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4_n_0
    SLICE_X63Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.631    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X63Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.745    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20_n_0
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.859    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42_n_0
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.973    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38_n_0
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.087    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X63Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.326 f  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_42/O[2]
                         net (fo=6, routed)           1.252     9.578    u_tinyriscv0/u_id_ex/op1_ff/O[2]
    SLICE_X63Y120        LUT5 (Prop_lut5_I4_O)        0.302     9.880 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=6, routed)           0.649    10.530    u_tinyriscv0/u_id_ex/op1_ff/int_assert_o_reg_29
    SLICE_X63Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=92, routed)          0.536    11.189    u_jtag_top1/u_jtag_dm/rx/_rom_reg_3584_3839_0_0_i_1
    SLICE_X60Y111        LUT6 (Prop_lut6_I2_O)        0.124    11.313 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.725    13.038    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_3
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.119    13.157 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_30_30_i_7/O
                         net (fo=128, routed)         1.858    15.016    u_rom0/_rom_reg_512_767_30_30/A2
    SLICE_X96Y72         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    15.348 r  u_rom0/_rom_reg_512_767_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.348    u_rom0/_rom_reg_512_767_30_30/OD
    SLICE_X96Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    15.589 r  u_rom0/_rom_reg_512_767_30_30/F7.B/O
                         net (fo=1, routed)           0.000    15.589    u_rom0/_rom_reg_512_767_30_30/O0
    SLICE_X96Y72         MUXF8 (Prop_muxf8_I0_O)      0.098    15.687 r  u_rom0/_rom_reg_512_767_30_30/F8/O
                         net (fo=1, routed)           1.716    17.403    u_rom0/_rom_reg_512_767_30_30_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I1_O)        0.319    17.722 r  u_rom0/qout_r[30]_i_28__0/O
                         net (fo=1, routed)           0.000    17.722    u_rom0/qout_r[30]_i_28__0_n_0
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    17.960 r  u_rom0/qout_r_reg[30]_i_19/O
                         net (fo=2, routed)           1.491    19.451    u_rom0/qout_r_reg[30]_i_19_n_0
    SLICE_X67Y115        LUT6 (Prop_lut6_I1_O)        0.298    19.749 r  u_rom0/qout_r[30]_i_9__0/O
                         net (fo=4, routed)           0.419    20.169    u_tinyriscv0/u_id_ex/op1_ff/s0_data_i[13]
    SLICE_X67Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.293 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[30]_i_4__0/O
                         net (fo=5, routed)           0.456    20.749    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[23]
    SLICE_X67Y119        LUT6 (Prop_lut6_I0_O)        0.124    20.873 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13/O
                         net (fo=1, routed)           0.151    21.024    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    21.148 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_10/O
                         net (fo=6, routed)           1.151    22.299    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]_11
    SLICE_X85Y97         LUT6 (Prop_lut6_I3_O)        0.124    22.423 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_1/O
                         net (fo=64, routed)          1.702    24.125    u_rom0/_rom_reg_2560_2815_30_30/D
    SLICE_X96Y74         RAMS64E                                      r  u_rom0/_rom_reg_2560_2815_30_30/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.591    25.115    u_rom0/_rom_reg_2560_2815_30_30/WCLK
    SLICE_X96Y74         RAMS64E                                      r  u_rom0/_rom_reg_2560_2815_30_30/RAMS64E_A/CLK
                         clock pessimism              0.294    25.409    
                         clock uncertainty           -0.035    25.374    
    SLICE_X96Y74         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.649    u_rom0/_rom_reg_2560_2815_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.649    
                         arrival time                         -24.125    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom0/_rom_reg_512_767_30_30/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.417ns  (logic 4.726ns (25.660%)  route 13.691ns (74.340%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 25.118 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.897     5.701    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X61Y132        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.456     6.157 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=20, routed)          0.590     6.747    u_tinyriscv0/u_id_ex/op1_ff/Q[0]
    SLICE_X63Y133        LUT2 (Prop_lut2_I0_O)        0.124     6.871 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29/O
                         net (fo=1, routed)           0.000     6.871    u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.403    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.517    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4_n_0
    SLICE_X63Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.631    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X63Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.745    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20_n_0
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.859    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42_n_0
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.973    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38_n_0
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.087    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X63Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.326 f  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_42/O[2]
                         net (fo=6, routed)           1.252     9.578    u_tinyriscv0/u_id_ex/op1_ff/O[2]
    SLICE_X63Y120        LUT5 (Prop_lut5_I4_O)        0.302     9.880 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=6, routed)           0.649    10.530    u_tinyriscv0/u_id_ex/op1_ff/int_assert_o_reg_29
    SLICE_X63Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=92, routed)          0.536    11.189    u_jtag_top1/u_jtag_dm/rx/_rom_reg_3584_3839_0_0_i_1
    SLICE_X60Y111        LUT6 (Prop_lut6_I2_O)        0.124    11.313 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.725    13.038    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_3
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.119    13.157 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_30_30_i_7/O
                         net (fo=128, routed)         1.858    15.016    u_rom0/_rom_reg_512_767_30_30/A2
    SLICE_X96Y72         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    15.348 r  u_rom0/_rom_reg_512_767_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.348    u_rom0/_rom_reg_512_767_30_30/OD
    SLICE_X96Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    15.589 r  u_rom0/_rom_reg_512_767_30_30/F7.B/O
                         net (fo=1, routed)           0.000    15.589    u_rom0/_rom_reg_512_767_30_30/O0
    SLICE_X96Y72         MUXF8 (Prop_muxf8_I0_O)      0.098    15.687 r  u_rom0/_rom_reg_512_767_30_30/F8/O
                         net (fo=1, routed)           1.716    17.403    u_rom0/_rom_reg_512_767_30_30_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I1_O)        0.319    17.722 r  u_rom0/qout_r[30]_i_28__0/O
                         net (fo=1, routed)           0.000    17.722    u_rom0/qout_r[30]_i_28__0_n_0
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    17.960 r  u_rom0/qout_r_reg[30]_i_19/O
                         net (fo=2, routed)           1.491    19.451    u_rom0/qout_r_reg[30]_i_19_n_0
    SLICE_X67Y115        LUT6 (Prop_lut6_I1_O)        0.298    19.749 r  u_rom0/qout_r[30]_i_9__0/O
                         net (fo=4, routed)           0.419    20.169    u_tinyriscv0/u_id_ex/op1_ff/s0_data_i[13]
    SLICE_X67Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.293 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[30]_i_4__0/O
                         net (fo=5, routed)           0.456    20.749    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[23]
    SLICE_X67Y119        LUT6 (Prop_lut6_I0_O)        0.124    20.873 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13/O
                         net (fo=1, routed)           0.151    21.024    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    21.148 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_10/O
                         net (fo=6, routed)           1.151    22.299    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]_11
    SLICE_X85Y97         LUT6 (Prop_lut6_I3_O)        0.124    22.423 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_1/O
                         net (fo=64, routed)          1.696    24.119    u_rom0/_rom_reg_512_767_30_30/D
    SLICE_X96Y72         RAMS64E                                      r  u_rom0/_rom_reg_512_767_30_30/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.594    25.118    u_rom0/_rom_reg_512_767_30_30/WCLK
    SLICE_X96Y72         RAMS64E                                      r  u_rom0/_rom_reg_512_767_30_30/RAMS64E_A/CLK
                         clock pessimism              0.294    25.412    
                         clock uncertainty           -0.035    25.377    
    SLICE_X96Y72         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.652    u_rom0/_rom_reg_512_767_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.652    
                         arrival time                         -24.119    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom0/_rom_reg_3072_3327_30_30/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.414ns  (logic 4.726ns (25.665%)  route 13.688ns (74.335%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 25.117 - 20.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.897     5.701    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X61Y132        FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.456     6.157 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[0]/Q
                         net (fo=20, routed)          0.590     6.747    u_tinyriscv0/u_id_ex/op1_ff/Q[0]
    SLICE_X63Y133        LUT2 (Prop_lut2_I0_O)        0.124     6.871 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29/O
                         net (fo=1, routed)           0.000     6.871    u_tinyriscv0/u_id_ex/op1_ff/qout_r[2]_i_29_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.403    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[2]_i_12_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.517    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[7]_i_4_n_0
    SLICE_X63Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.631    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X63Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.745    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_20_n_0
    SLICE_X63Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.859    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_42_n_0
    SLICE_X63Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.973 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.973    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_38_n_0
    SLICE_X63Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.087 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.087    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X63Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.326 f  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_42/O[2]
                         net (fo=6, routed)           1.252     9.578    u_tinyriscv0/u_id_ex/op1_ff/O[2]
    SLICE_X63Y120        LUT5 (Prop_lut5_I4_O)        0.302     9.880 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=6, routed)           0.649    10.530    u_tinyriscv0/u_id_ex/op1_ff/int_assert_o_reg_29
    SLICE_X63Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=92, routed)          0.536    11.189    u_jtag_top1/u_jtag_dm/rx/_rom_reg_3584_3839_0_0_i_1
    SLICE_X60Y111        LUT6 (Prop_lut6_I2_O)        0.124    11.313 r  u_jtag_top1/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.725    13.038    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_3
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.119    13.157 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_30_30_i_7/O
                         net (fo=128, routed)         1.858    15.016    u_rom0/_rom_reg_512_767_30_30/A2
    SLICE_X96Y72         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332    15.348 r  u_rom0/_rom_reg_512_767_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.348    u_rom0/_rom_reg_512_767_30_30/OD
    SLICE_X96Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    15.589 r  u_rom0/_rom_reg_512_767_30_30/F7.B/O
                         net (fo=1, routed)           0.000    15.589    u_rom0/_rom_reg_512_767_30_30/O0
    SLICE_X96Y72         MUXF8 (Prop_muxf8_I0_O)      0.098    15.687 r  u_rom0/_rom_reg_512_767_30_30/F8/O
                         net (fo=1, routed)           1.716    17.403    u_rom0/_rom_reg_512_767_30_30_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I1_O)        0.319    17.722 r  u_rom0/qout_r[30]_i_28__0/O
                         net (fo=1, routed)           0.000    17.722    u_rom0/qout_r[30]_i_28__0_n_0
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    17.960 r  u_rom0/qout_r_reg[30]_i_19/O
                         net (fo=2, routed)           1.491    19.451    u_rom0/qout_r_reg[30]_i_19_n_0
    SLICE_X67Y115        LUT6 (Prop_lut6_I1_O)        0.298    19.749 r  u_rom0/qout_r[30]_i_9__0/O
                         net (fo=4, routed)           0.419    20.169    u_tinyriscv0/u_id_ex/op1_ff/s0_data_i[13]
    SLICE_X67Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.293 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[30]_i_4__0/O
                         net (fo=5, routed)           0.456    20.749    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[23]
    SLICE_X67Y119        LUT6 (Prop_lut6_I0_O)        0.124    20.873 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13/O
                         net (fo=1, routed)           0.151    21.024    u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_13_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    21.148 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_10/O
                         net (fo=6, routed)           1.151    22.299    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[6]_11
    SLICE_X85Y97         LUT6 (Prop_lut6_I3_O)        0.124    22.423 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_1/O
                         net (fo=64, routed)          1.693    24.116    u_rom0/_rom_reg_3072_3327_30_30/D
    SLICE_X98Y73         RAMS64E                                      r  u_rom0/_rom_reg_3072_3327_30_30/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.593    25.117    u_rom0/_rom_reg_3072_3327_30_30/WCLK
    SLICE_X98Y73         RAMS64E                                      r  u_rom0/_rom_reg_3072_3327_30_30/RAMS64E_A/CLK
                         clock pessimism              0.294    25.411    
                         clock uncertainty           -0.035    25.376    
    SLICE_X98Y73         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.651    u_rom0/_rom_reg_3072_3327_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.651    
                         arrival time                         -24.116    
  -------------------------------------------------------------------
                         slack                                  0.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 timer_0/timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_0/timer_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.553     1.519    timer_0/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  timer_0/timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  timer_0/timer_count_reg[26]/Q
                         net (fo=4, routed)           0.134     1.793    timer_0/timer_count_reg[26]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.953 r  timer_0/timer_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.954    timer_0/timer_count_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.008 r  timer_0/timer_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    timer_0/timer_count_reg[28]_i_1_n_7
    SLICE_X52Y100        FDRE                                         r  timer_0/timer_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.907     2.121    timer_0/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  timer_0/timer_count_reg[28]/C
                         clock pessimism             -0.253     1.868    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.973    timer_0/timer_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 timer_0/timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_0/timer_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.553     1.519    timer_0/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  timer_0/timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  timer_0/timer_count_reg[26]/Q
                         net (fo=4, routed)           0.134     1.793    timer_0/timer_count_reg[26]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.953 r  timer_0/timer_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.954    timer_0/timer_count_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.019 r  timer_0/timer_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    timer_0/timer_count_reg[28]_i_1_n_5
    SLICE_X52Y100        FDRE                                         r  timer_0/timer_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.907     2.121    timer_0/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  timer_0/timer_count_reg[30]/C
                         clock pessimism             -0.253     1.868    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.973    timer_0/timer_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 timer_0/timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_0/timer_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.553     1.519    timer_0/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  timer_0/timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  timer_0/timer_count_reg[26]/Q
                         net (fo=4, routed)           0.134     1.793    timer_0/timer_count_reg[26]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.953 r  timer_0/timer_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.954    timer_0/timer_count_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.044 r  timer_0/timer_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.044    timer_0/timer_count_reg[28]_i_1_n_6
    SLICE_X52Y100        FDRE                                         r  timer_0/timer_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.907     2.121    timer_0/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  timer_0/timer_count_reg[29]/C
                         clock pessimism             -0.253     1.868    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.973    timer_0/timer_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 timer_0/timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_0/timer_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.553     1.519    timer_0/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  timer_0/timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  timer_0/timer_count_reg[26]/Q
                         net (fo=4, routed)           0.134     1.793    timer_0/timer_count_reg[26]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.953 r  timer_0/timer_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.954    timer_0/timer_count_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.044 r  timer_0/timer_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.044    timer_0/timer_count_reg[28]_i_1_n_4
    SLICE_X52Y100        FDRE                                         r  timer_0/timer_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.907     2.121    timer_0/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  timer_0/timer_count_reg[31]/C
                         clock pessimism             -0.253     1.868    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.973    timer_0/timer_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_tinyriscv0/u_csr_reg/mtvec_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_clint/int_addr_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.689     1.655    u_tinyriscv0/u_csr_reg/clk_IBUF_BUFG
    SLICE_X95Y146        FDRE                                         r  u_tinyriscv0/u_csr_reg/mtvec_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y146        FDRE (Prop_fdre_C_Q)         0.141     1.796 r  u_tinyriscv0/u_csr_reg/mtvec_reg[15]/Q
                         net (fo=2, routed)           0.066     1.862    u_tinyriscv0/u_clint/int_addr_o_reg[31]_1[15]
    SLICE_X94Y146        LUT4 (Prop_lut4_I3_O)        0.045     1.907 r  u_tinyriscv0/u_clint/int_addr_o[15]_i_1/O
                         net (fo=1, routed)           0.000     1.907    u_tinyriscv0/u_clint/int_addr_o[15]_i_1_n_0
    SLICE_X94Y146        FDRE                                         r  u_tinyriscv0/u_clint/int_addr_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.963     2.177    u_tinyriscv0/u_clint/clk_IBUF_BUFG
    SLICE_X94Y146        FDRE                                         r  u_tinyriscv0/u_clint/int_addr_o_reg[15]/C
                         clock pessimism             -0.509     1.668    
    SLICE_X94Y146        FDRE (Hold_fdre_C_D)         0.121     1.789    u_tinyriscv0/u_clint/int_addr_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_tinyriscv0/u_csr_reg/mepc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_clint/int_addr_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.687     1.653    u_tinyriscv0/u_csr_reg/clk_IBUF_BUFG
    SLICE_X91Y142        FDRE                                         r  u_tinyriscv0/u_csr_reg/mepc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y142        FDRE (Prop_fdre_C_Q)         0.141     1.794 r  u_tinyriscv0/u_csr_reg/mepc_reg[10]/Q
                         net (fo=2, routed)           0.066     1.861    u_tinyriscv0/u_clint/int_addr_o_reg[31]_2[10]
    SLICE_X90Y142        LUT4 (Prop_lut4_I1_O)        0.045     1.906 r  u_tinyriscv0/u_clint/int_addr_o[10]_i_1/O
                         net (fo=1, routed)           0.000     1.906    u_tinyriscv0/u_clint/int_addr_o[10]_i_1_n_0
    SLICE_X90Y142        FDRE                                         r  u_tinyriscv0/u_clint/int_addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.961     2.175    u_tinyriscv0/u_clint/clk_IBUF_BUFG
    SLICE_X90Y142        FDRE                                         r  u_tinyriscv0/u_clint/int_addr_o_reg[10]/C
                         clock pessimism             -0.509     1.666    
    SLICE_X90Y142        FDRE (Hold_fdre_C_D)         0.121     1.787    u_tinyriscv0/u_clint/int_addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_tinyriscv0/u_div/dividend_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_div/dividend_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.636     1.602    u_tinyriscv0/u_div/clk_IBUF_BUFG
    SLICE_X43Y138        FDRE                                         r  u_tinyriscv0/u_div/dividend_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_fdre_C_Q)         0.141     1.743 r  u_tinyriscv0/u_div/dividend_r_reg[10]/Q
                         net (fo=3, routed)           0.099     1.843    u_tinyriscv0/u_div/in16[11]
    SLICE_X42Y138        LUT6 (Prop_lut6_I3_O)        0.045     1.888 r  u_tinyriscv0/u_div/dividend_r[11]_i_1/O
                         net (fo=1, routed)           0.000     1.888    u_tinyriscv0/u_div/dividend_r[11]
    SLICE_X42Y138        FDRE                                         r  u_tinyriscv0/u_div/dividend_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.908     2.122    u_tinyriscv0/u_div/clk_IBUF_BUFG
    SLICE_X42Y138        FDRE                                         r  u_tinyriscv0/u_div/dividend_r_reg[11]/C
                         clock pessimism             -0.507     1.615    
    SLICE_X42Y138        FDRE (Hold_fdre_C_D)         0.120     1.735    u_tinyriscv0/u_div/dividend_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_tinyriscv0/u_csr_reg/mtvec_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_clint/int_addr_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.691     1.657    u_tinyriscv0/u_csr_reg/clk_IBUF_BUFG
    SLICE_X99Y147        FDRE                                         r  u_tinyriscv0/u_csr_reg/mtvec_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y147        FDRE (Prop_fdre_C_Q)         0.141     1.798 r  u_tinyriscv0/u_csr_reg/mtvec_reg[24]/Q
                         net (fo=2, routed)           0.101     1.899    u_tinyriscv0/u_clint/int_addr_o_reg[31]_1[24]
    SLICE_X98Y147        LUT4 (Prop_lut4_I3_O)        0.045     1.944 r  u_tinyriscv0/u_clint/int_addr_o[24]_i_1/O
                         net (fo=1, routed)           0.000     1.944    u_tinyriscv0/u_clint/int_addr_o[24]_i_1_n_0
    SLICE_X98Y147        FDRE                                         r  u_tinyriscv0/u_clint/int_addr_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.965     2.179    u_tinyriscv0/u_clint/clk_IBUF_BUFG
    SLICE_X98Y147        FDRE                                         r  u_tinyriscv0/u_clint/int_addr_o_reg[24]/C
                         clock pessimism             -0.509     1.670    
    SLICE_X98Y147        FDRE (Hold_fdre_C_D)         0.121     1.791    u_tinyriscv0/u_clint/int_addr_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_jtag_top0/u_jtag_dm/data0_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.846%)  route 0.126ns (47.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.661     1.627    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X80Y135        FDCE                                         r  u_jtag_top0/u_jtag_dm/data0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDCE (Prop_fdce_C_Q)         0.141     1.768 r  u_jtag_top0/u_jtag_dm/data0_reg[14]/Q
                         net (fo=2, routed)           0.126     1.894    u_jtag_top0/u_jtag_dm/data0_reg_n_0_[14]
    SLICE_X83Y135        FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.933     2.147    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X83Y135        FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[14]/C
                         clock pessimism             -0.486     1.661    
    SLICE_X83Y135        FDCE (Hold_fdce_C_D)         0.070     1.731    u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_tinyriscv0/u_div/dividend_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_div/result_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.664%)  route 0.137ns (42.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.637     1.603    u_tinyriscv0/u_div/clk_IBUF_BUFG
    SLICE_X41Y141        FDRE                                         r  u_tinyriscv0/u_div/dividend_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_fdre_C_Q)         0.141     1.744 r  u_tinyriscv0/u_div/dividend_r_reg[22]/Q
                         net (fo=3, routed)           0.137     1.881    u_tinyriscv0/u_div/in16[23]
    SLICE_X38Y141        LUT6 (Prop_lut6_I1_O)        0.045     1.926 r  u_tinyriscv0/u_div/result_o[22]_i_1/O
                         net (fo=1, routed)           0.000     1.926    u_tinyriscv0/u_div/result_o1_in[22]
    SLICE_X38Y141        FDRE                                         r  u_tinyriscv0/u_div/result_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.909     2.123    u_tinyriscv0/u_div/clk_IBUF_BUFG
    SLICE_X38Y141        FDRE                                         r  u_tinyriscv0/u_div/result_o_reg[22]/C
                         clock pessimism             -0.486     1.637    
    SLICE_X38Y141        FDRE (Hold_fdre_C_D)         0.121     1.758    u_tinyriscv0/u_div/result_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X88Y94    gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X64Y96    gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X59Y92    gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X67Y95    gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X64Y99    gpio_0/gpio_ctrl_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X64Y93    gpio_0/gpio_ctrl_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X67Y104   gpio_0/gpio_ctrl_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X88Y102   gpio_0/gpio_ctrl_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X64Y99    gpio_0/gpio_ctrl_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X32Y76    u_ram0/_ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X32Y76    u_ram0/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y88    u_ram0/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X32Y76    u_ram0/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X32Y76    u_ram0/_ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1338 Endpoints
Min Delay          1338 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/tx/req_data_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.650ns  (logic 1.652ns (12.103%)  route 11.998ns (87.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)         6.560     8.088    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X100Y141       LUT1 (Prop_lut1_I0_O)        0.124     8.212 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1801, routed)        5.437    13.650    u_jtag_top0/u_jtag_driver/tx/p_0_in0
    SLICE_X88Y132        FDCE                                         f  u_jtag_top0/u_jtag_driver/tx/req_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/tx/req_data_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.650ns  (logic 1.652ns (12.103%)  route 11.998ns (87.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)         6.560     8.088    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X100Y141       LUT1 (Prop_lut1_I0_O)        0.124     8.212 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1801, routed)        5.437    13.650    u_jtag_top0/u_jtag_driver/tx/p_0_in0
    SLICE_X88Y132        FDCE                                         f  u_jtag_top0/u_jtag_driver/tx/req_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.357ns  (logic 1.652ns (12.368%)  route 11.705ns (87.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)         6.560     8.088    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X100Y141       LUT1 (Prop_lut1_I0_O)        0.124     8.212 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1801, routed)        5.145    13.357    u_jtag_top0/u_jtag_driver/p_0_in0
    SLICE_X88Y136        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.357ns  (logic 1.652ns (12.368%)  route 11.705ns (87.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)         6.560     8.088    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X100Y141       LUT1 (Prop_lut1_I0_O)        0.124     8.212 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1801, routed)        5.145    13.357    u_jtag_top0/u_jtag_driver/p_0_in0
    SLICE_X88Y136        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.357ns  (logic 1.652ns (12.368%)  route 11.705ns (87.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)         6.560     8.088    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X100Y141       LUT1 (Prop_lut1_I0_O)        0.124     8.212 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1801, routed)        5.145    13.357    u_jtag_top0/u_jtag_driver/p_0_in0
    SLICE_X88Y136        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.357ns  (logic 1.652ns (12.368%)  route 11.705ns (87.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)         6.560     8.088    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X100Y141       LUT1 (Prop_lut1_I0_O)        0.124     8.212 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1801, routed)        5.145    13.357    u_jtag_top0/u_jtag_driver/p_0_in0
    SLICE_X88Y136        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.357ns  (logic 1.652ns (12.368%)  route 11.705ns (87.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)         6.560     8.088    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X100Y141       LUT1 (Prop_lut1_I0_O)        0.124     8.212 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1801, routed)        5.145    13.357    u_jtag_top0/u_jtag_driver/p_0_in0
    SLICE_X88Y136        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.357ns  (logic 1.652ns (12.368%)  route 11.705ns (87.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)         6.560     8.088    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X100Y141       LUT1 (Prop_lut1_I0_O)        0.124     8.212 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1801, routed)        5.145    13.357    u_jtag_top0/u_jtag_driver/p_0_in0
    SLICE_X88Y136        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.357ns  (logic 1.652ns (12.368%)  route 11.705ns (87.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)         6.560     8.088    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X100Y141       LUT1 (Prop_lut1_I0_O)        0.124     8.212 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1801, routed)        5.145    13.357    u_jtag_top0/u_jtag_driver/p_0_in0
    SLICE_X88Y136        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.357ns  (logic 1.652ns (12.368%)  route 11.705ns (87.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)         6.560     8.088    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X100Y141       LUT1 (Prop_lut1_I0_O)        0.124     8.212 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1801, routed)        5.145    13.357    u_jtag_top0/u_jtag_driver/p_0_in0
    SLICE_X88Y136        FDCE                                         f  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y137       FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[28]/C
    SLICE_X101Y137       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[28]/Q
                         net (fo=1, routed)           0.103     0.231    u_jtag_top1/u_jtag_driver/recv_data[28]
    SLICE_X99Y137        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.231%)  route 0.104ns (44.769%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y137       FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[26]/C
    SLICE_X101Y137       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[26]/Q
                         net (fo=1, routed)           0.104     0.232    u_jtag_top1/u_jtag_driver/recv_data[26]
    SLICE_X99Y137        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y137       FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[25]/C
    SLICE_X101Y137       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[25]/Q
                         net (fo=1, routed)           0.095     0.236    u_jtag_top1/u_jtag_driver/recv_data[25]
    SLICE_X99Y137        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.605%)  route 0.111ns (46.395%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y136        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[24]/C
    SLICE_X99Y136        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[24]/Q
                         net (fo=1, routed)           0.111     0.239    u_jtag_top1/u_jtag_driver/recv_data[24]
    SLICE_X99Y137        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.168%)  route 0.113ns (46.832%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[32]/C
    SLICE_X91Y135        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[32]/Q
                         net (fo=1, routed)           0.113     0.241    u_jtag_top0/u_jtag_driver/recv_data[32]
    SLICE_X91Y136        FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[36]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135       FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[36]/C
    SLICE_X101Y135       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[36]/Q
                         net (fo=1, routed)           0.114     0.242    u_jtag_top1/u_jtag_driver/recv_data[36]
    SLICE_X101Y136       FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/req_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/rx/req_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y137        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/req_d_reg/C
    SLICE_X95Y137        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/req_d_reg/Q
                         net (fo=1, routed)           0.120     0.248    u_jtag_top0/u_jtag_driver/rx/req_d
    SLICE_X95Y137        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/req_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/req_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/rx/req_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y134        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/req_d_reg/C
    SLICE_X95Y134        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/req_d_reg/Q
                         net (fo=1, routed)           0.120     0.248    u_jtag_top1/u_jtag_driver/rx/req_d
    SLICE_X95Y134        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/req_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.520%)  route 0.120ns (48.480%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y135       FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[9]/C
    SLICE_X103Y135       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[9]/Q
                         net (fo=1, routed)           0.120     0.248    u_jtag_top1/u_jtag_driver/recv_data[9]
    SLICE_X105Y135       FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135       FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[35]/C
    SLICE_X101Y135       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[35]/Q
                         net (fo=1, routed)           0.110     0.251    u_jtag_top1/u_jtag_driver/recv_data[35]
    SLICE_X101Y136       FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[35]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.833ns  (logic 4.340ns (49.129%)  route 4.494ns (50.871%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.722     5.526    gpio_0/clk_IBUF_BUFG
    SLICE_X88Y94         FDRE                                         r  gpio_0/gpio_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDRE (Prop_fdre_C_Q)         0.456     5.982 r  gpio_0/gpio_ctrl_reg[0]/Q
                         net (fo=3, routed)           1.321     7.303    gpio_0/gpio_ctrl[0]
    SLICE_X87Y101        LUT2 (Prop_lut2_I0_O)        0.152     7.455 f  gpio_0/gpio_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.173    10.628    gpio_IOBUF[0]_inst/T
    H18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.732    14.360 r  gpio_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.360    gpio[0]
    H18                                                               r  gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.735ns  (logic 4.220ns (48.306%)  route 4.516ns (51.694%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.714     5.518    gpio_0/clk_IBUF_BUFG
    SLICE_X67Y92         FDRE                                         r  gpio_0/gpio_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.456     5.974 f  gpio_0/gpio_ctrl_reg[3]/Q
                         net (fo=3, routed)           1.388     7.362    gpio_0/gpio_ctrl[3]
    SLICE_X80Y93         LUT2 (Prop_lut2_I1_O)        0.124     7.486 f  gpio_0/gpio_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.128    10.614    gpio_IOBUF[1]_inst/T
    K14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.640    14.254 r  gpio_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.254    gpio[1]
    K14                                                               r  gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/dm_halt_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            halted_ind
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.012ns  (logic 4.110ns (51.303%)  route 3.901ns (48.697%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.905     5.709    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X83Y133        FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_halt_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDCE (Prop_fdce_C_Q)         0.456     6.165 f  u_jtag_top0/u_jtag_dm/dm_halt_req_reg/Q
                         net (fo=5, routed)           1.085     7.250    u_jtag_top0/u_jtag_dm/dm_halt_req_reg_0
    SLICE_X87Y130        LUT1 (Prop_lut1_I0_O)        0.124     7.374 r  u_jtag_top0/u_jtag_dm/halted_ind_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.816    10.191    halted_ind_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.530    13.721 r  halted_ind_OBUF_inst/O
                         net (fo=0)                   0.000    13.721    halted_ind
    J18                                                               r  halted_ind (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.179ns  (logic 0.718ns (32.946%)  route 1.461ns (67.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.968     5.772    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X95Y133        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y133        FDCE (Prop_fdce_C_Q)         0.419     6.191 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[19]/Q
                         net (fo=1, routed)           1.461     7.653    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[17]
    SLICE_X102Y137       LUT2 (Prop_lut2_I0_O)        0.299     7.952 r  u_jtag_top1/u_jtag_driver/rx/recv_data[19]_i_1/O
                         net (fo=1, routed)           0.000     7.952    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[19]
    SLICE_X102Y137       FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.107ns  (logic 0.718ns (34.080%)  route 1.389ns (65.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.967     5.771    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X97Y132        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y132        FDCE (Prop_fdce_C_Q)         0.419     6.190 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[15]/Q
                         net (fo=1, routed)           1.389     7.579    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[13]
    SLICE_X102Y137       LUT2 (Prop_lut2_I0_O)        0.299     7.878 r  u_jtag_top1/u_jtag_driver/rx/recv_data[15]_i_1/O
                         net (fo=1, routed)           0.000     7.878    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[15]
    SLICE_X102Y137       FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.131ns  (logic 0.718ns (33.688%)  route 1.413ns (66.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.907     5.711    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X87Y134        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDCE (Prop_fdce_C_Q)         0.419     6.130 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[23]/Q
                         net (fo=1, routed)           1.413     7.544    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[21]
    SLICE_X89Y137        LUT2 (Prop_lut2_I0_O)        0.299     7.843 r  u_jtag_top0/u_jtag_driver/rx/recv_data[23]_i_1/O
                         net (fo=1, routed)           0.000     7.843    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[23]
    SLICE_X89Y137        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.716ns (34.604%)  route 1.353ns (65.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.967     5.771    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X97Y132        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y132        FDCE (Prop_fdce_C_Q)         0.419     6.190 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[7]/Q
                         net (fo=1, routed)           1.353     7.543    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[5]
    SLICE_X102Y137       LUT2 (Prop_lut2_I0_O)        0.297     7.840 r  u_jtag_top1/u_jtag_driver/rx/recv_data[7]_i_1/O
                         net (fo=1, routed)           0.000     7.840    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[7]
    SLICE_X102Y137       FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.059ns  (logic 0.715ns (34.720%)  route 1.344ns (65.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.968     5.772    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X95Y133        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y133        FDCE (Prop_fdce_C_Q)         0.419     6.191 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[21]/Q
                         net (fo=1, routed)           1.344     7.536    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[19]
    SLICE_X101Y135       LUT2 (Prop_lut2_I0_O)        0.296     7.832 r  u_jtag_top1/u_jtag_driver/rx/recv_data[21]_i_1/O
                         net (fo=1, routed)           0.000     7.832    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[21]
    SLICE_X101Y135       FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.960ns  (logic 0.715ns (36.488%)  route 1.245ns (63.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.972     5.776    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X99Y135        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y135        FDCE (Prop_fdce_C_Q)         0.419     6.195 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[17]/Q
                         net (fo=1, routed)           1.245     7.440    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[15]
    SLICE_X101Y137       LUT2 (Prop_lut2_I0_O)        0.296     7.736 r  u_jtag_top1/u_jtag_driver/rx/recv_data[17]_i_1/O
                         net (fo=1, routed)           0.000     7.736    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[17]
    SLICE_X101Y137       FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 0.715ns (37.567%)  route 1.188ns (62.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.969     5.773    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X99Y133        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y133        FDCE (Prop_fdce_C_Q)         0.419     6.192 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[5]/Q
                         net (fo=1, routed)           1.188     7.381    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[3]
    SLICE_X102Y139       LUT2 (Prop_lut2_I0_O)        0.296     7.677 r  u_jtag_top1/u_jtag_driver/rx/recv_data[5]_i_1/O
                         net (fo=1, routed)           0.000     7.677    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[5]
    SLICE_X102Y139       FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/tx/ack_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.681     1.647    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X105Y129       FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDCE (Prop_fdce_C_Q)         0.141     1.788 r  u_jtag_top1/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           0.112     1.900    u_jtag_top1/u_jtag_driver/tx/ack_d_reg_0
    SLICE_X105Y130       FDCE                                         r  u_jtag_top1/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.184ns (47.402%)  route 0.204ns (52.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.661     1.627    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X87Y134        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDCE (Prop_fdce_C_Q)         0.141     1.768 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[28]/Q
                         net (fo=1, routed)           0.204     1.972    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[26]
    SLICE_X89Y135        LUT2 (Prop_lut2_I0_O)        0.043     2.015 r  u_jtag_top0/u_jtag_driver/rx/recv_data[28]_i_1/O
                         net (fo=1, routed)           0.000     2.015    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[28]
    SLICE_X89Y135        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.190ns (48.733%)  route 0.200ns (51.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.660     1.626    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X88Y133        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y133        FDCE (Prop_fdce_C_Q)         0.141     1.767 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.200     1.967    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[32]
    SLICE_X89Y135        LUT2 (Prop_lut2_I0_O)        0.049     2.016 r  u_jtag_top0/u_jtag_driver/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000     2.016    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[34]
    SLICE_X89Y135        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.185ns (48.377%)  route 0.197ns (51.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.683     1.649    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X91Y133        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y133        FDCE (Prop_fdce_C_Q)         0.141     1.790 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[8]/Q
                         net (fo=1, routed)           0.197     1.988    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[6]
    SLICE_X91Y135        LUT2 (Prop_lut2_I0_O)        0.044     2.032 r  u_jtag_top0/u_jtag_driver/rx/recv_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.032    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[8]
    SLICE_X91Y135        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.187ns (48.900%)  route 0.195ns (51.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.686     1.652    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X99Y134        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y134        FDCE (Prop_fdce_C_Q)         0.141     1.793 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           0.195     1.989    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[22]
    SLICE_X99Y136        LUT2 (Prop_lut2_I0_O)        0.046     2.035 r  u_jtag_top1/u_jtag_driver/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000     2.035    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[24]
    SLICE_X99Y136        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.226ns (54.998%)  route 0.185ns (45.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.661     1.627    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X87Y134        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDCE (Prop_fdce_C_Q)         0.128     1.755 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[25]/Q
                         net (fo=1, routed)           0.185     1.940    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[23]
    SLICE_X89Y135        LUT2 (Prop_lut2_I0_O)        0.098     2.038 r  u_jtag_top0/u_jtag_driver/rx/recv_data[25]_i_1/O
                         net (fo=1, routed)           0.000     2.038    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[25]
    SLICE_X89Y135        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.686     1.652    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X99Y134        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y134        FDCE (Prop_fdce_C_Q)         0.141     1.793 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[35]/Q
                         net (fo=1, routed)           0.201     1.995    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[33]
    SLICE_X101Y135       LUT2 (Prop_lut2_I0_O)        0.045     2.040 r  u_jtag_top1/u_jtag_driver/rx/recv_data[35]_i_1/O
                         net (fo=1, routed)           0.000     2.040    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[35]
    SLICE_X101Y135       FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.226ns (53.738%)  route 0.195ns (46.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.661     1.627    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X89Y134        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDCE (Prop_fdce_C_Q)         0.128     1.755 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[27]/Q
                         net (fo=1, routed)           0.195     1.950    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[25]
    SLICE_X89Y135        LUT2 (Prop_lut2_I0_O)        0.098     2.048 r  u_jtag_top0/u_jtag_driver/rx/recv_data[27]_i_1/O
                         net (fo=1, routed)           0.000     2.048    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[27]
    SLICE_X89Y135        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.190ns (47.754%)  route 0.208ns (52.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.684     1.650    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X95Y133        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y133        FDCE (Prop_fdce_C_Q)         0.141     1.791 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[26]/Q
                         net (fo=1, routed)           0.208     1.999    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[24]
    SLICE_X101Y137       LUT2 (Prop_lut2_I0_O)        0.049     2.048 r  u_jtag_top1/u_jtag_driver/rx/recv_data[26]_i_1/O
                         net (fo=1, routed)           0.000     2.048    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[26]
    SLICE_X101Y137       FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.187ns (42.664%)  route 0.251ns (57.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.661     1.627    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X89Y134        FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDCE (Prop_fdce_C_Q)         0.141     1.768 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.251     2.020    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[14]
    SLICE_X89Y137        LUT2 (Prop_lut2_I0_O)        0.046     2.066 r  u_jtag_top0/u_jtag_driver/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     2.066    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[16]
    SLICE_X89Y137        FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         10740 Endpoints
Min Delay         10740 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_regs/regs_reg_r2_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.367ns  (logic 2.520ns (10.784%)  route 20.847ns (89.216%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        5.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)        13.464    14.992    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X64Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.116 f  u_tinyriscv0/u_pc_reg/qout_r[0]_i_22/O
                         net (fo=34, routed)          1.593    16.709    timer_0/read_data[0]_i_4
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    16.833 r  timer_0/qout_r[7]_i_7/O
                         net (fo=4, routed)           0.906    17.739    u_tinyriscv0/u_id_ex/op1_ff/s2_data_i[7]
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    17.863 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_7_7_i_6/O
                         net (fo=1, routed)           0.670    18.533    u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_7_7_i_6_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.124    18.657 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_7_7_i_3/O
                         net (fo=5, routed)           0.973    19.630    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[4]
    SLICE_X57Y113        LUT6 (Prop_lut6_I1_O)        0.124    19.754 f  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_95/O
                         net (fo=10, routed)          1.062    20.816    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X57Y136        LUT5 (Prop_lut5_I2_O)        0.124    20.940 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_45/O
                         net (fo=20, routed)          0.968    21.909    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_45_n_0
    SLICE_X57Y140        LUT6 (Prop_lut6_I1_O)        0.124    22.033 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[30]_i_3/O
                         net (fo=4, routed)           0.467    22.500    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[13]_1
    SLICE_X56Y142        LUT6 (Prop_lut6_I1_O)        0.124    22.624 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_1/O
                         net (fo=6, routed)           0.743    23.367    u_regs/regs_reg_r2_0_31_30_31/D
    SLICE_X50Y142        RAMD32                                       r  u_regs/regs_reg_r2_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.639     5.164    u_regs/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y142        RAMD32                                       r  u_regs/regs_reg_r2_0_31_30_31/DP/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_regs/regs_reg_r2_0_31_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.367ns  (logic 2.520ns (10.784%)  route 20.847ns (89.216%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        5.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)        13.464    14.992    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X64Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.116 f  u_tinyriscv0/u_pc_reg/qout_r[0]_i_22/O
                         net (fo=34, routed)          1.593    16.709    timer_0/read_data[0]_i_4
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    16.833 r  timer_0/qout_r[7]_i_7/O
                         net (fo=4, routed)           0.906    17.739    u_tinyriscv0/u_id_ex/op1_ff/s2_data_i[7]
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    17.863 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_7_7_i_6/O
                         net (fo=1, routed)           0.670    18.533    u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_7_7_i_6_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.124    18.657 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_7_7_i_3/O
                         net (fo=5, routed)           0.973    19.630    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[4]
    SLICE_X57Y113        LUT6 (Prop_lut6_I1_O)        0.124    19.754 f  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_95/O
                         net (fo=10, routed)          1.062    20.816    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X57Y136        LUT5 (Prop_lut5_I2_O)        0.124    20.940 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_45/O
                         net (fo=20, routed)          0.968    21.909    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_45_n_0
    SLICE_X57Y140        LUT6 (Prop_lut6_I1_O)        0.124    22.033 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[30]_i_3/O
                         net (fo=4, routed)           0.467    22.500    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[13]_1
    SLICE_X56Y142        LUT6 (Prop_lut6_I1_O)        0.124    22.624 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_1/O
                         net (fo=6, routed)           0.743    23.367    u_regs/regs_reg_r2_0_31_30_31/D
    SLICE_X50Y142        RAMD32                                       r  u_regs/regs_reg_r2_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.639     5.164    u_regs/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y142        RAMD32                                       r  u_regs/regs_reg_r2_0_31_30_31/SP/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_regs/regs_reg_r1_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.366ns  (logic 2.520ns (10.785%)  route 20.846ns (89.215%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        5.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)        13.464    14.992    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X64Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.116 f  u_tinyriscv0/u_pc_reg/qout_r[0]_i_22/O
                         net (fo=34, routed)          1.593    16.709    timer_0/read_data[0]_i_4
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    16.833 r  timer_0/qout_r[7]_i_7/O
                         net (fo=4, routed)           0.906    17.739    u_tinyriscv0/u_id_ex/op1_ff/s2_data_i[7]
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    17.863 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_7_7_i_6/O
                         net (fo=1, routed)           0.670    18.533    u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_7_7_i_6_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.124    18.657 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_7_7_i_3/O
                         net (fo=5, routed)           0.973    19.630    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[4]
    SLICE_X57Y113        LUT6 (Prop_lut6_I1_O)        0.124    19.754 f  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_95/O
                         net (fo=10, routed)          1.062    20.816    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X57Y136        LUT5 (Prop_lut5_I2_O)        0.124    20.940 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_45/O
                         net (fo=20, routed)          0.968    21.909    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_45_n_0
    SLICE_X57Y140        LUT6 (Prop_lut6_I1_O)        0.124    22.033 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[30]_i_3/O
                         net (fo=4, routed)           0.467    22.500    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[13]_1
    SLICE_X56Y142        LUT6 (Prop_lut6_I1_O)        0.124    22.624 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_1/O
                         net (fo=6, routed)           0.742    23.366    u_regs/regs_reg_r1_0_31_30_31/D
    SLICE_X50Y142        RAMD32                                       r  u_regs/regs_reg_r1_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.639     5.164    u_regs/regs_reg_r1_0_31_30_31/WCLK
    SLICE_X50Y142        RAMD32                                       r  u_regs/regs_reg_r1_0_31_30_31/DP/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_regs/regs_reg_r1_0_31_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.366ns  (logic 2.520ns (10.785%)  route 20.846ns (89.215%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        5.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)        13.464    14.992    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X64Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.116 f  u_tinyriscv0/u_pc_reg/qout_r[0]_i_22/O
                         net (fo=34, routed)          1.593    16.709    timer_0/read_data[0]_i_4
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124    16.833 r  timer_0/qout_r[7]_i_7/O
                         net (fo=4, routed)           0.906    17.739    u_tinyriscv0/u_id_ex/op1_ff/s2_data_i[7]
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.124    17.863 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_7_7_i_6/O
                         net (fo=1, routed)           0.670    18.533    u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_7_7_i_6_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.124    18.657 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_7_7_i_3/O
                         net (fo=5, routed)           0.973    19.630    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[4]
    SLICE_X57Y113        LUT6 (Prop_lut6_I1_O)        0.124    19.754 f  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_95/O
                         net (fo=10, routed)          1.062    20.816    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X57Y136        LUT5 (Prop_lut5_I2_O)        0.124    20.940 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_45/O
                         net (fo=20, routed)          0.968    21.909    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_45_n_0
    SLICE_X57Y140        LUT6 (Prop_lut6_I1_O)        0.124    22.033 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[30]_i_3/O
                         net (fo=4, routed)           0.467    22.500    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[13]_1
    SLICE_X56Y142        LUT6 (Prop_lut6_I1_O)        0.124    22.624 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_1/O
                         net (fo=6, routed)           0.742    23.366    u_regs/regs_reg_r1_0_31_30_31/D
    SLICE_X50Y142        RAMD32                                       r  u_regs/regs_reg_r1_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.639     5.164    u_regs/regs_reg_r1_0_31_30_31/WCLK
    SLICE_X50Y142        RAMD32                                       r  u_regs/regs_reg_r1_0_31_30_31/SP/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram1/_ram_reg_3584_3839_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.330ns  (logic 2.500ns (10.716%)  route 20.830ns (89.284%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        5.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)        13.464    14.992    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X64Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.116 f  u_tinyriscv0/u_pc_reg/qout_r[0]_i_22/O
                         net (fo=34, routed)          1.184    16.299    timer_0/read_data[0]_i_4
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.124    16.423 r  timer_0/qout_r[2]_i_5__2/O
                         net (fo=5, routed)           2.067    18.490    u_tinyriscv0/u_id_ex/op1_ff/s2_data_i[2]
    SLICE_X80Y102        LUT2 (Prop_lut2_I1_O)        0.150    18.640 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.201    19.842    u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_4_n_0
    SLICE_X80Y92         LUT6 (Prop_lut6_I1_O)        0.326    20.168 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_3/O
                         net (fo=1, routed)           0.159    20.326    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[1]
    SLICE_X80Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.450 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_2_2_i_2/O
                         net (fo=6, routed)           0.965    21.415    u_jtag_top1/u_jtag_dm/rx/m0_data_i[2]
    SLICE_X93Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.539 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_2_2_i_1__0/O
                         net (fo=64, routed)          1.791    23.330    u_ram1/_ram_reg_3584_3839_2_2/D
    SLICE_X108Y59        RAMS64E                                      r  u_ram1/_ram_reg_3584_3839_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.681     5.205    u_ram1/_ram_reg_3584_3839_2_2/WCLK
    SLICE_X108Y59        RAMS64E                                      r  u_ram1/_ram_reg_3584_3839_2_2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram1/_ram_reg_3584_3839_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.330ns  (logic 2.500ns (10.716%)  route 20.830ns (89.284%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        5.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)        13.464    14.992    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X64Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.116 f  u_tinyriscv0/u_pc_reg/qout_r[0]_i_22/O
                         net (fo=34, routed)          1.184    16.299    timer_0/read_data[0]_i_4
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.124    16.423 r  timer_0/qout_r[2]_i_5__2/O
                         net (fo=5, routed)           2.067    18.490    u_tinyriscv0/u_id_ex/op1_ff/s2_data_i[2]
    SLICE_X80Y102        LUT2 (Prop_lut2_I1_O)        0.150    18.640 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.201    19.842    u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_4_n_0
    SLICE_X80Y92         LUT6 (Prop_lut6_I1_O)        0.326    20.168 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_3/O
                         net (fo=1, routed)           0.159    20.326    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[1]
    SLICE_X80Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.450 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_2_2_i_2/O
                         net (fo=6, routed)           0.965    21.415    u_jtag_top1/u_jtag_dm/rx/m0_data_i[2]
    SLICE_X93Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.539 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_2_2_i_1__0/O
                         net (fo=64, routed)          1.791    23.330    u_ram1/_ram_reg_3584_3839_2_2/D
    SLICE_X108Y59        RAMS64E                                      r  u_ram1/_ram_reg_3584_3839_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.681     5.205    u_ram1/_ram_reg_3584_3839_2_2/WCLK
    SLICE_X108Y59        RAMS64E                                      r  u_ram1/_ram_reg_3584_3839_2_2/RAMS64E_B/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram1/_ram_reg_3584_3839_2_2/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.330ns  (logic 2.500ns (10.716%)  route 20.830ns (89.284%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        5.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)        13.464    14.992    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X64Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.116 f  u_tinyriscv0/u_pc_reg/qout_r[0]_i_22/O
                         net (fo=34, routed)          1.184    16.299    timer_0/read_data[0]_i_4
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.124    16.423 r  timer_0/qout_r[2]_i_5__2/O
                         net (fo=5, routed)           2.067    18.490    u_tinyriscv0/u_id_ex/op1_ff/s2_data_i[2]
    SLICE_X80Y102        LUT2 (Prop_lut2_I1_O)        0.150    18.640 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.201    19.842    u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_4_n_0
    SLICE_X80Y92         LUT6 (Prop_lut6_I1_O)        0.326    20.168 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_3/O
                         net (fo=1, routed)           0.159    20.326    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[1]
    SLICE_X80Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.450 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_2_2_i_2/O
                         net (fo=6, routed)           0.965    21.415    u_jtag_top1/u_jtag_dm/rx/m0_data_i[2]
    SLICE_X93Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.539 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_2_2_i_1__0/O
                         net (fo=64, routed)          1.791    23.330    u_ram1/_ram_reg_3584_3839_2_2/D
    SLICE_X108Y59        RAMS64E                                      r  u_ram1/_ram_reg_3584_3839_2_2/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.681     5.205    u_ram1/_ram_reg_3584_3839_2_2/WCLK
    SLICE_X108Y59        RAMS64E                                      r  u_ram1/_ram_reg_3584_3839_2_2/RAMS64E_C/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram1/_ram_reg_3584_3839_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.330ns  (logic 2.500ns (10.716%)  route 20.830ns (89.284%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        5.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)        13.464    14.992    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X64Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.116 f  u_tinyriscv0/u_pc_reg/qout_r[0]_i_22/O
                         net (fo=34, routed)          1.184    16.299    timer_0/read_data[0]_i_4
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.124    16.423 r  timer_0/qout_r[2]_i_5__2/O
                         net (fo=5, routed)           2.067    18.490    u_tinyriscv0/u_id_ex/op1_ff/s2_data_i[2]
    SLICE_X80Y102        LUT2 (Prop_lut2_I1_O)        0.150    18.640 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.201    19.842    u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_4_n_0
    SLICE_X80Y92         LUT6 (Prop_lut6_I1_O)        0.326    20.168 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_3/O
                         net (fo=1, routed)           0.159    20.326    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[1]
    SLICE_X80Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.450 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_2_2_i_2/O
                         net (fo=6, routed)           0.965    21.415    u_jtag_top1/u_jtag_dm/rx/m0_data_i[2]
    SLICE_X93Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.539 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_2_2_i_1__0/O
                         net (fo=64, routed)          1.791    23.330    u_ram1/_ram_reg_3584_3839_2_2/D
    SLICE_X108Y59        RAMS64E                                      r  u_ram1/_ram_reg_3584_3839_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.681     5.205    u_ram1/_ram_reg_3584_3839_2_2/WCLK
    SLICE_X108Y59        RAMS64E                                      r  u_ram1/_ram_reg_3584_3839_2_2/RAMS64E_D/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram1/_ram_reg_1280_1535_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.266ns  (logic 2.500ns (10.745%)  route 20.766ns (89.255%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        5.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)        13.464    14.992    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X64Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.116 f  u_tinyriscv0/u_pc_reg/qout_r[0]_i_22/O
                         net (fo=34, routed)          1.184    16.299    timer_0/read_data[0]_i_4
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.124    16.423 r  timer_0/qout_r[2]_i_5__2/O
                         net (fo=5, routed)           2.067    18.490    u_tinyriscv0/u_id_ex/op1_ff/s2_data_i[2]
    SLICE_X80Y102        LUT2 (Prop_lut2_I1_O)        0.150    18.640 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.201    19.842    u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_4_n_0
    SLICE_X80Y92         LUT6 (Prop_lut6_I1_O)        0.326    20.168 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_3/O
                         net (fo=1, routed)           0.159    20.326    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[1]
    SLICE_X80Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.450 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_2_2_i_2/O
                         net (fo=6, routed)           0.965    21.415    u_jtag_top1/u_jtag_dm/rx/m0_data_i[2]
    SLICE_X93Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.539 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_2_2_i_1__0/O
                         net (fo=64, routed)          1.727    23.266    u_ram1/_ram_reg_1280_1535_2_2/D
    SLICE_X112Y63        RAMS64E                                      r  u_ram1/_ram_reg_1280_1535_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.681     5.205    u_ram1/_ram_reg_1280_1535_2_2/WCLK
    SLICE_X112Y63        RAMS64E                                      r  u_ram1/_ram_reg_1280_1535_2_2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram1/_ram_reg_1280_1535_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.266ns  (logic 2.500ns (10.745%)  route 20.766ns (89.255%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        5.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=416, routed)        13.464    14.992    u_tinyriscv0/u_pc_reg/rst_IBUF
    SLICE_X64Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.116 f  u_tinyriscv0/u_pc_reg/qout_r[0]_i_22/O
                         net (fo=34, routed)          1.184    16.299    timer_0/read_data[0]_i_4
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.124    16.423 r  timer_0/qout_r[2]_i_5__2/O
                         net (fo=5, routed)           2.067    18.490    u_tinyriscv0/u_id_ex/op1_ff/s2_data_i[2]
    SLICE_X80Y102        LUT2 (Prop_lut2_I1_O)        0.150    18.640 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           1.201    19.842    u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_4_n_0
    SLICE_X80Y92         LUT6 (Prop_lut6_I1_O)        0.326    20.168 r  u_tinyriscv0/u_id_ex/op1_ff/_rom_reg_0_255_2_2_i_3/O
                         net (fo=1, routed)           0.159    20.326    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[30]_3[1]
    SLICE_X80Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.450 r  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_2_2_i_2/O
                         net (fo=6, routed)           0.965    21.415    u_jtag_top1/u_jtag_dm/rx/m0_data_i[2]
    SLICE_X93Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.539 r  u_jtag_top1/u_jtag_dm/rx/_ram_reg_0_255_2_2_i_1__0/O
                         net (fo=64, routed)          1.727    23.266    u_ram1/_ram_reg_1280_1535_2_2/D
    SLICE_X112Y63        RAMS64E                                      r  u_ram1/_ram_reg_1280_1535_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       1.681     5.205    u_ram1/_ram_reg_1280_1535_2_2/WCLK
    SLICE_X112Y63        RAMS64E                                      r  u_ram1/_ram_reg_1280_1535_2_2/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y130       FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_reg/C
    SLICE_X105Y130       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.124     0.265    u_jtag_top1/u_jtag_dm/rx/req
    SLICE_X105Y129       FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.954     2.168    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X105Y129       FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/req_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.190ns (60.048%)  route 0.126ns (39.952%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y131       FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[24]/C
    SLICE_X101Y131       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           0.126     0.267    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[24]
    SLICE_X99Y130        LUT2 (Prop_lut2_I0_O)        0.049     0.316 r  u_jtag_top1/u_jtag_dm/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000     0.316    u_jtag_top1/u_jtag_dm/rx/recv_data[24]_i_1_n_0
    SLICE_X99Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.954     2.168    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X99Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[24]/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.190ns (59.052%)  route 0.132ns (40.948%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y135        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[20]/C
    SLICE_X88Y135        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.132     0.273    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_2[20]
    SLICE_X87Y135        LUT2 (Prop_lut2_I0_O)        0.049     0.322 r  u_jtag_top0/u_jtag_dm/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     0.322    u_jtag_top0/u_jtag_dm/rx/recv_data[20]_i_1_n_0
    SLICE_X87Y135        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.934     2.148    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X87Y135        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[20]/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.686%)  route 0.144ns (43.314%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[16]/C
    SLICE_X89Y136        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.144     0.285    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_2[16]
    SLICE_X85Y136        LUT2 (Prop_lut2_I0_O)        0.048     0.333 r  u_jtag_top0/u_jtag_dm/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     0.333    u_jtag_top0/u_jtag_dm/rx/recv_data[16]_i_1_n_0
    SLICE_X85Y136        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.933     2.147    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X85Y136        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[16]/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.192ns (56.593%)  route 0.147ns (43.407%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y135        FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[32]/C
    SLICE_X88Y135        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[32]/Q
                         net (fo=1, routed)           0.147     0.288    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_2[32]
    SLICE_X85Y135        LUT2 (Prop_lut2_I0_O)        0.051     0.339 r  u_jtag_top0/u_jtag_dm/rx/recv_data[32]_i_1/O
                         net (fo=1, routed)           0.000     0.339    u_jtag_top0/u_jtag_dm/rx/recv_data[32]_i_1_n_0
    SLICE_X85Y135        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.933     2.147    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X85Y135        FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[32]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.709%)  route 0.214ns (60.291%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y134        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/ack_reg/C
    SLICE_X95Y134        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.214     0.355    u_jtag_top1/u_jtag_dm/tx/ack
    SLICE_X95Y126        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.948     2.162    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X95Y126        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.796%)  route 0.180ns (49.204%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y131       FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[30]/C
    SLICE_X101Y131       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           0.180     0.321    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[30]
    SLICE_X99Y131        LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  u_jtag_top1/u_jtag_dm/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u_jtag_top1/u_jtag_dm/rx/recv_data[30]_i_1_n_0
    SLICE_X99Y131        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.955     2.169    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X99Y131        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[30]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.187ns (51.069%)  route 0.179ns (48.931%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y130       FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[22]/C
    SLICE_X101Y130       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[22]/Q
                         net (fo=1, routed)           0.179     0.320    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[22]
    SLICE_X99Y130        LUT2 (Prop_lut2_I0_O)        0.046     0.366 r  u_jtag_top1/u_jtag_dm/rx/recv_data[22]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u_jtag_top1/u_jtag_dm/rx/recv_data[22]_i_1_n_0
    SLICE_X99Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.954     2.168    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X99Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[22]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.187ns (51.069%)  route 0.179ns (48.931%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y131       FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[26]/C
    SLICE_X101Y131       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[26]/Q
                         net (fo=1, routed)           0.179     0.320    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[26]
    SLICE_X99Y131        LUT2 (Prop_lut2_I0_O)        0.046     0.366 r  u_jtag_top1/u_jtag_dm/rx/recv_data[26]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u_jtag_top1/u_jtag_dm/rx/recv_data[26]_i_1_n_0
    SLICE_X99Y131        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.955     2.169    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X99Y131        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[26]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.226ns (60.619%)  route 0.147ns (39.381%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y131       FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[3]/C
    SLICE_X103Y131       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[3]/Q
                         net (fo=1, routed)           0.147     0.275    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[3]
    SLICE_X103Y129       LUT2 (Prop_lut2_I0_O)        0.098     0.373 r  u_jtag_top1/u_jtag_dm/rx/recv_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.373    u_jtag_top1/u_jtag_dm/rx/recv_data[3]_i_1_n_0
    SLICE_X103Y129       FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=10184, routed)       0.953     2.167    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X103Y129       FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[3]/C





