INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/lab1_src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/CSRRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2938] 'PC_in' is already implicitly declared on line 139 [K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/Datapath.v:166]
WARNING: [VRFC 10-2938] 'PC_res' is already implicitly declared on line 138 [K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/Datapath.v:167]
WARNING: [VRFC 10-2938] 'PC_trap' is already implicitly declared on line 140 [K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/Datapath.v:169]
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/Immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/MainCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/MyScpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyScpu
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/RV_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/lab1_src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/ScpuCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScpuCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module ROM_for_CSR
INFO: [VRFC 10-311] analyzing module ROM_for_lab44
INFO: [VRFC 10-311] analyzing module ROM_in_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Computer_organization/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sim_1/imports/new/testbench_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_tb
