git clone --depth 1 --no-tags https://github.com/krystRe/Real-Time-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650531695
git clone --depth 1 --no-tags https://github.com/inc-code-42/GIFT-128-Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651967406
git clone --depth 1 --no-tags https://github.com/PieF68/effab_001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652069732
git clone --depth 1 --no-tags https://github.com/BlitherBoom812/NSCSCC2023-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652679705
git clone --depth 1 --no-tags https://github.com/hemu33662/ALU_8_BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655522521
git clone --depth 1 --no-tags https://github.com/Kaushik0468/Light-Control-Circuit-Design-With-Clock-Division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656118100
git clone --depth 1 --no-tags https://github.com/nuudlman/miniature-sniffle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656301504
git clone --depth 1 --no-tags https://github.com/Kolossql/copyOF_caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656896725
git clone --depth 1 --no-tags https://github.com/DayDayKim/aiccadproject2daehui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649602593
git clone --depth 1 --no-tags https://github.com/kersnl/gray_shift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649504638
git clone --depth 1 --no-tags https://github.com/negedger/ABH_Cube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656806804
git clone --depth 1 --no-tags https://github.com/xjh2000/CipherSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652212645
git clone --depth 1 --no-tags https://github.com/AmirmahdiJoudi/HIRMA-Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651994122
git clone --depth 1 --no-tags https://github.com/whensungoesdown/cpu7b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653712361
git clone --depth 1 --no-tags https://github.com/SalvaMur/SimpleMipsCPUModel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650720382
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/802.11h.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650688107
git clone --depth 1 --no-tags https://github.com/sgabrani/CS-M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650815964
git clone --depth 1 --no-tags https://github.com/itu-itis21-ilker20/BLG242E--Logic-Circuits-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653344044
git clone --depth 1 --no-tags https://github.com/ibrahimmansur4/4-bit-Microprocessor-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651108751
git clone --depth 1 --no-tags https://github.com/obaidmcs/4-bit-ALU-on-Spartan-3E-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652102420
git clone --depth 1 --no-tags https://github.com/JStidham02/Systolic_Array_Plus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652274279
git clone --depth 1 --no-tags https://github.com/YiZhi-W813/myriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652079480
git clone --depth 1 --no-tags https://github.com/D1S3LPH/LabDig2023-projeto-final-projeto-12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653876000
git clone --depth 1 --no-tags https://github.com/MaxwellLim/IntroToVLSIDesignProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654286893
git clone --depth 1 --no-tags https://github.com/varunmadhavam/riscv_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654920582
git clone --depth 1 --no-tags https://github.com/AyaHusein2001/Multipliers-MANIA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654991985
git clone --depth 1 --no-tags https://github.com/andreili/FlexRV32_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655266346
git clone --depth 1 --no-tags https://github.com/112101011/Computer-Architecture-5-stage-RISC-V-pipeline..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650067457
git clone --depth 1 --no-tags https://github.com/nicedayd/milk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650170338
git clone --depth 1 --no-tags https://github.com/rajaabdullahjaved98/Traffic-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651725670
git clone --depth 1 --no-tags https://github.com/D0745867/Sync_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651655467
git clone --depth 1 --no-tags https://github.com/jeffdi/openframe_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651660223
git clone --depth 1 --no-tags https://github.com/Prathamsahu52/CS220_IITK_2022-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656584668
git clone --depth 1 --no-tags https://github.com/pottaMuniAsheesh/EE2003-Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654592094
git clone --depth 1 --no-tags https://github.com/Ping3227/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654379817
git clone --depth 1 --no-tags https://github.com/mAnirudh13/Basic-Verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656549666
git clone --depth 1 --no-tags https://github.com/Birminness/FPGA-MSB-Seek.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654760032
git clone --depth 1 --no-tags https://github.com/ckt77/NYCU-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655037715
git clone --depth 1 --no-tags https://github.com/yahiya003/Internship_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655040193
git clone --depth 1 --no-tags https://github.com/ayushid543/intelunnati_techgirls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656105467
git clone --depth 1 --no-tags https://github.com/neha-sawant03/Vending-Machine-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652457754
git clone --depth 1 --no-tags https://github.com/SaltyfishAlpha/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656063444
git clone --depth 1 --no-tags https://github.com/achamdudhat/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655772911
git clone --depth 1 --no-tags https://github.com/RijulKakar/Processor-in-ARM-Assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656320111
git clone --depth 1 --no-tags https://github.com/abc12354a/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656026702
git clone --depth 1 --no-tags https://github.com/Rodrigo-Reis/pblfinal3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656438535
git clone --depth 1 --no-tags https://github.com/bee0511/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656049262
git clone --depth 1 --no-tags https://github.com/serkannkoc/MIPS-Datapath-Addition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650066733
git clone --depth 1 --no-tags https://github.com/Meowcc/WhackAMole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654923616
git clone --depth 1 --no-tags https://github.com/marishimane/FPGA-DRFA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656345429
git clone --depth 1 --no-tags https://github.com/MostafaDorrah/Multi-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654871717
git clone --depth 1 --no-tags https://github.com/Linnea030/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654046829
git clone --depth 1 --no-tags https://github.com/marijaklaraodak/synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654603745
git clone --depth 1 --no-tags https://github.com/WHU-HZY/piplined_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655341233
git clone --depth 1 --no-tags https://github.com/sunanda690/KGP-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649518967
git clone --depth 1 --no-tags https://github.com/usrlibzy/w5100s-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651380992
git clone --depth 1 --no-tags https://github.com/yuuungch/CSARCH1-HDL1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653238432
git clone --depth 1 --no-tags https://github.com/White-Sunday/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653176739
git clone --depth 1 --no-tags https://github.com/Ricky0917/CPEN311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651383996
git clone --depth 1 --no-tags https://github.com/Areshkew/verilog-clock_alarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651726700
git clone --depth 1 --no-tags https://github.com/patrickh567/hit_under_miss.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652425092
git clone --depth 1 --no-tags https://github.com/junukwon7/ldlab-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652182935
git clone --depth 1 --no-tags https://github.com/pointarcher02/Table-Tennis-Game-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652185069
git clone --depth 1 --no-tags https://github.com/YoussefEmad02/ATM-based-bank-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652263698
git clone --depth 1 --no-tags https://github.com/lavanya-lankalapilli/pipelined_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650375922
git clone --depth 1 --no-tags https://github.com/MendelWells/DES_encryption_algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650254832
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650006721
git clone --depth 1 --no-tags https://github.com/spydermonke/Y86_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649778152
git clone --depth 1 --no-tags https://github.com/himanshushah05/VLSI_design_multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650957694
git clone --depth 1 --no-tags https://github.com/Priyambada124/scan_chain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650642750
git clone --depth 1 --no-tags https://github.com/KonstantinBee/Fast-Fourier-Transform-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650769992
git clone --depth 1 --no-tags https://github.com/SkyLiNing823/Computer_Organization_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654166710
git clone --depth 1 --no-tags https://github.com/chamudij/8-bit-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650877212
git clone --depth 1 --no-tags https://github.com/Zx4599/Advance-digtal-BCD-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653637738
git clone --depth 1 --no-tags https://github.com/jainam-24/ping-pong-game-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655498296
git clone --depth 1 --no-tags https://github.com/so-hyunn/CSED273-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654992844
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-12-COMPARATOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651100169
git clone --depth 1 --no-tags https://github.com/Jimmyyuuuu/HDL-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652449228
git clone --depth 1 --no-tags https://github.com/Felloty/RISC-V-Single-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653436633
git clone --depth 1 --no-tags https://github.com/pm-yinl/piceweb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653488967
git clone --depth 1 --no-tags https://github.com/LFiosx18/Circuit_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651475591
git clone --depth 1 --no-tags https://github.com/BhardwajBhat/TCL-VSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653258670
git clone --depth 1 --no-tags https://github.com/abahadirt/Assignment2_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654175772
git clone --depth 1 --no-tags https://github.com/YinCH724/2023Spring_ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654536558
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/GuitarVillains.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656685109
git clone --depth 1 --no-tags https://github.com/seiyant/ELEC-391-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655938643
git clone --depth 1 --no-tags https://github.com/linh97abc/quatus_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655818389
git clone --depth 1 --no-tags https://github.com/Pizmuh/shaders_in_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655680860
git clone --depth 1 --no-tags https://github.com/Changi-Im/Logic-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656200475
git clone --depth 1 --no-tags https://github.com/alph00/cache_backup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656476773
git clone --depth 1 --no-tags https://github.com/Avonxu123/Verilog_test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656573586
git clone --depth 1 --no-tags https://github.com/Athishpranav2003/Simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654879370
git clone --depth 1 --no-tags https://github.com/vascoluz/skyA130_ist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656787194
