/*
 * Copyright (c) 2025 Nuvoton Technology Corporation.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv7-m.dtsi>

/* Macros for device tree declarations of nct soc family */
#include <zephyr/dt-bindings/adc/adc.h>
#include <zephyr/dt-bindings/clock/nct_clock.h>
#include <zephyr/dt-bindings/espi/nct_espi.h>
#include <zephyr/dt-bindings/flash_controller/nct_qspi.h>
#include <zephyr/dt-bindings/sensor/nct_tach.h>
#include <zephyr/dt-bindings/i2c/i2c.h>
#include <zephyr/dt-bindings/pinctrl/nct-pinctrl.h>
#include <zephyr/dt-bindings/pwm/pwm.h>
#include <freq.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4";
			reg = <0>;
		};
	};

	def-io-conf-list {
		compatible = "nuvoton,nct-pinctrl-def";
		pinmux = <>;
	};

	pinctrl: pinctrl {
		compatible = "nuvoton,nct-pinctrl";
		status = "okay";
	};

	soc {
	        bbram: bb-ram@400af000 {
			compatible = "nuvoton,nct-bbram";
			reg = <0x400af000 0x80
			       0x400af100 0x1>;
			reg-names = "memory", "status";
		};
	    
		pcc: clock-controller@4000d000 {
			compatible = "nuvoton,nct-pcc";
			/* Cells for bus type, clock control reg and bit */
			#clock-cells = <1>;
			/* First reg region is Power Management Controller */
			/* Second reg region is Core Domain Clock Generator */
			reg = <0x4000d000 0x2000
			       0x400b5000 0x2000>;
			reg-names = "pmc", "cdcg";
		};

		scfg: scfg@400c3000 {
			compatible = "nuvoton,nct-scfg";
			/* First reg region is System Configuration Device */
			/* Second reg region is System Glue Device */
			reg = <0x400c3000 0x70
			       0x400a5000 0x2000>;
			reg-names = "scfg", "glue";
			#alt-cells = <3>;
			#lvol-cells = <2>;
		};

		uart1: serial@400c4000 {
			compatible = "nuvoton,nct-uart";
			reg = <0x400c4000 0x100>;
			interrupts = <23 3>;
			clocks = <&pcc NCT_CLOCK_UART>;
			status = "disabled";
		};

		uart2: serial@400c4200 {
			compatible = "nuvoton,nct-uart";
			reg = <0x400c4200 0x100>;
			interrupts = <76 3>;
			clocks = <&pcc NCT_CLOCK_UART2>;
			status = "disabled";
		};

		peci0: peci@400d4000 {
			compatible = "nuvoton,nct-peci";
			reg = <0x400d4000 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <9 3>;
			clocks = <&pcc NCT_CLOCK_PECI>;
			status = "disabled";
		};

		espi0: espi@4000a000 {
			compatible = "nuvoton,nct-espi";
			reg = <0x4000a000 0x1000>;
			interrupts = <11 3>; /* Interrupt for eSPI Bus */
			/* clocks for eSPI modules */
			clocks = <&pcc NCT_CLOCK_ESPI>;
			/* WUI maps for eSPI signals */
			espi-rst-wui = <&wui_espi_rst>;
			#address-cells = <1>;
			#size-cells = <0>;
			#vw-cells = <3>;
			status = "okay";
		};

		mdc: mdc@4000c000 {
			compatible = "syscon";
			reg = <0x4000c000 0xa>;
			reg-io-width = <1>;
		};

		mdc_header: mdc@4000c00a {
			compatible = "syscon";
			reg = <0x4000c00a 0x4>;
			reg-io-width = <2>;
		};

		miwu0: miwu@400bb000 {
			compatible = "nuvoton,nct-miwu";
			reg = <0x400bb000 0x2000>;
			index = <0>;
			#miwu-cells = <2>;
		};

		miwu1: miwu@400bd000 {
			compatible = "nuvoton,nct-miwu";
			reg = <0x400bd000 0x2000>;
			index = <1>;
			#miwu-cells = <2>;
		};

		miwu2: miwu@400bf000 {
			compatible = "nuvoton,nct-miwu";
			reg = <0x400bf000 0x2000>;
			index = <2>;
			#miwu-cells = <2>;
		};

		qspi_spim: quad-spim@40017000 {
			compatible = "nuvoton,nct-spim-qspi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40017000 0x100>;
		};

		qspi_fiu0: quad-fiu@40020000 {
			compatible = "nuvoton,nct-fiu-qspi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40020000 0x100
			       0x40021000 0x100>;
		};
		
		qspi_spip: quad-spi@40016000 {
			compatible = "nuvoton,nct-spip-qspi";
			reg = <0x40016000 0x100>;
			#address-cells = <1>;
			#size-cells = <0>;
		};

		twd: watchdog@400d8000 {
			compatible = "nuvoton,nct-watchdog";
			reg = <0x400d8000 0x100>;
			t0-out = <&wui_t0out>;
		};

		dsadc: dsadc@400d1100 {
			compatible = "nuvoton,nct-adc";
			#io-channel-cells = <1>;
			reg = <0x400d1100 0xf00>;
			interrupts = <21 3>;
			clocks = <&pcc NCT_CLOCK_ADC>;
			vref-mv = <2048>;
			status = "disabled";
		};

		timer1: timer@400b0000 {
			compatible = "nuvoton,nct-itim32";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400b0000 0x2000>;
			clocks = <&pcc NCT_CLOCK_ITIM1>;
			interrupts = <29 1>;
			status = "disabled";
		};

		timer2: timer@400b2000 {
			compatible = "nuvoton,nct-itim32";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400b2000 0x2000>;
			clocks = <&pcc NCT_CLOCK_ITIM2>;
			interrupts = <30 1>;
			status = "disabled";
                };

		timer3: timer@400b4000 {
			compatible = "nuvoton,nct-itim32";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400b4000 0x2000>;
			clocks = <&pcc NCT_CLOCK_ITIM3>;
			interrupts = <31 1>;
			status = "disabled";
		};

		timer4: timer@400b6000 {
			compatible = "nuvoton,nct-itim32";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400b6000 0x2000>;
			clocks = <&pcc NCT_CLOCK_ITIM4>;
			interrupts = <32 1>;
			status = "disabled";
		};

		timer5: timer@400b8000 {
			compatible = "nuvoton,nct-itim32";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400b8000 0x2000>;
			clocks = <&pcc NCT_CLOCK_ITIM5>;
			interrupts = <33 1>;
			status = "disabled";
		};

		timer6: timer@400ba000 {
			compatible = "nuvoton,nct-itim32";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400ba000 0x2000>;
			clocks = <&pcc NCT_CLOCK_ITIM6>;
			interrupts = <34 1>;
			status = "disabled";
		};

		tach1: tach@400e1000 {
			compatible = "nuvoton,nct-tach";
			reg = <0x400e1000 0x2000>;
			clocks = <&pcc NCT_CLOCK_MFT1>;
			tach-channel = <1>;
			status = "disabled";
		};

		tach2: tach@400e3000 {
			compatible = "nuvoton,nct-tach";
			reg = <0x400e3000 0x2000>;
			clocks = <&pcc NCT_CLOCK_MFT2_LF>;
			tach-channel = <2>;
			status = "disabled";
		};

		tach3: tach@400e5000 {
			compatible = "nuvoton,nct-tach";
			reg = <0x400e5000 0x2000>;
			clocks = <&pcc NCT_CLOCK_MFT3>;
			tach-channel = <3>;
			status = "disabled";
		};

		pwm1: pwm@40080000 {
			compatible = "nuvoton,nct-pwm";
			reg = <0x40080000 0x2000>;
			clocks = <&pcc NCT_CLOCK_PWM_A>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm2: pwm@40082000 {
			compatible = "nuvoton,nct-pwm";
			reg = <0x40082000 0x2000>;
			clocks = <&pcc NCT_CLOCK_PWM_B>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm3: pwm@40084000 {
			compatible = "nuvoton,nct-pwm";
			reg = <0x40084000 0x2000>;
			clocks = <&pcc NCT_CLOCK_PWM_C>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm4: pwm@40086000 {
			compatible = "nuvoton,nct-pwm";
			reg = <0x40086000 0x2000>;
			clocks = <&pcc NCT_CLOCK_PWM_D>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm5: pwm@40088000 {
			compatible = "nuvoton,nct-pwm";
			reg = <0x40088000 0x2000>;
			clocks = <&pcc NCT_CLOCK_PWM_E>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm6: pwm@4008a000 {
			compatible = "nuvoton,nct-pwm";
			reg = <0x4008a000 0x2000>;
			clocks = <&pcc NCT_CLOCK_PWM_F>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm7: pwm@4008c000 {
			compatible = "nuvoton,nct-pwm";
			reg = <0x4008c000 0x2000>;
			clocks = <&pcc NCT_CLOCK_PWM_G>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm8: pwm@4008e000 {
			compatible = "nuvoton,nct-pwm";
			reg = <0x4008e000 0x2000>;
			clocks = <&pcc NCT_CLOCK_PWM_H>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm9: pwm@40090000 {
			compatible = "nuvoton,nct-pwm";
			reg = <0x40090000 0x2000>;
			clocks = <&pcc NCT_CLOCK_PWM_I>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm10: pwm@40092000 {
			compatible = "nuvoton,nct-pwm";
			reg = <0x40092000 0x2000>;
			clocks = <&pcc NCT_CLOCK_PWM_J>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		usbd20: usbd@4001b000 {
			compatible = "nuvoton,nct-usbd";
			reg = <0x4001b000 0x1000>;
			interrupts = <13 3>;
			num-bidir-endpoints = <13>;
			usbd-ram-size = <4096>;
			status = "disabled";
		};

		c2h: c2h@4000e000{
			compatible = "nuvoton,nct-c2h";
			reg = <0x4000e000 0x2000>;
			status = "disabled";
		};

		rtc: rtc_sib{
			compatible = "nuvoton,nct-rtc";
			rtc-wk = <&wui_rtc>;
			status = "disabled";
		};

        host_sub: lpc@400c1000 {
			compatible = "nuvoton,nct-host-sub";
			/* host sub-module register address & size */
			reg = <0x400c1000 0x2000
			       0x40010000 0x2000
			       0x400c9000 0x2000
			       0x400cb000 0x2000
			       0x400cd000 0x2000
			       0x400cf000 0x1000>;
			reg-names = "mswc", "shm", "pm_acpi",
				    "pm_hcmd", "pmch3", "pmch4";

			/* host sub-module IRQ and priority */
			interrupts = <4 3>, /* PMCH Input-Buf-Full (IBF) */
				     <3 3>,  /* PMCH Output-Buf-Empty (OBE) */
				     <7 3>,  /* SHM mailbox */
				     <6 3>;  /* Port80 FIFO Not Empty */
			interrupt-names = "pmch_ibf", "pmch_obe", "shm_mai", "p80_fifo";

			/* WUI map for accessing host sub-modules */
			host-acc-wui = <&wui_host_acc>;

			/* clocks for host sub-modules */
			clocks = <&pcc NCT_CLOCK_HOSTSUB1>,
				 <&pcc NCT_CLOCK_HOSTSUB2>,
				 <&pcc NCT_CLOCK_HOSTSUB3>,
				 <&pcc NCT_CLOCK_HOSTSUB4>,
				 <&pcc NCT_CLOCK_HOSTSUB5>;
		};

	};

	soc-id {
		compatible = "nuvoton,nct-soc-id";
		family-id = <0x20>;
	};

	booter-variant {
		compatible = "nuvoton,nct-booter-variant";
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
