// Seed: 4148818043
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  id_3 :
  assert property (@(posedge -1 - id_3 & id_3) id_3)
  else;
endmodule
module module_1 #(
    parameter id_1 = 32'd14,
    parameter id_8 = 32'd68
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  inout wire id_10;
  module_0 modCall_1 (
      id_3,
      id_10
  );
  assign modCall_1.id_3 = 0;
  inout wire id_9;
  output wire _id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  logic [7:0][id_1 : id_8]
      id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  wire id_23;
  assign id_19[-1'h0] = id_15;
endmodule
