<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file infinitas_impl1.ncd.
Design name: infinitas
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Mon Jan 29 15:19:57 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o infinitas_impl1.twr -gui -msgset C:/lattice/infinitas/promote.xml infinitas_impl1.ncd infinitas_impl1.prf 
Design file:     infinitas_impl1.ncd
Preference file: infinitas_impl1.prf
Device,speed:    LCMXO2-2000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>Default path enumeration(0 errors)</A></LI>            38 items scored, 0 timing errors detected.
Report:  213.356MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>Default net enumeration(0 errors)</A></LI>            21 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: Default path enumeration
            38 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    9.423ns delay x_bclk to dsp_bclkout0

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         42.PAD to       42.PADDI x_bclk
ROUTE         8     5.494       42.PADDI to       28.PADDO exp_bclk4_c_c
DOPAD_DEL   ---     2.797       28.PADDO to         28.PAD dsp_bclkout0
                  --------
                    9.423   (41.7% logic, 58.3% route), 2 logic levels.

Report:    9.362ns delay clkin to exp_mclk3

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          4.PAD to        4.PADDI clkin
ROUTE         7     5.433        4.PADDI to       58.PADDO x_mclk_c_c
DOPAD_DEL   ---     2.797       58.PADDO to         58.PAD exp_mclk3
                  --------
                    9.362   (42.0% logic, 58.0% route), 2 logic levels.

Report:    9.362ns delay clkin to exp_mclk4

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          4.PAD to        4.PADDI clkin
ROUTE         7     5.433        4.PADDI to       51.PADDO x_mclk_c_c
DOPAD_DEL   ---     2.797       51.PADDO to         51.PAD exp_mclk4
                  --------
                    9.362   (42.0% logic, 58.0% route), 2 logic levels.

Report:    8.998ns delay wclkin to pll_wclkref

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         31.PAD to       31.PADDI wclkin
ROUTE         1     5.069       31.PADDI to       76.PADDO pll_wclkref_c_c
DOPAD_DEL   ---     2.797       76.PADDO to         76.PAD pll_wclkref
                  --------
                    8.998   (43.7% logic, 56.3% route), 2 logic levels.

Report:    8.967ns delay x_bclk to dsp_bclkin0

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         42.PAD to       42.PADDI x_bclk
ROUTE         8     5.038       42.PADDI to       14.PADDO exp_bclk4_c_c
DOPAD_DEL   ---     2.797       14.PADDO to         14.PAD dsp_bclkin0
                  --------
                    8.967   (43.8% logic, 56.2% route), 2 logic levels.

Report:    8.781ns delay dsp_tdmout1 to exp_mdo2

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI dsp_tdmout1
ROUTE         1     4.852       21.PADDI to       66.PADDO exp_mdo2_c_c
DOPAD_DEL   ---     2.797       66.PADDO to         66.PAD exp_mdo2
                  --------
                    8.781   (44.7% logic, 55.3% route), 2 logic levels.

Report:    8.624ns delay x_bclk to exp_bclk4

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         42.PAD to       42.PADDI x_bclk
ROUTE         8     4.695       42.PADDI to       53.PADDO exp_bclk4_c_c
DOPAD_DEL   ---     2.797       53.PADDO to         53.PAD exp_bclk4
                  --------
                    8.624   (45.6% logic, 54.4% route), 2 logic levels.

Report:    8.404ns delay dsp_tdmout0 to exp_mdo1

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         27.PAD to       27.PADDI dsp_tdmout0
ROUTE         1     4.475       27.PADDI to       71.PADDO exp_mdo1_c_c
DOPAD_DEL   ---     2.797       71.PADDO to         71.PAD exp_mdo1
                  --------
                    8.404   (46.8% logic, 53.2% route), 2 logic levels.

Report:    8.385ns delay clkin to exp_mclk1

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          4.PAD to        4.PADDI clkin
ROUTE         7     4.456        4.PADDI to       68.PADDO x_mclk_c_c
DOPAD_DEL   ---     2.797       68.PADDO to         68.PAD exp_mclk1
                  --------
                    8.385   (46.9% logic, 53.1% route), 2 logic levels.

Report:    8.348ns delay clkin to exp_mclk2

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132          4.PAD to        4.PADDI clkin
ROUTE         7     4.419        4.PADDI to       63.PADDO x_mclk_c_c
DOPAD_DEL   ---     2.797       63.PADDO to         63.PAD exp_mclk2
                  --------
                    8.348   (47.1% logic, 52.9% route), 2 logic levels.

Report:  213.356MHz is the maximum frequency for this preference.

Report:    9.423ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: Default net enumeration
            21 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    5.494ns maximum delay on exp_bclk4_c_c

           Delays             Connection(s)
           4.695ns         42.PADDI to 53.PADDO        
           4.260ns         42.PADDI to 60.PADDO        
           3.287ns         42.PADDI to 65.PADDO        
           3.354ns         42.PADDI to 70.PADDO        
           5.494ns         42.PADDI to 28.PADDO        
           5.038ns         42.PADDI to 14.PADDO        
           2.382ns         42.PADDI to R13C18D.CLK     
           1.992ns         42.PADDI to R9C21B.CLK      

Report:    5.433ns maximum delay on x_mclk_c_c

           Delays             Connection(s)
           3.950ns          4.PADDI to 32.PADDO        
           5.433ns          4.PADDI to 51.PADDO        
           5.433ns          4.PADDI to 58.PADDO        
           4.419ns          4.PADDI to 63.PADDO        
           4.456ns          4.PADDI to 68.PADDO        
           3.565ns          4.PADDI to 97.PADDO        
           3.572ns          4.PADDI to 87.PADDO        

Report:    5.069ns maximum delay on pll_wclkref_c_c

           Delays             Connection(s)
           5.069ns         31.PADDI to 76.PADDO        

Report:    4.852ns maximum delay on exp_mdo2_c_c

           Delays             Connection(s)
           4.852ns         21.PADDI to 66.PADDO        

Report:    4.475ns maximum delay on exp_mdo1_c_c

           Delays             Connection(s)
           4.475ns         27.PADDI to 71.PADDO        

Report:    4.355ns maximum delay on exp_mdo4_c_c

           Delays             Connection(s)
           4.355ns         15.PADDI to 54.PADDO        

Report:    4.326ns maximum delay on exp_lrck4_c_c

           Delays             Connection(s)
           2.189ns         43.PADDI to 52.PADDO        
           3.006ns         43.PADDI to 59.PADDO        
           2.880ns         43.PADDI to 64.PADDO        
           2.984ns         43.PADDI to 69.PADDO        
           3.344ns         43.PADDI to 29.PADDO        
           4.326ns         43.PADDI to 13.PADDO        

Report:    4.263ns maximum delay on exp_mdo3_c_c

           Delays             Connection(s)
           4.263ns         18.PADDI to 61.PADDO        

Report:    3.956ns maximum delay on dsp_tdmin2_c_c

           Delays             Connection(s)
           3.956ns         36.PADDI to 2.PADDO         

Report:    3.893ns maximum delay on dsp_tdmin1_c_c

           Delays             Connection(s)
           3.893ns         35.PADDI to 8.PADDO         

Report:    5.494ns is the maximum delay for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
Default path enumeration                |     0.000 ns|     9.423 ns|   0  
                                        |             |             |
Default net enumeration                 |     0.000 ns|     5.494 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: exp_bclk4_c_c   Source: x_bclk.PAD   Loads: 8
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 42 paths, 21 nets, and 39 connections (100.00% coverage)

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
