<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: Set timescale
should_fail: 0
tags: 5.6.4
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-5
top_module: 
files: <a href="../../../tests/chapter-5/5.6.4--compiler-directives-timescale.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-timescale.sv</a>
time_elapsed: 0.009s
</pre>
<pre class="log">
user_time: 0.004344
system_time: 0.004344
ram_usage: 10208


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../tests/chapter-5/5.6.4--compiler-directives-timescale.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-timescale.sv</a>
Parsing SystemVerilog input from `<a href="../../../tests/chapter-5/5.6.4--compiler-directives-timescale.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-timescale.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\ts&#39;.
Successfully finished Verilog frontend.

</pre>
</body>