set ::env(PROJECT_NAME) counter120bitx5
set ::env(DESIGN_TOP) counter120bitx5
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/counter120bitx5/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/counter120bitx5/rtl/counter_5_120_13.v
set ::env(CLOCK_PORT) "clk1, clk2, clk3, clk4, clk5"
set ::env(DOMAIN) micro_benchmarks
