// Seed: 1937349274
module module_0 (
    input wand id_0,
    output wire id_1,
    output wand id_2,
    output supply1 id_3,
    input wand id_4,
    input tri id_5,
    input tri1 id_6,
    output wor id_7
);
  always @(posedge ~id_6) begin
    disable id_9;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    input wire id_4,
    output logic id_5,
    output tri0 id_6,
    output tri1 id_7
);
  assign id_2 = id_4;
  wire id_9;
  wor  id_10 = 1;
  always @(id_9) begin
    id_5 <= 1 > 1;
  end
  module_0(
      id_1, id_7, id_7, id_6, id_4, id_0, id_1, id_7
  );
  always @(1 or posedge id_3 | (1)) $display(1);
endmodule
