part=xc7z020clg400-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=SK9822_AXI4Lite_30
syn.file=C:\Users\folke\OneDrive\Documents\GitHub\ResearchProject\Vitis_Projects\SK9822_ZTurn\SK9822_AXI4Lite_30\SK9822_AXI4Lite_30.cpp
syn.file=C:\Users\folke\OneDrive\Documents\GitHub\ResearchProject\Vitis_Projects\SK9822_ZTurn\SK9822_AXI4Lite_30\SK9822_AXI4Lite_30.h
tb.file=C:\Users\folke\OneDrive\Documents\GitHub\ResearchProject\Vitis_Projects\SK9822_ZTurn\SK9822_AXI4Lite_30\tests.cpp
syn.rtl.reset_level=low
