// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2020 Shenshu Technologies CO., LIMITED.
 *
 */

#include <stdarg.h>
#include <command.h>
#include "ddr_interface.h"
#include "ddr_training_impl.h"

/* ddr training cmd result */
struct ddr_training_result_st g_ddrt_result_sram;
static unsigned int g_ddr_training_addr_start;
static unsigned int g_ddr_training_addr_end;
static int g_ddr_print_level = DDR_LOG_ERROR;

#ifdef DDR_TRAINING_LOG_CONFIG
static void ddr_training_log_level(const char *func, int level)
{
	DDR_PUTC('[');
	switch (level) {
	case DDR_LOG_INFO:
		DDR_PUTS("INFO");
		break;
	case DDR_LOG_DEBUG:
		DDR_PUTS("DEBUG");
		break;
	case DDR_LOG_WARNING:
		DDR_PUTS("WARNING");
		break;
	case DDR_LOG_ERROR:
		DDR_PUTS("ERROR");
		break;
	case DDR_LOG_FATAL:
		DDR_PUTS("FATAL");
		break;
	default:
		break;
	}
	DDR_PUTC(']');
	DDR_PUTC('[');
	DDR_PUTS(func);
	DDR_PUTC(']');
}

/* Log ddr training info */
void ddr_training_log(const char *func, int level, const char *fmt, ...)
{
	va_list args;

	if (fmt == NULL)
		return;
	if (g_ddr_print_level > level)
		return;

	ddr_training_log_level(func, level);

	va_start(args, fmt);
	while (*fmt != '\0') {
		if (*fmt != '%') {
			DDR_PUTC(*fmt);
		} else {
			fmt++;
			switch (*fmt) {
			case 'x':
			case 'X':
				DDR_PUTS("0x");
				DDR_PUT_HEX(va_arg(args, int));
				break;
			default:
				DDR_PUTC('%');
				DDR_PUTC(*fmt);
				break;
			} /* switch */
		}
		fmt++;
	} /* while */
	va_end(args);
	DDR_PUTS("\r\n");
}

/* Nothing to do in DDR command when defined DDR_TRAINING_LOG_CONFIG */
void ddr_training_error(unsigned int mask, unsigned int phy, int byte, int dq)
{
	return;
}
#else
/* Display DDR training error */
void ddr_training_error(unsigned int mask, unsigned int phy, int byte, int dq)
{
	switch (mask) {
	case DDR_ERR_WL:
		DDR_PUTS("WL");
		break;
	case DDR_ERR_HW_GATING:
		DDR_PUTS("HW Gate");
		break;
	case DDR_ERR_GATING:
		DDR_PUTS("Gate");
		break;
	case DDR_ERR_DDRT_TIME_OUT:
		DDR_PUTS("DDRT");
		break;
	case DDR_ERR_HW_RD_DATAEYE:
		DDR_PUTS("HW Dataeye");
		break;
	case DDR_ERR_MPR:
		DDR_PUTS("MPR");
		break;
	case DDR_ERR_DATAEYE:
		DDR_PUTS("Dataeye");
		break;
	case DDR_ERR_LPCA:
		DDR_PUTS("LPCA");
		break;
	default:
		break;
	}

	DDR_PUTS(" Err:");

	if (phy != 0) {
		DDR_PUTS(" Phy:");
		DDR_PUT_HEX(phy);
	}

	if (byte != -1) {
		DDR_PUTS(" Byte:");
		DDR_PUT_HEX(byte);
	}

	if (dq != -1) {
		DDR_PUTS(" DQ:");
		DDR_PUT_HEX(dq);
	}

	DDR_PUTS("\r\n");
}
#endif

/* Inint ddr training cmd result */
static void ddr_training_result_init(const struct ddr_cfg_st *cfg, struct ddr_training_result_st *ddrtr_res)
{
	int i, j;

	memset(ddrtr_res, 0, sizeof(struct ddr_training_result_st));
	if (cfg->phy_num > DDR_PHY_NUM) {
		ddr_error("loop upper limit phy_num or rank_num out of range");
		return;
	}
	ddrtr_res->phy_num = cfg->phy_num;
	for (i = 0; i < cfg->phy_num; i++) {
		if (cfg->phy[i].rank_num > DDR_SUPPORT_RANK_MAX) {
			ddr_error("loop upper limit rank_num out of range");
			return;
		}
		ddrtr_res->phy_st[i].rank_num = cfg->phy[i].rank_num;

		for (j = 0; j < cfg->phy[i].rank_num; j++) {
			ddrtr_res->phy_st[i].rank_st[j].item = cfg->phy[i].rank[j].item;
			ddrtr_res->phy_st[i].rank_st[j].ddrtr_data.base_phy = cfg->phy[i].addr;
			ddrtr_res->phy_st[i].rank_st[j].ddrtr_data.byte_num = cfg->phy[i].total_byte_num;
			ddrtr_res->phy_st[i].rank_st[j].ddrtr_data.rank_idx = j;
		}
	}
}

/* Save ddr training cmd result */
void ddr_result_data_save(struct ddr_cfg_st *cfg, const struct training_data *training)
{
	unsigned int i;
	unsigned int offset;
	struct training_data *dest = NULL;
	struct ddr_training_result_st *ddrtr_res = NULL;

	if (cfg == NULL || training == NULL) {
		ddr_error("Pointer parameter training or ddrtr_res is NULL!");
		return;
	}

	ddrtr_res = (struct ddr_training_result_st *)cfg->res_st;
	if (ddrtr_res == NULL)
		return;

	if ((cfg->phy_idx >= DDR_PHY_NUM) || (cfg->dmc_idx >= DDR_DMC_PER_PHY_MAX)) {
		ddr_error("Array index phy_idx or dmc_idx out of range!");
		return;
	}

	if (cfg->cur_mode == DDR_MODE_READ)
		dest = &ddrtr_res->phy_st[cfg->phy_idx].rank_st[cfg->rank_idx].ddrtr_data.read;
	else
		dest = &ddrtr_res->phy_st[cfg->phy_idx].rank_st[cfg->rank_idx].ddrtr_data.write;

	if (cfg->phy[cfg->phy_idx].dmc_num == 1) {
		memcpy(dest, training, sizeof(struct training_data));
	} else {
		/* dmc[0] + dmc[1] */
		if (get_byte_num(cfg) > DDR_PHY_BYTE_MAX) {
			ddr_error("get byte num fail, byte_num = %x", get_byte_num(cfg));
			return;
		}
		if ((get_byte_num(cfg) << DDR_BYTE_DQ) > DDR_PHY_BIT_MAX) {
			ddr_error("get bit max num fail");
			return;
		}
		offset = cfg->dmc_idx << 4; /* Shift left 4:16 */
		for (i = 0; i < (get_byte_num(cfg) << DDR_BYTE_DQ); i++) {
			dest->ddr_bit_result[i + offset] = training->ddr_bit_result[i + offset];
			dest->ddr_bit_best[i + offset]   = training->ddr_bit_best[i + offset];
		}
		dest->ddr_win_sum  += training->ddr_win_sum;
	}
}

/* Save lpca training data */
void ddr_lpca_data_save(struct ddr_cfg_st *cfg, const struct ca_data_st *data)
{
	unsigned int index;
	struct ddr_training_result_st *ddrtr_res = NULL;
	struct ddr_training_data_st *tr_data = NULL;

	if (cfg == NULL || data == NULL) {
		ddr_error("Pointer parameter is NULL");
		return;
	}

	ddrtr_res = (struct ddr_training_result_st *)cfg->res_st;
	if (ddrtr_res == NULL)
		return;

	tr_data = &ddrtr_res->phy_st[cfg->phy_idx].rank_st[cfg->rank_idx].ddrtr_data;
	if (tr_data == NULL)
		return;

	for (index = 0; index < DDR_PHY_CA_MAX; index++)
		tr_data->ca_addr[index] = ((unsigned int)data->left[index] <<
			DDR_DATAEYE_RESULT_BIT) | (unsigned int)data->right[index];
}

/* Get DDRT test addrress */
unsigned int ddr_ddrt_get_test_addr(void)
{
	if (g_ddr_training_addr_start <= DDRT_CFG_TEST_ADDR_CMD &&
		g_ddr_training_addr_end >= DDRT_CFG_TEST_ADDR_CMD) {
		return DDRT_CFG_TEST_ADDR_CMD;
	} else {
		ddr_error("DDRT test address[%x] out of range[%x, %x]",
			DDRT_CFG_TEST_ADDR_CMD,
			g_ddr_training_addr_start,
			g_ddr_training_addr_end);
		return g_ddr_training_addr_start;
	}
}

/* Nothing to do in DDR command */
void ddr_training_suc(void)
{
	return;
}

/* Nothing to do in DDR command */
void ddr_training_start(void)
{
	return;
}

/* dump WDQS result */
static void ddr_dump_wdqs_result(unsigned int base_phy, unsigned int byte_num,
	unsigned int rank)
{
	unsigned int i;

	for (i = 0; i < byte_num; i++)
		ddr_info("[%x = %x] WDQS Byte(%x) ",
			base_phy + ddr_phy_dxwdqsdly(rank, i),
			reg_read(base_phy + ddr_phy_dxwdqsdly(rank, i)), i);
}

/* dump WDQ Phase result */
static void ddr_dump_wdq_phase_result(unsigned int base_phy, unsigned int byte_num,
	unsigned int rank)
{
	unsigned int i;

	for (i = 0; i < byte_num; i++)
		ddr_info("[%x = %x] WDQ Phase Byte(%x)",
			base_phy + ddr_phy_dxnwdqdly(rank, i),
			reg_read(base_phy + ddr_phy_dxnwdqdly(rank, i)), i);
}

/* dump WDQ BDL result */
static void ddr_dump_wdq_bdl_result(unsigned int base_phy, unsigned int byte_num,
	unsigned int rank)
{
	unsigned int i;

	for (i = 0; i < byte_num; i++) {
		/* DQ0-DQ3 */
		ddr_info("[%x = %x] WDQ BDL DQ(%x-%x)",
			base_phy + ddr_phy_dxnwdqnbdl0(rank, i),
			reg_read(base_phy + ddr_phy_dxnwdqnbdl0(rank, i)),
			(i << 3), ((i << 3) + 3)); /* DQ0-DQ3, Shift left 3:8 dq */

		/* DQ4-DQ7 */
		ddr_info("[%x = %x] WDQ BDL DQ(%x-%x)",
			base_phy + ddr_phy_dxnwdqnbdl1(rank, i),
			reg_read(base_phy + ddr_phy_dxnwdqnbdl1(rank, i)),
			((i << 3) + 4), ((i << 3) + 7)); /* DQ4-DQ7, Shift left 3:8 dq */
	}
}

/* dump WDM result */
static void ddr_dump_wdm_result(unsigned int base_phy, unsigned int byte_num,
	unsigned int rank)
{
	unsigned int i;

	for (i = 0; i < byte_num; i++)
		ddr_info("[%x = %x] WDM Byte(%x)",
			base_phy + ddr_phy_dxnwdqnbdl2(rank, i),
			reg_read(base_phy + ddr_phy_dxnwdqnbdl2(rank, i)), i);
}

/* dump RDQS result */
static void ddr_dump_rdqs_result(unsigned int base_phy, unsigned int byte_num,
	unsigned int rank)
{
	unsigned int i;

	for (i = 0; i < byte_num; i++)
		ddr_info("[%x = %x] RDQS Byte(%x)",
			base_phy + ddr_phy_dxnrdqsdly(i),
			reg_read(base_phy + ddr_phy_dxnrdqsdly(i)), i);
}

/* RDQ BDL */
static void ddr_dump_rdq_bdl_result(unsigned int base_phy, unsigned int byte_num,
	unsigned int rank)
{
	unsigned int i;

	for (i = 0; i < byte_num; i++) {
		/* DQ0-DQ3 */
		ddr_info("[%x = %x] RDQ BDL DQ(%x-%x)",
			base_phy + ddr_phy_dxnrdqnbdl0(rank, i),
			reg_read(base_phy + ddr_phy_dxnrdqnbdl0(rank, i)),
			(i << 3), ((i << 3) + 3)); /* DQ0-DQ3, Shift left 3:8 dq */

		/* DQ4-DQ7 */
		ddr_info("[%x = %x] RDQ BDL DQ(%x-%x)",
			base_phy + ddr_phy_dxnrdqnbdl1(rank, i),
			reg_read(base_phy + ddr_phy_dxnrdqnbdl1(rank, i)),
			((i << 3) + 4), ((i << 3) + 7)); /* DQ4-DQ7, Shift left 3:8 dq */
	}
}

static void dump_result(const struct ddr_training_data_st *ddrtr_data)
{
	unsigned int i;
	unsigned int base_phy = ddrtr_data->base_phy;
	unsigned int byte_num = ddrtr_data->byte_num;
	unsigned int rank = ddrtr_data->rank_idx;
	unsigned int acphyctl7;

	/* Static register have to read two times to get the right value. */
	acphyctl7 = reg_read(base_phy + DDR_PHY_ACPHYCTL7);
	acphyctl7 = reg_read(base_phy + DDR_PHY_ACPHYCTL7);

	if ((byte_num > DDR_PHY_BYTE_MAX) || ((byte_num << DDR_BYTE_DQ) > DDR_PHY_BIT_MAX)) {
		ddr_error("loop upper limit out of range, byte_num = %x", byte_num);
		return;
	}
	for (i = 0; i < (byte_num << DDR_BYTE_DQ); i++)
		ddr_info("Byte[%x] Write[%x][%x] Read[%x][%x]",
			i, ddrtr_data->write.ddr_bit_result[i], ddrtr_data->write.ddr_bit_best[i],
			ddrtr_data->read.ddr_bit_result[i], ddrtr_data->read.ddr_bit_best[i]);

	for (i = 0; i < DDR_PHY_CA_MAX; i++) {
		if (ddrtr_data->ca_addr[i] != 0)
			ddr_info("CA[%x] Range[%x]", i, ddrtr_data->ca_addr[i]);
	}

	/* WDQS */
	ddr_dump_wdqs_result(base_phy, byte_num, rank);

	/* WDQ Phase */
	ddr_dump_wdq_phase_result(base_phy, byte_num, rank);

	/* WDQ BDL */
	ddr_dump_wdq_bdl_result(base_phy, byte_num, rank);

	/* WDM */
	ddr_dump_wdm_result(base_phy, byte_num, rank);

	/* Write DO/DOS OE */
	for (i = 0; i < byte_num; i++)
		ddr_info("[%x = %x] Write DQ/DQS OE Byte(%x)",
			base_phy + ddr_phy_dxnoebdl(rank, i),
			reg_read(base_phy + ddr_phy_dxnoebdl(rank, i)), i);

	/* RDQS */
	ddr_dump_rdqs_result(base_phy, byte_num, rank);

	/* RDQ BDL */
	ddr_dump_rdq_bdl_result(base_phy, byte_num, rank);

	/* Gate */
	for (i = 0; i < byte_num; i++)
		ddr_info("[%x = %x] Gate Byte(%x)",
			base_phy + ddr_phy_dxnrdqsgdly(rank, i),
			reg_read(base_phy + ddr_phy_dxnrdqsgdly(rank, i)), i);

	ddr_info("[%x = %x] CS", base_phy + DDR_PHY_ACCMDBDL2,
		reg_read(base_phy + DDR_PHY_ACCMDBDL2));

	ddr_info("[%x = %x] CLK", base_phy + DDR_PHY_ACPHYCTL7, acphyctl7);

	ddr_phy_switch_rank(base_phy, rank);

	/* HOST Vref */
	ddr_phy_vref_host_display_cmd(base_phy, rank, byte_num);

	/* DRAM Vref */
	ddr_phy_vref_dram_display_cmd(base_phy, byte_num);

	/* DPMC */
	ddr_dx_dpmc_display_cmd(base_phy, byte_num);

	/* Addr Phase */
	ddr_phy_addrph_display_cmd(base_phy);

	/* Addr BDL */
	ddr_phy_addrbdl_display_cmd(base_phy);

	/* DCC */
	ddr_phy_dcc_display_cmd(base_phy);
}

static void dump_result_by_rank(const struct ddr_training_result_st *ddrtr_result,
	unsigned int phy_index, unsigned int rank_index)
{
	unsigned int mask = 1 << phy_index; /* DDR_BYPASS_PHY0_MASK DDR_BYPASS_PHY1_MASK */
	const struct rank_data_st *rank_st = &ddrtr_result->phy_st[phy_index].rank_st[rank_index];

	if (rank_st->item & mask)
		return;

	ddr_info("PHY[%x] RANK[%x]:", phy_index, rank_index);
	dump_result(&rank_st->ddrtr_data);
}

static void dump_result_by_phy(const struct ddr_training_result_st *ddrtr_result, unsigned int phy_index)
{
	int i;
	const struct phy_data_st *phy_st = &ddrtr_result->phy_st[phy_index];

	if (phy_st->rank_num > DDR_SUPPORT_RANK_MAX) {
		ddr_error("loop upper limit cfg->rank_num out of range!");
		return;
	}
	for (i = 0; i < phy_st->rank_num; i++)
		dump_result_by_rank(ddrtr_result, phy_index, i);
}

/* Display ddr training result before return to DDR */
static void dump_result_all(const struct ddr_training_result_st *ddrtr_result)
{
	int i;

	if (ddrtr_result->phy_num > DDR_PHY_NUM) {
		ddr_error("loop upper limit phy number out of range, phy_num = %x",
			ddrtr_result->phy_num);
		return;
	}
	for (i = 0; i < ddrtr_result->phy_num; i++)
		dump_result_by_phy(ddrtr_result, i);
}

/*
 * If you need to execute mpr, add DDR_TRAINING_CMD_MPR -- ddr_mpr_training_func(cfg)
 * lpca:DDR_TRAINING_CMD_LPCA -- ddr_lpca_training_func(cfg)
 */
int ddr_training_cmd_func(struct ddr_cfg_st *cfg)
{
	int result;
	unsigned int item;

	if ((cfg == NULL) || (cfg->cmd_st == NULL))
		return -1;

	item = cfg->cur_item;
	struct ddr_cmd_st *cmd_st = (struct ddr_cmd_st *)cfg->cmd_st;

	if (cmd_st == NULL)
		return -1;

	ddr_debug("DDR training cmd[%x]", cmd_st->cmd);

	switch (cmd_st->cmd) {
	case DDR_TRAINING_CMD_SW:
		result = ddr_dataeye_training_func(cfg);
		result += ddr_vref_training_func(cfg);
		break;
	case DDR_TRAINING_CMD_DATAEYE:
		result = ddr_dataeye_training_func(cfg);
		break;
	case DDR_TRAINING_CMD_HW:
		result = ddr_hw_training_if();
		break;
	case DDR_TRAINING_CMD_WL:
		result = ddr_wl_func(cfg);
		break;
	case DDR_TRAINING_CMD_GATE:
		result = ddr_gating_func(cfg);
		break;
	case DDR_TRAINING_CMD_VREF:
		result = ddr_vref_training_func(cfg);
		break;
	case DDR_TRAINING_CMD_AC:
		result = ddr_ac_training_func(cfg);
		break;
	case DDR_TRAINING_CMD_SW_NO_WL:
		/* wl bypass */
		reg_write(item | DDR_BYPASS_WL_MASK, DDR_REG_BASE_SYSCTRL + SYSCTRL_DDR_TRAINING_CFG);
		result = ddr_dataeye_training_func(cfg);
		result += ddr_vref_training_func(cfg);
		/* restore cfg */
		reg_write(item, DDR_REG_BASE_SYSCTRL + SYSCTRL_DDR_TRAINING_CFG);
		break;
	case DDR_TRAINING_CMD_CONSOLE:
		result = ddr_training_console_if();
		break;
	default:
		result = -1;
		break;
	}

	return result;
}

/* DDR training command entry. Call by cmd_ddr_handle(). */
struct ddr_training_result_st *ddr_training_cmd_entry(const struct ddr_cmd_st *cmd_st)
{
	int result;

	struct ddr_cfg_st ddr_cfg;
	struct ddr_cfg_st *cfg = &ddr_cfg;
	struct ddr_cmd_st cmd_in_sram;

	if (cmd_st == NULL) {
		ddr_error("Pointer parameter cmd_st is NULL!");
		return NULL;
	}

	g_ddr_training_addr_start = cmd_st->start;
	g_ddr_training_addr_end   = cmd_st->start + cmd_st->length;
	g_ddr_print_level         = cmd_st->level;

	ddr_info("DDR Training Version: "DDR_TRAINING_VER);
	ddr_debug("DDR training command entry. Sysctl[%x = %x]",
		(DDR_REG_BASE_SYSCTRL + SYSCTRL_DDR_TRAINING_CFG),
		reg_read(DDR_REG_BASE_SYSCTRL + SYSCTRL_DDR_TRAINING_CFG));

#ifdef SYSCTRL_DDR_TRAINING_CFG_SEC
	ddr_debug("Rank1 Sysctl[%x = %x]",
		(DDR_REG_BASE_SYSCTRL + SYSCTRL_DDR_TRAINING_CFG_SEC),
		reg_read(DDR_REG_BASE_SYSCTRL + SYSCTRL_DDR_TRAINING_CFG_SEC));
#endif

	ddr_training_cfg_init(cfg);
	memcpy(&cmd_in_sram, cmd_st, sizeof(struct ddr_cmd_st));
	cfg->cmd_st = (void *)&cmd_in_sram;
	cfg->res_st = (void *)&g_ddrt_result_sram;

	ddr_training_result_init(cfg, &g_ddrt_result_sram);

	if (cmd_st->cmd == DDR_TRAINING_CMD_HW)
		result = ddr_hw_training(cfg);
	else if (cmd_st->cmd == DDR_TRAINING_CMD_PCODE)
		result = ddr_pcode_training(cfg);
	else if (cmd_st->cmd == DDR_TRAINING_CMD_DCC)
		result = ddr_dcc_training_func(cfg);
	else if (cmd_st->cmd == DDR_TRAINING_CMD_CONSOLE)
		result = ddr_training_console_if();
	else
		result = ddr_training_all(cfg);

	dump_result_all(&g_ddrt_result_sram);

	if (!result) {
		return &g_ddrt_result_sram;
	} else {
		ddr_debug("DDR training result[%x]", result);
		return 0;
	}
}
