
Akatsuki.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b60  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08006d00  08006d00  00016d00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800714c  0800714c  000201cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800714c  0800714c  0001714c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007154  08007154  000201cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007154  08007154  00017154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007158  08007158  00017158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001cc  20000000  0800715c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  200001cc  08007328  000201cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  08007328  00020348  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000090db  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000227e  00000000  00000000  0002931a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b10  00000000  00000000  0002b598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000080f  00000000  00000000  0002c0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014339  00000000  00000000  0002c8b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000abe6  00000000  00000000  00040bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006a19a  00000000  00000000  0004b7d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003c64  00000000  00000000  000b5970  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000b95d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001cc 	.word	0x200001cc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006ce8 	.word	0x08006ce8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d0 	.word	0x200001d0
 80001dc:	08006ce8 	.word	0x08006ce8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c3c:	f080 811c 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8119 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6a:	f080 8107 	bcs.w	8000e7c <__udivmoddi4+0x294>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8104 	bls.w	8000e7c <__udivmoddi4+0x294>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ed 	beq.w	8000e72 <__udivmoddi4+0x28a>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f8 	bhi.w	8000ea6 <__udivmoddi4+0x2be>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8090 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80cb 	bhi.w	8000ea0 <__udivmoddi4+0x2b8>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80bb 	bhi.w	8000eaa <__udivmoddi4+0x2c2>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d70:	fb08 f50e 	mul.w	r5, r8, lr
 8000d74:	42a5      	cmp	r5, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d88:	f080 8088 	bcs.w	8000e9c <__udivmoddi4+0x2b4>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8085 	bls.w	8000e9c <__udivmoddi4+0x2b4>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da0:	fb09 4413 	mls	r4, r9, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000db8:	d26c      	bcs.n	8000e94 <__udivmoddi4+0x2ac>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d96a      	bls.n	8000e94 <__udivmoddi4+0x2ac>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dc6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	42ac      	cmp	r4, r5
 8000dd0:	46c8      	mov	r8, r9
 8000dd2:	46ae      	mov	lr, r5
 8000dd4:	d356      	bcc.n	8000e84 <__udivmoddi4+0x29c>
 8000dd6:	d053      	beq.n	8000e80 <__udivmoddi4+0x298>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb0 0208 	subs.w	r2, r0, r8
 8000dde:	eb64 040e 	sbc.w	r4, r4, lr
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40ca      	lsrs	r2, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	4317      	orrs	r7, r2
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	f1c3 0120 	rsb	r1, r3, #32
 8000dfc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e00:	fa20 f201 	lsr.w	r2, r0, r1
 8000e04:	fa25 f101 	lsr.w	r1, r5, r1
 8000e08:	409d      	lsls	r5, r3
 8000e0a:	432a      	orrs	r2, r5
 8000e0c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e18:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e22:	fb00 f50e 	mul.w	r5, r0, lr
 8000e26:	428d      	cmp	r5, r1
 8000e28:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x258>
 8000e2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e32:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e36:	d22f      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e38:	428d      	cmp	r5, r1
 8000e3a:	d92d      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1b49      	subs	r1, r1, r5
 8000e42:	b292      	uxth	r2, r2
 8000e44:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e48:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e50:	fb05 f10e 	mul.w	r1, r5, lr
 8000e54:	4291      	cmp	r1, r2
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x282>
 8000e58:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e60:	d216      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000e62:	4291      	cmp	r1, r2
 8000e64:	d914      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e66:	3d02      	subs	r5, #2
 8000e68:	4462      	add	r2, ip
 8000e6a:	1a52      	subs	r2, r2, r1
 8000e6c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e70:	e738      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e72:	4631      	mov	r1, r6
 8000e74:	4630      	mov	r0, r6
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e78:	4639      	mov	r1, r7
 8000e7a:	e6e6      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	e6fb      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e80:	4548      	cmp	r0, r9
 8000e82:	d2a9      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e84:	ebb9 0802 	subs.w	r8, r9, r2
 8000e88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	e7a3      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e90:	4645      	mov	r5, r8
 8000e92:	e7ea      	b.n	8000e6a <__udivmoddi4+0x282>
 8000e94:	462b      	mov	r3, r5
 8000e96:	e794      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e98:	4640      	mov	r0, r8
 8000e9a:	e7d1      	b.n	8000e40 <__udivmoddi4+0x258>
 8000e9c:	46d0      	mov	r8, sl
 8000e9e:	e77b      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000ea0:	3d02      	subs	r5, #2
 8000ea2:	4462      	add	r2, ip
 8000ea4:	e732      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e70a      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000eaa:	4464      	add	r4, ip
 8000eac:	3802      	subs	r0, #2
 8000eae:	e742      	b.n	8000d36 <__udivmoddi4+0x14e>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	601a      	str	r2, [r3, #0]
}
 8000ec8:	bf00      	nop
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr

08000ed4 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ee4:	2b40      	cmp	r3, #64	; 0x40
 8000ee6:	d101      	bne.n	8000eec <LL_SPI_IsEnabled+0x18>
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e000      	b.n	8000eee <LL_SPI_IsEnabled+0x1a>
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f003 0301 	and.w	r3, r3, #1
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d101      	bne.n	8000f12 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e000      	b.n	8000f14 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000f12:	2300      	movs	r3, #0
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	370c      	adds	r7, #12
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	689b      	ldr	r3, [r3, #8]
 8000f2c:	f003 0302 	and.w	r3, r3, #2
 8000f30:	2b02      	cmp	r3, #2
 8000f32:	d101      	bne.n	8000f38 <LL_SPI_IsActiveFlag_TXE+0x18>
 8000f34:	2301      	movs	r3, #1
 8000f36:	e000      	b.n	8000f3a <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000f38:	2300      	movs	r3, #0
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000f46:	b480      	push	{r7}
 8000f48:	b083      	sub	sp, #12
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	330c      	adds	r3, #12
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	b2db      	uxtb	r3, r3
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr

08000f62 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000f62:	b480      	push	{r7}
 8000f64:	b085      	sub	sp, #20
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	6078      	str	r0, [r7, #4]
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	330c      	adds	r3, #12
 8000f72:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	78fa      	ldrb	r2, [r7, #3]
 8000f78:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b083      	sub	sp, #12
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
 8000f8e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	683a      	ldr	r2, [r7, #0]
 8000f94:	619a      	str	r2, [r3, #24]
}
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr

08000fa2 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	b083      	sub	sp, #12
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
 8000faa:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	041a      	lsls	r2, r3, #16
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	619a      	str	r2, [r3, #24]
}
 8000fb4:	bf00      	nop
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <SPI_Control>:
* @return
* (@sa Functions to should refer to)
* @details
*/

void SPI_Control(SPI_TypeDef *SPIx, uint8_t *tx_data, uint8_t *rx_data,uint8_t length) {
 8000fc0:	b590      	push	{r4, r7, lr}
 8000fc2:	b087      	sub	sp, #28
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
 8000fcc:	70fb      	strb	r3, [r7, #3]
	uint8_t count = length;
 8000fce:	78fb      	ldrb	r3, [r7, #3]
 8000fd0:	75fb      	strb	r3, [r7, #23]

	LL_GPIO_SetOutputPin(ADC_CS_GPIO_Port, ADC_CS_Pin);
 8000fd2:	2180      	movs	r1, #128	; 0x80
 8000fd4:	4822      	ldr	r0, [pc, #136]	; (8001060 <SPI_Control+0xa0>)
 8000fd6:	f7ff ffd6 	bl	8000f86 <LL_GPIO_SetOutputPin>
	LL_GPIO_ResetOutputPin(GYRO_CS_GPIO_Port, GYRO_CS_Pin);
 8000fda:	2140      	movs	r1, #64	; 0x40
 8000fdc:	4820      	ldr	r0, [pc, #128]	; (8001060 <SPI_Control+0xa0>)
 8000fde:	f7ff ffe0 	bl	8000fa2 <LL_GPIO_ResetOutputPin>

	if(LL_SPI_IsActiveFlag_RXNE(SPIx) == SET)	LL_SPI_ReceiveData8(SPIx);
 8000fe2:	68f8      	ldr	r0, [r7, #12]
 8000fe4:	f7ff ff89 	bl	8000efa <LL_SPI_IsActiveFlag_RXNE>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d102      	bne.n	8000ff4 <SPI_Control+0x34>
 8000fee:	68f8      	ldr	r0, [r7, #12]
 8000ff0:	f7ff ffa9 	bl	8000f46 <LL_SPI_ReceiveData8>
	if(LL_SPI_IsEnabled(SPIx) == RESET ) 			LL_SPI_Enable(SPIx);
 8000ff4:	68f8      	ldr	r0, [r7, #12]
 8000ff6:	f7ff ff6d 	bl	8000ed4 <LL_SPI_IsEnabled>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d124      	bne.n	800104a <SPI_Control+0x8a>
 8001000:	68f8      	ldr	r0, [r7, #12]
 8001002:	f7ff ff57 	bl	8000eb4 <LL_SPI_Enable>

	  while(count > 0){
 8001006:	e020      	b.n	800104a <SPI_Control+0x8a>
	    LL_SPI_TransmitData8(SPIx, *tx_data++);
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	1c5a      	adds	r2, r3, #1
 800100c:	60ba      	str	r2, [r7, #8]
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	4619      	mov	r1, r3
 8001012:	68f8      	ldr	r0, [r7, #12]
 8001014:	f7ff ffa5 	bl	8000f62 <LL_SPI_TransmitData8>
	    while( LL_SPI_IsActiveFlag_TXE(SPIx) == RESET );
 8001018:	bf00      	nop
 800101a:	68f8      	ldr	r0, [r7, #12]
 800101c:	f7ff ff80 	bl	8000f20 <LL_SPI_IsActiveFlag_TXE>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d0f9      	beq.n	800101a <SPI_Control+0x5a>
	    while( LL_SPI_IsActiveFlag_RXNE(SPIx) == RESET );
 8001026:	bf00      	nop
 8001028:	68f8      	ldr	r0, [r7, #12]
 800102a:	f7ff ff66 	bl	8000efa <LL_SPI_IsActiveFlag_RXNE>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0f9      	beq.n	8001028 <SPI_Control+0x68>
	    *rx_data++ = LL_SPI_ReceiveData8(SPIx);
 8001034:	687c      	ldr	r4, [r7, #4]
 8001036:	1c63      	adds	r3, r4, #1
 8001038:	607b      	str	r3, [r7, #4]
 800103a:	68f8      	ldr	r0, [r7, #12]
 800103c:	f7ff ff83 	bl	8000f46 <LL_SPI_ReceiveData8>
 8001040:	4603      	mov	r3, r0
 8001042:	7023      	strb	r3, [r4, #0]
	    count--;
 8001044:	7dfb      	ldrb	r3, [r7, #23]
 8001046:	3b01      	subs	r3, #1
 8001048:	75fb      	strb	r3, [r7, #23]
	  while(count > 0){
 800104a:	7dfb      	ldrb	r3, [r7, #23]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d1db      	bne.n	8001008 <SPI_Control+0x48>
	  }
	LL_GPIO_SetOutputPin(GYRO_CS_GPIO_Port, GYRO_CS_Pin);
 8001050:	2140      	movs	r1, #64	; 0x40
 8001052:	4803      	ldr	r0, [pc, #12]	; (8001060 <SPI_Control+0xa0>)
 8001054:	f7ff ff97 	bl	8000f86 <LL_GPIO_SetOutputPin>
}
 8001058:	bf00      	nop
 800105a:	371c      	adds	r7, #28
 800105c:	46bd      	mov	sp, r7
 800105e:	bd90      	pop	{r4, r7, pc}
 8001060:	40020400 	.word	0x40020400

08001064 <readByte>:
//	@brief  IMU
// @param addres IMU
// @return 
//+++++++++++++++++++++++++++++++++++++++++++++++
uint8_t readByte(uint8_t addres)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	71fb      	strb	r3, [r7, #7]
	uint8_t trans_data[2];
	uint8_t receive_data[2];

	trans_data[0] = addres | 0x80;
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001074:	b2db      	uxtb	r3, r3
 8001076:	733b      	strb	r3, [r7, #12]
	trans_data[1] = 0x00;
 8001078:	2300      	movs	r3, #0
 800107a:	737b      	strb	r3, [r7, #13]

	SPI_Control(SPI1, trans_data, receive_data, 2);
 800107c:	f107 0208 	add.w	r2, r7, #8
 8001080:	f107 010c 	add.w	r1, r7, #12
 8001084:	2302      	movs	r3, #2
 8001086:	4804      	ldr	r0, [pc, #16]	; (8001098 <readByte+0x34>)
 8001088:	f7ff ff9a 	bl	8000fc0 <SPI_Control>

	return receive_data[1];
 800108c:	7a7b      	ldrb	r3, [r7, #9]
}
 800108e:	4618      	mov	r0, r3
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40013000 	.word	0x40013000

0800109c <writeByte>:
//	@brief IMU
// @param addres IMU
// @param addres IMU
//+++++++++++++++++++++++++++++++++++++++++++++++
void writeByte(uint8_t addres,uint8_t data)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	460a      	mov	r2, r1
 80010a6:	71fb      	strb	r3, [r7, #7]
 80010a8:	4613      	mov	r3, r2
 80010aa:	71bb      	strb	r3, [r7, #6]
	uint8_t trans_data[2];
	uint8_t receive_data[2];

	trans_data[0] = addres & 0x7f;
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	733b      	strb	r3, [r7, #12]
	trans_data[1] = data;
 80010b6:	79bb      	ldrb	r3, [r7, #6]
 80010b8:	737b      	strb	r3, [r7, #13]

	SPI_Control(SPI1, trans_data, receive_data, 2);
 80010ba:	f107 0208 	add.w	r2, r7, #8
 80010be:	f107 010c 	add.w	r1, r7, #12
 80010c2:	2302      	movs	r3, #2
 80010c4:	4803      	ldr	r0, [pc, #12]	; (80010d4 <writeByte+0x38>)
 80010c6:	f7ff ff7b 	bl	8000fc0 <SPI_Control>
}
 80010ca:	bf00      	nop
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40013000 	.word	0x40013000

080010d8 <initIMU>:
//	@brief IMU
// @param addres IMU
// @param addres IMU
//+++++++++++++++++++++++++++++++++++++++++++++++

void initIMU(void) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
	LL_SPI_Enable(SPI1);
 80010de:	4822      	ldr	r0, [pc, #136]	; (8001168 <initIMU+0x90>)
 80010e0:	f7ff fee8 	bl	8000eb4 <LL_SPI_Enable>

	uint8_t who_am_i = readByte(WHO_AM_I);
 80010e4:	2075      	movs	r0, #117	; 0x75
 80010e6:	f7ff ffbd 	bl	8001064 <readByte>
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]

	if(who_am_i != GYRO_CORREST_REACTION){
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2b70      	cmp	r3, #112	; 0x70
 80010f2:	d010      	beq.n	8001116 <initIMU+0x3e>
		while(who_am_i != GYRO_CORREST_REACTION){
 80010f4:	e00c      	b.n	8001110 <initIMU+0x38>
			printf("Gyro Error: Who am I ? -> 0x%x\n", who_am_i);
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	4619      	mov	r1, r3
 80010fa:	481c      	ldr	r0, [pc, #112]	; (800116c <initIMU+0x94>)
 80010fc:	f003 fdf4 	bl	8004ce8 <iprintf>
			who_am_i = readByte(WHO_AM_I);
 8001100:	2075      	movs	r0, #117	; 0x75
 8001102:	f7ff ffaf 	bl	8001064 <readByte>
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
			LL_mDelay(100);
 800110a:	2064      	movs	r0, #100	; 0x64
 800110c:	f003 f8a0 	bl	8004250 <LL_mDelay>
		while(who_am_i != GYRO_CORREST_REACTION){
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	2b70      	cmp	r3, #112	; 0x70
 8001114:	d1ef      	bne.n	80010f6 <initIMU+0x1e>
		}
	}
	printf("Who am I ? -> 0x%x\n", who_am_i);
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	4619      	mov	r1, r3
 800111a:	4815      	ldr	r0, [pc, #84]	; (8001170 <initIMU+0x98>)
 800111c:	f003 fde4 	bl	8004ce8 <iprintf>
	printf("Gyro OK\n");
 8001120:	4814      	ldr	r0, [pc, #80]	; (8001174 <initIMU+0x9c>)
 8001122:	f003 fe47 	bl	8004db4 <puts>

	writeByte(PWR_MGMT_1,0x00);
 8001126:	2100      	movs	r1, #0
 8001128:	206b      	movs	r0, #107	; 0x6b
 800112a:	f7ff ffb7 	bl	800109c <writeByte>
	LL_mDelay(10);
 800112e:	200a      	movs	r0, #10
 8001130:	f003 f88e 	bl	8004250 <LL_mDelay>
	writeByte(CONFIG,0x00);
 8001134:	2100      	movs	r1, #0
 8001136:	201a      	movs	r0, #26
 8001138:	f7ff ffb0 	bl	800109c <writeByte>
	LL_mDelay(10);
 800113c:	200a      	movs	r0, #10
 800113e:	f003 f887 	bl	8004250 <LL_mDelay>
	writeByte(GYRO_CONFIG,0x18);
 8001142:	2118      	movs	r1, #24
 8001144:	201b      	movs	r0, #27
 8001146:	f7ff ffa9 	bl	800109c <writeByte>
	LL_mDelay(10);
 800114a:	200a      	movs	r0, #10
 800114c:	f003 f880 	bl	8004250 <LL_mDelay>
	writeByte(ACCEL_CONFIG,0x18);
 8001150:	2118      	movs	r1, #24
 8001152:	201c      	movs	r0, #28
 8001154:	f7ff ffa2 	bl	800109c <writeByte>
	LL_mDelay(10);
 8001158:	200a      	movs	r0, #10
 800115a:	f003 f879 	bl	8004250 <LL_mDelay>
}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40013000 	.word	0x40013000
 800116c:	08006d00 	.word	0x08006d00
 8001170:	08006d20 	.word	0x08006d20
 8001174:	08006d34 	.word	0x08006d34

08001178 <LL_SPI_Enable>:
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	601a      	str	r2, [r3, #0]
}
 800118c:	bf00      	nop
 800118e:	370c      	adds	r7, #12
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <LL_SPI_IsEnabled>:
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011a8:	2b40      	cmp	r3, #64	; 0x40
 80011aa:	d101      	bne.n	80011b0 <LL_SPI_IsEnabled+0x18>
 80011ac:	2301      	movs	r3, #1
 80011ae:	e000      	b.n	80011b2 <LL_SPI_IsEnabled+0x1a>
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	370c      	adds	r7, #12
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr

080011be <LL_SPI_IsActiveFlag_RXNE>:
{
 80011be:	b480      	push	{r7}
 80011c0:	b083      	sub	sp, #12
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d101      	bne.n	80011d6 <LL_SPI_IsActiveFlag_RXNE+0x18>
 80011d2:	2301      	movs	r3, #1
 80011d4:	e000      	b.n	80011d8 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80011d6:	2300      	movs	r3, #0
}
 80011d8:	4618      	mov	r0, r3
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <LL_SPI_IsActiveFlag_TXE>:
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d101      	bne.n	80011fc <LL_SPI_IsActiveFlag_TXE+0x18>
 80011f8:	2301      	movs	r3, #1
 80011fa:	e000      	b.n	80011fe <LL_SPI_IsActiveFlag_TXE+0x1a>
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <LL_SPI_ReceiveData8>:
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	330c      	adds	r3, #12
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	b2db      	uxtb	r3, r3
}
 800121a:	4618      	mov	r0, r3
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <LL_SPI_TransmitData8>:
{
 8001226:	b480      	push	{r7}
 8001228:	b085      	sub	sp, #20
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
 800122e:	460b      	mov	r3, r1
 8001230:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	330c      	adds	r3, #12
 8001236:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	78fa      	ldrb	r2, [r7, #3]
 800123c:	701a      	strb	r2, [r3, #0]
}
 800123e:	bf00      	nop
 8001240:	3714      	adds	r7, #20
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr

0800124a <LL_GPIO_SetOutputPin>:
{
 800124a:	b480      	push	{r7}
 800124c:	b083      	sub	sp, #12
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
 8001252:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	683a      	ldr	r2, [r7, #0]
 8001258:	619a      	str	r2, [r3, #24]
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <LL_GPIO_ResetOutputPin>:
{
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
 800126e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	041a      	lsls	r2, r3, #16
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	619a      	str	r2, [r3, #24]
}
 8001278:	bf00      	nop
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr

08001284 <tlaSPIControl>:
* @param2 
* @param3 
* @param4 
* @detailsSPI
*/
void tlaSPIControl(SPI_TypeDef *SPIx, uint8_t *tx_data, uint8_t *rx_data,uint8_t length) {
 8001284:	b590      	push	{r4, r7, lr}
 8001286:	b087      	sub	sp, #28
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
 8001290:	70fb      	strb	r3, [r7, #3]
	uint8_t count = length;
 8001292:	78fb      	ldrb	r3, [r7, #3]
 8001294:	75fb      	strb	r3, [r7, #23]

	if(LL_SPI_IsActiveFlag_RXNE(SPIx) == SET)		LL_SPI_ReceiveData8(SPIx);
 8001296:	68f8      	ldr	r0, [r7, #12]
 8001298:	f7ff ff91 	bl	80011be <LL_SPI_IsActiveFlag_RXNE>
 800129c:	4603      	mov	r3, r0
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d102      	bne.n	80012a8 <tlaSPIControl+0x24>
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f7ff ffb1 	bl	800120a <LL_SPI_ReceiveData8>
	if(LL_SPI_IsEnabled(SPIx) == RESET ) 			LL_SPI_Enable(SPIx);
 80012a8:	68f8      	ldr	r0, [r7, #12]
 80012aa:	f7ff ff75 	bl	8001198 <LL_SPI_IsEnabled>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d102      	bne.n	80012ba <tlaSPIControl+0x36>
 80012b4:	68f8      	ldr	r0, [r7, #12]
 80012b6:	f7ff ff5f 	bl	8001178 <LL_SPI_Enable>

	LL_GPIO_SetOutputPin(GYRO_CS_GPIO_Port, GYRO_CS_Pin);
 80012ba:	2140      	movs	r1, #64	; 0x40
 80012bc:	4819      	ldr	r0, [pc, #100]	; (8001324 <tlaSPIControl+0xa0>)
 80012be:	f7ff ffc4 	bl	800124a <LL_GPIO_SetOutputPin>
	LL_GPIO_ResetOutputPin(ADC_CS_GPIO_Port, ADC_CS_Pin);
 80012c2:	2180      	movs	r1, #128	; 0x80
 80012c4:	4817      	ldr	r0, [pc, #92]	; (8001324 <tlaSPIControl+0xa0>)
 80012c6:	f7ff ffce 	bl	8001266 <LL_GPIO_ResetOutputPin>

	while(count > 0){
 80012ca:	e020      	b.n	800130e <tlaSPIControl+0x8a>
		LL_SPI_TransmitData8(SPIx, *tx_data++);
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	1c5a      	adds	r2, r3, #1
 80012d0:	60ba      	str	r2, [r7, #8]
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4619      	mov	r1, r3
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f7ff ffa5 	bl	8001226 <LL_SPI_TransmitData8>
		while( LL_SPI_IsActiveFlag_TXE(SPIx) == RESET );
 80012dc:	bf00      	nop
 80012de:	68f8      	ldr	r0, [r7, #12]
 80012e0:	f7ff ff80 	bl	80011e4 <LL_SPI_IsActiveFlag_TXE>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d0f9      	beq.n	80012de <tlaSPIControl+0x5a>
		while( LL_SPI_IsActiveFlag_RXNE(SPIx) == RESET );
 80012ea:	bf00      	nop
 80012ec:	68f8      	ldr	r0, [r7, #12]
 80012ee:	f7ff ff66 	bl	80011be <LL_SPI_IsActiveFlag_RXNE>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d0f9      	beq.n	80012ec <tlaSPIControl+0x68>
		*rx_data++ = LL_SPI_ReceiveData8(SPIx);
 80012f8:	687c      	ldr	r4, [r7, #4]
 80012fa:	1c63      	adds	r3, r4, #1
 80012fc:	607b      	str	r3, [r7, #4]
 80012fe:	68f8      	ldr	r0, [r7, #12]
 8001300:	f7ff ff83 	bl	800120a <LL_SPI_ReceiveData8>
 8001304:	4603      	mov	r3, r0
 8001306:	7023      	strb	r3, [r4, #0]
		count--;
 8001308:	7dfb      	ldrb	r3, [r7, #23]
 800130a:	3b01      	subs	r3, #1
 800130c:	75fb      	strb	r3, [r7, #23]
	while(count > 0){
 800130e:	7dfb      	ldrb	r3, [r7, #23]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d1db      	bne.n	80012cc <tlaSPIControl+0x48>
	}
	LL_GPIO_SetOutputPin(ADC_CS_GPIO_Port, ADC_CS_Pin);
 8001314:	2180      	movs	r1, #128	; 0x80
 8001316:	4803      	ldr	r0, [pc, #12]	; (8001324 <tlaSPIControl+0xa0>)
 8001318:	f7ff ff97 	bl	800124a <LL_GPIO_SetOutputPin>
}
 800131c:	bf00      	nop
 800131e:	371c      	adds	r7, #28
 8001320:	46bd      	mov	sp, r7
 8001322:	bd90      	pop	{r4, r7, pc}
 8001324:	40020400 	.word	0x40020400

08001328 <tlaSPIRead>:
* @param2 
* @param3 
* @param4 
* @detailsSPI
*/
void tlaSPIRead(SPI_TypeDef *SPIx,uint8_t *tx_data, uint8_t *rx_data,uint8_t length) {
 8001328:	b590      	push	{r4, r7, lr}
 800132a:	b087      	sub	sp, #28
 800132c:	af00      	add	r7, sp, #0
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	607a      	str	r2, [r7, #4]
 8001334:	70fb      	strb	r3, [r7, #3]
	uint8_t count = length;
 8001336:	78fb      	ldrb	r3, [r7, #3]
 8001338:	75fb      	strb	r3, [r7, #23]

	if(LL_SPI_IsActiveFlag_RXNE(SPIx) == SET)		LL_SPI_ReceiveData8(SPIx);
 800133a:	68f8      	ldr	r0, [r7, #12]
 800133c:	f7ff ff3f 	bl	80011be <LL_SPI_IsActiveFlag_RXNE>
 8001340:	4603      	mov	r3, r0
 8001342:	2b01      	cmp	r3, #1
 8001344:	d102      	bne.n	800134c <tlaSPIRead+0x24>
 8001346:	68f8      	ldr	r0, [r7, #12]
 8001348:	f7ff ff5f 	bl	800120a <LL_SPI_ReceiveData8>
	if(LL_SPI_IsEnabled(SPIx) == RESET ) 			LL_SPI_Enable(SPIx);
 800134c:	68f8      	ldr	r0, [r7, #12]
 800134e:	f7ff ff23 	bl	8001198 <LL_SPI_IsEnabled>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d102      	bne.n	800135e <tlaSPIRead+0x36>
 8001358:	68f8      	ldr	r0, [r7, #12]
 800135a:	f7ff ff0d 	bl	8001178 <LL_SPI_Enable>

	LL_GPIO_SetOutputPin(GYRO_CS_GPIO_Port, GYRO_CS_Pin);
 800135e:	2140      	movs	r1, #64	; 0x40
 8001360:	4819      	ldr	r0, [pc, #100]	; (80013c8 <tlaSPIRead+0xa0>)
 8001362:	f7ff ff72 	bl	800124a <LL_GPIO_SetOutputPin>
	LL_GPIO_ResetOutputPin(ADC_CS_GPIO_Port, ADC_CS_Pin);
 8001366:	2180      	movs	r1, #128	; 0x80
 8001368:	4817      	ldr	r0, [pc, #92]	; (80013c8 <tlaSPIRead+0xa0>)
 800136a:	f7ff ff7c 	bl	8001266 <LL_GPIO_ResetOutputPin>

	while(count > 0){
 800136e:	e020      	b.n	80013b2 <tlaSPIRead+0x8a>
		LL_SPI_TransmitData8(SPIx, *tx_data++);
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	1c5a      	adds	r2, r3, #1
 8001374:	60ba      	str	r2, [r7, #8]
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	4619      	mov	r1, r3
 800137a:	68f8      	ldr	r0, [r7, #12]
 800137c:	f7ff ff53 	bl	8001226 <LL_SPI_TransmitData8>
		while( LL_SPI_IsActiveFlag_TXE(SPIx) == RESET );
 8001380:	bf00      	nop
 8001382:	68f8      	ldr	r0, [r7, #12]
 8001384:	f7ff ff2e 	bl	80011e4 <LL_SPI_IsActiveFlag_TXE>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d0f9      	beq.n	8001382 <tlaSPIRead+0x5a>
		while(LL_SPI_IsActiveFlag_RXNE(SPIx) == RESET );
 800138e:	bf00      	nop
 8001390:	68f8      	ldr	r0, [r7, #12]
 8001392:	f7ff ff14 	bl	80011be <LL_SPI_IsActiveFlag_RXNE>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d0f9      	beq.n	8001390 <tlaSPIRead+0x68>
		*rx_data++ = LL_SPI_ReceiveData8(SPIx);
 800139c:	687c      	ldr	r4, [r7, #4]
 800139e:	1c63      	adds	r3, r4, #1
 80013a0:	607b      	str	r3, [r7, #4]
 80013a2:	68f8      	ldr	r0, [r7, #12]
 80013a4:	f7ff ff31 	bl	800120a <LL_SPI_ReceiveData8>
 80013a8:	4603      	mov	r3, r0
 80013aa:	7023      	strb	r3, [r4, #0]
		count--;
 80013ac:	7dfb      	ldrb	r3, [r7, #23]
 80013ae:	3b01      	subs	r3, #1
 80013b0:	75fb      	strb	r3, [r7, #23]
	while(count > 0){
 80013b2:	7dfb      	ldrb	r3, [r7, #23]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d1db      	bne.n	8001370 <tlaSPIRead+0x48>
	}
	LL_GPIO_SetOutputPin(ADC_CS_GPIO_Port, ADC_CS_Pin);
 80013b8:	2180      	movs	r1, #128	; 0x80
 80013ba:	4803      	ldr	r0, [pc, #12]	; (80013c8 <tlaSPIRead+0xa0>)
 80013bc:	f7ff ff45 	bl	800124a <LL_GPIO_SetOutputPin>
}
 80013c0:	bf00      	nop
 80013c2:	371c      	adds	r7, #28
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd90      	pop	{r4, r7, pc}
 80013c8:	40020400 	.word	0x40020400

080013cc <tlaReadByte>:
// readByte
//	@brief  IMU
// @param addres IMU
// @return 
//+++++++++++++++++++++++++++++++++++++++++++++++
uint8_t tlaReadByte(uint8_t addres) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
	uint8_t trans_data[3];
	uint8_t receive_data[3];

	trans_data[0] = 0x10;				// read
 80013d6:	2310      	movs	r3, #16
 80013d8:	733b      	strb	r3, [r7, #12]
	trans_data[1] = addres;
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	737b      	strb	r3, [r7, #13]
	trans_data[2] = 0x00;
 80013de:	2300      	movs	r3, #0
 80013e0:	73bb      	strb	r3, [r7, #14]

	tlaSPIControl(SPI1, trans_data, receive_data, 3);
 80013e2:	f107 0208 	add.w	r2, r7, #8
 80013e6:	f107 010c 	add.w	r1, r7, #12
 80013ea:	2303      	movs	r3, #3
 80013ec:	480a      	ldr	r0, [pc, #40]	; (8001418 <tlaReadByte+0x4c>)
 80013ee:	f7ff ff49 	bl	8001284 <tlaSPIControl>
	trans_data[0] = 0x00;				// 
 80013f2:	2300      	movs	r3, #0
 80013f4:	733b      	strb	r3, [r7, #12]
	trans_data[1] = 0x00;
 80013f6:	2300      	movs	r3, #0
 80013f8:	737b      	strb	r3, [r7, #13]
	trans_data[2] = 0x00;
 80013fa:	2300      	movs	r3, #0
 80013fc:	73bb      	strb	r3, [r7, #14]
	tlaSPIRead(SPI1, trans_data,receive_data, 3);
 80013fe:	f107 0208 	add.w	r2, r7, #8
 8001402:	f107 010c 	add.w	r1, r7, #12
 8001406:	2303      	movs	r3, #3
 8001408:	4803      	ldr	r0, [pc, #12]	; (8001418 <tlaReadByte+0x4c>)
 800140a:	f7ff ff8d 	bl	8001328 <tlaSPIRead>
	return receive_data[0];
 800140e:	7a3b      	ldrb	r3, [r7, #8]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40013000 	.word	0x40013000

0800141c <tlaWriteByte>:
// write_byte
//	@brief IMU
// @param addres IMU
// @param addres IMU
//+++++++++++++++++++++++++++++++++++++++++++++++
void tlaWriteByte(uint8_t addres,uint8_t data) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	460a      	mov	r2, r1
 8001426:	71fb      	strb	r3, [r7, #7]
 8001428:	4613      	mov	r3, r2
 800142a:	71bb      	strb	r3, [r7, #6]
	uint8_t trans_data[3];
	uint8_t receive_data[3];

	trans_data[0] = 0x08;				//
 800142c:	2308      	movs	r3, #8
 800142e:	733b      	strb	r3, [r7, #12]
	trans_data[1] = addres;
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	737b      	strb	r3, [r7, #13]
	trans_data[2] = data;
 8001434:	79bb      	ldrb	r3, [r7, #6]
 8001436:	73bb      	strb	r3, [r7, #14]

	tlaSPIControl(SPI1, trans_data, receive_data, 3);
 8001438:	f107 0208 	add.w	r2, r7, #8
 800143c:	f107 010c 	add.w	r1, r7, #12
 8001440:	2303      	movs	r3, #3
 8001442:	4803      	ldr	r0, [pc, #12]	; (8001450 <tlaWriteByte+0x34>)
 8001444:	f7ff ff1e 	bl	8001284 <tlaSPIControl>
}
 8001448:	bf00      	nop
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40013000 	.word	0x40013000

08001454 <initTLA2518>:
// initIMU
//	@brief IMU
// @param addres IMU
// @param addres IMU
//+++++++++++++++++++++++++++++++++++++++++++++++
void initTLA2518(void){
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
	LL_SPI_Enable(SPI1);
 800145a:	482d      	ldr	r0, [pc, #180]	; (8001510 <initTLA2518+0xbc>)
 800145c:	f7ff fe8c 	bl	8001178 <LL_SPI_Enable>

	uint8_t default_value = tlaReadByte(SYSTEM_CONFIG_ADDR);
 8001460:	2000      	movs	r0, #0
 8001462:	f7ff ffb3 	bl	80013cc <tlaReadByte>
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]
//			LL_mDelay(1000);
//		}
//	}
//	printf("ADC OK\n");

	tlaWriteByte(GENERAL_CFG_ADDR,GENERAL_CFG_VALUE),		LL_mDelay(10);
 800146a:	2100      	movs	r1, #0
 800146c:	2001      	movs	r0, #1
 800146e:	f7ff ffd5 	bl	800141c <tlaWriteByte>
 8001472:	200a      	movs	r0, #10
 8001474:	f002 feec 	bl	8004250 <LL_mDelay>
	tlaWriteByte(DATA_CFG_ADDR,DATA_CFG_VALUE),				LL_mDelay(10);
 8001478:	2112      	movs	r1, #18
 800147a:	2002      	movs	r0, #2
 800147c:	f7ff ffce 	bl	800141c <tlaWriteByte>
 8001480:	200a      	movs	r0, #10
 8001482:	f002 fee5 	bl	8004250 <LL_mDelay>
	tlaWriteByte(OSR_CFG_ADDR,OSR_CFG_VALUE),				LL_mDelay(10);
 8001486:	2100      	movs	r1, #0
 8001488:	2003      	movs	r0, #3
 800148a:	f7ff ffc7 	bl	800141c <tlaWriteByte>
 800148e:	200a      	movs	r0, #10
 8001490:	f002 fede 	bl	8004250 <LL_mDelay>
	tlaWriteByte(OPMODE_CFG_ADDR,OPMODE_CFG_VALUE),			LL_mDelay(10);
 8001494:	2100      	movs	r1, #0
 8001496:	2004      	movs	r0, #4
 8001498:	f7ff ffc0 	bl	800141c <tlaWriteByte>
 800149c:	200a      	movs	r0, #10
 800149e:	f002 fed7 	bl	8004250 <LL_mDelay>

	tlaWriteByte(PIN_CFG_ADDR,PIN_CFG_VALUE),				LL_mDelay(10);
 80014a2:	2132      	movs	r1, #50	; 0x32
 80014a4:	2005      	movs	r0, #5
 80014a6:	f7ff ffb9 	bl	800141c <tlaWriteByte>
 80014aa:	200a      	movs	r0, #10
 80014ac:	f002 fed0 	bl	8004250 <LL_mDelay>
	tlaWriteByte(GPO_DRIVE_CFG_ADDR,GPO_DRIVE_CFG_VALUE),	LL_mDelay(10);
 80014b0:	2132      	movs	r1, #50	; 0x32
 80014b2:	2009      	movs	r0, #9
 80014b4:	f7ff ffb2 	bl	800141c <tlaWriteByte>
 80014b8:	200a      	movs	r0, #10
 80014ba:	f002 fec9 	bl	8004250 <LL_mDelay>
	tlaWriteByte(SEQUENCE_CFG_ADDR,SEQUENCE_CFG_VALUE),		LL_mDelay(10);
 80014be:	2100      	movs	r1, #0
 80014c0:	2010      	movs	r0, #16
 80014c2:	f7ff ffab 	bl	800141c <tlaWriteByte>
 80014c6:	200a      	movs	r0, #10
 80014c8:	f002 fec2 	bl	8004250 <LL_mDelay>

	printf("ADC_Status ? -> 0x%x\n", default_value);
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	4619      	mov	r1, r3
 80014d0:	4810      	ldr	r0, [pc, #64]	; (8001514 <initTLA2518+0xc0>)
 80014d2:	f003 fc09 	bl	8004ce8 <iprintf>
	if(default_value != SYSTEM_CONFIG_VALUE){
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	2b81      	cmp	r3, #129	; 0x81
 80014da:	d011      	beq.n	8001500 <initTLA2518+0xac>
		while(default_value != SYSTEM_CONFIG_VALUE){
 80014dc:	e00d      	b.n	80014fa <initTLA2518+0xa6>
			printf("ADC Error:ADC Status? -> 0x%x\n", default_value);
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	4619      	mov	r1, r3
 80014e2:	480d      	ldr	r0, [pc, #52]	; (8001518 <initTLA2518+0xc4>)
 80014e4:	f003 fc00 	bl	8004ce8 <iprintf>
			default_value = tlaReadByte(SYSTEM_CONFIG_ADDR);
 80014e8:	2000      	movs	r0, #0
 80014ea:	f7ff ff6f 	bl	80013cc <tlaReadByte>
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
			LL_mDelay(1000);
 80014f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014f6:	f002 feab 	bl	8004250 <LL_mDelay>
		while(default_value != SYSTEM_CONFIG_VALUE){
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	2b81      	cmp	r3, #129	; 0x81
 80014fe:	d1ee      	bne.n	80014de <initTLA2518+0x8a>
		}
	}
	printf("ADC OK\n");
 8001500:	4806      	ldr	r0, [pc, #24]	; (800151c <initTLA2518+0xc8>)
 8001502:	f003 fc57 	bl	8004db4 <puts>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40013000 	.word	0x40013000
 8001514:	08006d3c 	.word	0x08006d3c
 8001518:	08006d54 	.word	0x08006d54
 800151c:	08006d74 	.word	0x08006d74

08001520 <waitMs>:

/**
* @brief	
* @param	ms	 [msec]
*/
void waitMs(uint16_t ms) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	80fb      	strh	r3, [r7, #6]
	LL_mDelay(ms);
 800152a:	88fb      	ldrh	r3, [r7, #6]
 800152c:	4618      	mov	r0, r3
 800152e:	f002 fe8f 	bl	8004250 <LL_mDelay>
}
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f043 0201 	orr.w	r2, r3, #1
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	601a      	str	r2, [r3, #0]
}
 800154e:	bf00      	nop
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
	...

0800155c <enableEncoder>:

/**
 * enableEncoder
* @brief
*/
void enableEncoder(void){
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
	// TIM
	TIM2->CNT = 0;
 8001560:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001564:	2200      	movs	r2, #0
 8001566:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3->CNT = 0;
 8001568:	4b0b      	ldr	r3, [pc, #44]	; (8001598 <enableEncoder+0x3c>)
 800156a:	2200      	movs	r2, #0
 800156c:	625a      	str	r2, [r3, #36]	; 0x24
	LL_TIM_EnableCounter(TIM2);
 800156e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001572:	f7ff ffe2 	bl	800153a <LL_TIM_EnableCounter>
	LL_TIM_EnableCounter(TIM3);
 8001576:	4808      	ldr	r0, [pc, #32]	; (8001598 <enableEncoder+0x3c>)
 8001578:	f7ff ffdf 	bl	800153a <LL_TIM_EnableCounter>

	// 
	enc_pulse_left = 0;
 800157c:	4b07      	ldr	r3, [pc, #28]	; (800159c <enableEncoder+0x40>)
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
	enc_pulse_sigma_left = 0;
 8001582:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <enableEncoder+0x44>)
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
	enc_pulse_right = 0;
 8001588:	4b06      	ldr	r3, [pc, #24]	; (80015a4 <enableEncoder+0x48>)
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
	enc_pulse_sigma_right = 0;
 800158e:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <enableEncoder+0x4c>)
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40000400 	.word	0x40000400
 800159c:	200001e8 	.word	0x200001e8
 80015a0:	200001ec 	.word	0x200001ec
 80015a4:	200001f0 	.word	0x200001f0
 80015a8:	200001f4 	.word	0x200001f4

080015ac <LL_GPIO_SetOutputPin>:
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	619a      	str	r2, [r3, #24]
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <LL_GPIO_ResetOutputPin>:
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	041a      	lsls	r2, r3, #16
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	619a      	str	r2, [r3, #24]
}
 80015da:	bf00      	nop
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
	...

080015e8 <lightLeftLED1>:

/**
* @brief LED
* @param LEDONOFFfalse -> OFF, true -> ON
*/
void lightLeftLED1(bool com){
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
	if(com != 0)	LL_GPIO_SetOutputPin(IFL_LED1_GPIO_Port, IFL_LED1_Pin);
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d004      	beq.n	8001602 <lightLeftLED1+0x1a>
 80015f8:	2102      	movs	r1, #2
 80015fa:	4806      	ldr	r0, [pc, #24]	; (8001614 <lightLeftLED1+0x2c>)
 80015fc:	f7ff ffd6 	bl	80015ac <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(IFL_LED1_GPIO_Port, IFL_LED1_Pin);
}
 8001600:	e003      	b.n	800160a <lightLeftLED1+0x22>
	else			LL_GPIO_ResetOutputPin(IFL_LED1_GPIO_Port, IFL_LED1_Pin);
 8001602:	2102      	movs	r1, #2
 8001604:	4803      	ldr	r0, [pc, #12]	; (8001614 <lightLeftLED1+0x2c>)
 8001606:	f7ff ffdf 	bl	80015c8 <LL_GPIO_ResetOutputPin>
}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40020400 	.word	0x40020400

08001618 <lightLeftLED2>:

void lightLeftLED2(bool com){
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
	if(com)	LL_GPIO_SetOutputPin(IFL_LED2_GPIO_Port, IFL_LED2_Pin);
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d004      	beq.n	8001632 <lightLeftLED2+0x1a>
 8001628:	2104      	movs	r1, #4
 800162a:	4806      	ldr	r0, [pc, #24]	; (8001644 <lightLeftLED2+0x2c>)
 800162c:	f7ff ffbe 	bl	80015ac <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(IFL_LED2_GPIO_Port, IFL_LED2_Pin);
}
 8001630:	e003      	b.n	800163a <lightLeftLED2+0x22>
	else	LL_GPIO_ResetOutputPin(IFL_LED2_GPIO_Port, IFL_LED2_Pin);
 8001632:	2104      	movs	r1, #4
 8001634:	4803      	ldr	r0, [pc, #12]	; (8001644 <lightLeftLED2+0x2c>)
 8001636:	f7ff ffc7 	bl	80015c8 <LL_GPIO_ResetOutputPin>
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40020400 	.word	0x40020400

08001648 <lightLeftLED3>:

void lightLeftLED3(bool com){
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	71fb      	strb	r3, [r7, #7]
	if(com)	LL_GPIO_SetOutputPin(IFL_LED3_GPIO_Port, IFL_LED3_Pin);
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d005      	beq.n	8001664 <lightLeftLED3+0x1c>
 8001658:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800165c:	4806      	ldr	r0, [pc, #24]	; (8001678 <lightLeftLED3+0x30>)
 800165e:	f7ff ffa5 	bl	80015ac <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(IFL_LED3_GPIO_Port, IFL_LED3_Pin);
}
 8001662:	e004      	b.n	800166e <lightLeftLED3+0x26>
	else	LL_GPIO_ResetOutputPin(IFL_LED3_GPIO_Port, IFL_LED3_Pin);
 8001664:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001668:	4803      	ldr	r0, [pc, #12]	; (8001678 <lightLeftLED3+0x30>)
 800166a:	f7ff ffad 	bl	80015c8 <LL_GPIO_ResetOutputPin>
}
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40020400 	.word	0x40020400

0800167c <lightRightLED1>:

void lightRightLED1(bool com){
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	71fb      	strb	r3, [r7, #7]
	if(com)	LL_GPIO_SetOutputPin(IFR_LED1_GPIO_Port, IFR_LED1_Pin);
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d005      	beq.n	8001698 <lightRightLED1+0x1c>
 800168c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001690:	4806      	ldr	r0, [pc, #24]	; (80016ac <lightRightLED1+0x30>)
 8001692:	f7ff ff8b 	bl	80015ac <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(IFR_LED1_GPIO_Port, IFR_LED1_Pin);
}
 8001696:	e004      	b.n	80016a2 <lightRightLED1+0x26>
	else	LL_GPIO_ResetOutputPin(IFR_LED1_GPIO_Port, IFR_LED1_Pin);
 8001698:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800169c:	4803      	ldr	r0, [pc, #12]	; (80016ac <lightRightLED1+0x30>)
 800169e:	f7ff ff93 	bl	80015c8 <LL_GPIO_ResetOutputPin>
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40020400 	.word	0x40020400

080016b0 <lightRightLED2>:

void lightRightLED2(bool com){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
	if(com)	LL_GPIO_SetOutputPin(IFR_LED2_GPIO_Port, IFR_LED2_Pin);
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d005      	beq.n	80016cc <lightRightLED2+0x1c>
 80016c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016c4:	4806      	ldr	r0, [pc, #24]	; (80016e0 <lightRightLED2+0x30>)
 80016c6:	f7ff ff71 	bl	80015ac <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(IFR_LED2_GPIO_Port, IFR_LED2_Pin);
}
 80016ca:	e004      	b.n	80016d6 <lightRightLED2+0x26>
	else	LL_GPIO_ResetOutputPin(IFR_LED2_GPIO_Port, IFR_LED2_Pin);
 80016cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016d0:	4803      	ldr	r0, [pc, #12]	; (80016e0 <lightRightLED2+0x30>)
 80016d2:	f7ff ff79 	bl	80015c8 <LL_GPIO_ResetOutputPin>
}
 80016d6:	bf00      	nop
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40020000 	.word	0x40020000

080016e4 <lightRightLED3>:

void lightRightLED3(bool com){
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
	if(com)	LL_GPIO_SetOutputPin(IFR_LED3_GPIO_Port, IFR_LED3_Pin);
 80016ee:	79fb      	ldrb	r3, [r7, #7]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d005      	beq.n	8001700 <lightRightLED3+0x1c>
 80016f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016f8:	4806      	ldr	r0, [pc, #24]	; (8001714 <lightRightLED3+0x30>)
 80016fa:	f7ff ff57 	bl	80015ac <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(IFR_LED3_GPIO_Port, IFR_LED3_Pin);
}
 80016fe:	e004      	b.n	800170a <lightRightLED3+0x26>
	else	LL_GPIO_ResetOutputPin(IFR_LED3_GPIO_Port, IFR_LED3_Pin);
 8001700:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001704:	4803      	ldr	r0, [pc, #12]	; (8001714 <lightRightLED3+0x30>)
 8001706:	f7ff ff5f 	bl	80015c8 <LL_GPIO_ResetOutputPin>
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40020000 	.word	0x40020000

08001718 <lightLeftLEDs>:

/**
* @brief LED
* @param LEDONOFF4bit -> LED4bit ->LED
*/
void lightLeftLEDs(uint8_t command){
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	71fb      	strb	r3, [r7, #7]
	uint8_t masked_commnad = (command & 0xf0) >> 4;
 8001722:	79fb      	ldrb	r3, [r7, #7]
 8001724:	091b      	lsrs	r3, r3, #4
 8001726:	73fb      	strb	r3, [r7, #15]
	lightLeftLED1((masked_commnad&0x01));
 8001728:	7bfb      	ldrb	r3, [r7, #15]
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	2b00      	cmp	r3, #0
 8001730:	bf14      	ite	ne
 8001732:	2301      	movne	r3, #1
 8001734:	2300      	moveq	r3, #0
 8001736:	b2db      	uxtb	r3, r3
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff ff55 	bl	80015e8 <lightLeftLED1>
	lightLeftLED2((masked_commnad&0x02)>>1);
 800173e:	7bfb      	ldrb	r3, [r7, #15]
 8001740:	105b      	asrs	r3, r3, #1
 8001742:	f003 0301 	and.w	r3, r3, #1
 8001746:	2b00      	cmp	r3, #0
 8001748:	bf14      	ite	ne
 800174a:	2301      	movne	r3, #1
 800174c:	2300      	moveq	r3, #0
 800174e:	b2db      	uxtb	r3, r3
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff ff61 	bl	8001618 <lightLeftLED2>
	lightLeftLED3((masked_commnad&0x04)>>2);
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	109b      	asrs	r3, r3, #2
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	2b00      	cmp	r3, #0
 8001760:	bf14      	ite	ne
 8001762:	2301      	movne	r3, #1
 8001764:	2300      	moveq	r3, #0
 8001766:	b2db      	uxtb	r3, r3
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ff6d 	bl	8001648 <lightLeftLED3>
}
 800176e:	bf00      	nop
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <lightRightLEDs>:
void lightRightLEDs(uint8_t command){
 8001776:	b580      	push	{r7, lr}
 8001778:	b084      	sub	sp, #16
 800177a:	af00      	add	r7, sp, #0
 800177c:	4603      	mov	r3, r0
 800177e:	71fb      	strb	r3, [r7, #7]
	uint8_t masked_commnad = (command & 0x0f);
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	f003 030f 	and.w	r3, r3, #15
 8001786:	73fb      	strb	r3, [r7, #15]
	lightRightLED1((masked_commnad&0x01));
 8001788:	7bfb      	ldrb	r3, [r7, #15]
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	2b00      	cmp	r3, #0
 8001790:	bf14      	ite	ne
 8001792:	2301      	movne	r3, #1
 8001794:	2300      	moveq	r3, #0
 8001796:	b2db      	uxtb	r3, r3
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff ff6f 	bl	800167c <lightRightLED1>
	lightRightLED2((masked_commnad&0x02)>>1);
 800179e:	7bfb      	ldrb	r3, [r7, #15]
 80017a0:	105b      	asrs	r3, r3, #1
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	bf14      	ite	ne
 80017aa:	2301      	movne	r3, #1
 80017ac:	2300      	moveq	r3, #0
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff ff7d 	bl	80016b0 <lightRightLED2>
	lightRightLED3((masked_commnad&0x04)>>2);
 80017b6:	7bfb      	ldrb	r3, [r7, #15]
 80017b8:	109b      	asrs	r3, r3, #2
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	2b00      	cmp	r3, #0
 80017c0:	bf14      	ite	ne
 80017c2:	2301      	movne	r3, #1
 80017c4:	2300      	moveq	r3, #0
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff ff8b 	bl	80016e4 <lightRightLED3>
}
 80017ce:	bf00      	nop
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <lightIndicators>:
void lightIndicators(uint8_t command){
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
 80017dc:	4603      	mov	r3, r0
 80017de:	71fb      	strb	r3, [r7, #7]
	lightLeftLEDs(command&0xf0);
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	f023 030f 	bic.w	r3, r3, #15
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff ff95 	bl	8001718 <lightLeftLEDs>
	lightRightLEDs(command&0x0f);
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	f003 030f 	and.w	r3, r3, #15
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff ffbd 	bl	8001776 <lightRightLEDs>
}
 80017fc:	bf00      	nop
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800180c:	4b08      	ldr	r3, [pc, #32]	; (8001830 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800180e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001810:	4907      	ldr	r1, [pc, #28]	; (8001830 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4313      	orrs	r3, r2
 8001816:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001818:	4b05      	ldr	r3, [pc, #20]	; (8001830 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800181a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4013      	ands	r3, r2
 8001820:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001822:	68fb      	ldr	r3, [r7, #12]
}
 8001824:	bf00      	nop
 8001826:	3714      	adds	r7, #20
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	40023800 	.word	0x40023800

08001834 <LL_GPIO_ResetOutputPin>:
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	041a      	lsls	r2, r3, #16
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	619a      	str	r2, [r3, #24]
}
 8001846:	bf00      	nop
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
	...

08001854 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185a:	463b      	mov	r3, r7
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
 8001866:	611a      	str	r2, [r3, #16]
 8001868:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800186a:	2004      	movs	r0, #4
 800186c:	f7ff ffca 	bl	8001804 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001870:	2080      	movs	r0, #128	; 0x80
 8001872:	f7ff ffc7 	bl	8001804 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001876:	2001      	movs	r0, #1
 8001878:	f7ff ffc4 	bl	8001804 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800187c:	2002      	movs	r0, #2
 800187e:	f7ff ffc1 	bl	8001804 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, SEN_LED_R_Pin|SEN_LED_L_Pin);
 8001882:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8001886:	4820      	ldr	r0, [pc, #128]	; (8001908 <MX_GPIO_Init+0xb4>)
 8001888:	f7ff ffd4 	bl	8001834 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, MOTOR_L_IN1_Pin|MOTOR_L_IN2_Pin|SEN_LED_FL_Pin|IFR_LED2_Pin
 800188c:	f249 112c 	movw	r1, #37164	; 0x912c
 8001890:	481e      	ldr	r0, [pc, #120]	; (800190c <MX_GPIO_Init+0xb8>)
 8001892:	f7ff ffcf 	bl	8001834 <LL_GPIO_ResetOutputPin>
                          |IFR_LED3_Pin|SEN_LED_FR_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, IFL_LED1_Pin|IFL_LED2_Pin|IFL_LED3_Pin|IFR_LED1_Pin
 8001896:	f241 71c6 	movw	r1, #6086	; 0x17c6
 800189a:	481d      	ldr	r0, [pc, #116]	; (8001910 <MX_GPIO_Init+0xbc>)
 800189c:	f7ff ffca 	bl	8001834 <LL_GPIO_ResetOutputPin>
                          |GYRO_CS_Pin|ADC_CS_Pin|MOTOR_R_IN1_Pin|MOTOR_R_IN2_Pin);

  /**/
  GPIO_InitStruct.Pin = SEN_LED_R_Pin|SEN_LED_L_Pin;
 80018a0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80018a4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80018a6:	2301      	movs	r3, #1
 80018a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80018aa:	2300      	movs	r3, #0
 80018ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b6:	463b      	mov	r3, r7
 80018b8:	4619      	mov	r1, r3
 80018ba:	4813      	ldr	r0, [pc, #76]	; (8001908 <MX_GPIO_Init+0xb4>)
 80018bc:	f001 fcae 	bl	800321c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOTOR_L_IN1_Pin|MOTOR_L_IN2_Pin|SEN_LED_FL_Pin|IFR_LED2_Pin
 80018c0:	f249 132c 	movw	r3, #37164	; 0x912c
 80018c4:	603b      	str	r3, [r7, #0]
                          |IFR_LED3_Pin|SEN_LED_FR_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80018c6:	2301      	movs	r3, #1
 80018c8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018d2:	2300      	movs	r3, #0
 80018d4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d6:	463b      	mov	r3, r7
 80018d8:	4619      	mov	r1, r3
 80018da:	480c      	ldr	r0, [pc, #48]	; (800190c <MX_GPIO_Init+0xb8>)
 80018dc:	f001 fc9e 	bl	800321c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IFL_LED1_Pin|IFL_LED2_Pin|IFL_LED3_Pin|IFR_LED1_Pin
 80018e0:	f241 73c6 	movw	r3, #6086	; 0x17c6
 80018e4:	603b      	str	r3, [r7, #0]
                          |GYRO_CS_Pin|ADC_CS_Pin|MOTOR_R_IN1_Pin|MOTOR_R_IN2_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80018e6:	2301      	movs	r3, #1
 80018e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80018ea:	2300      	movs	r3, #0
 80018ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018f2:	2300      	movs	r3, #0
 80018f4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f6:	463b      	mov	r3, r7
 80018f8:	4619      	mov	r1, r3
 80018fa:	4805      	ldr	r0, [pc, #20]	; (8001910 <MX_GPIO_Init+0xbc>)
 80018fc:	f001 fc8e 	bl	800321c <LL_GPIO_Init>

}
 8001900:	bf00      	nop
 8001902:	3718      	adds	r7, #24
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40020800 	.word	0x40020800
 800190c:	40020000 	.word	0x40020000
 8001910:	40020400 	.word	0x40020400

08001914 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001924:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <__NVIC_SetPriorityGrouping+0x44>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001930:	4013      	ands	r3, r2
 8001932:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800193c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001940:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001944:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001946:	4a04      	ldr	r2, [pc, #16]	; (8001958 <__NVIC_SetPriorityGrouping+0x44>)
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	60d3      	str	r3, [r2, #12]
}
 800194c:	bf00      	nop
 800194e:	3714      	adds	r7, #20
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001960:	4b04      	ldr	r3, [pc, #16]	; (8001974 <__NVIC_GetPriorityGrouping+0x18>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	0a1b      	lsrs	r3, r3, #8
 8001966:	f003 0307 	and.w	r3, r3, #7
}
 800196a:	4618      	mov	r0, r3
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	6039      	str	r1, [r7, #0]
 8001982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001988:	2b00      	cmp	r3, #0
 800198a:	db0a      	blt.n	80019a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	b2da      	uxtb	r2, r3
 8001990:	490c      	ldr	r1, [pc, #48]	; (80019c4 <__NVIC_SetPriority+0x4c>)
 8001992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001996:	0112      	lsls	r2, r2, #4
 8001998:	b2d2      	uxtb	r2, r2
 800199a:	440b      	add	r3, r1
 800199c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019a0:	e00a      	b.n	80019b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	b2da      	uxtb	r2, r3
 80019a6:	4908      	ldr	r1, [pc, #32]	; (80019c8 <__NVIC_SetPriority+0x50>)
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	f003 030f 	and.w	r3, r3, #15
 80019ae:	3b04      	subs	r3, #4
 80019b0:	0112      	lsls	r2, r2, #4
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	440b      	add	r3, r1
 80019b6:	761a      	strb	r2, [r3, #24]
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	e000e100 	.word	0xe000e100
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b089      	sub	sp, #36	; 0x24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f1c3 0307 	rsb	r3, r3, #7
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	bf28      	it	cs
 80019ea:	2304      	movcs	r3, #4
 80019ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	3304      	adds	r3, #4
 80019f2:	2b06      	cmp	r3, #6
 80019f4:	d902      	bls.n	80019fc <NVIC_EncodePriority+0x30>
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	3b03      	subs	r3, #3
 80019fa:	e000      	b.n	80019fe <NVIC_EncodePriority+0x32>
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a00:	f04f 32ff 	mov.w	r2, #4294967295
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	43da      	mvns	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	401a      	ands	r2, r3
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a14:	f04f 31ff 	mov.w	r1, #4294967295
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1e:	43d9      	mvns	r1, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a24:	4313      	orrs	r3, r2
         );
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3724      	adds	r7, #36	; 0x24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001a32:	b480      	push	{r7}
 8001a34:	b083      	sub	sp, #12
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001a3a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a3e:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d013      	beq.n	8001a72 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001a4a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a4e:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001a52:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d00b      	beq.n	8001a72 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001a5a:	e000      	b.n	8001a5e <ITM_SendChar+0x2c>
    {
      __NOP();
 8001a5c:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001a5e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d0f9      	beq.n	8001a5c <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001a68:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	b2d2      	uxtb	r2, r2
 8001a70:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001a72:	687b      	ldr	r3, [r7, #4]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001a84:	4b05      	ldr	r3, [pc, #20]	; (8001a9c <LL_RCC_HSI_Enable+0x1c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a04      	ldr	r2, [pc, #16]	; (8001a9c <LL_RCC_HSI_Enable+0x1c>)
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	6013      	str	r3, [r2, #0]
}
 8001a90:	bf00      	nop
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	40023800 	.word	0x40023800

08001aa0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001aa4:	4b06      	ldr	r3, [pc, #24]	; (8001ac0 <LL_RCC_HSI_IsReady+0x20>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	bf0c      	ite	eq
 8001ab0:	2301      	moveq	r3, #1
 8001ab2:	2300      	movne	r3, #0
 8001ab4:	b2db      	uxtb	r3, r3
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr
 8001ac0:	40023800 	.word	0x40023800

08001ac4 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001acc:	4b07      	ldr	r3, [pc, #28]	; (8001aec <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	4904      	ldr	r1, [pc, #16]	; (8001aec <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	600b      	str	r3, [r1, #0]
}
 8001ade:	bf00      	nop
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	40023800 	.word	0x40023800

08001af0 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <LL_RCC_SetSysClkSource+0x24>)
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	f023 0203 	bic.w	r2, r3, #3
 8001b00:	4904      	ldr	r1, [pc, #16]	; (8001b14 <LL_RCC_SetSysClkSource+0x24>)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	608b      	str	r3, [r1, #8]
}
 8001b08:	bf00      	nop
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	40023800 	.word	0x40023800

08001b18 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001b1c:	4b04      	ldr	r3, [pc, #16]	; (8001b30 <LL_RCC_GetSysClkSource+0x18>)
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	f003 030c 	and.w	r3, r3, #12
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800

08001b34 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001b3c:	4b06      	ldr	r3, [pc, #24]	; (8001b58 <LL_RCC_SetAHBPrescaler+0x24>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b44:	4904      	ldr	r1, [pc, #16]	; (8001b58 <LL_RCC_SetAHBPrescaler+0x24>)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	608b      	str	r3, [r1, #8]
}
 8001b4c:	bf00      	nop
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	40023800 	.word	0x40023800

08001b5c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001b64:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b6c:	4904      	ldr	r1, [pc, #16]	; (8001b80 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	608b      	str	r3, [r1, #8]
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr
 8001b80:	40023800 	.word	0x40023800

08001b84 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001b8c:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b94:	4904      	ldr	r1, [pc, #16]	; (8001ba8 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	608b      	str	r3, [r1, #8]
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	40023800 	.word	0x40023800

08001bac <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8001bb4:	4b07      	ldr	r3, [pc, #28]	; (8001bd4 <LL_RCC_SetTIMPrescaler+0x28>)
 8001bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001bba:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001bbe:	4905      	ldr	r1, [pc, #20]	; (8001bd4 <LL_RCC_SetTIMPrescaler+0x28>)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8001bc8:	bf00      	nop
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	40023800 	.word	0x40023800

08001bd8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001bdc:	4b05      	ldr	r3, [pc, #20]	; (8001bf4 <LL_RCC_PLL_Enable+0x1c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a04      	ldr	r2, [pc, #16]	; (8001bf4 <LL_RCC_PLL_Enable+0x1c>)
 8001be2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001be6:	6013      	str	r3, [r2, #0]
}
 8001be8:	bf00      	nop
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	40023800 	.word	0x40023800

08001bf8 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001bfc:	4b07      	ldr	r3, [pc, #28]	; (8001c1c <LL_RCC_PLL_IsReady+0x24>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c04:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001c08:	bf0c      	ite	eq
 8001c0a:	2301      	moveq	r3, #1
 8001c0c:	2300      	movne	r3, #0
 8001c0e:	b2db      	uxtb	r3, r3
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40023800 	.word	0x40023800

08001c20 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
 8001c2c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8001c2e:	4b0d      	ldr	r3, [pc, #52]	; (8001c64 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001c30:	685a      	ldr	r2, [r3, #4]
 8001c32:	4b0d      	ldr	r3, [pc, #52]	; (8001c68 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8001c34:	4013      	ands	r3, r2
 8001c36:	68f9      	ldr	r1, [r7, #12]
 8001c38:	68ba      	ldr	r2, [r7, #8]
 8001c3a:	4311      	orrs	r1, r2
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	0192      	lsls	r2, r2, #6
 8001c40:	430a      	orrs	r2, r1
 8001c42:	4908      	ldr	r1, [pc, #32]	; (8001c64 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001c48:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001c50:	4904      	ldr	r1, [pc, #16]	; (8001c64 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8001c58:	bf00      	nop
 8001c5a:	3714      	adds	r7, #20
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	40023800 	.word	0x40023800
 8001c68:	ffbf8000 	.word	0xffbf8000

08001c6c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001c74:	4b08      	ldr	r3, [pc, #32]	; (8001c98 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c78:	4907      	ldr	r1, [pc, #28]	; (8001c98 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001c80:	4b05      	ldr	r3, [pc, #20]	; (8001c98 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	4013      	ands	r3, r2
 8001c88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
}
 8001c8c:	bf00      	nop
 8001c8e:	3714      	adds	r7, #20
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr
 8001c98:	40023800 	.word	0x40023800

08001c9c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001ca4:	4b08      	ldr	r3, [pc, #32]	; (8001cc8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001ca6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ca8:	4907      	ldr	r1, [pc, #28]	; (8001cc8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001cb0:	4b05      	ldr	r3, [pc, #20]	; (8001cc8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001cb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cba:	68fb      	ldr	r3, [r7, #12]
}
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	40023800 	.word	0x40023800

08001ccc <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <LL_FLASH_SetLatency+0x24>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f023 0207 	bic.w	r2, r3, #7
 8001cdc:	4904      	ldr	r1, [pc, #16]	; (8001cf0 <LL_FLASH_SetLatency+0x24>)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	600b      	str	r3, [r1, #0]
}
 8001ce4:	bf00      	nop
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	40023c00 	.word	0x40023c00

08001cf4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001cf8:	4b04      	ldr	r3, [pc, #16]	; (8001d0c <LL_FLASH_GetLatency+0x18>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0307 	and.w	r3, r3, #7
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	40023c00 	.word	0x40023c00

08001d10 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001d18:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001d20:	4904      	ldr	r1, [pc, #16]	; (8001d34 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	600b      	str	r3, [r1, #0]
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	40007000 	.word	0x40007000

08001d38 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8001d3c:	4b07      	ldr	r3, [pc, #28]	; (8001d5c <LL_PWR_IsActiveFlag_VOS+0x24>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d48:	bf0c      	ite	eq
 8001d4a:	2301      	moveq	r3, #1
 8001d4c:	2300      	movne	r3, #0
 8001d4e:	b2db      	uxtb	r3, r3
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	40007000 	.word	0x40007000

08001d60 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d70:	2b80      	cmp	r3, #128	; 0x80
 8001d72:	bf0c      	ite	eq
 8001d74:	2301      	moveq	r3, #1
 8001d76:	2300      	movne	r3, #0
 8001d78:	b2db      	uxtb	r3, r3
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
 8001d8e:	460b      	mov	r3, r1
 8001d90:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001d92:	78fa      	ldrb	r2, [r7, #3]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	605a      	str	r2, [r3, #4]
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int c) {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
	if( c == '\n'){
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2b0a      	cmp	r3, #10
 8001db0:	d10d      	bne.n	8001dce <__io_putchar+0x2a>
		uint8_t _c = '\r';
 8001db2:	230d      	movs	r3, #13
 8001db4:	73fb      	strb	r3, [r7, #15]
		  LL_USART_TransmitData8(USART1, _c);
 8001db6:	7bfb      	ldrb	r3, [r7, #15]
 8001db8:	4619      	mov	r1, r3
 8001dba:	480e      	ldr	r0, [pc, #56]	; (8001df4 <__io_putchar+0x50>)
 8001dbc:	f7ff ffe3 	bl	8001d86 <LL_USART_TransmitData8>
		  while(LL_USART_IsActiveFlag_TXE(USART1) == 0);
 8001dc0:	bf00      	nop
 8001dc2:	480c      	ldr	r0, [pc, #48]	; (8001df4 <__io_putchar+0x50>)
 8001dc4:	f7ff ffcc 	bl	8001d60 <LL_USART_IsActiveFlag_TXE>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d0f9      	beq.n	8001dc2 <__io_putchar+0x1e>
	}
	LL_USART_TransmitData8(USART1, (uint8_t)c);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4807      	ldr	r0, [pc, #28]	; (8001df4 <__io_putchar+0x50>)
 8001dd6:	f7ff ffd6 	bl	8001d86 <LL_USART_TransmitData8>
	while(LL_USART_IsActiveFlag_TXE(USART1) == 0);
 8001dda:	bf00      	nop
 8001ddc:	4805      	ldr	r0, [pc, #20]	; (8001df4 <__io_putchar+0x50>)
 8001dde:	f7ff ffbf 	bl	8001d60 <LL_USART_IsActiveFlag_TXE>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d0f9      	beq.n	8001ddc <__io_putchar+0x38>
	return 0;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40011000 	.word	0x40011000

08001df8 <_write>:

int _write(int file, char *ptr, int len) {
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++)    {
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	e00e      	b.n	8001e28 <_write+0x30>
		__io_putchar(*ptr);
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff ffc8 	bl	8001da4 <__io_putchar>
		ITM_SendChar(*ptr++);
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	1c5a      	adds	r2, r3, #1
 8001e18:	60ba      	str	r2, [r7, #8]
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff fe08 	bl	8001a32 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)    {
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	3301      	adds	r3, #1
 8001e26:	617b      	str	r3, [r7, #20]
 8001e28:	697a      	ldr	r2, [r7, #20]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	dbec      	blt.n	8001e0a <_write+0x12>
	}
	return len;
 8001e30:	687b      	ldr	r3, [r7, #4]
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3718      	adds	r7, #24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
	...

08001e3c <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001e40:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e44:	f7ff ff2a 	bl	8001c9c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001e48:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001e4c:	f7ff ff0e 	bl	8001c6c <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e50:	2003      	movs	r0, #3
 8001e52:	f7ff fd5f 	bl	8001914 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8001e56:	f7ff fd81 	bl	800195c <__NVIC_GetPriorityGrouping>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	210f      	movs	r1, #15
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff fdb3 	bl	80019cc <NVIC_EncodePriority>
 8001e66:	4603      	mov	r3, r0
 8001e68:	4619      	mov	r1, r3
 8001e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8001e6e:	f7ff fd83 	bl	8001978 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e72:	f000 f835 	bl	8001ee0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e76:	f7ff fced 	bl	8001854 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001e7a:	f001 f851 	bl	8002f20 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001e7e:	f000 f8c3 	bl	8002008 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001e82:	f000 fd0b 	bl	800289c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001e86:	f000 fde9 	bl	8002a5c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001e8a:	f000 fe6b 	bl	8002b64 <MX_TIM3_Init>
  MX_TIM10_Init();
 8001e8e:	f000 ff97 	bl	8002dc0 <MX_TIM10_Init>
  MX_TIM9_Init();
 8001e92:	f000 ff5d 	bl	8002d50 <MX_TIM9_Init>
  MX_TIM11_Init();
 8001e96:	f000 ffc9 	bl	8002e2c <MX_TIM11_Init>
  MX_TIM4_Init();
 8001e9a:	f000 fedd 	bl	8002c58 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001e9e:	f000 ff19 	bl	8002cd4 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  printf("Akatsuki System Open\n");
 8001ea2:	480d      	ldr	r0, [pc, #52]	; (8001ed8 <main+0x9c>)
 8001ea4:	f002 ff86 	bl	8004db4 <puts>
  initIMU();
 8001ea8:	f7ff f916 	bl	80010d8 <initIMU>
  initTLA2518();
 8001eac:	f7ff fad2 	bl	8001454 <initTLA2518>
  enableEncoder();
 8001eb0:	f7ff fb54 	bl	800155c <enableEncoder>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 printf("From main loop\n");
 8001eb4:	4809      	ldr	r0, [pc, #36]	; (8001edc <main+0xa0>)
 8001eb6:	f002 ff7d 	bl	8004db4 <puts>
	 lightIndicators(0xf0);
 8001eba:	20f0      	movs	r0, #240	; 0xf0
 8001ebc:	f7ff fc8b 	bl	80017d6 <lightIndicators>
	 waitMs(500);
 8001ec0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ec4:	f7ff fb2c 	bl	8001520 <waitMs>
	 lightIndicators(0x00);
 8001ec8:	2000      	movs	r0, #0
 8001eca:	f7ff fc84 	bl	80017d6 <lightIndicators>
	 waitMs(500);
 8001ece:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ed2:	f7ff fb25 	bl	8001520 <waitMs>
	 printf("From main loop\n");
 8001ed6:	e7ed      	b.n	8001eb4 <main+0x78>
 8001ed8:	08006d7c 	.word	0x08006d7c
 8001edc:	08006d94 	.word	0x08006d94

08001ee0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8001ee4:	2003      	movs	r0, #3
 8001ee6:	f7ff fef1 	bl	8001ccc <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 8001eea:	bf00      	nop
 8001eec:	f7ff ff02 	bl	8001cf4 <LL_FLASH_GetLatency>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b03      	cmp	r3, #3
 8001ef4:	d1fa      	bne.n	8001eec <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001ef6:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8001efa:	f7ff ff09 	bl	8001d10 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 8001efe:	2010      	movs	r0, #16
 8001f00:	f7ff fde0 	bl	8001ac4 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8001f04:	f7ff fdbc 	bl	8001a80 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001f08:	bf00      	nop
 8001f0a:	f7ff fdc9 	bl	8001aa0 <LL_RCC_HSI_IsReady>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d1fa      	bne.n	8001f0a <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 192, LL_RCC_PLLP_DIV_2);
 8001f14:	2300      	movs	r3, #0
 8001f16:	22c0      	movs	r2, #192	; 0xc0
 8001f18:	2110      	movs	r1, #16
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	f7ff fe80 	bl	8001c20 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001f20:	f7ff fe5a 	bl	8001bd8 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001f24:	bf00      	nop
 8001f26:	f7ff fe67 	bl	8001bf8 <LL_RCC_PLL_IsReady>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d1fa      	bne.n	8001f26 <SystemClock_Config+0x46>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8001f30:	bf00      	nop
 8001f32:	f7ff ff01 	bl	8001d38 <LL_PWR_IsActiveFlag_VOS>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d0fa      	beq.n	8001f32 <SystemClock_Config+0x52>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	f7ff fdf9 	bl	8001b34 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001f42:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001f46:	f7ff fe09 	bl	8001b5c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8001f4a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001f4e:	f7ff fe19 	bl	8001b84 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001f52:	2002      	movs	r0, #2
 8001f54:	f7ff fdcc 	bl	8001af0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001f58:	bf00      	nop
 8001f5a:	f7ff fddd 	bl	8001b18 <LL_RCC_GetSysClkSource>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b08      	cmp	r3, #8
 8001f62:	d1fa      	bne.n	8001f5a <SystemClock_Config+0x7a>
  {

  }
  LL_Init1msTick(96000000);
 8001f64:	4805      	ldr	r0, [pc, #20]	; (8001f7c <SystemClock_Config+0x9c>)
 8001f66:	f002 f965 	bl	8004234 <LL_Init1msTick>
  LL_SetSystemCoreClock(96000000);
 8001f6a:	4804      	ldr	r0, [pc, #16]	; (8001f7c <SystemClock_Config+0x9c>)
 8001f6c:	f002 f996 	bl	800429c <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8001f70:	2000      	movs	r0, #0
 8001f72:	f7ff fe1b 	bl	8001bac <LL_RCC_SetTIMPrescaler>
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	05b8d800 	.word	0x05b8d800

08001f80 <LL_AHB1_GRP1_EnableClock>:
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001f88:	4b08      	ldr	r3, [pc, #32]	; (8001fac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f8c:	4907      	ldr	r1, [pc, #28]	; (8001fac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001f94:	4b05      	ldr	r3, [pc, #20]	; (8001fac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
}
 8001fa0:	bf00      	nop
 8001fa2:	3714      	adds	r7, #20
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr
 8001fac:	40023800 	.word	0x40023800

08001fb0 <LL_APB2_GRP1_EnableClock>:
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001fb8:	4b08      	ldr	r3, [pc, #32]	; (8001fdc <LL_APB2_GRP1_EnableClock+0x2c>)
 8001fba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001fbc:	4907      	ldr	r1, [pc, #28]	; (8001fdc <LL_APB2_GRP1_EnableClock+0x2c>)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001fc4:	4b05      	ldr	r3, [pc, #20]	; (8001fdc <LL_APB2_GRP1_EnableClock+0x2c>)
 8001fc6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001fce:	68fb      	ldr	r3, [r7, #12]
}
 8001fd0:	bf00      	nop
 8001fd2:	3714      	adds	r7, #20
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	40023800 	.word	0x40023800

08001fe0 <LL_SPI_SetStandard>:
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f023 0210 	bic.w	r2, r3, #16
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	431a      	orrs	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	605a      	str	r2, [r3, #4]
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
	...

08002008 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b090      	sub	sp, #64	; 0x40
 800200c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800200e:	f107 0318 	add.w	r3, r7, #24
 8002012:	2228      	movs	r2, #40	; 0x28
 8002014:	2100      	movs	r1, #0
 8002016:	4618      	mov	r0, r3
 8002018:	f002 ffac 	bl	8004f74 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201c:	463b      	mov	r3, r7
 800201e:	2200      	movs	r2, #0
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	605a      	str	r2, [r3, #4]
 8002024:	609a      	str	r2, [r3, #8]
 8002026:	60da      	str	r2, [r3, #12]
 8002028:	611a      	str	r2, [r3, #16]
 800202a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800202c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002030:	f7ff ffbe 	bl	8001fb0 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002034:	2002      	movs	r0, #2
 8002036:	f7ff ffa3 	bl	8001f80 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PB3   ------> SPI1_SCK
  PB4   ------> SPI1_MISO
  PB5   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 800203a:	2338      	movs	r3, #56	; 0x38
 800203c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800203e:	2302      	movs	r3, #2
 8002040:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002042:	2303      	movs	r3, #3
 8002044:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002046:	2300      	movs	r3, #0
 8002048:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800204e:	2305      	movs	r3, #5
 8002050:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002052:	463b      	mov	r3, r7
 8002054:	4619      	mov	r1, r3
 8002056:	4813      	ldr	r0, [pc, #76]	; (80020a4 <MX_SPI1_Init+0x9c>)
 8002058:	f001 f8e0 	bl	800321c <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800205c:	2300      	movs	r3, #0
 800205e:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002060:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002064:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002066:	2300      	movs	r3, #0
 8002068:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 800206a:	2300      	movs	r3, #0
 800206c:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 800206e:	2300      	movs	r3, #0
 8002070:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002072:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002076:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002078:	2318      	movs	r3, #24
 800207a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800207c:	2300      	movs	r3, #0
 800207e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002080:	2300      	movs	r3, #0
 8002082:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002084:	230a      	movs	r3, #10
 8002086:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002088:	f107 0318 	add.w	r3, r7, #24
 800208c:	4619      	mov	r1, r3
 800208e:	4806      	ldr	r0, [pc, #24]	; (80020a8 <MX_SPI1_Init+0xa0>)
 8002090:	f001 fa95 	bl	80035be <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002094:	2100      	movs	r1, #0
 8002096:	4804      	ldr	r0, [pc, #16]	; (80020a8 <MX_SPI1_Init+0xa0>)
 8002098:	f7ff ffa2 	bl	8001fe0 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800209c:	bf00      	nop
 800209e:	3740      	adds	r7, #64	; 0x40
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40020400 	.word	0x40020400
 80020a8:	40013000 	.word	0x40013000

080020ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020b0:	e7fe      	b.n	80020b0 <NMI_Handler+0x4>

080020b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020b2:	b480      	push	{r7}
 80020b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020b6:	e7fe      	b.n	80020b6 <HardFault_Handler+0x4>

080020b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020bc:	e7fe      	b.n	80020bc <MemManage_Handler+0x4>

080020be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020be:	b480      	push	{r7}
 80020c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020c2:	e7fe      	b.n	80020c2 <BusFault_Handler+0x4>

080020c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020c8:	e7fe      	b.n	80020c8 <UsageFault_Handler+0x4>

080020ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ca:	b480      	push	{r7}
 80020cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020ce:	bf00      	nop
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002106:	bf00      	nop
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002122:	bf00      	nop
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0

  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800213a:	b480      	push	{r7}
 800213c:	af00      	add	r7, sp, #0
  return 1;
 800213e:	2301      	movs	r3, #1
}
 8002140:	4618      	mov	r0, r3
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <_kill>:

int _kill(int pid, int sig)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b082      	sub	sp, #8
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002154:	f002 ff60 	bl	8005018 <__errno>
 8002158:	4603      	mov	r3, r0
 800215a:	2216      	movs	r2, #22
 800215c:	601a      	str	r2, [r3, #0]
  return -1;
 800215e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002162:	4618      	mov	r0, r3
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <_exit>:

void _exit (int status)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b082      	sub	sp, #8
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002172:	f04f 31ff 	mov.w	r1, #4294967295
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff ffe7 	bl	800214a <_kill>
  while (1) {}    /* Make sure we hang here */
 800217c:	e7fe      	b.n	800217c <_exit+0x12>

0800217e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b086      	sub	sp, #24
 8002182:	af00      	add	r7, sp, #0
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800218a:	2300      	movs	r3, #0
 800218c:	617b      	str	r3, [r7, #20]
 800218e:	e00a      	b.n	80021a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002190:	f3af 8000 	nop.w
 8002194:	4601      	mov	r1, r0
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	60ba      	str	r2, [r7, #8]
 800219c:	b2ca      	uxtb	r2, r1
 800219e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	3301      	adds	r3, #1
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	697a      	ldr	r2, [r7, #20]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	dbf0      	blt.n	8002190 <_read+0x12>
  }

  return len;
 80021ae:	687b      	ldr	r3, [r7, #4]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021e0:	605a      	str	r2, [r3, #4]
  return 0;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <_isatty>:

int _isatty(int file)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021f8:	2301      	movs	r3, #1
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002206:	b480      	push	{r7}
 8002208:	b085      	sub	sp, #20
 800220a:	af00      	add	r7, sp, #0
 800220c:	60f8      	str	r0, [r7, #12]
 800220e:	60b9      	str	r1, [r7, #8]
 8002210:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002212:	2300      	movs	r3, #0
}
 8002214:	4618      	mov	r0, r3
 8002216:	3714      	adds	r7, #20
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002228:	4a14      	ldr	r2, [pc, #80]	; (800227c <_sbrk+0x5c>)
 800222a:	4b15      	ldr	r3, [pc, #84]	; (8002280 <_sbrk+0x60>)
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002234:	4b13      	ldr	r3, [pc, #76]	; (8002284 <_sbrk+0x64>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d102      	bne.n	8002242 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800223c:	4b11      	ldr	r3, [pc, #68]	; (8002284 <_sbrk+0x64>)
 800223e:	4a12      	ldr	r2, [pc, #72]	; (8002288 <_sbrk+0x68>)
 8002240:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002242:	4b10      	ldr	r3, [pc, #64]	; (8002284 <_sbrk+0x64>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4413      	add	r3, r2
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	429a      	cmp	r2, r3
 800224e:	d207      	bcs.n	8002260 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002250:	f002 fee2 	bl	8005018 <__errno>
 8002254:	4603      	mov	r3, r0
 8002256:	220c      	movs	r2, #12
 8002258:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800225a:	f04f 33ff 	mov.w	r3, #4294967295
 800225e:	e009      	b.n	8002274 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002260:	4b08      	ldr	r3, [pc, #32]	; (8002284 <_sbrk+0x64>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002266:	4b07      	ldr	r3, [pc, #28]	; (8002284 <_sbrk+0x64>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4413      	add	r3, r2
 800226e:	4a05      	ldr	r2, [pc, #20]	; (8002284 <_sbrk+0x64>)
 8002270:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002272:	68fb      	ldr	r3, [r7, #12]
}
 8002274:	4618      	mov	r0, r3
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	20020000 	.word	0x20020000
 8002280:	00000400 	.word	0x00000400
 8002284:	200001f8 	.word	0x200001f8
 8002288:	20000348 	.word	0x20000348

0800228c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <SystemInit+0x20>)
 8002292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002296:	4a05      	ldr	r2, [pc, #20]	; (80022ac <SystemInit+0x20>)
 8002298:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800229c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <__NVIC_GetPriorityGrouping>:
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022b4:	4b04      	ldr	r3, [pc, #16]	; (80022c8 <__NVIC_GetPriorityGrouping+0x18>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	0a1b      	lsrs	r3, r3, #8
 80022ba:	f003 0307 	and.w	r3, r3, #7
}
 80022be:	4618      	mov	r0, r3
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	e000ed00 	.word	0xe000ed00

080022cc <__NVIC_EnableIRQ>:
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	4603      	mov	r3, r0
 80022d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	db0b      	blt.n	80022f6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	f003 021f 	and.w	r2, r3, #31
 80022e4:	4907      	ldr	r1, [pc, #28]	; (8002304 <__NVIC_EnableIRQ+0x38>)
 80022e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ea:	095b      	lsrs	r3, r3, #5
 80022ec:	2001      	movs	r0, #1
 80022ee:	fa00 f202 	lsl.w	r2, r0, r2
 80022f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80022f6:	bf00      	nop
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	e000e100 	.word	0xe000e100

08002308 <__NVIC_SetPriority>:
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	4603      	mov	r3, r0
 8002310:	6039      	str	r1, [r7, #0]
 8002312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002318:	2b00      	cmp	r3, #0
 800231a:	db0a      	blt.n	8002332 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	b2da      	uxtb	r2, r3
 8002320:	490c      	ldr	r1, [pc, #48]	; (8002354 <__NVIC_SetPriority+0x4c>)
 8002322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002326:	0112      	lsls	r2, r2, #4
 8002328:	b2d2      	uxtb	r2, r2
 800232a:	440b      	add	r3, r1
 800232c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002330:	e00a      	b.n	8002348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	b2da      	uxtb	r2, r3
 8002336:	4908      	ldr	r1, [pc, #32]	; (8002358 <__NVIC_SetPriority+0x50>)
 8002338:	79fb      	ldrb	r3, [r7, #7]
 800233a:	f003 030f 	and.w	r3, r3, #15
 800233e:	3b04      	subs	r3, #4
 8002340:	0112      	lsls	r2, r2, #4
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	440b      	add	r3, r1
 8002346:	761a      	strb	r2, [r3, #24]
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr
 8002354:	e000e100 	.word	0xe000e100
 8002358:	e000ed00 	.word	0xe000ed00

0800235c <NVIC_EncodePriority>:
{
 800235c:	b480      	push	{r7}
 800235e:	b089      	sub	sp, #36	; 0x24
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f003 0307 	and.w	r3, r3, #7
 800236e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	f1c3 0307 	rsb	r3, r3, #7
 8002376:	2b04      	cmp	r3, #4
 8002378:	bf28      	it	cs
 800237a:	2304      	movcs	r3, #4
 800237c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	3304      	adds	r3, #4
 8002382:	2b06      	cmp	r3, #6
 8002384:	d902      	bls.n	800238c <NVIC_EncodePriority+0x30>
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	3b03      	subs	r3, #3
 800238a:	e000      	b.n	800238e <NVIC_EncodePriority+0x32>
 800238c:	2300      	movs	r3, #0
 800238e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002390:	f04f 32ff 	mov.w	r2, #4294967295
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	fa02 f303 	lsl.w	r3, r2, r3
 800239a:	43da      	mvns	r2, r3
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	401a      	ands	r2, r3
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023a4:	f04f 31ff 	mov.w	r1, #4294967295
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	fa01 f303 	lsl.w	r3, r1, r3
 80023ae:	43d9      	mvns	r1, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b4:	4313      	orrs	r3, r2
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3724      	adds	r7, #36	; 0x24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
	...

080023c4 <LL_AHB1_GRP1_EnableClock>:
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80023cc:	4b08      	ldr	r3, [pc, #32]	; (80023f0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023d0:	4907      	ldr	r1, [pc, #28]	; (80023f0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80023d8:	4b05      	ldr	r3, [pc, #20]	; (80023f0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4013      	ands	r3, r2
 80023e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023e2:	68fb      	ldr	r3, [r7, #12]
}
 80023e4:	bf00      	nop
 80023e6:	3714      	adds	r7, #20
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	40023800 	.word	0x40023800

080023f4 <LL_APB1_GRP1_EnableClock>:
{
 80023f4:	b480      	push	{r7}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80023fc:	4b08      	ldr	r3, [pc, #32]	; (8002420 <LL_APB1_GRP1_EnableClock+0x2c>)
 80023fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002400:	4907      	ldr	r1, [pc, #28]	; (8002420 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4313      	orrs	r3, r2
 8002406:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002408:	4b05      	ldr	r3, [pc, #20]	; (8002420 <LL_APB1_GRP1_EnableClock+0x2c>)
 800240a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4013      	ands	r3, r2
 8002410:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002412:	68fb      	ldr	r3, [r7, #12]
}
 8002414:	bf00      	nop
 8002416:	3714      	adds	r7, #20
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	40023800 	.word	0x40023800

08002424 <LL_APB2_GRP1_EnableClock>:
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800242c:	4b08      	ldr	r3, [pc, #32]	; (8002450 <LL_APB2_GRP1_EnableClock+0x2c>)
 800242e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002430:	4907      	ldr	r1, [pc, #28]	; (8002450 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4313      	orrs	r3, r2
 8002436:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002438:	4b05      	ldr	r3, [pc, #20]	; (8002450 <LL_APB2_GRP1_EnableClock+0x2c>)
 800243a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4013      	ands	r3, r2
 8002440:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002442:	68fb      	ldr	r3, [r7, #12]
}
 8002444:	bf00      	nop
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr
 8002450:	40023800 	.word	0x40023800

08002454 <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	601a      	str	r2, [r3, #0]
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	601a      	str	r2, [r3, #0]
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d01c      	beq.n	80024de <LL_TIM_OC_DisableFast+0x4a>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	d017      	beq.n	80024da <LL_TIM_OC_DisableFast+0x46>
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	2b10      	cmp	r3, #16
 80024ae:	d012      	beq.n	80024d6 <LL_TIM_OC_DisableFast+0x42>
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	2b40      	cmp	r3, #64	; 0x40
 80024b4:	d00d      	beq.n	80024d2 <LL_TIM_OC_DisableFast+0x3e>
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024bc:	d007      	beq.n	80024ce <LL_TIM_OC_DisableFast+0x3a>
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024c4:	d101      	bne.n	80024ca <LL_TIM_OC_DisableFast+0x36>
 80024c6:	2305      	movs	r3, #5
 80024c8:	e00a      	b.n	80024e0 <LL_TIM_OC_DisableFast+0x4c>
 80024ca:	2306      	movs	r3, #6
 80024cc:	e008      	b.n	80024e0 <LL_TIM_OC_DisableFast+0x4c>
 80024ce:	2304      	movs	r3, #4
 80024d0:	e006      	b.n	80024e0 <LL_TIM_OC_DisableFast+0x4c>
 80024d2:	2303      	movs	r3, #3
 80024d4:	e004      	b.n	80024e0 <LL_TIM_OC_DisableFast+0x4c>
 80024d6:	2302      	movs	r3, #2
 80024d8:	e002      	b.n	80024e0 <LL_TIM_OC_DisableFast+0x4c>
 80024da:	2301      	movs	r3, #1
 80024dc:	e000      	b.n	80024e0 <LL_TIM_OC_DisableFast+0x4c>
 80024de:	2300      	movs	r3, #0
 80024e0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	3318      	adds	r3, #24
 80024e6:	4619      	mov	r1, r3
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
 80024ea:	4a0b      	ldr	r2, [pc, #44]	; (8002518 <LL_TIM_OC_DisableFast+0x84>)
 80024ec:	5cd3      	ldrb	r3, [r2, r3]
 80024ee:	440b      	add	r3, r1
 80024f0:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	7bfb      	ldrb	r3, [r7, #15]
 80024f8:	4908      	ldr	r1, [pc, #32]	; (800251c <LL_TIM_OC_DisableFast+0x88>)
 80024fa:	5ccb      	ldrb	r3, [r1, r3]
 80024fc:	4619      	mov	r1, r3
 80024fe:	2304      	movs	r3, #4
 8002500:	408b      	lsls	r3, r1
 8002502:	43db      	mvns	r3, r3
 8002504:	401a      	ands	r2, r3
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	601a      	str	r2, [r3, #0]

}
 800250a:	bf00      	nop
 800250c:	3714      	adds	r7, #20
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	08006dbc 	.word	0x08006dbc
 800251c:	08006dc4 	.word	0x08006dc4

08002520 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d01c      	beq.n	800256a <LL_TIM_OC_EnablePreload+0x4a>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	2b04      	cmp	r3, #4
 8002534:	d017      	beq.n	8002566 <LL_TIM_OC_EnablePreload+0x46>
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	2b10      	cmp	r3, #16
 800253a:	d012      	beq.n	8002562 <LL_TIM_OC_EnablePreload+0x42>
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	2b40      	cmp	r3, #64	; 0x40
 8002540:	d00d      	beq.n	800255e <LL_TIM_OC_EnablePreload+0x3e>
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002548:	d007      	beq.n	800255a <LL_TIM_OC_EnablePreload+0x3a>
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002550:	d101      	bne.n	8002556 <LL_TIM_OC_EnablePreload+0x36>
 8002552:	2305      	movs	r3, #5
 8002554:	e00a      	b.n	800256c <LL_TIM_OC_EnablePreload+0x4c>
 8002556:	2306      	movs	r3, #6
 8002558:	e008      	b.n	800256c <LL_TIM_OC_EnablePreload+0x4c>
 800255a:	2304      	movs	r3, #4
 800255c:	e006      	b.n	800256c <LL_TIM_OC_EnablePreload+0x4c>
 800255e:	2303      	movs	r3, #3
 8002560:	e004      	b.n	800256c <LL_TIM_OC_EnablePreload+0x4c>
 8002562:	2302      	movs	r3, #2
 8002564:	e002      	b.n	800256c <LL_TIM_OC_EnablePreload+0x4c>
 8002566:	2301      	movs	r3, #1
 8002568:	e000      	b.n	800256c <LL_TIM_OC_EnablePreload+0x4c>
 800256a:	2300      	movs	r3, #0
 800256c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	3318      	adds	r3, #24
 8002572:	4619      	mov	r1, r3
 8002574:	7bfb      	ldrb	r3, [r7, #15]
 8002576:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <LL_TIM_OC_EnablePreload+0x80>)
 8002578:	5cd3      	ldrb	r3, [r2, r3]
 800257a:	440b      	add	r3, r1
 800257c:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	7bfb      	ldrb	r3, [r7, #15]
 8002584:	4907      	ldr	r1, [pc, #28]	; (80025a4 <LL_TIM_OC_EnablePreload+0x84>)
 8002586:	5ccb      	ldrb	r3, [r1, r3]
 8002588:	4619      	mov	r1, r3
 800258a:	2308      	movs	r3, #8
 800258c:	408b      	lsls	r3, r1
 800258e:	431a      	orrs	r2, r3
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	601a      	str	r2, [r3, #0]
}
 8002594:	bf00      	nop
 8002596:	3714      	adds	r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr
 80025a0:	08006dbc 	.word	0x08006dbc
 80025a4:	08006dc4 	.word	0x08006dc4

080025a8 <LL_TIM_IC_SetActiveInput>:
  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b087      	sub	sp, #28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d01c      	beq.n	80025f4 <LL_TIM_IC_SetActiveInput+0x4c>
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	2b04      	cmp	r3, #4
 80025be:	d017      	beq.n	80025f0 <LL_TIM_IC_SetActiveInput+0x48>
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	2b10      	cmp	r3, #16
 80025c4:	d012      	beq.n	80025ec <LL_TIM_IC_SetActiveInput+0x44>
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	2b40      	cmp	r3, #64	; 0x40
 80025ca:	d00d      	beq.n	80025e8 <LL_TIM_IC_SetActiveInput+0x40>
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025d2:	d007      	beq.n	80025e4 <LL_TIM_IC_SetActiveInput+0x3c>
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025da:	d101      	bne.n	80025e0 <LL_TIM_IC_SetActiveInput+0x38>
 80025dc:	2305      	movs	r3, #5
 80025de:	e00a      	b.n	80025f6 <LL_TIM_IC_SetActiveInput+0x4e>
 80025e0:	2306      	movs	r3, #6
 80025e2:	e008      	b.n	80025f6 <LL_TIM_IC_SetActiveInput+0x4e>
 80025e4:	2304      	movs	r3, #4
 80025e6:	e006      	b.n	80025f6 <LL_TIM_IC_SetActiveInput+0x4e>
 80025e8:	2303      	movs	r3, #3
 80025ea:	e004      	b.n	80025f6 <LL_TIM_IC_SetActiveInput+0x4e>
 80025ec:	2302      	movs	r3, #2
 80025ee:	e002      	b.n	80025f6 <LL_TIM_IC_SetActiveInput+0x4e>
 80025f0:	2301      	movs	r3, #1
 80025f2:	e000      	b.n	80025f6 <LL_TIM_IC_SetActiveInput+0x4e>
 80025f4:	2300      	movs	r3, #0
 80025f6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	3318      	adds	r3, #24
 80025fc:	4619      	mov	r1, r3
 80025fe:	7dfb      	ldrb	r3, [r7, #23]
 8002600:	4a0e      	ldr	r2, [pc, #56]	; (800263c <LL_TIM_IC_SetActiveInput+0x94>)
 8002602:	5cd3      	ldrb	r3, [r2, r3]
 8002604:	440b      	add	r3, r1
 8002606:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	7dfb      	ldrb	r3, [r7, #23]
 800260e:	490c      	ldr	r1, [pc, #48]	; (8002640 <LL_TIM_IC_SetActiveInput+0x98>)
 8002610:	5ccb      	ldrb	r3, [r1, r3]
 8002612:	4619      	mov	r1, r3
 8002614:	2303      	movs	r3, #3
 8002616:	408b      	lsls	r3, r1
 8002618:	43db      	mvns	r3, r3
 800261a:	401a      	ands	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	0c1b      	lsrs	r3, r3, #16
 8002620:	7df9      	ldrb	r1, [r7, #23]
 8002622:	4807      	ldr	r0, [pc, #28]	; (8002640 <LL_TIM_IC_SetActiveInput+0x98>)
 8002624:	5c41      	ldrb	r1, [r0, r1]
 8002626:	408b      	lsls	r3, r1
 8002628:	431a      	orrs	r2, r3
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	601a      	str	r2, [r3, #0]
}
 800262e:	bf00      	nop
 8002630:	371c      	adds	r7, #28
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	08006dbc 	.word	0x08006dbc
 8002640:	08006dcc 	.word	0x08006dcc

08002644 <LL_TIM_IC_SetPrescaler>:
  *         @arg @ref LL_TIM_ICPSC_DIV4
  *         @arg @ref LL_TIM_ICPSC_DIV8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
{
 8002644:	b480      	push	{r7}
 8002646:	b087      	sub	sp, #28
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d01c      	beq.n	8002690 <LL_TIM_IC_SetPrescaler+0x4c>
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	2b04      	cmp	r3, #4
 800265a:	d017      	beq.n	800268c <LL_TIM_IC_SetPrescaler+0x48>
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	2b10      	cmp	r3, #16
 8002660:	d012      	beq.n	8002688 <LL_TIM_IC_SetPrescaler+0x44>
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	2b40      	cmp	r3, #64	; 0x40
 8002666:	d00d      	beq.n	8002684 <LL_TIM_IC_SetPrescaler+0x40>
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800266e:	d007      	beq.n	8002680 <LL_TIM_IC_SetPrescaler+0x3c>
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002676:	d101      	bne.n	800267c <LL_TIM_IC_SetPrescaler+0x38>
 8002678:	2305      	movs	r3, #5
 800267a:	e00a      	b.n	8002692 <LL_TIM_IC_SetPrescaler+0x4e>
 800267c:	2306      	movs	r3, #6
 800267e:	e008      	b.n	8002692 <LL_TIM_IC_SetPrescaler+0x4e>
 8002680:	2304      	movs	r3, #4
 8002682:	e006      	b.n	8002692 <LL_TIM_IC_SetPrescaler+0x4e>
 8002684:	2303      	movs	r3, #3
 8002686:	e004      	b.n	8002692 <LL_TIM_IC_SetPrescaler+0x4e>
 8002688:	2302      	movs	r3, #2
 800268a:	e002      	b.n	8002692 <LL_TIM_IC_SetPrescaler+0x4e>
 800268c:	2301      	movs	r3, #1
 800268e:	e000      	b.n	8002692 <LL_TIM_IC_SetPrescaler+0x4e>
 8002690:	2300      	movs	r3, #0
 8002692:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	3318      	adds	r3, #24
 8002698:	4619      	mov	r1, r3
 800269a:	7dfb      	ldrb	r3, [r7, #23]
 800269c:	4a0e      	ldr	r2, [pc, #56]	; (80026d8 <LL_TIM_IC_SetPrescaler+0x94>)
 800269e:	5cd3      	ldrb	r3, [r2, r3]
 80026a0:	440b      	add	r3, r1
 80026a2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	7dfb      	ldrb	r3, [r7, #23]
 80026aa:	490c      	ldr	r1, [pc, #48]	; (80026dc <LL_TIM_IC_SetPrescaler+0x98>)
 80026ac:	5ccb      	ldrb	r3, [r1, r3]
 80026ae:	4619      	mov	r1, r3
 80026b0:	230c      	movs	r3, #12
 80026b2:	408b      	lsls	r3, r1
 80026b4:	43db      	mvns	r3, r3
 80026b6:	401a      	ands	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	0c1b      	lsrs	r3, r3, #16
 80026bc:	7df9      	ldrb	r1, [r7, #23]
 80026be:	4807      	ldr	r0, [pc, #28]	; (80026dc <LL_TIM_IC_SetPrescaler+0x98>)
 80026c0:	5c41      	ldrb	r1, [r0, r1]
 80026c2:	408b      	lsls	r3, r1
 80026c4:	431a      	orrs	r2, r3
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	601a      	str	r2, [r3, #0]
}
 80026ca:	bf00      	nop
 80026cc:	371c      	adds	r7, #28
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	08006dbc 	.word	0x08006dbc
 80026dc:	08006dcc 	.word	0x08006dcc

080026e0 <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b087      	sub	sp, #28
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d01c      	beq.n	800272c <LL_TIM_IC_SetFilter+0x4c>
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	2b04      	cmp	r3, #4
 80026f6:	d017      	beq.n	8002728 <LL_TIM_IC_SetFilter+0x48>
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	2b10      	cmp	r3, #16
 80026fc:	d012      	beq.n	8002724 <LL_TIM_IC_SetFilter+0x44>
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	2b40      	cmp	r3, #64	; 0x40
 8002702:	d00d      	beq.n	8002720 <LL_TIM_IC_SetFilter+0x40>
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800270a:	d007      	beq.n	800271c <LL_TIM_IC_SetFilter+0x3c>
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002712:	d101      	bne.n	8002718 <LL_TIM_IC_SetFilter+0x38>
 8002714:	2305      	movs	r3, #5
 8002716:	e00a      	b.n	800272e <LL_TIM_IC_SetFilter+0x4e>
 8002718:	2306      	movs	r3, #6
 800271a:	e008      	b.n	800272e <LL_TIM_IC_SetFilter+0x4e>
 800271c:	2304      	movs	r3, #4
 800271e:	e006      	b.n	800272e <LL_TIM_IC_SetFilter+0x4e>
 8002720:	2303      	movs	r3, #3
 8002722:	e004      	b.n	800272e <LL_TIM_IC_SetFilter+0x4e>
 8002724:	2302      	movs	r3, #2
 8002726:	e002      	b.n	800272e <LL_TIM_IC_SetFilter+0x4e>
 8002728:	2301      	movs	r3, #1
 800272a:	e000      	b.n	800272e <LL_TIM_IC_SetFilter+0x4e>
 800272c:	2300      	movs	r3, #0
 800272e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	3318      	adds	r3, #24
 8002734:	4619      	mov	r1, r3
 8002736:	7dfb      	ldrb	r3, [r7, #23]
 8002738:	4a0e      	ldr	r2, [pc, #56]	; (8002774 <LL_TIM_IC_SetFilter+0x94>)
 800273a:	5cd3      	ldrb	r3, [r2, r3]
 800273c:	440b      	add	r3, r1
 800273e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	7dfb      	ldrb	r3, [r7, #23]
 8002746:	490c      	ldr	r1, [pc, #48]	; (8002778 <LL_TIM_IC_SetFilter+0x98>)
 8002748:	5ccb      	ldrb	r3, [r1, r3]
 800274a:	4619      	mov	r1, r3
 800274c:	23f0      	movs	r3, #240	; 0xf0
 800274e:	408b      	lsls	r3, r1
 8002750:	43db      	mvns	r3, r3
 8002752:	401a      	ands	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	0c1b      	lsrs	r3, r3, #16
 8002758:	7df9      	ldrb	r1, [r7, #23]
 800275a:	4807      	ldr	r0, [pc, #28]	; (8002778 <LL_TIM_IC_SetFilter+0x98>)
 800275c:	5c41      	ldrb	r1, [r0, r1]
 800275e:	408b      	lsls	r3, r1
 8002760:	431a      	orrs	r2, r3
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	601a      	str	r2, [r3, #0]
}
 8002766:	bf00      	nop
 8002768:	371c      	adds	r7, #28
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	08006dbc 	.word	0x08006dbc
 8002778:	08006dcc 	.word	0x08006dcc

0800277c <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 800277c:	b480      	push	{r7}
 800277e:	b087      	sub	sp, #28
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d01c      	beq.n	80027c8 <LL_TIM_IC_SetPolarity+0x4c>
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	2b04      	cmp	r3, #4
 8002792:	d017      	beq.n	80027c4 <LL_TIM_IC_SetPolarity+0x48>
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	2b10      	cmp	r3, #16
 8002798:	d012      	beq.n	80027c0 <LL_TIM_IC_SetPolarity+0x44>
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	2b40      	cmp	r3, #64	; 0x40
 800279e:	d00d      	beq.n	80027bc <LL_TIM_IC_SetPolarity+0x40>
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027a6:	d007      	beq.n	80027b8 <LL_TIM_IC_SetPolarity+0x3c>
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027ae:	d101      	bne.n	80027b4 <LL_TIM_IC_SetPolarity+0x38>
 80027b0:	2305      	movs	r3, #5
 80027b2:	e00a      	b.n	80027ca <LL_TIM_IC_SetPolarity+0x4e>
 80027b4:	2306      	movs	r3, #6
 80027b6:	e008      	b.n	80027ca <LL_TIM_IC_SetPolarity+0x4e>
 80027b8:	2304      	movs	r3, #4
 80027ba:	e006      	b.n	80027ca <LL_TIM_IC_SetPolarity+0x4e>
 80027bc:	2303      	movs	r3, #3
 80027be:	e004      	b.n	80027ca <LL_TIM_IC_SetPolarity+0x4e>
 80027c0:	2302      	movs	r3, #2
 80027c2:	e002      	b.n	80027ca <LL_TIM_IC_SetPolarity+0x4e>
 80027c4:	2301      	movs	r3, #1
 80027c6:	e000      	b.n	80027ca <LL_TIM_IC_SetPolarity+0x4e>
 80027c8:	2300      	movs	r3, #0
 80027ca:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6a1a      	ldr	r2, [r3, #32]
 80027d0:	7dfb      	ldrb	r3, [r7, #23]
 80027d2:	490b      	ldr	r1, [pc, #44]	; (8002800 <LL_TIM_IC_SetPolarity+0x84>)
 80027d4:	5ccb      	ldrb	r3, [r1, r3]
 80027d6:	4619      	mov	r1, r3
 80027d8:	230a      	movs	r3, #10
 80027da:	408b      	lsls	r3, r1
 80027dc:	43db      	mvns	r3, r3
 80027de:	401a      	ands	r2, r3
 80027e0:	7dfb      	ldrb	r3, [r7, #23]
 80027e2:	4907      	ldr	r1, [pc, #28]	; (8002800 <LL_TIM_IC_SetPolarity+0x84>)
 80027e4:	5ccb      	ldrb	r3, [r1, r3]
 80027e6:	4619      	mov	r1, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	408b      	lsls	r3, r1
 80027ec:	431a      	orrs	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 80027f2:	bf00      	nop
 80027f4:	371c      	adds	r7, #28
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	08006dd4 	.word	0x08006dd4

08002804 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002816:	f023 0307 	bic.w	r3, r3, #7
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	431a      	orrs	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	609a      	str	r2, [r3, #8]
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr

0800282e <LL_TIM_SetEncoderMode>:
  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
{
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
 8002836:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f023 0207 	bic.w	r2, r3, #7
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	431a      	orrs	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	609a      	str	r2, [r3, #8]
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	431a      	orrs	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	605a      	str	r2, [r3, #4]
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr

0800287a <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800287a:	b480      	push	{r7}
 800287c:	b083      	sub	sp, #12
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	609a      	str	r2, [r3, #8]
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
	...

0800289c <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b09a      	sub	sp, #104	; 0x68
 80028a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80028a2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	605a      	str	r2, [r3, #4]
 80028ac:	609a      	str	r2, [r3, #8]
 80028ae:	60da      	str	r2, [r3, #12]
 80028b0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80028b2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80028b6:	2220      	movs	r2, #32
 80028b8:	2100      	movs	r1, #0
 80028ba:	4618      	mov	r0, r3
 80028bc:	f002 fb5a 	bl	8004f74 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 80028c0:	f107 031c 	add.w	r3, r7, #28
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	605a      	str	r2, [r3, #4]
 80028ca:	609a      	str	r2, [r3, #8]
 80028cc:	60da      	str	r2, [r3, #12]
 80028ce:	611a      	str	r2, [r3, #16]
 80028d0:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d2:	1d3b      	adds	r3, r7, #4
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	605a      	str	r2, [r3, #4]
 80028da:	609a      	str	r2, [r3, #8]
 80028dc:	60da      	str	r2, [r3, #12]
 80028de:	611a      	str	r2, [r3, #16]
 80028e0:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80028e2:	2001      	movs	r0, #1
 80028e4:	f7ff fd9e 	bl	8002424 <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80028e8:	f7ff fce2 	bl	80022b0 <__NVIC_GetPriorityGrouping>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2200      	movs	r2, #0
 80028f0:	2100      	movs	r1, #0
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff fd32 	bl	800235c <NVIC_EncodePriority>
 80028f8:	4603      	mov	r3, r0
 80028fa:	4619      	mov	r1, r3
 80028fc:	2018      	movs	r0, #24
 80028fe:	f7ff fd03 	bl	8002308 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002902:	2018      	movs	r0, #24
 8002904:	f7ff fce2 	bl	80022cc <__NVIC_EnableIRQ>
  NVIC_SetPriority(TIM1_UP_TIM10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002908:	f7ff fcd2 	bl	80022b0 <__NVIC_GetPriorityGrouping>
 800290c:	4603      	mov	r3, r0
 800290e:	2200      	movs	r2, #0
 8002910:	2100      	movs	r1, #0
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff fd22 	bl	800235c <NVIC_EncodePriority>
 8002918:	4603      	mov	r3, r0
 800291a:	4619      	mov	r1, r3
 800291c:	2019      	movs	r0, #25
 800291e:	f7ff fcf3 	bl	8002308 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002922:	2019      	movs	r0, #25
 8002924:	f7ff fcd2 	bl	80022cc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 95;
 8002928:	235f      	movs	r3, #95	; 0x5f
 800292a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800292e:	2300      	movs	r3, #0
 8002930:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_InitStruct.Autoreload = 65535;
 8002932:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002936:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002938:	2300      	movs	r3, #0
 800293a:	663b      	str	r3, [r7, #96]	; 0x60
  TIM_InitStruct.RepetitionCounter = 0;
 800293c:	2300      	movs	r3, #0
 800293e:	667b      	str	r3, [r7, #100]	; 0x64
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8002940:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002944:	4619      	mov	r1, r3
 8002946:	4842      	ldr	r0, [pc, #264]	; (8002a50 <MX_TIM1_Init+0x1b4>)
 8002948:	f000 fefe 	bl	8003748 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 800294c:	4840      	ldr	r0, [pc, #256]	; (8002a50 <MX_TIM1_Init+0x1b4>)
 800294e:	f7ff fd91 	bl	8002474 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002952:	2100      	movs	r1, #0
 8002954:	483e      	ldr	r0, [pc, #248]	; (8002a50 <MX_TIM1_Init+0x1b4>)
 8002956:	f7ff ff55 	bl	8002804 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH2);
 800295a:	2110      	movs	r1, #16
 800295c:	483c      	ldr	r0, [pc, #240]	; (8002a50 <MX_TIM1_Init+0x1b4>)
 800295e:	f7ff fddf 	bl	8002520 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002962:	2360      	movs	r3, #96	; 0x60
 8002964:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002966:	2300      	movs	r3, #0
 8002968:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800296a:	2300      	movs	r3, #0
 800296c:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_OC_InitStruct.CompareValue = 0;
 800296e:	2300      	movs	r3, #0
 8002970:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002972:	2300      	movs	r3, #0
 8002974:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002976:	2300      	movs	r3, #0
 8002978:	64bb      	str	r3, [r7, #72]	; 0x48
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 800297a:	2300      	movs	r3, #0
 800297c:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 800297e:	2300      	movs	r3, #0
 8002980:	653b      	str	r3, [r7, #80]	; 0x50
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002982:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002986:	461a      	mov	r2, r3
 8002988:	2110      	movs	r1, #16
 800298a:	4831      	ldr	r0, [pc, #196]	; (8002a50 <MX_TIM1_Init+0x1b4>)
 800298c:	f000 ff56 	bl	800383c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH2);
 8002990:	2110      	movs	r1, #16
 8002992:	482f      	ldr	r0, [pc, #188]	; (8002a50 <MX_TIM1_Init+0x1b4>)
 8002994:	f7ff fd7e 	bl	8002494 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH4);
 8002998:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800299c:	482c      	ldr	r0, [pc, #176]	; (8002a50 <MX_TIM1_Init+0x1b4>)
 800299e:	f7ff fdbf 	bl	8002520 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80029a2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80029a6:	461a      	mov	r2, r3
 80029a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029ac:	4828      	ldr	r0, [pc, #160]	; (8002a50 <MX_TIM1_Init+0x1b4>)
 80029ae:	f000 ff45 	bl	800383c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH4);
 80029b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029b6:	4826      	ldr	r0, [pc, #152]	; (8002a50 <MX_TIM1_Init+0x1b4>)
 80029b8:	f7ff fd6c 	bl	8002494 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 80029bc:	2100      	movs	r1, #0
 80029be:	4824      	ldr	r0, [pc, #144]	; (8002a50 <MX_TIM1_Init+0x1b4>)
 80029c0:	f7ff ff48 	bl	8002854 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 80029c4:	4822      	ldr	r0, [pc, #136]	; (8002a50 <MX_TIM1_Init+0x1b4>)
 80029c6:	f7ff ff58 	bl	800287a <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 80029ce:	2300      	movs	r3, #0
 80029d0:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 80029d2:	2300      	movs	r3, #0
 80029d4:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 80029d6:	2300      	movs	r3, #0
 80029d8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 80029dc:	2300      	movs	r3, #0
 80029de:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 80029e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 80029e6:	2300      	movs	r3, #0
 80029e8:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 80029ea:	f107 031c 	add.w	r3, r7, #28
 80029ee:	4619      	mov	r1, r3
 80029f0:	4817      	ldr	r0, [pc, #92]	; (8002a50 <MX_TIM1_Init+0x1b4>)
 80029f2:	f000 ff64 	bl	80038be <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80029f6:	2002      	movs	r0, #2
 80029f8:	f7ff fce4 	bl	80023c4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80029fc:	2001      	movs	r0, #1
 80029fe:	f7ff fce1 	bl	80023c4 <LL_AHB1_GRP1_EnableClock>
    /**TIM1 GPIO Configuration
    PB0     ------> TIM1_CH2N
    PA11     ------> TIM1_CH4
    */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8002a02:	2301      	movs	r3, #1
 8002a04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a06:	2302      	movs	r3, #2
 8002a08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a12:	2300      	movs	r3, #0
 8002a14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002a16:	2301      	movs	r3, #1
 8002a18:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8002a1a:	1d3b      	adds	r3, r7, #4
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	480d      	ldr	r0, [pc, #52]	; (8002a54 <MX_TIM1_Init+0x1b8>)
 8002a20:	f000 fbfc 	bl	800321c <LL_GPIO_Init>

  GPIO_InitStruct.Pin = FUN_Pin;
 8002a24:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a28:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a32:	2300      	movs	r3, #0
 8002a34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a36:	2300      	movs	r3, #0
 8002a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(FUN_GPIO_Port, &GPIO_InitStruct);
 8002a3e:	1d3b      	adds	r3, r7, #4
 8002a40:	4619      	mov	r1, r3
 8002a42:	4805      	ldr	r0, [pc, #20]	; (8002a58 <MX_TIM1_Init+0x1bc>)
 8002a44:	f000 fbea 	bl	800321c <LL_GPIO_Init>

}
 8002a48:	bf00      	nop
 8002a4a:	3768      	adds	r7, #104	; 0x68
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40010000 	.word	0x40010000
 8002a54:	40020400 	.word	0x40020400
 8002a58:	40020000 	.word	0x40020000

08002a5c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b08c      	sub	sp, #48	; 0x30
 8002a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002a62:	f107 031c 	add.w	r3, r7, #28
 8002a66:	2200      	movs	r2, #0
 8002a68:	601a      	str	r2, [r3, #0]
 8002a6a:	605a      	str	r2, [r3, #4]
 8002a6c:	609a      	str	r2, [r3, #8]
 8002a6e:	60da      	str	r2, [r3, #12]
 8002a70:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a72:	1d3b      	adds	r3, r7, #4
 8002a74:	2200      	movs	r2, #0
 8002a76:	601a      	str	r2, [r3, #0]
 8002a78:	605a      	str	r2, [r3, #4]
 8002a7a:	609a      	str	r2, [r3, #8]
 8002a7c:	60da      	str	r2, [r3, #12]
 8002a7e:	611a      	str	r2, [r3, #16]
 8002a80:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8002a82:	2001      	movs	r0, #1
 8002a84:	f7ff fcb6 	bl	80023f4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002a88:	2001      	movs	r0, #1
 8002a8a:	f7ff fc9b 	bl	80023c4 <LL_AHB1_GRP1_EnableClock>
  /**TIM2 GPIO Configuration
  PA0-WKUP   ------> TIM2_CH1
  PA1   ------> TIM2_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a92:	2302      	movs	r3, #2
 8002a94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a96:	2300      	movs	r3, #0
 8002a98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aa6:	1d3b      	adds	r3, r7, #4
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	482d      	ldr	r0, [pc, #180]	; (8002b60 <MX_TIM2_Init+0x104>)
 8002aac:	f000 fbb6 	bl	800321c <LL_GPIO_Init>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  LL_TIM_SetEncoderMode(TIM2, LL_TIM_ENCODERMODE_X2_TI1);
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002ab6:	f7ff feba 	bl	800282e <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8002aba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002abe:	2101      	movs	r1, #1
 8002ac0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002ac4:	f7ff fd70 	bl	80025a8 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8002ac8:	2200      	movs	r2, #0
 8002aca:	2101      	movs	r1, #1
 8002acc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002ad0:	f7ff fdb8 	bl	8002644 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002adc:	f7ff fe00 	bl	80026e0 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002ae8:	f7ff fe48 	bl	800277c <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8002aec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002af0:	2110      	movs	r1, #16
 8002af2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002af6:	f7ff fd57 	bl	80025a8 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8002afa:	2200      	movs	r2, #0
 8002afc:	2110      	movs	r1, #16
 8002afe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002b02:	f7ff fd9f 	bl	8002644 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2110      	movs	r1, #16
 8002b0a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002b0e:	f7ff fde7 	bl	80026e0 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8002b12:	2200      	movs	r2, #0
 8002b14:	2110      	movs	r1, #16
 8002b16:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002b1a:	f7ff fe2f 	bl	800277c <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002b22:	2300      	movs	r3, #0
 8002b24:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 4294967295;
 8002b26:	f04f 33ff 	mov.w	r3, #4294967295
 8002b2a:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8002b30:	f107 031c 	add.w	r3, r7, #28
 8002b34:	4619      	mov	r1, r3
 8002b36:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002b3a:	f000 fe05 	bl	8003748 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8002b3e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002b42:	f7ff fc97 	bl	8002474 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8002b46:	2100      	movs	r1, #0
 8002b48:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002b4c:	f7ff fe82 	bl	8002854 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8002b50:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002b54:	f7ff fe91 	bl	800287a <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002b58:	bf00      	nop
 8002b5a:	3730      	adds	r7, #48	; 0x30
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40020000 	.word	0x40020000

08002b64 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b08c      	sub	sp, #48	; 0x30
 8002b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002b6a:	f107 031c 	add.w	r3, r7, #28
 8002b6e:	2200      	movs	r2, #0
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	605a      	str	r2, [r3, #4]
 8002b74:	609a      	str	r2, [r3, #8]
 8002b76:	60da      	str	r2, [r3, #12]
 8002b78:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b7a:	1d3b      	adds	r3, r7, #4
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]
 8002b80:	605a      	str	r2, [r3, #4]
 8002b82:	609a      	str	r2, [r3, #8]
 8002b84:	60da      	str	r2, [r3, #12]
 8002b86:	611a      	str	r2, [r3, #16]
 8002b88:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8002b8a:	2002      	movs	r0, #2
 8002b8c:	f7ff fc32 	bl	80023f4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002b90:	2001      	movs	r0, #1
 8002b92:	f7ff fc17 	bl	80023c4 <LL_AHB1_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PA6   ------> TIM3_CH1
  PA7   ------> TIM3_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002b96:	23c0      	movs	r3, #192	; 0xc0
 8002b98:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002baa:	2302      	movs	r3, #2
 8002bac:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bae:	1d3b      	adds	r3, r7, #4
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4827      	ldr	r0, [pc, #156]	; (8002c50 <MX_TIM3_Init+0xec>)
 8002bb4:	f000 fb32 	bl	800321c <LL_GPIO_Init>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  LL_TIM_SetEncoderMode(TIM3, LL_TIM_ENCODERMODE_X2_TI1);
 8002bb8:	2101      	movs	r1, #1
 8002bba:	4826      	ldr	r0, [pc, #152]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002bbc:	f7ff fe37 	bl	800282e <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8002bc0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002bc4:	2101      	movs	r1, #1
 8002bc6:	4823      	ldr	r0, [pc, #140]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002bc8:	f7ff fcee 	bl	80025a8 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8002bcc:	2200      	movs	r2, #0
 8002bce:	2101      	movs	r1, #1
 8002bd0:	4820      	ldr	r0, [pc, #128]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002bd2:	f7ff fd37 	bl	8002644 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	2101      	movs	r1, #1
 8002bda:	481e      	ldr	r0, [pc, #120]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002bdc:	f7ff fd80 	bl	80026e0 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8002be0:	2200      	movs	r2, #0
 8002be2:	2101      	movs	r1, #1
 8002be4:	481b      	ldr	r0, [pc, #108]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002be6:	f7ff fdc9 	bl	800277c <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8002bea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002bee:	2110      	movs	r1, #16
 8002bf0:	4818      	ldr	r0, [pc, #96]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002bf2:	f7ff fcd9 	bl	80025a8 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	2110      	movs	r1, #16
 8002bfa:	4816      	ldr	r0, [pc, #88]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002bfc:	f7ff fd22 	bl	8002644 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 8002c00:	2200      	movs	r2, #0
 8002c02:	2110      	movs	r1, #16
 8002c04:	4813      	ldr	r0, [pc, #76]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002c06:	f7ff fd6b 	bl	80026e0 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	2110      	movs	r1, #16
 8002c0e:	4811      	ldr	r0, [pc, #68]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002c10:	f7ff fdb4 	bl	800277c <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8002c14:	2300      	movs	r3, #0
 8002c16:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8002c1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c20:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002c22:	2300      	movs	r3, #0
 8002c24:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002c26:	f107 031c 	add.w	r3, r7, #28
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	4809      	ldr	r0, [pc, #36]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002c2e:	f000 fd8b 	bl	8003748 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8002c32:	4808      	ldr	r0, [pc, #32]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002c34:	f7ff fc1e 	bl	8002474 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8002c38:	2100      	movs	r1, #0
 8002c3a:	4806      	ldr	r0, [pc, #24]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002c3c:	f7ff fe0a 	bl	8002854 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8002c40:	4804      	ldr	r0, [pc, #16]	; (8002c54 <MX_TIM3_Init+0xf0>)
 8002c42:	f7ff fe1a 	bl	800287a <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002c46:	bf00      	nop
 8002c48:	3730      	adds	r7, #48	; 0x30
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	40020000 	.word	0x40020000
 8002c54:	40000400 	.word	0x40000400

08002c58 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002c5e:	1d3b      	adds	r3, r7, #4
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	605a      	str	r2, [r3, #4]
 8002c66:	609a      	str	r2, [r3, #8]
 8002c68:	60da      	str	r2, [r3, #12]
 8002c6a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8002c6c:	2004      	movs	r0, #4
 8002c6e:	f7ff fbc1 	bl	80023f4 <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002c72:	f7ff fb1d 	bl	80022b0 <__NVIC_GetPriorityGrouping>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2200      	movs	r2, #0
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff fb6d 	bl	800235c <NVIC_EncodePriority>
 8002c82:	4603      	mov	r3, r0
 8002c84:	4619      	mov	r1, r3
 8002c86:	201e      	movs	r0, #30
 8002c88:	f7ff fb3e 	bl	8002308 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8002c8c:	201e      	movs	r0, #30
 8002c8e:	f7ff fb1d 	bl	80022cc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 8002c92:	2301      	movs	r3, #1
 8002c94:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002c96:	2300      	movs	r3, #0
 8002c98:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 198;
 8002c9a:	23c6      	movs	r3, #198	; 0xc6
 8002c9c:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8002ca2:	1d3b      	adds	r3, r7, #4
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	480a      	ldr	r0, [pc, #40]	; (8002cd0 <MX_TIM4_Init+0x78>)
 8002ca8:	f000 fd4e 	bl	8003748 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM4);
 8002cac:	4808      	ldr	r0, [pc, #32]	; (8002cd0 <MX_TIM4_Init+0x78>)
 8002cae:	f7ff fbd1 	bl	8002454 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002cb2:	2100      	movs	r1, #0
 8002cb4:	4806      	ldr	r0, [pc, #24]	; (8002cd0 <MX_TIM4_Init+0x78>)
 8002cb6:	f7ff fda5 	bl	8002804 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8002cba:	2100      	movs	r1, #0
 8002cbc:	4804      	ldr	r0, [pc, #16]	; (8002cd0 <MX_TIM4_Init+0x78>)
 8002cbe:	f7ff fdc9 	bl	8002854 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8002cc2:	4803      	ldr	r0, [pc, #12]	; (8002cd0 <MX_TIM4_Init+0x78>)
 8002cc4:	f7ff fdd9 	bl	800287a <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002cc8:	bf00      	nop
 8002cca:	3718      	adds	r7, #24
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	40000800 	.word	0x40000800

08002cd4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002cda:	1d3b      	adds	r3, r7, #4
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	605a      	str	r2, [r3, #4]
 8002ce2:	609a      	str	r2, [r3, #8]
 8002ce4:	60da      	str	r2, [r3, #12]
 8002ce6:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8002ce8:	2008      	movs	r0, #8
 8002cea:	f7ff fb83 	bl	80023f4 <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002cee:	f7ff fadf 	bl	80022b0 <__NVIC_GetPriorityGrouping>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff fb2f 	bl	800235c <NVIC_EncodePriority>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	4619      	mov	r1, r3
 8002d02:	2032      	movs	r0, #50	; 0x32
 8002d04:	f7ff fb00 	bl	8002308 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 8002d08:	2032      	movs	r0, #50	; 0x32
 8002d0a:	f7ff fadf 	bl	80022cc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002d12:	2300      	movs	r3, #0
 8002d14:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 198;
 8002d16:	23c6      	movs	r3, #198	; 0xc6
 8002d18:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8002d1e:	1d3b      	adds	r3, r7, #4
 8002d20:	4619      	mov	r1, r3
 8002d22:	480a      	ldr	r0, [pc, #40]	; (8002d4c <MX_TIM5_Init+0x78>)
 8002d24:	f000 fd10 	bl	8003748 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM5);
 8002d28:	4808      	ldr	r0, [pc, #32]	; (8002d4c <MX_TIM5_Init+0x78>)
 8002d2a:	f7ff fb93 	bl	8002454 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002d2e:	2100      	movs	r1, #0
 8002d30:	4806      	ldr	r0, [pc, #24]	; (8002d4c <MX_TIM5_Init+0x78>)
 8002d32:	f7ff fd67 	bl	8002804 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8002d36:	2100      	movs	r1, #0
 8002d38:	4804      	ldr	r0, [pc, #16]	; (8002d4c <MX_TIM5_Init+0x78>)
 8002d3a:	f7ff fd8b 	bl	8002854 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8002d3e:	4803      	ldr	r0, [pc, #12]	; (8002d4c <MX_TIM5_Init+0x78>)
 8002d40:	f7ff fd9b 	bl	800287a <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002d44:	bf00      	nop
 8002d46:	3718      	adds	r7, #24
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	40000c00 	.word	0x40000c00

08002d50 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b086      	sub	sp, #24
 8002d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002d56:	1d3b      	adds	r3, r7, #4
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	609a      	str	r2, [r3, #8]
 8002d60:	60da      	str	r2, [r3, #12]
 8002d62:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM9);
 8002d64:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002d68:	f7ff fb5c 	bl	8002424 <LL_APB2_GRP1_EnableClock>

  /* TIM9 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002d6c:	f7ff faa0 	bl	80022b0 <__NVIC_GetPriorityGrouping>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2200      	movs	r2, #0
 8002d74:	2100      	movs	r1, #0
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff faf0 	bl	800235c <NVIC_EncodePriority>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	4619      	mov	r1, r3
 8002d80:	2018      	movs	r0, #24
 8002d82:	f7ff fac1 	bl	8002308 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002d86:	2018      	movs	r0, #24
 8002d88:	f7ff faa0 	bl	80022cc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002d90:	2300      	movs	r3, #0
 8002d92:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 199;
 8002d94:	23c7      	movs	r3, #199	; 0xc7
 8002d96:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM9, &TIM_InitStruct);
 8002d9c:	1d3b      	adds	r3, r7, #4
 8002d9e:	4619      	mov	r1, r3
 8002da0:	4806      	ldr	r0, [pc, #24]	; (8002dbc <MX_TIM9_Init+0x6c>)
 8002da2:	f000 fcd1 	bl	8003748 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM9);
 8002da6:	4805      	ldr	r0, [pc, #20]	; (8002dbc <MX_TIM9_Init+0x6c>)
 8002da8:	f7ff fb54 	bl	8002454 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM9, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002dac:	2100      	movs	r1, #0
 8002dae:	4803      	ldr	r0, [pc, #12]	; (8002dbc <MX_TIM9_Init+0x6c>)
 8002db0:	f7ff fd28 	bl	8002804 <LL_TIM_SetClockSource>
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002db4:	bf00      	nop
 8002db6:	3718      	adds	r7, #24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	40014000 	.word	0x40014000

08002dc0 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002dc6:	1d3b      	adds	r3, r7, #4
 8002dc8:	2200      	movs	r2, #0
 8002dca:	601a      	str	r2, [r3, #0]
 8002dcc:	605a      	str	r2, [r3, #4]
 8002dce:	609a      	str	r2, [r3, #8]
 8002dd0:	60da      	str	r2, [r3, #12]
 8002dd2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM10);
 8002dd4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002dd8:	f7ff fb24 	bl	8002424 <LL_APB2_GRP1_EnableClock>

  /* TIM10 interrupt Init */
  NVIC_SetPriority(TIM1_UP_TIM10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002ddc:	f7ff fa68 	bl	80022b0 <__NVIC_GetPriorityGrouping>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2200      	movs	r2, #0
 8002de4:	2100      	movs	r1, #0
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff fab8 	bl	800235c <NVIC_EncodePriority>
 8002dec:	4603      	mov	r3, r0
 8002dee:	4619      	mov	r1, r3
 8002df0:	2019      	movs	r0, #25
 8002df2:	f7ff fa89 	bl	8002308 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002df6:	2019      	movs	r0, #25
 8002df8:	f7ff fa68 	bl	80022cc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  TIM_InitStruct.Prescaler = 95;
 8002dfc:	235f      	movs	r3, #95	; 0x5f
 8002dfe:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002e00:	2300      	movs	r3, #0
 8002e02:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 999;
 8002e04:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002e08:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM10, &TIM_InitStruct);
 8002e0e:	1d3b      	adds	r3, r7, #4
 8002e10:	4619      	mov	r1, r3
 8002e12:	4805      	ldr	r0, [pc, #20]	; (8002e28 <MX_TIM10_Init+0x68>)
 8002e14:	f000 fc98 	bl	8003748 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM10);
 8002e18:	4803      	ldr	r0, [pc, #12]	; (8002e28 <MX_TIM10_Init+0x68>)
 8002e1a:	f7ff fb1b 	bl	8002454 <LL_TIM_EnableARRPreload>
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002e1e:	bf00      	nop
 8002e20:	3718      	adds	r7, #24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40014400 	.word	0x40014400

08002e2c <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b086      	sub	sp, #24
 8002e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002e32:	1d3b      	adds	r3, r7, #4
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	605a      	str	r2, [r3, #4]
 8002e3a:	609a      	str	r2, [r3, #8]
 8002e3c:	60da      	str	r2, [r3, #12]
 8002e3e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM11);
 8002e40:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002e44:	f7ff faee 	bl	8002424 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 99;
 8002e50:	2363      	movs	r3, #99	; 0x63
 8002e52:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002e54:	2300      	movs	r3, #0
 8002e56:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM11, &TIM_InitStruct);
 8002e58:	1d3b      	adds	r3, r7, #4
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4804      	ldr	r0, [pc, #16]	; (8002e70 <MX_TIM11_Init+0x44>)
 8002e5e:	f000 fc73 	bl	8003748 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM11);
 8002e62:	4803      	ldr	r0, [pc, #12]	; (8002e70 <MX_TIM11_Init+0x44>)
 8002e64:	f7ff fb06 	bl	8002474 <LL_TIM_DisableARRPreload>
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002e68:	bf00      	nop
 8002e6a:	3718      	adds	r7, #24
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40014800 	.word	0x40014800

08002e74 <LL_AHB1_GRP1_EnableClock>:
{
 8002e74:	b480      	push	{r7}
 8002e76:	b085      	sub	sp, #20
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002e7c:	4b08      	ldr	r3, [pc, #32]	; (8002ea0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002e7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e80:	4907      	ldr	r1, [pc, #28]	; (8002ea0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4313      	orrs	r3, r2
 8002e86:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002e88:	4b05      	ldr	r3, [pc, #20]	; (8002ea0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002e8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e92:	68fb      	ldr	r3, [r7, #12]
}
 8002e94:	bf00      	nop
 8002e96:	3714      	adds	r7, #20
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr
 8002ea0:	40023800 	.word	0x40023800

08002ea4 <LL_APB2_GRP1_EnableClock>:
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b085      	sub	sp, #20
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002eac:	4b08      	ldr	r3, [pc, #32]	; (8002ed0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002eae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002eb0:	4907      	ldr	r1, [pc, #28]	; (8002ed0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002eb8:	4b05      	ldr	r3, [pc, #20]	; (8002ed0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002eba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
}
 8002ec4:	bf00      	nop
 8002ec6:	3714      	adds	r7, #20
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr
 8002ed0:	40023800 	.word	0x40023800

08002ed4 <LL_USART_Enable>:
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	60da      	str	r2, [r3, #12]
}
 8002ee8:	bf00      	nop
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr

08002ef4 <LL_USART_ConfigAsyncMode>:
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	691b      	ldr	r3, [r3, #16]
 8002f00:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	615a      	str	r2, [r3, #20]
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b08e      	sub	sp, #56	; 0x38
 8002f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002f26:	f107 031c 	add.w	r3, r7, #28
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	601a      	str	r2, [r3, #0]
 8002f2e:	605a      	str	r2, [r3, #4]
 8002f30:	609a      	str	r2, [r3, #8]
 8002f32:	60da      	str	r2, [r3, #12]
 8002f34:	611a      	str	r2, [r3, #16]
 8002f36:	615a      	str	r2, [r3, #20]
 8002f38:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f3a:	1d3b      	adds	r3, r7, #4
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	601a      	str	r2, [r3, #0]
 8002f40:	605a      	str	r2, [r3, #4]
 8002f42:	609a      	str	r2, [r3, #8]
 8002f44:	60da      	str	r2, [r3, #12]
 8002f46:	611a      	str	r2, [r3, #16]
 8002f48:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8002f4a:	2010      	movs	r0, #16
 8002f4c:	f7ff ffaa 	bl	8002ea4 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002f50:	2001      	movs	r0, #1
 8002f52:	f7ff ff8f 	bl	8002e74 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8002f56:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002f5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002f60:	2303      	movs	r3, #3
 8002f62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f64:	2300      	movs	r3, #0
 8002f66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002f6c:	2307      	movs	r3, #7
 8002f6e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f70:	1d3b      	adds	r3, r7, #4
 8002f72:	4619      	mov	r1, r3
 8002f74:	4810      	ldr	r0, [pc, #64]	; (8002fb8 <MX_USART1_UART_Init+0x98>)
 8002f76:	f000 f951 	bl	800321c <LL_GPIO_Init>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002f7a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002f7e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002f80:	2300      	movs	r3, #0
 8002f82:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002f84:	2300      	movs	r3, #0
 8002f86:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002f8c:	230c      	movs	r3, #12
 8002f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002f90:	2300      	movs	r3, #0
 8002f92:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002f94:	2300      	movs	r3, #0
 8002f96:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8002f98:	f107 031c 	add.w	r3, r7, #28
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4807      	ldr	r0, [pc, #28]	; (8002fbc <MX_USART1_UART_Init+0x9c>)
 8002fa0:	f001 f8ca 	bl	8004138 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8002fa4:	4805      	ldr	r0, [pc, #20]	; (8002fbc <MX_USART1_UART_Init+0x9c>)
 8002fa6:	f7ff ffa5 	bl	8002ef4 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8002faa:	4804      	ldr	r0, [pc, #16]	; (8002fbc <MX_USART1_UART_Init+0x9c>)
 8002fac:	f7ff ff92 	bl	8002ed4 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002fb0:	bf00      	nop
 8002fb2:	3738      	adds	r7, #56	; 0x38
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40020000 	.word	0x40020000
 8002fbc:	40011000 	.word	0x40011000

08002fc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002fc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ff8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002fc4:	480d      	ldr	r0, [pc, #52]	; (8002ffc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002fc6:	490e      	ldr	r1, [pc, #56]	; (8003000 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002fc8:	4a0e      	ldr	r2, [pc, #56]	; (8003004 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002fca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fcc:	e002      	b.n	8002fd4 <LoopCopyDataInit>

08002fce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fd2:	3304      	adds	r3, #4

08002fd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fd8:	d3f9      	bcc.n	8002fce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fda:	4a0b      	ldr	r2, [pc, #44]	; (8003008 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002fdc:	4c0b      	ldr	r4, [pc, #44]	; (800300c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002fde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fe0:	e001      	b.n	8002fe6 <LoopFillZerobss>

08002fe2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fe2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fe4:	3204      	adds	r2, #4

08002fe6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fe6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fe8:	d3fb      	bcc.n	8002fe2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002fea:	f7ff f94f 	bl	800228c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fee:	f002 f819 	bl	8005024 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ff2:	f7fe ff23 	bl	8001e3c <main>
  bx  lr    
 8002ff6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ff8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ffc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003000:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 8003004:	0800715c 	.word	0x0800715c
  ldr r2, =_sbss
 8003008:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 800300c:	20000348 	.word	0x20000348

08003010 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003010:	e7fe      	b.n	8003010 <ADC_IRQHandler>

08003012 <LL_GPIO_SetPinMode>:
{
 8003012:	b480      	push	{r7}
 8003014:	b089      	sub	sp, #36	; 0x24
 8003016:	af00      	add	r7, sp, #0
 8003018:	60f8      	str	r0, [r7, #12]
 800301a:	60b9      	str	r1, [r7, #8]
 800301c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	fa93 f3a3 	rbit	r3, r3
 800302c:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	fab3 f383 	clz	r3, r3
 8003034:	b2db      	uxtb	r3, r3
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	2103      	movs	r1, #3
 800303a:	fa01 f303 	lsl.w	r3, r1, r3
 800303e:	43db      	mvns	r3, r3
 8003040:	401a      	ands	r2, r3
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	fa93 f3a3 	rbit	r3, r3
 800304c:	61bb      	str	r3, [r7, #24]
  return result;
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	fab3 f383 	clz	r3, r3
 8003054:	b2db      	uxtb	r3, r3
 8003056:	005b      	lsls	r3, r3, #1
 8003058:	6879      	ldr	r1, [r7, #4]
 800305a:	fa01 f303 	lsl.w	r3, r1, r3
 800305e:	431a      	orrs	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	601a      	str	r2, [r3, #0]
}
 8003064:	bf00      	nop
 8003066:	3724      	adds	r7, #36	; 0x24
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <LL_GPIO_SetPinOutputType>:
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	43db      	mvns	r3, r3
 8003084:	401a      	ands	r2, r3
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	fb01 f303 	mul.w	r3, r1, r3
 800308e:	431a      	orrs	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	605a      	str	r2, [r3, #4]
}
 8003094:	bf00      	nop
 8003096:	3714      	adds	r7, #20
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <LL_GPIO_SetPinSpeed>:
{
 80030a0:	b480      	push	{r7}
 80030a2:	b089      	sub	sp, #36	; 0x24
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	60b9      	str	r1, [r7, #8]
 80030aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	689a      	ldr	r2, [r3, #8]
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	fa93 f3a3 	rbit	r3, r3
 80030ba:	613b      	str	r3, [r7, #16]
  return result;
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	fab3 f383 	clz	r3, r3
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	005b      	lsls	r3, r3, #1
 80030c6:	2103      	movs	r1, #3
 80030c8:	fa01 f303 	lsl.w	r3, r1, r3
 80030cc:	43db      	mvns	r3, r3
 80030ce:	401a      	ands	r2, r3
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	fa93 f3a3 	rbit	r3, r3
 80030da:	61bb      	str	r3, [r7, #24]
  return result;
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	fab3 f383 	clz	r3, r3
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	6879      	ldr	r1, [r7, #4]
 80030e8:	fa01 f303 	lsl.w	r3, r1, r3
 80030ec:	431a      	orrs	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	609a      	str	r2, [r3, #8]
}
 80030f2:	bf00      	nop
 80030f4:	3724      	adds	r7, #36	; 0x24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr

080030fe <LL_GPIO_SetPinPull>:
{
 80030fe:	b480      	push	{r7}
 8003100:	b089      	sub	sp, #36	; 0x24
 8003102:	af00      	add	r7, sp, #0
 8003104:	60f8      	str	r0, [r7, #12]
 8003106:	60b9      	str	r1, [r7, #8]
 8003108:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	68da      	ldr	r2, [r3, #12]
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	fa93 f3a3 	rbit	r3, r3
 8003118:	613b      	str	r3, [r7, #16]
  return result;
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	fab3 f383 	clz	r3, r3
 8003120:	b2db      	uxtb	r3, r3
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	2103      	movs	r1, #3
 8003126:	fa01 f303 	lsl.w	r3, r1, r3
 800312a:	43db      	mvns	r3, r3
 800312c:	401a      	ands	r2, r3
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	fa93 f3a3 	rbit	r3, r3
 8003138:	61bb      	str	r3, [r7, #24]
  return result;
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	fab3 f383 	clz	r3, r3
 8003140:	b2db      	uxtb	r3, r3
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	fa01 f303 	lsl.w	r3, r1, r3
 800314a:	431a      	orrs	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	60da      	str	r2, [r3, #12]
}
 8003150:	bf00      	nop
 8003152:	3724      	adds	r7, #36	; 0x24
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <LL_GPIO_SetAFPin_0_7>:
{
 800315c:	b480      	push	{r7}
 800315e:	b089      	sub	sp, #36	; 0x24
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a1a      	ldr	r2, [r3, #32]
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	fa93 f3a3 	rbit	r3, r3
 8003176:	613b      	str	r3, [r7, #16]
  return result;
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	fab3 f383 	clz	r3, r3
 800317e:	b2db      	uxtb	r3, r3
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	210f      	movs	r1, #15
 8003184:	fa01 f303 	lsl.w	r3, r1, r3
 8003188:	43db      	mvns	r3, r3
 800318a:	401a      	ands	r2, r3
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	fa93 f3a3 	rbit	r3, r3
 8003196:	61bb      	str	r3, [r7, #24]
  return result;
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	fab3 f383 	clz	r3, r3
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	6879      	ldr	r1, [r7, #4]
 80031a4:	fa01 f303 	lsl.w	r3, r1, r3
 80031a8:	431a      	orrs	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	621a      	str	r2, [r3, #32]
}
 80031ae:	bf00      	nop
 80031b0:	3724      	adds	r7, #36	; 0x24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr

080031ba <LL_GPIO_SetAFPin_8_15>:
{
 80031ba:	b480      	push	{r7}
 80031bc:	b089      	sub	sp, #36	; 0x24
 80031be:	af00      	add	r7, sp, #0
 80031c0:	60f8      	str	r0, [r7, #12]
 80031c2:	60b9      	str	r1, [r7, #8]
 80031c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	0a1b      	lsrs	r3, r3, #8
 80031ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	fa93 f3a3 	rbit	r3, r3
 80031d6:	613b      	str	r3, [r7, #16]
  return result;
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	fab3 f383 	clz	r3, r3
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	210f      	movs	r1, #15
 80031e4:	fa01 f303 	lsl.w	r3, r1, r3
 80031e8:	43db      	mvns	r3, r3
 80031ea:	401a      	ands	r2, r3
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	0a1b      	lsrs	r3, r3, #8
 80031f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	fa93 f3a3 	rbit	r3, r3
 80031f8:	61bb      	str	r3, [r7, #24]
  return result;
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	fab3 f383 	clz	r3, r3
 8003200:	b2db      	uxtb	r3, r3
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	fa01 f303 	lsl.w	r3, r1, r3
 800320a:	431a      	orrs	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003210:	bf00      	nop
 8003212:	3724      	adds	r7, #36	; 0x24
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b088      	sub	sp, #32
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8003226:	2300      	movs	r3, #0
 8003228:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 800322a:	2300      	movs	r3, #0
 800322c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	fa93 f3a3 	rbit	r3, r3
 800323a:	613b      	str	r3, [r7, #16]
  return result;
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	fab3 f383 	clz	r3, r3
 8003242:	b2db      	uxtb	r3, r3
 8003244:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003246:	e050      	b.n	80032ea <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	2101      	movs	r1, #1
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	fa01 f303 	lsl.w	r3, r1, r3
 8003254:	4013      	ands	r3, r2
 8003256:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8003258:	69bb      	ldr	r3, [r7, #24]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d042      	beq.n	80032e4 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	2b01      	cmp	r3, #1
 8003264:	d003      	beq.n	800326e <LL_GPIO_Init+0x52>
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	2b02      	cmp	r3, #2
 800326c:	d10d      	bne.n	800328a <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	461a      	mov	r2, r3
 8003274:	69b9      	ldr	r1, [r7, #24]
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f7ff ff12 	bl	80030a0 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	461a      	mov	r2, r3
 8003282:	69b9      	ldr	r1, [r7, #24]
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff fef3 	bl	8003070 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	461a      	mov	r2, r3
 8003290:	69b9      	ldr	r1, [r7, #24]
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f7ff ff33 	bl	80030fe <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	2b02      	cmp	r3, #2
 800329e:	d11a      	bne.n	80032d6 <LL_GPIO_Init+0xba>
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	fa93 f3a3 	rbit	r3, r3
 80032aa:	60bb      	str	r3, [r7, #8]
  return result;
 80032ac:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80032ae:	fab3 f383 	clz	r3, r3
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	2b07      	cmp	r3, #7
 80032b6:	d807      	bhi.n	80032c8 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	695b      	ldr	r3, [r3, #20]
 80032bc:	461a      	mov	r2, r3
 80032be:	69b9      	ldr	r1, [r7, #24]
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f7ff ff4b 	bl	800315c <LL_GPIO_SetAFPin_0_7>
 80032c6:	e006      	b.n	80032d6 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	695b      	ldr	r3, [r3, #20]
 80032cc:	461a      	mov	r2, r3
 80032ce:	69b9      	ldr	r1, [r7, #24]
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f7ff ff72 	bl	80031ba <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	461a      	mov	r2, r3
 80032dc:	69b9      	ldr	r1, [r7, #24]
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f7ff fe97 	bl	8003012 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	3301      	adds	r3, #1
 80032e8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	fa22 f303 	lsr.w	r3, r2, r3
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1a7      	bne.n	8003248 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3720      	adds	r7, #32
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
	...

08003304 <LL_RCC_GetSysClkSource>:
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003308:	4b04      	ldr	r3, [pc, #16]	; (800331c <LL_RCC_GetSysClkSource+0x18>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f003 030c 	and.w	r3, r3, #12
}
 8003310:	4618      	mov	r0, r3
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	40023800 	.word	0x40023800

08003320 <LL_RCC_GetAHBPrescaler>:
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003324:	4b04      	ldr	r3, [pc, #16]	; (8003338 <LL_RCC_GetAHBPrescaler+0x18>)
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800332c:	4618      	mov	r0, r3
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	40023800 	.word	0x40023800

0800333c <LL_RCC_GetAPB1Prescaler>:
{
 800333c:	b480      	push	{r7}
 800333e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003340:	4b04      	ldr	r3, [pc, #16]	; (8003354 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8003348:	4618      	mov	r0, r3
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	40023800 	.word	0x40023800

08003358 <LL_RCC_GetAPB2Prescaler>:
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800335c:	4b04      	ldr	r3, [pc, #16]	; (8003370 <LL_RCC_GetAPB2Prescaler+0x18>)
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003364:	4618      	mov	r0, r3
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	40023800 	.word	0x40023800

08003374 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003378:	4b04      	ldr	r3, [pc, #16]	; (800338c <LL_RCC_PLL_GetMainSource+0x18>)
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8003380:	4618      	mov	r0, r3
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	40023800 	.word	0x40023800

08003390 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003394:	4b04      	ldr	r3, [pc, #16]	; (80033a8 <LL_RCC_PLL_GetN+0x18>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	099b      	lsrs	r3, r3, #6
 800339a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800339e:	4618      	mov	r0, r3
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr
 80033a8:	40023800 	.word	0x40023800

080033ac <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80033b0:	4b04      	ldr	r3, [pc, #16]	; (80033c4 <LL_RCC_PLL_GetP+0x18>)
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	40023800 	.word	0x40023800

080033c8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80033cc:	4b04      	ldr	r3, [pc, #16]	; (80033e0 <LL_RCC_PLL_GetDivider+0x18>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	40023800 	.word	0x40023800

080033e4 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80033ec:	f000 f820 	bl	8003430 <RCC_GetSystemClockFreq>
 80033f0:	4602      	mov	r2, r0
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f000 f840 	bl	8003480 <RCC_GetHCLKClockFreq>
 8003400:	4602      	mov	r2, r0
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	4618      	mov	r0, r3
 800340c:	f000 f84e 	bl	80034ac <RCC_GetPCLK1ClockFreq>
 8003410:	4602      	mov	r2, r0
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	4618      	mov	r0, r3
 800341c:	f000 f85a 	bl	80034d4 <RCC_GetPCLK2ClockFreq>
 8003420:	4602      	mov	r2, r0
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	60da      	str	r2, [r3, #12]
}
 8003426:	bf00      	nop
 8003428:	3708      	adds	r7, #8
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
	...

08003430 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003436:	2300      	movs	r3, #0
 8003438:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800343a:	f7ff ff63 	bl	8003304 <LL_RCC_GetSysClkSource>
 800343e:	4603      	mov	r3, r0
 8003440:	2b08      	cmp	r3, #8
 8003442:	d00c      	beq.n	800345e <RCC_GetSystemClockFreq+0x2e>
 8003444:	2b08      	cmp	r3, #8
 8003446:	d80f      	bhi.n	8003468 <RCC_GetSystemClockFreq+0x38>
 8003448:	2b00      	cmp	r3, #0
 800344a:	d002      	beq.n	8003452 <RCC_GetSystemClockFreq+0x22>
 800344c:	2b04      	cmp	r3, #4
 800344e:	d003      	beq.n	8003458 <RCC_GetSystemClockFreq+0x28>
 8003450:	e00a      	b.n	8003468 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003452:	4b09      	ldr	r3, [pc, #36]	; (8003478 <RCC_GetSystemClockFreq+0x48>)
 8003454:	607b      	str	r3, [r7, #4]
      break;
 8003456:	e00a      	b.n	800346e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003458:	4b08      	ldr	r3, [pc, #32]	; (800347c <RCC_GetSystemClockFreq+0x4c>)
 800345a:	607b      	str	r3, [r7, #4]
      break;
 800345c:	e007      	b.n	800346e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800345e:	2008      	movs	r0, #8
 8003460:	f000 f84c 	bl	80034fc <RCC_PLL_GetFreqDomain_SYS>
 8003464:	6078      	str	r0, [r7, #4]
      break;
 8003466:	e002      	b.n	800346e <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8003468:	4b03      	ldr	r3, [pc, #12]	; (8003478 <RCC_GetSystemClockFreq+0x48>)
 800346a:	607b      	str	r3, [r7, #4]
      break;
 800346c:	bf00      	nop
  }

  return frequency;
 800346e:	687b      	ldr	r3, [r7, #4]
}
 8003470:	4618      	mov	r0, r3
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	00f42400 	.word	0x00f42400
 800347c:	017d7840 	.word	0x017d7840

08003480 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003488:	f7ff ff4a 	bl	8003320 <LL_RCC_GetAHBPrescaler>
 800348c:	4603      	mov	r3, r0
 800348e:	091b      	lsrs	r3, r3, #4
 8003490:	f003 030f 	and.w	r3, r3, #15
 8003494:	4a04      	ldr	r2, [pc, #16]	; (80034a8 <RCC_GetHCLKClockFreq+0x28>)
 8003496:	5cd3      	ldrb	r3, [r2, r3]
 8003498:	461a      	mov	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	40d3      	lsrs	r3, r2
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	08006da4 	.word	0x08006da4

080034ac <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80034b4:	f7ff ff42 	bl	800333c <LL_RCC_GetAPB1Prescaler>
 80034b8:	4603      	mov	r3, r0
 80034ba:	0a9b      	lsrs	r3, r3, #10
 80034bc:	4a04      	ldr	r2, [pc, #16]	; (80034d0 <RCC_GetPCLK1ClockFreq+0x24>)
 80034be:	5cd3      	ldrb	r3, [r2, r3]
 80034c0:	461a      	mov	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	40d3      	lsrs	r3, r2
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3708      	adds	r7, #8
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	08006db4 	.word	0x08006db4

080034d4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80034dc:	f7ff ff3c 	bl	8003358 <LL_RCC_GetAPB2Prescaler>
 80034e0:	4603      	mov	r3, r0
 80034e2:	0b5b      	lsrs	r3, r3, #13
 80034e4:	4a04      	ldr	r2, [pc, #16]	; (80034f8 <RCC_GetPCLK2ClockFreq+0x24>)
 80034e6:	5cd3      	ldrb	r3, [r2, r3]
 80034e8:	461a      	mov	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	40d3      	lsrs	r3, r2
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3708      	adds	r7, #8
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	08006db4 	.word	0x08006db4

080034fc <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80034fc:	b590      	push	{r4, r7, lr}
 80034fe:	b087      	sub	sp, #28
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8003504:	2300      	movs	r3, #0
 8003506:	617b      	str	r3, [r7, #20]
 8003508:	2300      	movs	r3, #0
 800350a:	60fb      	str	r3, [r7, #12]
 800350c:	2300      	movs	r3, #0
 800350e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003510:	f7ff ff30 	bl	8003374 <LL_RCC_PLL_GetMainSource>
 8003514:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d004      	beq.n	8003526 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003522:	d003      	beq.n	800352c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8003524:	e005      	b.n	8003532 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003526:	4b12      	ldr	r3, [pc, #72]	; (8003570 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003528:	617b      	str	r3, [r7, #20]
      break;
 800352a:	e005      	b.n	8003538 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800352c:	4b11      	ldr	r3, [pc, #68]	; (8003574 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800352e:	617b      	str	r3, [r7, #20]
      break;
 8003530:	e002      	b.n	8003538 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8003532:	4b0f      	ldr	r3, [pc, #60]	; (8003570 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003534:	617b      	str	r3, [r7, #20]
      break;
 8003536:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b08      	cmp	r3, #8
 800353c:	d113      	bne.n	8003566 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800353e:	f7ff ff43 	bl	80033c8 <LL_RCC_PLL_GetDivider>
 8003542:	4602      	mov	r2, r0
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	fbb3 f4f2 	udiv	r4, r3, r2
 800354a:	f7ff ff21 	bl	8003390 <LL_RCC_PLL_GetN>
 800354e:	4603      	mov	r3, r0
 8003550:	fb03 f404 	mul.w	r4, r3, r4
 8003554:	f7ff ff2a 	bl	80033ac <LL_RCC_PLL_GetP>
 8003558:	4603      	mov	r3, r0
 800355a:	0c1b      	lsrs	r3, r3, #16
 800355c:	3301      	adds	r3, #1
 800355e:	005b      	lsls	r3, r3, #1
 8003560:	fbb4 f3f3 	udiv	r3, r4, r3
 8003564:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003566:	693b      	ldr	r3, [r7, #16]
}
 8003568:	4618      	mov	r0, r3
 800356a:	371c      	adds	r7, #28
 800356c:	46bd      	mov	sp, r7
 800356e:	bd90      	pop	{r4, r7, pc}
 8003570:	00f42400 	.word	0x00f42400
 8003574:	017d7840 	.word	0x017d7840

08003578 <LL_SPI_IsEnabled>:
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003588:	2b40      	cmp	r3, #64	; 0x40
 800358a:	d101      	bne.n	8003590 <LL_SPI_IsEnabled+0x18>
 800358c:	2301      	movs	r3, #1
 800358e:	e000      	b.n	8003592 <LL_SPI_IsEnabled+0x1a>
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <LL_SPI_SetCRCPolynomial>:
{
 800359e:	b480      	push	{r7}
 80035a0:	b083      	sub	sp, #12
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
 80035a6:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	461a      	mov	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	611a      	str	r2, [r3, #16]
}
 80035b2:	bf00      	nop
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr

080035be <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b084      	sub	sp, #16
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
 80035c6:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f7ff ffd3 	bl	8003578 <LL_SPI_IsEnabled>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d139      	bne.n	800364c <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035e0:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	6811      	ldr	r1, [r2, #0]
 80035e8:	683a      	ldr	r2, [r7, #0]
 80035ea:	6852      	ldr	r2, [r2, #4]
 80035ec:	4311      	orrs	r1, r2
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	6892      	ldr	r2, [r2, #8]
 80035f2:	4311      	orrs	r1, r2
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	68d2      	ldr	r2, [r2, #12]
 80035f8:	4311      	orrs	r1, r2
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	6912      	ldr	r2, [r2, #16]
 80035fe:	4311      	orrs	r1, r2
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	6952      	ldr	r2, [r2, #20]
 8003604:	4311      	orrs	r1, r2
 8003606:	683a      	ldr	r2, [r7, #0]
 8003608:	6992      	ldr	r2, [r2, #24]
 800360a:	4311      	orrs	r1, r2
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	69d2      	ldr	r2, [r2, #28]
 8003610:	4311      	orrs	r1, r2
 8003612:	683a      	ldr	r2, [r7, #0]
 8003614:	6a12      	ldr	r2, [r2, #32]
 8003616:	430a      	orrs	r2, r1
 8003618:	431a      	orrs	r2, r3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f023 0204 	bic.w	r2, r3, #4
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	0c1b      	lsrs	r3, r3, #16
 800362c:	431a      	orrs	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800363a:	d105      	bne.n	8003648 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	4619      	mov	r1, r3
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7ff ffab 	bl	800359e <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003648:	2300      	movs	r3, #0
 800364a:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	69db      	ldr	r3, [r3, #28]
 8003650:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	61da      	str	r2, [r3, #28]
  return status;
 8003658:	7bfb      	ldrb	r3, [r7, #15]
}
 800365a:	4618      	mov	r0, r3
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <LL_TIM_SetPrescaler>:
{
 8003662:	b480      	push	{r7}
 8003664:	b083      	sub	sp, #12
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
 800366a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003672:	bf00      	nop
 8003674:	370c      	adds	r7, #12
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr

0800367e <LL_TIM_SetAutoReload>:
{
 800367e:	b480      	push	{r7}
 8003680:	b083      	sub	sp, #12
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
 8003686:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800368e:	bf00      	nop
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <LL_TIM_SetRepetitionCounter>:
{
 800369a:	b480      	push	{r7}
 800369c:	b083      	sub	sp, #12
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
 80036a2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	683a      	ldr	r2, [r7, #0]
 80036a8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80036aa:	bf00      	nop
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr

080036b6 <LL_TIM_OC_SetCompareCH1>:
{
 80036b6:	b480      	push	{r7}
 80036b8:	b083      	sub	sp, #12
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
 80036be:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	683a      	ldr	r2, [r7, #0]
 80036c4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80036c6:	bf00      	nop
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr

080036d2 <LL_TIM_OC_SetCompareCH2>:
{
 80036d2:	b480      	push	{r7}
 80036d4:	b083      	sub	sp, #12
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
 80036da:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80036e2:	bf00      	nop
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <LL_TIM_OC_SetCompareCH3>:
{
 80036ee:	b480      	push	{r7}
 80036f0:	b083      	sub	sp, #12
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
 80036f6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80036fe:	bf00      	nop
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr

0800370a <LL_TIM_OC_SetCompareCH4>:
{
 800370a:	b480      	push	{r7}
 800370c:	b083      	sub	sp, #12
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
 8003712:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	683a      	ldr	r2, [r7, #0]
 8003718:	641a      	str	r2, [r3, #64]	; 0x40
}
 800371a:	bf00      	nop
 800371c:	370c      	adds	r7, #12
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr

08003726 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003726:	b480      	push	{r7}
 8003728:	b083      	sub	sp, #12
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	f043 0201 	orr.w	r2, r3, #1
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	615a      	str	r2, [r3, #20]
}
 800373a:	bf00      	nop
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
	...

08003748 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	4a31      	ldr	r2, [pc, #196]	; (8003820 <LL_TIM_Init+0xd8>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d00f      	beq.n	8003780 <LL_TIM_Init+0x38>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003766:	d00b      	beq.n	8003780 <LL_TIM_Init+0x38>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a2e      	ldr	r2, [pc, #184]	; (8003824 <LL_TIM_Init+0xdc>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d007      	beq.n	8003780 <LL_TIM_Init+0x38>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4a2d      	ldr	r2, [pc, #180]	; (8003828 <LL_TIM_Init+0xe0>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d003      	beq.n	8003780 <LL_TIM_Init+0x38>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a2c      	ldr	r2, [pc, #176]	; (800382c <LL_TIM_Init+0xe4>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d106      	bne.n	800378e <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	4313      	orrs	r3, r2
 800378c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a23      	ldr	r2, [pc, #140]	; (8003820 <LL_TIM_Init+0xd8>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d01b      	beq.n	80037ce <LL_TIM_Init+0x86>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800379c:	d017      	beq.n	80037ce <LL_TIM_Init+0x86>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a20      	ldr	r2, [pc, #128]	; (8003824 <LL_TIM_Init+0xdc>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d013      	beq.n	80037ce <LL_TIM_Init+0x86>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a1f      	ldr	r2, [pc, #124]	; (8003828 <LL_TIM_Init+0xe0>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d00f      	beq.n	80037ce <LL_TIM_Init+0x86>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a1e      	ldr	r2, [pc, #120]	; (800382c <LL_TIM_Init+0xe4>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d00b      	beq.n	80037ce <LL_TIM_Init+0x86>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a1d      	ldr	r2, [pc, #116]	; (8003830 <LL_TIM_Init+0xe8>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d007      	beq.n	80037ce <LL_TIM_Init+0x86>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a1c      	ldr	r2, [pc, #112]	; (8003834 <LL_TIM_Init+0xec>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d003      	beq.n	80037ce <LL_TIM_Init+0x86>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a1b      	ldr	r2, [pc, #108]	; (8003838 <LL_TIM_Init+0xf0>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d106      	bne.n	80037dc <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	4313      	orrs	r3, r2
 80037da:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	4619      	mov	r1, r3
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f7ff ff48 	bl	800367e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	881b      	ldrh	r3, [r3, #0]
 80037f2:	4619      	mov	r1, r3
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f7ff ff34 	bl	8003662 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a08      	ldr	r2, [pc, #32]	; (8003820 <LL_TIM_Init+0xd8>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d105      	bne.n	800380e <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	4619      	mov	r1, r3
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f7ff ff46 	bl	800369a <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f7ff ff89 	bl	8003726 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3710      	adds	r7, #16
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	40010000 	.word	0x40010000
 8003824:	40000400 	.word	0x40000400
 8003828:	40000800 	.word	0x40000800
 800382c:	40000c00 	.word	0x40000c00
 8003830:	40014000 	.word	0x40014000
 8003834:	40014400 	.word	0x40014400
 8003838:	40014800 	.word	0x40014800

0800383c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003852:	d027      	beq.n	80038a4 <LL_TIM_OC_Init+0x68>
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800385a:	d82a      	bhi.n	80038b2 <LL_TIM_OC_Init+0x76>
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003862:	d018      	beq.n	8003896 <LL_TIM_OC_Init+0x5a>
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800386a:	d822      	bhi.n	80038b2 <LL_TIM_OC_Init+0x76>
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d003      	beq.n	800387a <LL_TIM_OC_Init+0x3e>
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	2b10      	cmp	r3, #16
 8003876:	d007      	beq.n	8003888 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003878:	e01b      	b.n	80038b2 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800387a:	6879      	ldr	r1, [r7, #4]
 800387c:	68f8      	ldr	r0, [r7, #12]
 800387e:	f000 f867 	bl	8003950 <OC1Config>
 8003882:	4603      	mov	r3, r0
 8003884:	75fb      	strb	r3, [r7, #23]
      break;
 8003886:	e015      	b.n	80038b4 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003888:	6879      	ldr	r1, [r7, #4]
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 f8c6 	bl	8003a1c <OC2Config>
 8003890:	4603      	mov	r3, r0
 8003892:	75fb      	strb	r3, [r7, #23]
      break;
 8003894:	e00e      	b.n	80038b4 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003896:	6879      	ldr	r1, [r7, #4]
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	f000 f929 	bl	8003af0 <OC3Config>
 800389e:	4603      	mov	r3, r0
 80038a0:	75fb      	strb	r3, [r7, #23]
      break;
 80038a2:	e007      	b.n	80038b4 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	68f8      	ldr	r0, [r7, #12]
 80038a8:	f000 f98c 	bl	8003bc4 <OC4Config>
 80038ac:	4603      	mov	r3, r0
 80038ae:	75fb      	strb	r3, [r7, #23]
      break;
 80038b0:	e000      	b.n	80038b4 <LL_TIM_OC_Init+0x78>
      break;
 80038b2:	bf00      	nop
  }

  return result;
 80038b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3718      	adds	r7, #24
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 80038be:	b480      	push	{r7}
 80038c0:	b085      	sub	sp, #20
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
 80038c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 80038c8:	2300      	movs	r3, #0
 80038ca:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80038d2:	683a      	ldr	r2, [r7, #0]
 80038d4:	7b12      	ldrb	r2, [r2, #12]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4313      	orrs	r3, r2
 8003902:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	89d2      	ldrh	r2, [r2, #14]
 800390e:	4313      	orrs	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	4313      	orrs	r3, r2
 800391e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	4313      	orrs	r3, r2
 800392c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	695b      	ldr	r3, [r3, #20]
 8003938:	4313      	orrs	r3, r2
 800393a:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3714      	adds	r7, #20
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b086      	sub	sp, #24
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a1b      	ldr	r3, [r3, #32]
 800395e:	f023 0201 	bic.w	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a1b      	ldr	r3, [r3, #32]
 800396a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f023 0303 	bic.w	r3, r3, #3
 800397e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4313      	orrs	r3, r2
 800398c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	f023 0202 	bic.w	r2, r3, #2
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	4313      	orrs	r3, r2
 800399a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f023 0201 	bic.w	r2, r3, #1
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a1a      	ldr	r2, [pc, #104]	; (8003a18 <OC1Config+0xc8>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d11e      	bne.n	80039f0 <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	f023 0208 	bic.w	r2, r3, #8
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4313      	orrs	r3, r2
 80039c0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f023 0204 	bic.w	r2, r3, #4
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	4313      	orrs	r3, r2
 80039d0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	4313      	orrs	r3, r2
 80039de:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	69db      	ldr	r3, [r3, #28]
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	4313      	orrs	r3, r2
 80039ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	4619      	mov	r1, r3
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7ff fe57 	bl	80036b6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3718      	adds	r7, #24
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	40010000 	.word	0x40010000

08003a1c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b086      	sub	sp, #24
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	f023 0210 	bic.w	r2, r3, #16
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	021b      	lsls	r3, r3, #8
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f023 0220 	bic.w	r2, r3, #32
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	011b      	lsls	r3, r3, #4
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	f023 0210 	bic.w	r2, r3, #16
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	011b      	lsls	r3, r3, #4
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a1b      	ldr	r2, [pc, #108]	; (8003aec <OC2Config+0xd0>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d11f      	bne.n	8003ac4 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	019b      	lsls	r3, r3, #6
 8003a90:	4313      	orrs	r3, r2
 8003a92:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	019b      	lsls	r3, r3, #6
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	69db      	ldr	r3, [r3, #28]
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	68fa      	ldr	r2, [r7, #12]
 8003ace:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f7ff fdfb 	bl	80036d2 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003ae2:	2300      	movs	r3, #0
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3718      	adds	r7, #24
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40010000 	.word	0x40010000

08003af0 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a1b      	ldr	r3, [r3, #32]
 8003afe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a1b      	ldr	r3, [r3, #32]
 8003b0a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	69db      	ldr	r3, [r3, #28]
 8003b16:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f023 0303 	bic.w	r3, r3, #3
 8003b1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	021b      	lsls	r3, r3, #8
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	021b      	lsls	r3, r3, #8
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a1b      	ldr	r2, [pc, #108]	; (8003bc0 <OC3Config+0xd0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d11f      	bne.n	8003b96 <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	695b      	ldr	r3, [r3, #20]
 8003b60:	029b      	lsls	r3, r3, #10
 8003b62:	4313      	orrs	r3, r2
 8003b64:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	029b      	lsls	r3, r3, #10
 8003b72:	4313      	orrs	r3, r2
 8003b74:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	011b      	lsls	r3, r3, #4
 8003b82:	4313      	orrs	r3, r2
 8003b84:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	69db      	ldr	r3, [r3, #28]
 8003b90:	015b      	lsls	r3, r3, #5
 8003b92:	4313      	orrs	r3, r2
 8003b94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f7ff fda0 	bl	80036ee <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	697a      	ldr	r2, [r7, #20]
 8003bb2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3718      	adds	r7, #24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	40010000 	.word	0x40010000

08003bc4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b086      	sub	sp, #24
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a1b      	ldr	r3, [r3, #32]
 8003bde:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	021b      	lsls	r3, r3, #8
 8003c00:	4313      	orrs	r3, r2
 8003c02:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	031b      	lsls	r3, r3, #12
 8003c10:	4313      	orrs	r3, r2
 8003c12:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	031b      	lsls	r3, r3, #12
 8003c20:	4313      	orrs	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	4a0f      	ldr	r2, [pc, #60]	; (8003c64 <OC4Config+0xa0>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d107      	bne.n	8003c3c <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	019b      	lsls	r3, r3, #6
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	68fa      	ldr	r2, [r7, #12]
 8003c46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f7ff fd5b 	bl	800370a <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3718      	adds	r7, #24
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	40010000 	.word	0x40010000

08003c68 <LL_USART_IsEnabled>:
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c7c:	bf0c      	ite	eq
 8003c7e:	2301      	moveq	r3, #1
 8003c80:	2300      	movne	r3, #0
 8003c82:	b2db      	uxtb	r3, r3
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr

08003c90 <LL_USART_SetStopBitsLength>:
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	431a      	orrs	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	611a      	str	r2, [r3, #16]
}
 8003caa:	bf00      	nop
 8003cac:	370c      	adds	r7, #12
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr

08003cb6 <LL_USART_SetHWFlowCtrl>:
{
 8003cb6:	b480      	push	{r7}
 8003cb8:	b083      	sub	sp, #12
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
 8003cbe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	615a      	str	r2, [r3, #20]
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <LL_USART_SetBaudRate>:
{
 8003cdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ce0:	b0c0      	sub	sp, #256	; 0x100
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003ce8:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8003cec:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8003cf0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cfc:	f040 810c 	bne.w	8003f18 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003d00:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003d04:	2200      	movs	r2, #0
 8003d06:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003d0a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003d0e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003d12:	4622      	mov	r2, r4
 8003d14:	462b      	mov	r3, r5
 8003d16:	1891      	adds	r1, r2, r2
 8003d18:	6639      	str	r1, [r7, #96]	; 0x60
 8003d1a:	415b      	adcs	r3, r3
 8003d1c:	667b      	str	r3, [r7, #100]	; 0x64
 8003d1e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8003d22:	4621      	mov	r1, r4
 8003d24:	eb12 0801 	adds.w	r8, r2, r1
 8003d28:	4629      	mov	r1, r5
 8003d2a:	eb43 0901 	adc.w	r9, r3, r1
 8003d2e:	f04f 0200 	mov.w	r2, #0
 8003d32:	f04f 0300 	mov.w	r3, #0
 8003d36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d42:	4690      	mov	r8, r2
 8003d44:	4699      	mov	r9, r3
 8003d46:	4623      	mov	r3, r4
 8003d48:	eb18 0303 	adds.w	r3, r8, r3
 8003d4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003d50:	462b      	mov	r3, r5
 8003d52:	eb49 0303 	adc.w	r3, r9, r3
 8003d56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003d5a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003d5e:	2200      	movs	r2, #0
 8003d60:	469a      	mov	sl, r3
 8003d62:	4693      	mov	fp, r2
 8003d64:	eb1a 030a 	adds.w	r3, sl, sl
 8003d68:	65bb      	str	r3, [r7, #88]	; 0x58
 8003d6a:	eb4b 030b 	adc.w	r3, fp, fp
 8003d6e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d70:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003d74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003d78:	f7fc ff1e 	bl	8000bb8 <__aeabi_uldivmod>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	4b64      	ldr	r3, [pc, #400]	; (8003f14 <LL_USART_SetBaudRate+0x238>)
 8003d82:	fba3 2302 	umull	r2, r3, r3, r2
 8003d86:	095b      	lsrs	r3, r3, #5
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	011b      	lsls	r3, r3, #4
 8003d8c:	b29c      	uxth	r4, r3
 8003d8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003d92:	2200      	movs	r2, #0
 8003d94:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003d98:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003d9c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8003da0:	4642      	mov	r2, r8
 8003da2:	464b      	mov	r3, r9
 8003da4:	1891      	adds	r1, r2, r2
 8003da6:	6539      	str	r1, [r7, #80]	; 0x50
 8003da8:	415b      	adcs	r3, r3
 8003daa:	657b      	str	r3, [r7, #84]	; 0x54
 8003dac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003db0:	4641      	mov	r1, r8
 8003db2:	1851      	adds	r1, r2, r1
 8003db4:	64b9      	str	r1, [r7, #72]	; 0x48
 8003db6:	4649      	mov	r1, r9
 8003db8:	414b      	adcs	r3, r1
 8003dba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dbc:	f04f 0200 	mov.w	r2, #0
 8003dc0:	f04f 0300 	mov.w	r3, #0
 8003dc4:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8003dc8:	4659      	mov	r1, fp
 8003dca:	00cb      	lsls	r3, r1, #3
 8003dcc:	4651      	mov	r1, sl
 8003dce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dd2:	4651      	mov	r1, sl
 8003dd4:	00ca      	lsls	r2, r1, #3
 8003dd6:	4610      	mov	r0, r2
 8003dd8:	4619      	mov	r1, r3
 8003dda:	4603      	mov	r3, r0
 8003ddc:	4642      	mov	r2, r8
 8003dde:	189b      	adds	r3, r3, r2
 8003de0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003de4:	464b      	mov	r3, r9
 8003de6:	460a      	mov	r2, r1
 8003de8:	eb42 0303 	adc.w	r3, r2, r3
 8003dec:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003df0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003df4:	2200      	movs	r2, #0
 8003df6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003dfa:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8003dfe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8003e02:	460b      	mov	r3, r1
 8003e04:	18db      	adds	r3, r3, r3
 8003e06:	643b      	str	r3, [r7, #64]	; 0x40
 8003e08:	4613      	mov	r3, r2
 8003e0a:	eb42 0303 	adc.w	r3, r2, r3
 8003e0e:	647b      	str	r3, [r7, #68]	; 0x44
 8003e10:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003e14:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8003e18:	f7fc fece 	bl	8000bb8 <__aeabi_uldivmod>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	460b      	mov	r3, r1
 8003e20:	4611      	mov	r1, r2
 8003e22:	4b3c      	ldr	r3, [pc, #240]	; (8003f14 <LL_USART_SetBaudRate+0x238>)
 8003e24:	fba3 2301 	umull	r2, r3, r3, r1
 8003e28:	095b      	lsrs	r3, r3, #5
 8003e2a:	2264      	movs	r2, #100	; 0x64
 8003e2c:	fb02 f303 	mul.w	r3, r2, r3
 8003e30:	1acb      	subs	r3, r1, r3
 8003e32:	00db      	lsls	r3, r3, #3
 8003e34:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003e38:	4b36      	ldr	r3, [pc, #216]	; (8003f14 <LL_USART_SetBaudRate+0x238>)
 8003e3a:	fba3 2302 	umull	r2, r3, r3, r2
 8003e3e:	095b      	lsrs	r3, r3, #5
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	4423      	add	r3, r4
 8003e4e:	b29c      	uxth	r4, r3
 8003e50:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e54:	2200      	movs	r2, #0
 8003e56:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003e5a:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003e5e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8003e62:	4642      	mov	r2, r8
 8003e64:	464b      	mov	r3, r9
 8003e66:	1891      	adds	r1, r2, r2
 8003e68:	63b9      	str	r1, [r7, #56]	; 0x38
 8003e6a:	415b      	adcs	r3, r3
 8003e6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e6e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003e72:	4641      	mov	r1, r8
 8003e74:	1851      	adds	r1, r2, r1
 8003e76:	6339      	str	r1, [r7, #48]	; 0x30
 8003e78:	4649      	mov	r1, r9
 8003e7a:	414b      	adcs	r3, r1
 8003e7c:	637b      	str	r3, [r7, #52]	; 0x34
 8003e7e:	f04f 0200 	mov.w	r2, #0
 8003e82:	f04f 0300 	mov.w	r3, #0
 8003e86:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003e8a:	4659      	mov	r1, fp
 8003e8c:	00cb      	lsls	r3, r1, #3
 8003e8e:	4651      	mov	r1, sl
 8003e90:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e94:	4651      	mov	r1, sl
 8003e96:	00ca      	lsls	r2, r1, #3
 8003e98:	4610      	mov	r0, r2
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	4642      	mov	r2, r8
 8003ea0:	189b      	adds	r3, r3, r2
 8003ea2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003ea6:	464b      	mov	r3, r9
 8003ea8:	460a      	mov	r2, r1
 8003eaa:	eb42 0303 	adc.w	r3, r2, r3
 8003eae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8003eb2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003ebc:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8003ec0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	18db      	adds	r3, r3, r3
 8003ec8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003eca:	4613      	mov	r3, r2
 8003ecc:	eb42 0303 	adc.w	r3, r2, r3
 8003ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ed2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003ed6:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8003eda:	f7fc fe6d 	bl	8000bb8 <__aeabi_uldivmod>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	4b0c      	ldr	r3, [pc, #48]	; (8003f14 <LL_USART_SetBaudRate+0x238>)
 8003ee4:	fba3 1302 	umull	r1, r3, r3, r2
 8003ee8:	095b      	lsrs	r3, r3, #5
 8003eea:	2164      	movs	r1, #100	; 0x64
 8003eec:	fb01 f303 	mul.w	r3, r1, r3
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	3332      	adds	r3, #50	; 0x32
 8003ef6:	4a07      	ldr	r2, [pc, #28]	; (8003f14 <LL_USART_SetBaudRate+0x238>)
 8003ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8003efc:	095b      	lsrs	r3, r3, #5
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	f003 0307 	and.w	r3, r3, #7
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	4423      	add	r3, r4
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f10:	609a      	str	r2, [r3, #8]
}
 8003f12:	e108      	b.n	8004126 <LL_USART_SetBaudRate+0x44a>
 8003f14:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003f18:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003f22:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003f26:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8003f2a:	4642      	mov	r2, r8
 8003f2c:	464b      	mov	r3, r9
 8003f2e:	1891      	adds	r1, r2, r2
 8003f30:	6239      	str	r1, [r7, #32]
 8003f32:	415b      	adcs	r3, r3
 8003f34:	627b      	str	r3, [r7, #36]	; 0x24
 8003f36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003f3a:	4641      	mov	r1, r8
 8003f3c:	1854      	adds	r4, r2, r1
 8003f3e:	4649      	mov	r1, r9
 8003f40:	eb43 0501 	adc.w	r5, r3, r1
 8003f44:	f04f 0200 	mov.w	r2, #0
 8003f48:	f04f 0300 	mov.w	r3, #0
 8003f4c:	00eb      	lsls	r3, r5, #3
 8003f4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f52:	00e2      	lsls	r2, r4, #3
 8003f54:	4614      	mov	r4, r2
 8003f56:	461d      	mov	r5, r3
 8003f58:	4643      	mov	r3, r8
 8003f5a:	18e3      	adds	r3, r4, r3
 8003f5c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003f60:	464b      	mov	r3, r9
 8003f62:	eb45 0303 	adc.w	r3, r5, r3
 8003f66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003f6a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003f74:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003f78:	f04f 0200 	mov.w	r2, #0
 8003f7c:	f04f 0300 	mov.w	r3, #0
 8003f80:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8003f84:	4629      	mov	r1, r5
 8003f86:	008b      	lsls	r3, r1, #2
 8003f88:	4621      	mov	r1, r4
 8003f8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f8e:	4621      	mov	r1, r4
 8003f90:	008a      	lsls	r2, r1, #2
 8003f92:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003f96:	f7fc fe0f 	bl	8000bb8 <__aeabi_uldivmod>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	4b65      	ldr	r3, [pc, #404]	; (8004134 <LL_USART_SetBaudRate+0x458>)
 8003fa0:	fba3 2302 	umull	r2, r3, r3, r2
 8003fa4:	095b      	lsrs	r3, r3, #5
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	011b      	lsls	r3, r3, #4
 8003faa:	b29c      	uxth	r4, r3
 8003fac:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003fb6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003fba:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8003fbe:	4642      	mov	r2, r8
 8003fc0:	464b      	mov	r3, r9
 8003fc2:	1891      	adds	r1, r2, r2
 8003fc4:	61b9      	str	r1, [r7, #24]
 8003fc6:	415b      	adcs	r3, r3
 8003fc8:	61fb      	str	r3, [r7, #28]
 8003fca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003fce:	4641      	mov	r1, r8
 8003fd0:	1851      	adds	r1, r2, r1
 8003fd2:	6139      	str	r1, [r7, #16]
 8003fd4:	4649      	mov	r1, r9
 8003fd6:	414b      	adcs	r3, r1
 8003fd8:	617b      	str	r3, [r7, #20]
 8003fda:	f04f 0200 	mov.w	r2, #0
 8003fde:	f04f 0300 	mov.w	r3, #0
 8003fe2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fe6:	4659      	mov	r1, fp
 8003fe8:	00cb      	lsls	r3, r1, #3
 8003fea:	4651      	mov	r1, sl
 8003fec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ff0:	4651      	mov	r1, sl
 8003ff2:	00ca      	lsls	r2, r1, #3
 8003ff4:	4610      	mov	r0, r2
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	4642      	mov	r2, r8
 8003ffc:	189b      	adds	r3, r3, r2
 8003ffe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004002:	464b      	mov	r3, r9
 8004004:	460a      	mov	r2, r1
 8004006:	eb42 0303 	adc.w	r3, r2, r3
 800400a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800400e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004012:	2200      	movs	r2, #0
 8004014:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004018:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800401c:	f04f 0200 	mov.w	r2, #0
 8004020:	f04f 0300 	mov.w	r3, #0
 8004024:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8004028:	4649      	mov	r1, r9
 800402a:	008b      	lsls	r3, r1, #2
 800402c:	4641      	mov	r1, r8
 800402e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004032:	4641      	mov	r1, r8
 8004034:	008a      	lsls	r2, r1, #2
 8004036:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800403a:	f7fc fdbd 	bl	8000bb8 <__aeabi_uldivmod>
 800403e:	4602      	mov	r2, r0
 8004040:	460b      	mov	r3, r1
 8004042:	4611      	mov	r1, r2
 8004044:	4b3b      	ldr	r3, [pc, #236]	; (8004134 <LL_USART_SetBaudRate+0x458>)
 8004046:	fba3 2301 	umull	r2, r3, r3, r1
 800404a:	095b      	lsrs	r3, r3, #5
 800404c:	2264      	movs	r2, #100	; 0x64
 800404e:	fb02 f303 	mul.w	r3, r2, r3
 8004052:	1acb      	subs	r3, r1, r3
 8004054:	011b      	lsls	r3, r3, #4
 8004056:	3332      	adds	r3, #50	; 0x32
 8004058:	4a36      	ldr	r2, [pc, #216]	; (8004134 <LL_USART_SetBaudRate+0x458>)
 800405a:	fba2 2303 	umull	r2, r3, r2, r3
 800405e:	095b      	lsrs	r3, r3, #5
 8004060:	b29b      	uxth	r3, r3
 8004062:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004066:	b29b      	uxth	r3, r3
 8004068:	4423      	add	r3, r4
 800406a:	b29c      	uxth	r4, r3
 800406c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004070:	2200      	movs	r2, #0
 8004072:	67bb      	str	r3, [r7, #120]	; 0x78
 8004074:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004076:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800407a:	4642      	mov	r2, r8
 800407c:	464b      	mov	r3, r9
 800407e:	1891      	adds	r1, r2, r2
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	415b      	adcs	r3, r3
 8004084:	60fb      	str	r3, [r7, #12]
 8004086:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800408a:	4641      	mov	r1, r8
 800408c:	1851      	adds	r1, r2, r1
 800408e:	6039      	str	r1, [r7, #0]
 8004090:	4649      	mov	r1, r9
 8004092:	414b      	adcs	r3, r1
 8004094:	607b      	str	r3, [r7, #4]
 8004096:	f04f 0200 	mov.w	r2, #0
 800409a:	f04f 0300 	mov.w	r3, #0
 800409e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80040a2:	4659      	mov	r1, fp
 80040a4:	00cb      	lsls	r3, r1, #3
 80040a6:	4651      	mov	r1, sl
 80040a8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040ac:	4651      	mov	r1, sl
 80040ae:	00ca      	lsls	r2, r1, #3
 80040b0:	4610      	mov	r0, r2
 80040b2:	4619      	mov	r1, r3
 80040b4:	4603      	mov	r3, r0
 80040b6:	4642      	mov	r2, r8
 80040b8:	189b      	adds	r3, r3, r2
 80040ba:	673b      	str	r3, [r7, #112]	; 0x70
 80040bc:	464b      	mov	r3, r9
 80040be:	460a      	mov	r2, r1
 80040c0:	eb42 0303 	adc.w	r3, r2, r3
 80040c4:	677b      	str	r3, [r7, #116]	; 0x74
 80040c6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80040ca:	2200      	movs	r2, #0
 80040cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80040ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80040d0:	f04f 0200 	mov.w	r2, #0
 80040d4:	f04f 0300 	mov.w	r3, #0
 80040d8:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 80040dc:	4649      	mov	r1, r9
 80040de:	008b      	lsls	r3, r1, #2
 80040e0:	4641      	mov	r1, r8
 80040e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040e6:	4641      	mov	r1, r8
 80040e8:	008a      	lsls	r2, r1, #2
 80040ea:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80040ee:	f7fc fd63 	bl	8000bb8 <__aeabi_uldivmod>
 80040f2:	4602      	mov	r2, r0
 80040f4:	460b      	mov	r3, r1
 80040f6:	4b0f      	ldr	r3, [pc, #60]	; (8004134 <LL_USART_SetBaudRate+0x458>)
 80040f8:	fba3 1302 	umull	r1, r3, r3, r2
 80040fc:	095b      	lsrs	r3, r3, #5
 80040fe:	2164      	movs	r1, #100	; 0x64
 8004100:	fb01 f303 	mul.w	r3, r1, r3
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	011b      	lsls	r3, r3, #4
 8004108:	3332      	adds	r3, #50	; 0x32
 800410a:	4a0a      	ldr	r2, [pc, #40]	; (8004134 <LL_USART_SetBaudRate+0x458>)
 800410c:	fba2 2303 	umull	r2, r3, r2, r3
 8004110:	095b      	lsrs	r3, r3, #5
 8004112:	b29b      	uxth	r3, r3
 8004114:	f003 030f 	and.w	r3, r3, #15
 8004118:	b29b      	uxth	r3, r3
 800411a:	4423      	add	r3, r4
 800411c:	b29b      	uxth	r3, r3
 800411e:	461a      	mov	r2, r3
 8004120:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004124:	609a      	str	r2, [r3, #8]
}
 8004126:	bf00      	nop
 8004128:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800412c:	46bd      	mov	sp, r7
 800412e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004132:	bf00      	nop
 8004134:	51eb851f 	.word	0x51eb851f

08004138 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b088      	sub	sp, #32
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8004146:	2300      	movs	r3, #0
 8004148:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f7ff fd8c 	bl	8003c68 <LL_USART_IsEnabled>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d149      	bne.n	80041ea <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800415e:	f023 030c 	bic.w	r3, r3, #12
 8004162:	683a      	ldr	r2, [r7, #0]
 8004164:	6851      	ldr	r1, [r2, #4]
 8004166:	683a      	ldr	r2, [r7, #0]
 8004168:	68d2      	ldr	r2, [r2, #12]
 800416a:	4311      	orrs	r1, r2
 800416c:	683a      	ldr	r2, [r7, #0]
 800416e:	6912      	ldr	r2, [r2, #16]
 8004170:	4311      	orrs	r1, r2
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	6992      	ldr	r2, [r2, #24]
 8004176:	430a      	orrs	r2, r1
 8004178:	431a      	orrs	r2, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	4619      	mov	r1, r3
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f7ff fd83 	bl	8003c90 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	4619      	mov	r1, r3
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f7ff fd90 	bl	8003cb6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8004196:	f107 0308 	add.w	r3, r7, #8
 800419a:	4618      	mov	r0, r3
 800419c:	f7ff f922 	bl	80033e4 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a14      	ldr	r2, [pc, #80]	; (80041f4 <LL_USART_Init+0xbc>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d102      	bne.n	80041ae <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	61bb      	str	r3, [r7, #24]
 80041ac:	e00c      	b.n	80041c8 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a11      	ldr	r2, [pc, #68]	; (80041f8 <LL_USART_Init+0xc0>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d102      	bne.n	80041bc <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	61bb      	str	r3, [r7, #24]
 80041ba:	e005      	b.n	80041c8 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4a0f      	ldr	r2, [pc, #60]	; (80041fc <LL_USART_Init+0xc4>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d101      	bne.n	80041c8 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80041c8:	69bb      	ldr	r3, [r7, #24]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00d      	beq.n	80041ea <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d009      	beq.n	80041ea <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 80041d6:	2300      	movs	r3, #0
 80041d8:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	699a      	ldr	r2, [r3, #24]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	69b9      	ldr	r1, [r7, #24]
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f7ff fd79 	bl	8003cdc <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80041ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3720      	adds	r7, #32
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40011000 	.word	0x40011000
 80041f8:	40004400 	.word	0x40004400
 80041fc:	40011400 	.word	0x40011400

08004200 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004212:	4a07      	ldr	r2, [pc, #28]	; (8004230 <LL_InitTick+0x30>)
 8004214:	3b01      	subs	r3, #1
 8004216:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8004218:	4b05      	ldr	r3, [pc, #20]	; (8004230 <LL_InitTick+0x30>)
 800421a:	2200      	movs	r2, #0
 800421c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800421e:	4b04      	ldr	r3, [pc, #16]	; (8004230 <LL_InitTick+0x30>)
 8004220:	2205      	movs	r2, #5
 8004222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr
 8004230:	e000e010 	.word	0xe000e010

08004234 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800423c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f7ff ffdd 	bl	8004200 <LL_InitTick>
}
 8004246:	bf00      	nop
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
	...

08004250 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8004258:	4b0f      	ldr	r3, [pc, #60]	; (8004298 <LL_mDelay+0x48>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800425e:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004266:	d00c      	beq.n	8004282 <LL_mDelay+0x32>
  {
    Delay++;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	3301      	adds	r3, #1
 800426c:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 800426e:	e008      	b.n	8004282 <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8004270:	4b09      	ldr	r3, [pc, #36]	; (8004298 <LL_mDelay+0x48>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d002      	beq.n	8004282 <LL_mDelay+0x32>
    {
      Delay--;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	3b01      	subs	r3, #1
 8004280:	607b      	str	r3, [r7, #4]
  while (Delay)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1f3      	bne.n	8004270 <LL_mDelay+0x20>
    }
  }
}
 8004288:	bf00      	nop
 800428a:	bf00      	nop
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	e000e010 	.word	0xe000e010

0800429c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80042a4:	4a04      	ldr	r2, [pc, #16]	; (80042b8 <LL_SetSystemCoreClock+0x1c>)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6013      	str	r3, [r2, #0]
}
 80042aa:	bf00      	nop
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	20000000 	.word	0x20000000

080042bc <__cvt>:
 80042bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042c0:	ec55 4b10 	vmov	r4, r5, d0
 80042c4:	2d00      	cmp	r5, #0
 80042c6:	460e      	mov	r6, r1
 80042c8:	4619      	mov	r1, r3
 80042ca:	462b      	mov	r3, r5
 80042cc:	bfbb      	ittet	lt
 80042ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80042d2:	461d      	movlt	r5, r3
 80042d4:	2300      	movge	r3, #0
 80042d6:	232d      	movlt	r3, #45	; 0x2d
 80042d8:	700b      	strb	r3, [r1, #0]
 80042da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80042e0:	4691      	mov	r9, r2
 80042e2:	f023 0820 	bic.w	r8, r3, #32
 80042e6:	bfbc      	itt	lt
 80042e8:	4622      	movlt	r2, r4
 80042ea:	4614      	movlt	r4, r2
 80042ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80042f0:	d005      	beq.n	80042fe <__cvt+0x42>
 80042f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80042f6:	d100      	bne.n	80042fa <__cvt+0x3e>
 80042f8:	3601      	adds	r6, #1
 80042fa:	2102      	movs	r1, #2
 80042fc:	e000      	b.n	8004300 <__cvt+0x44>
 80042fe:	2103      	movs	r1, #3
 8004300:	ab03      	add	r3, sp, #12
 8004302:	9301      	str	r3, [sp, #4]
 8004304:	ab02      	add	r3, sp, #8
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	ec45 4b10 	vmov	d0, r4, r5
 800430c:	4653      	mov	r3, sl
 800430e:	4632      	mov	r2, r6
 8004310:	f000 ff36 	bl	8005180 <_dtoa_r>
 8004314:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004318:	4607      	mov	r7, r0
 800431a:	d102      	bne.n	8004322 <__cvt+0x66>
 800431c:	f019 0f01 	tst.w	r9, #1
 8004320:	d022      	beq.n	8004368 <__cvt+0xac>
 8004322:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004326:	eb07 0906 	add.w	r9, r7, r6
 800432a:	d110      	bne.n	800434e <__cvt+0x92>
 800432c:	783b      	ldrb	r3, [r7, #0]
 800432e:	2b30      	cmp	r3, #48	; 0x30
 8004330:	d10a      	bne.n	8004348 <__cvt+0x8c>
 8004332:	2200      	movs	r2, #0
 8004334:	2300      	movs	r3, #0
 8004336:	4620      	mov	r0, r4
 8004338:	4629      	mov	r1, r5
 800433a:	f7fc fbcd 	bl	8000ad8 <__aeabi_dcmpeq>
 800433e:	b918      	cbnz	r0, 8004348 <__cvt+0x8c>
 8004340:	f1c6 0601 	rsb	r6, r6, #1
 8004344:	f8ca 6000 	str.w	r6, [sl]
 8004348:	f8da 3000 	ldr.w	r3, [sl]
 800434c:	4499      	add	r9, r3
 800434e:	2200      	movs	r2, #0
 8004350:	2300      	movs	r3, #0
 8004352:	4620      	mov	r0, r4
 8004354:	4629      	mov	r1, r5
 8004356:	f7fc fbbf 	bl	8000ad8 <__aeabi_dcmpeq>
 800435a:	b108      	cbz	r0, 8004360 <__cvt+0xa4>
 800435c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004360:	2230      	movs	r2, #48	; 0x30
 8004362:	9b03      	ldr	r3, [sp, #12]
 8004364:	454b      	cmp	r3, r9
 8004366:	d307      	bcc.n	8004378 <__cvt+0xbc>
 8004368:	9b03      	ldr	r3, [sp, #12]
 800436a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800436c:	1bdb      	subs	r3, r3, r7
 800436e:	4638      	mov	r0, r7
 8004370:	6013      	str	r3, [r2, #0]
 8004372:	b004      	add	sp, #16
 8004374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004378:	1c59      	adds	r1, r3, #1
 800437a:	9103      	str	r1, [sp, #12]
 800437c:	701a      	strb	r2, [r3, #0]
 800437e:	e7f0      	b.n	8004362 <__cvt+0xa6>

08004380 <__exponent>:
 8004380:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004382:	4603      	mov	r3, r0
 8004384:	2900      	cmp	r1, #0
 8004386:	bfb8      	it	lt
 8004388:	4249      	neglt	r1, r1
 800438a:	f803 2b02 	strb.w	r2, [r3], #2
 800438e:	bfb4      	ite	lt
 8004390:	222d      	movlt	r2, #45	; 0x2d
 8004392:	222b      	movge	r2, #43	; 0x2b
 8004394:	2909      	cmp	r1, #9
 8004396:	7042      	strb	r2, [r0, #1]
 8004398:	dd2a      	ble.n	80043f0 <__exponent+0x70>
 800439a:	f10d 0207 	add.w	r2, sp, #7
 800439e:	4617      	mov	r7, r2
 80043a0:	260a      	movs	r6, #10
 80043a2:	4694      	mov	ip, r2
 80043a4:	fb91 f5f6 	sdiv	r5, r1, r6
 80043a8:	fb06 1415 	mls	r4, r6, r5, r1
 80043ac:	3430      	adds	r4, #48	; 0x30
 80043ae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80043b2:	460c      	mov	r4, r1
 80043b4:	2c63      	cmp	r4, #99	; 0x63
 80043b6:	f102 32ff 	add.w	r2, r2, #4294967295
 80043ba:	4629      	mov	r1, r5
 80043bc:	dcf1      	bgt.n	80043a2 <__exponent+0x22>
 80043be:	3130      	adds	r1, #48	; 0x30
 80043c0:	f1ac 0402 	sub.w	r4, ip, #2
 80043c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80043c8:	1c41      	adds	r1, r0, #1
 80043ca:	4622      	mov	r2, r4
 80043cc:	42ba      	cmp	r2, r7
 80043ce:	d30a      	bcc.n	80043e6 <__exponent+0x66>
 80043d0:	f10d 0209 	add.w	r2, sp, #9
 80043d4:	eba2 020c 	sub.w	r2, r2, ip
 80043d8:	42bc      	cmp	r4, r7
 80043da:	bf88      	it	hi
 80043dc:	2200      	movhi	r2, #0
 80043de:	4413      	add	r3, r2
 80043e0:	1a18      	subs	r0, r3, r0
 80043e2:	b003      	add	sp, #12
 80043e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043e6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80043ea:	f801 5f01 	strb.w	r5, [r1, #1]!
 80043ee:	e7ed      	b.n	80043cc <__exponent+0x4c>
 80043f0:	2330      	movs	r3, #48	; 0x30
 80043f2:	3130      	adds	r1, #48	; 0x30
 80043f4:	7083      	strb	r3, [r0, #2]
 80043f6:	70c1      	strb	r1, [r0, #3]
 80043f8:	1d03      	adds	r3, r0, #4
 80043fa:	e7f1      	b.n	80043e0 <__exponent+0x60>

080043fc <_printf_float>:
 80043fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004400:	ed2d 8b02 	vpush	{d8}
 8004404:	b08d      	sub	sp, #52	; 0x34
 8004406:	460c      	mov	r4, r1
 8004408:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800440c:	4616      	mov	r6, r2
 800440e:	461f      	mov	r7, r3
 8004410:	4605      	mov	r5, r0
 8004412:	f000 fdb7 	bl	8004f84 <_localeconv_r>
 8004416:	f8d0 a000 	ldr.w	sl, [r0]
 800441a:	4650      	mov	r0, sl
 800441c:	f7fb ff30 	bl	8000280 <strlen>
 8004420:	2300      	movs	r3, #0
 8004422:	930a      	str	r3, [sp, #40]	; 0x28
 8004424:	6823      	ldr	r3, [r4, #0]
 8004426:	9305      	str	r3, [sp, #20]
 8004428:	f8d8 3000 	ldr.w	r3, [r8]
 800442c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004430:	3307      	adds	r3, #7
 8004432:	f023 0307 	bic.w	r3, r3, #7
 8004436:	f103 0208 	add.w	r2, r3, #8
 800443a:	f8c8 2000 	str.w	r2, [r8]
 800443e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004442:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004446:	9307      	str	r3, [sp, #28]
 8004448:	f8cd 8018 	str.w	r8, [sp, #24]
 800444c:	ee08 0a10 	vmov	s16, r0
 8004450:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004454:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004458:	4b9e      	ldr	r3, [pc, #632]	; (80046d4 <_printf_float+0x2d8>)
 800445a:	f04f 32ff 	mov.w	r2, #4294967295
 800445e:	f7fc fb6d 	bl	8000b3c <__aeabi_dcmpun>
 8004462:	bb88      	cbnz	r0, 80044c8 <_printf_float+0xcc>
 8004464:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004468:	4b9a      	ldr	r3, [pc, #616]	; (80046d4 <_printf_float+0x2d8>)
 800446a:	f04f 32ff 	mov.w	r2, #4294967295
 800446e:	f7fc fb47 	bl	8000b00 <__aeabi_dcmple>
 8004472:	bb48      	cbnz	r0, 80044c8 <_printf_float+0xcc>
 8004474:	2200      	movs	r2, #0
 8004476:	2300      	movs	r3, #0
 8004478:	4640      	mov	r0, r8
 800447a:	4649      	mov	r1, r9
 800447c:	f7fc fb36 	bl	8000aec <__aeabi_dcmplt>
 8004480:	b110      	cbz	r0, 8004488 <_printf_float+0x8c>
 8004482:	232d      	movs	r3, #45	; 0x2d
 8004484:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004488:	4a93      	ldr	r2, [pc, #588]	; (80046d8 <_printf_float+0x2dc>)
 800448a:	4b94      	ldr	r3, [pc, #592]	; (80046dc <_printf_float+0x2e0>)
 800448c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004490:	bf94      	ite	ls
 8004492:	4690      	movls	r8, r2
 8004494:	4698      	movhi	r8, r3
 8004496:	2303      	movs	r3, #3
 8004498:	6123      	str	r3, [r4, #16]
 800449a:	9b05      	ldr	r3, [sp, #20]
 800449c:	f023 0304 	bic.w	r3, r3, #4
 80044a0:	6023      	str	r3, [r4, #0]
 80044a2:	f04f 0900 	mov.w	r9, #0
 80044a6:	9700      	str	r7, [sp, #0]
 80044a8:	4633      	mov	r3, r6
 80044aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80044ac:	4621      	mov	r1, r4
 80044ae:	4628      	mov	r0, r5
 80044b0:	f000 f9da 	bl	8004868 <_printf_common>
 80044b4:	3001      	adds	r0, #1
 80044b6:	f040 8090 	bne.w	80045da <_printf_float+0x1de>
 80044ba:	f04f 30ff 	mov.w	r0, #4294967295
 80044be:	b00d      	add	sp, #52	; 0x34
 80044c0:	ecbd 8b02 	vpop	{d8}
 80044c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044c8:	4642      	mov	r2, r8
 80044ca:	464b      	mov	r3, r9
 80044cc:	4640      	mov	r0, r8
 80044ce:	4649      	mov	r1, r9
 80044d0:	f7fc fb34 	bl	8000b3c <__aeabi_dcmpun>
 80044d4:	b140      	cbz	r0, 80044e8 <_printf_float+0xec>
 80044d6:	464b      	mov	r3, r9
 80044d8:	2b00      	cmp	r3, #0
 80044da:	bfbc      	itt	lt
 80044dc:	232d      	movlt	r3, #45	; 0x2d
 80044de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80044e2:	4a7f      	ldr	r2, [pc, #508]	; (80046e0 <_printf_float+0x2e4>)
 80044e4:	4b7f      	ldr	r3, [pc, #508]	; (80046e4 <_printf_float+0x2e8>)
 80044e6:	e7d1      	b.n	800448c <_printf_float+0x90>
 80044e8:	6863      	ldr	r3, [r4, #4]
 80044ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80044ee:	9206      	str	r2, [sp, #24]
 80044f0:	1c5a      	adds	r2, r3, #1
 80044f2:	d13f      	bne.n	8004574 <_printf_float+0x178>
 80044f4:	2306      	movs	r3, #6
 80044f6:	6063      	str	r3, [r4, #4]
 80044f8:	9b05      	ldr	r3, [sp, #20]
 80044fa:	6861      	ldr	r1, [r4, #4]
 80044fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004500:	2300      	movs	r3, #0
 8004502:	9303      	str	r3, [sp, #12]
 8004504:	ab0a      	add	r3, sp, #40	; 0x28
 8004506:	e9cd b301 	strd	fp, r3, [sp, #4]
 800450a:	ab09      	add	r3, sp, #36	; 0x24
 800450c:	ec49 8b10 	vmov	d0, r8, r9
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	6022      	str	r2, [r4, #0]
 8004514:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004518:	4628      	mov	r0, r5
 800451a:	f7ff fecf 	bl	80042bc <__cvt>
 800451e:	9b06      	ldr	r3, [sp, #24]
 8004520:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004522:	2b47      	cmp	r3, #71	; 0x47
 8004524:	4680      	mov	r8, r0
 8004526:	d108      	bne.n	800453a <_printf_float+0x13e>
 8004528:	1cc8      	adds	r0, r1, #3
 800452a:	db02      	blt.n	8004532 <_printf_float+0x136>
 800452c:	6863      	ldr	r3, [r4, #4]
 800452e:	4299      	cmp	r1, r3
 8004530:	dd41      	ble.n	80045b6 <_printf_float+0x1ba>
 8004532:	f1ab 0302 	sub.w	r3, fp, #2
 8004536:	fa5f fb83 	uxtb.w	fp, r3
 800453a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800453e:	d820      	bhi.n	8004582 <_printf_float+0x186>
 8004540:	3901      	subs	r1, #1
 8004542:	465a      	mov	r2, fp
 8004544:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004548:	9109      	str	r1, [sp, #36]	; 0x24
 800454a:	f7ff ff19 	bl	8004380 <__exponent>
 800454e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004550:	1813      	adds	r3, r2, r0
 8004552:	2a01      	cmp	r2, #1
 8004554:	4681      	mov	r9, r0
 8004556:	6123      	str	r3, [r4, #16]
 8004558:	dc02      	bgt.n	8004560 <_printf_float+0x164>
 800455a:	6822      	ldr	r2, [r4, #0]
 800455c:	07d2      	lsls	r2, r2, #31
 800455e:	d501      	bpl.n	8004564 <_printf_float+0x168>
 8004560:	3301      	adds	r3, #1
 8004562:	6123      	str	r3, [r4, #16]
 8004564:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004568:	2b00      	cmp	r3, #0
 800456a:	d09c      	beq.n	80044a6 <_printf_float+0xaa>
 800456c:	232d      	movs	r3, #45	; 0x2d
 800456e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004572:	e798      	b.n	80044a6 <_printf_float+0xaa>
 8004574:	9a06      	ldr	r2, [sp, #24]
 8004576:	2a47      	cmp	r2, #71	; 0x47
 8004578:	d1be      	bne.n	80044f8 <_printf_float+0xfc>
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1bc      	bne.n	80044f8 <_printf_float+0xfc>
 800457e:	2301      	movs	r3, #1
 8004580:	e7b9      	b.n	80044f6 <_printf_float+0xfa>
 8004582:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004586:	d118      	bne.n	80045ba <_printf_float+0x1be>
 8004588:	2900      	cmp	r1, #0
 800458a:	6863      	ldr	r3, [r4, #4]
 800458c:	dd0b      	ble.n	80045a6 <_printf_float+0x1aa>
 800458e:	6121      	str	r1, [r4, #16]
 8004590:	b913      	cbnz	r3, 8004598 <_printf_float+0x19c>
 8004592:	6822      	ldr	r2, [r4, #0]
 8004594:	07d0      	lsls	r0, r2, #31
 8004596:	d502      	bpl.n	800459e <_printf_float+0x1a2>
 8004598:	3301      	adds	r3, #1
 800459a:	440b      	add	r3, r1
 800459c:	6123      	str	r3, [r4, #16]
 800459e:	65a1      	str	r1, [r4, #88]	; 0x58
 80045a0:	f04f 0900 	mov.w	r9, #0
 80045a4:	e7de      	b.n	8004564 <_printf_float+0x168>
 80045a6:	b913      	cbnz	r3, 80045ae <_printf_float+0x1b2>
 80045a8:	6822      	ldr	r2, [r4, #0]
 80045aa:	07d2      	lsls	r2, r2, #31
 80045ac:	d501      	bpl.n	80045b2 <_printf_float+0x1b6>
 80045ae:	3302      	adds	r3, #2
 80045b0:	e7f4      	b.n	800459c <_printf_float+0x1a0>
 80045b2:	2301      	movs	r3, #1
 80045b4:	e7f2      	b.n	800459c <_printf_float+0x1a0>
 80045b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80045ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045bc:	4299      	cmp	r1, r3
 80045be:	db05      	blt.n	80045cc <_printf_float+0x1d0>
 80045c0:	6823      	ldr	r3, [r4, #0]
 80045c2:	6121      	str	r1, [r4, #16]
 80045c4:	07d8      	lsls	r0, r3, #31
 80045c6:	d5ea      	bpl.n	800459e <_printf_float+0x1a2>
 80045c8:	1c4b      	adds	r3, r1, #1
 80045ca:	e7e7      	b.n	800459c <_printf_float+0x1a0>
 80045cc:	2900      	cmp	r1, #0
 80045ce:	bfd4      	ite	le
 80045d0:	f1c1 0202 	rsble	r2, r1, #2
 80045d4:	2201      	movgt	r2, #1
 80045d6:	4413      	add	r3, r2
 80045d8:	e7e0      	b.n	800459c <_printf_float+0x1a0>
 80045da:	6823      	ldr	r3, [r4, #0]
 80045dc:	055a      	lsls	r2, r3, #21
 80045de:	d407      	bmi.n	80045f0 <_printf_float+0x1f4>
 80045e0:	6923      	ldr	r3, [r4, #16]
 80045e2:	4642      	mov	r2, r8
 80045e4:	4631      	mov	r1, r6
 80045e6:	4628      	mov	r0, r5
 80045e8:	47b8      	blx	r7
 80045ea:	3001      	adds	r0, #1
 80045ec:	d12c      	bne.n	8004648 <_printf_float+0x24c>
 80045ee:	e764      	b.n	80044ba <_printf_float+0xbe>
 80045f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80045f4:	f240 80e0 	bls.w	80047b8 <_printf_float+0x3bc>
 80045f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80045fc:	2200      	movs	r2, #0
 80045fe:	2300      	movs	r3, #0
 8004600:	f7fc fa6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8004604:	2800      	cmp	r0, #0
 8004606:	d034      	beq.n	8004672 <_printf_float+0x276>
 8004608:	4a37      	ldr	r2, [pc, #220]	; (80046e8 <_printf_float+0x2ec>)
 800460a:	2301      	movs	r3, #1
 800460c:	4631      	mov	r1, r6
 800460e:	4628      	mov	r0, r5
 8004610:	47b8      	blx	r7
 8004612:	3001      	adds	r0, #1
 8004614:	f43f af51 	beq.w	80044ba <_printf_float+0xbe>
 8004618:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800461c:	429a      	cmp	r2, r3
 800461e:	db02      	blt.n	8004626 <_printf_float+0x22a>
 8004620:	6823      	ldr	r3, [r4, #0]
 8004622:	07d8      	lsls	r0, r3, #31
 8004624:	d510      	bpl.n	8004648 <_printf_float+0x24c>
 8004626:	ee18 3a10 	vmov	r3, s16
 800462a:	4652      	mov	r2, sl
 800462c:	4631      	mov	r1, r6
 800462e:	4628      	mov	r0, r5
 8004630:	47b8      	blx	r7
 8004632:	3001      	adds	r0, #1
 8004634:	f43f af41 	beq.w	80044ba <_printf_float+0xbe>
 8004638:	f04f 0800 	mov.w	r8, #0
 800463c:	f104 091a 	add.w	r9, r4, #26
 8004640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004642:	3b01      	subs	r3, #1
 8004644:	4543      	cmp	r3, r8
 8004646:	dc09      	bgt.n	800465c <_printf_float+0x260>
 8004648:	6823      	ldr	r3, [r4, #0]
 800464a:	079b      	lsls	r3, r3, #30
 800464c:	f100 8107 	bmi.w	800485e <_printf_float+0x462>
 8004650:	68e0      	ldr	r0, [r4, #12]
 8004652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004654:	4298      	cmp	r0, r3
 8004656:	bfb8      	it	lt
 8004658:	4618      	movlt	r0, r3
 800465a:	e730      	b.n	80044be <_printf_float+0xc2>
 800465c:	2301      	movs	r3, #1
 800465e:	464a      	mov	r2, r9
 8004660:	4631      	mov	r1, r6
 8004662:	4628      	mov	r0, r5
 8004664:	47b8      	blx	r7
 8004666:	3001      	adds	r0, #1
 8004668:	f43f af27 	beq.w	80044ba <_printf_float+0xbe>
 800466c:	f108 0801 	add.w	r8, r8, #1
 8004670:	e7e6      	b.n	8004640 <_printf_float+0x244>
 8004672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004674:	2b00      	cmp	r3, #0
 8004676:	dc39      	bgt.n	80046ec <_printf_float+0x2f0>
 8004678:	4a1b      	ldr	r2, [pc, #108]	; (80046e8 <_printf_float+0x2ec>)
 800467a:	2301      	movs	r3, #1
 800467c:	4631      	mov	r1, r6
 800467e:	4628      	mov	r0, r5
 8004680:	47b8      	blx	r7
 8004682:	3001      	adds	r0, #1
 8004684:	f43f af19 	beq.w	80044ba <_printf_float+0xbe>
 8004688:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800468c:	4313      	orrs	r3, r2
 800468e:	d102      	bne.n	8004696 <_printf_float+0x29a>
 8004690:	6823      	ldr	r3, [r4, #0]
 8004692:	07d9      	lsls	r1, r3, #31
 8004694:	d5d8      	bpl.n	8004648 <_printf_float+0x24c>
 8004696:	ee18 3a10 	vmov	r3, s16
 800469a:	4652      	mov	r2, sl
 800469c:	4631      	mov	r1, r6
 800469e:	4628      	mov	r0, r5
 80046a0:	47b8      	blx	r7
 80046a2:	3001      	adds	r0, #1
 80046a4:	f43f af09 	beq.w	80044ba <_printf_float+0xbe>
 80046a8:	f04f 0900 	mov.w	r9, #0
 80046ac:	f104 0a1a 	add.w	sl, r4, #26
 80046b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046b2:	425b      	negs	r3, r3
 80046b4:	454b      	cmp	r3, r9
 80046b6:	dc01      	bgt.n	80046bc <_printf_float+0x2c0>
 80046b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046ba:	e792      	b.n	80045e2 <_printf_float+0x1e6>
 80046bc:	2301      	movs	r3, #1
 80046be:	4652      	mov	r2, sl
 80046c0:	4631      	mov	r1, r6
 80046c2:	4628      	mov	r0, r5
 80046c4:	47b8      	blx	r7
 80046c6:	3001      	adds	r0, #1
 80046c8:	f43f aef7 	beq.w	80044ba <_printf_float+0xbe>
 80046cc:	f109 0901 	add.w	r9, r9, #1
 80046d0:	e7ee      	b.n	80046b0 <_printf_float+0x2b4>
 80046d2:	bf00      	nop
 80046d4:	7fefffff 	.word	0x7fefffff
 80046d8:	08006ddb 	.word	0x08006ddb
 80046dc:	08006ddf 	.word	0x08006ddf
 80046e0:	08006de3 	.word	0x08006de3
 80046e4:	08006de7 	.word	0x08006de7
 80046e8:	08006deb 	.word	0x08006deb
 80046ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80046ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80046f0:	429a      	cmp	r2, r3
 80046f2:	bfa8      	it	ge
 80046f4:	461a      	movge	r2, r3
 80046f6:	2a00      	cmp	r2, #0
 80046f8:	4691      	mov	r9, r2
 80046fa:	dc37      	bgt.n	800476c <_printf_float+0x370>
 80046fc:	f04f 0b00 	mov.w	fp, #0
 8004700:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004704:	f104 021a 	add.w	r2, r4, #26
 8004708:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800470a:	9305      	str	r3, [sp, #20]
 800470c:	eba3 0309 	sub.w	r3, r3, r9
 8004710:	455b      	cmp	r3, fp
 8004712:	dc33      	bgt.n	800477c <_printf_float+0x380>
 8004714:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004718:	429a      	cmp	r2, r3
 800471a:	db3b      	blt.n	8004794 <_printf_float+0x398>
 800471c:	6823      	ldr	r3, [r4, #0]
 800471e:	07da      	lsls	r2, r3, #31
 8004720:	d438      	bmi.n	8004794 <_printf_float+0x398>
 8004722:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004726:	eba2 0903 	sub.w	r9, r2, r3
 800472a:	9b05      	ldr	r3, [sp, #20]
 800472c:	1ad2      	subs	r2, r2, r3
 800472e:	4591      	cmp	r9, r2
 8004730:	bfa8      	it	ge
 8004732:	4691      	movge	r9, r2
 8004734:	f1b9 0f00 	cmp.w	r9, #0
 8004738:	dc35      	bgt.n	80047a6 <_printf_float+0x3aa>
 800473a:	f04f 0800 	mov.w	r8, #0
 800473e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004742:	f104 0a1a 	add.w	sl, r4, #26
 8004746:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800474a:	1a9b      	subs	r3, r3, r2
 800474c:	eba3 0309 	sub.w	r3, r3, r9
 8004750:	4543      	cmp	r3, r8
 8004752:	f77f af79 	ble.w	8004648 <_printf_float+0x24c>
 8004756:	2301      	movs	r3, #1
 8004758:	4652      	mov	r2, sl
 800475a:	4631      	mov	r1, r6
 800475c:	4628      	mov	r0, r5
 800475e:	47b8      	blx	r7
 8004760:	3001      	adds	r0, #1
 8004762:	f43f aeaa 	beq.w	80044ba <_printf_float+0xbe>
 8004766:	f108 0801 	add.w	r8, r8, #1
 800476a:	e7ec      	b.n	8004746 <_printf_float+0x34a>
 800476c:	4613      	mov	r3, r2
 800476e:	4631      	mov	r1, r6
 8004770:	4642      	mov	r2, r8
 8004772:	4628      	mov	r0, r5
 8004774:	47b8      	blx	r7
 8004776:	3001      	adds	r0, #1
 8004778:	d1c0      	bne.n	80046fc <_printf_float+0x300>
 800477a:	e69e      	b.n	80044ba <_printf_float+0xbe>
 800477c:	2301      	movs	r3, #1
 800477e:	4631      	mov	r1, r6
 8004780:	4628      	mov	r0, r5
 8004782:	9205      	str	r2, [sp, #20]
 8004784:	47b8      	blx	r7
 8004786:	3001      	adds	r0, #1
 8004788:	f43f ae97 	beq.w	80044ba <_printf_float+0xbe>
 800478c:	9a05      	ldr	r2, [sp, #20]
 800478e:	f10b 0b01 	add.w	fp, fp, #1
 8004792:	e7b9      	b.n	8004708 <_printf_float+0x30c>
 8004794:	ee18 3a10 	vmov	r3, s16
 8004798:	4652      	mov	r2, sl
 800479a:	4631      	mov	r1, r6
 800479c:	4628      	mov	r0, r5
 800479e:	47b8      	blx	r7
 80047a0:	3001      	adds	r0, #1
 80047a2:	d1be      	bne.n	8004722 <_printf_float+0x326>
 80047a4:	e689      	b.n	80044ba <_printf_float+0xbe>
 80047a6:	9a05      	ldr	r2, [sp, #20]
 80047a8:	464b      	mov	r3, r9
 80047aa:	4442      	add	r2, r8
 80047ac:	4631      	mov	r1, r6
 80047ae:	4628      	mov	r0, r5
 80047b0:	47b8      	blx	r7
 80047b2:	3001      	adds	r0, #1
 80047b4:	d1c1      	bne.n	800473a <_printf_float+0x33e>
 80047b6:	e680      	b.n	80044ba <_printf_float+0xbe>
 80047b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047ba:	2a01      	cmp	r2, #1
 80047bc:	dc01      	bgt.n	80047c2 <_printf_float+0x3c6>
 80047be:	07db      	lsls	r3, r3, #31
 80047c0:	d53a      	bpl.n	8004838 <_printf_float+0x43c>
 80047c2:	2301      	movs	r3, #1
 80047c4:	4642      	mov	r2, r8
 80047c6:	4631      	mov	r1, r6
 80047c8:	4628      	mov	r0, r5
 80047ca:	47b8      	blx	r7
 80047cc:	3001      	adds	r0, #1
 80047ce:	f43f ae74 	beq.w	80044ba <_printf_float+0xbe>
 80047d2:	ee18 3a10 	vmov	r3, s16
 80047d6:	4652      	mov	r2, sl
 80047d8:	4631      	mov	r1, r6
 80047da:	4628      	mov	r0, r5
 80047dc:	47b8      	blx	r7
 80047de:	3001      	adds	r0, #1
 80047e0:	f43f ae6b 	beq.w	80044ba <_printf_float+0xbe>
 80047e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80047e8:	2200      	movs	r2, #0
 80047ea:	2300      	movs	r3, #0
 80047ec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80047f0:	f7fc f972 	bl	8000ad8 <__aeabi_dcmpeq>
 80047f4:	b9d8      	cbnz	r0, 800482e <_printf_float+0x432>
 80047f6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80047fa:	f108 0201 	add.w	r2, r8, #1
 80047fe:	4631      	mov	r1, r6
 8004800:	4628      	mov	r0, r5
 8004802:	47b8      	blx	r7
 8004804:	3001      	adds	r0, #1
 8004806:	d10e      	bne.n	8004826 <_printf_float+0x42a>
 8004808:	e657      	b.n	80044ba <_printf_float+0xbe>
 800480a:	2301      	movs	r3, #1
 800480c:	4652      	mov	r2, sl
 800480e:	4631      	mov	r1, r6
 8004810:	4628      	mov	r0, r5
 8004812:	47b8      	blx	r7
 8004814:	3001      	adds	r0, #1
 8004816:	f43f ae50 	beq.w	80044ba <_printf_float+0xbe>
 800481a:	f108 0801 	add.w	r8, r8, #1
 800481e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004820:	3b01      	subs	r3, #1
 8004822:	4543      	cmp	r3, r8
 8004824:	dcf1      	bgt.n	800480a <_printf_float+0x40e>
 8004826:	464b      	mov	r3, r9
 8004828:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800482c:	e6da      	b.n	80045e4 <_printf_float+0x1e8>
 800482e:	f04f 0800 	mov.w	r8, #0
 8004832:	f104 0a1a 	add.w	sl, r4, #26
 8004836:	e7f2      	b.n	800481e <_printf_float+0x422>
 8004838:	2301      	movs	r3, #1
 800483a:	4642      	mov	r2, r8
 800483c:	e7df      	b.n	80047fe <_printf_float+0x402>
 800483e:	2301      	movs	r3, #1
 8004840:	464a      	mov	r2, r9
 8004842:	4631      	mov	r1, r6
 8004844:	4628      	mov	r0, r5
 8004846:	47b8      	blx	r7
 8004848:	3001      	adds	r0, #1
 800484a:	f43f ae36 	beq.w	80044ba <_printf_float+0xbe>
 800484e:	f108 0801 	add.w	r8, r8, #1
 8004852:	68e3      	ldr	r3, [r4, #12]
 8004854:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004856:	1a5b      	subs	r3, r3, r1
 8004858:	4543      	cmp	r3, r8
 800485a:	dcf0      	bgt.n	800483e <_printf_float+0x442>
 800485c:	e6f8      	b.n	8004650 <_printf_float+0x254>
 800485e:	f04f 0800 	mov.w	r8, #0
 8004862:	f104 0919 	add.w	r9, r4, #25
 8004866:	e7f4      	b.n	8004852 <_printf_float+0x456>

08004868 <_printf_common>:
 8004868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800486c:	4616      	mov	r6, r2
 800486e:	4699      	mov	r9, r3
 8004870:	688a      	ldr	r2, [r1, #8]
 8004872:	690b      	ldr	r3, [r1, #16]
 8004874:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004878:	4293      	cmp	r3, r2
 800487a:	bfb8      	it	lt
 800487c:	4613      	movlt	r3, r2
 800487e:	6033      	str	r3, [r6, #0]
 8004880:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004884:	4607      	mov	r7, r0
 8004886:	460c      	mov	r4, r1
 8004888:	b10a      	cbz	r2, 800488e <_printf_common+0x26>
 800488a:	3301      	adds	r3, #1
 800488c:	6033      	str	r3, [r6, #0]
 800488e:	6823      	ldr	r3, [r4, #0]
 8004890:	0699      	lsls	r1, r3, #26
 8004892:	bf42      	ittt	mi
 8004894:	6833      	ldrmi	r3, [r6, #0]
 8004896:	3302      	addmi	r3, #2
 8004898:	6033      	strmi	r3, [r6, #0]
 800489a:	6825      	ldr	r5, [r4, #0]
 800489c:	f015 0506 	ands.w	r5, r5, #6
 80048a0:	d106      	bne.n	80048b0 <_printf_common+0x48>
 80048a2:	f104 0a19 	add.w	sl, r4, #25
 80048a6:	68e3      	ldr	r3, [r4, #12]
 80048a8:	6832      	ldr	r2, [r6, #0]
 80048aa:	1a9b      	subs	r3, r3, r2
 80048ac:	42ab      	cmp	r3, r5
 80048ae:	dc26      	bgt.n	80048fe <_printf_common+0x96>
 80048b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80048b4:	1e13      	subs	r3, r2, #0
 80048b6:	6822      	ldr	r2, [r4, #0]
 80048b8:	bf18      	it	ne
 80048ba:	2301      	movne	r3, #1
 80048bc:	0692      	lsls	r2, r2, #26
 80048be:	d42b      	bmi.n	8004918 <_printf_common+0xb0>
 80048c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048c4:	4649      	mov	r1, r9
 80048c6:	4638      	mov	r0, r7
 80048c8:	47c0      	blx	r8
 80048ca:	3001      	adds	r0, #1
 80048cc:	d01e      	beq.n	800490c <_printf_common+0xa4>
 80048ce:	6823      	ldr	r3, [r4, #0]
 80048d0:	6922      	ldr	r2, [r4, #16]
 80048d2:	f003 0306 	and.w	r3, r3, #6
 80048d6:	2b04      	cmp	r3, #4
 80048d8:	bf02      	ittt	eq
 80048da:	68e5      	ldreq	r5, [r4, #12]
 80048dc:	6833      	ldreq	r3, [r6, #0]
 80048de:	1aed      	subeq	r5, r5, r3
 80048e0:	68a3      	ldr	r3, [r4, #8]
 80048e2:	bf0c      	ite	eq
 80048e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048e8:	2500      	movne	r5, #0
 80048ea:	4293      	cmp	r3, r2
 80048ec:	bfc4      	itt	gt
 80048ee:	1a9b      	subgt	r3, r3, r2
 80048f0:	18ed      	addgt	r5, r5, r3
 80048f2:	2600      	movs	r6, #0
 80048f4:	341a      	adds	r4, #26
 80048f6:	42b5      	cmp	r5, r6
 80048f8:	d11a      	bne.n	8004930 <_printf_common+0xc8>
 80048fa:	2000      	movs	r0, #0
 80048fc:	e008      	b.n	8004910 <_printf_common+0xa8>
 80048fe:	2301      	movs	r3, #1
 8004900:	4652      	mov	r2, sl
 8004902:	4649      	mov	r1, r9
 8004904:	4638      	mov	r0, r7
 8004906:	47c0      	blx	r8
 8004908:	3001      	adds	r0, #1
 800490a:	d103      	bne.n	8004914 <_printf_common+0xac>
 800490c:	f04f 30ff 	mov.w	r0, #4294967295
 8004910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004914:	3501      	adds	r5, #1
 8004916:	e7c6      	b.n	80048a6 <_printf_common+0x3e>
 8004918:	18e1      	adds	r1, r4, r3
 800491a:	1c5a      	adds	r2, r3, #1
 800491c:	2030      	movs	r0, #48	; 0x30
 800491e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004922:	4422      	add	r2, r4
 8004924:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004928:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800492c:	3302      	adds	r3, #2
 800492e:	e7c7      	b.n	80048c0 <_printf_common+0x58>
 8004930:	2301      	movs	r3, #1
 8004932:	4622      	mov	r2, r4
 8004934:	4649      	mov	r1, r9
 8004936:	4638      	mov	r0, r7
 8004938:	47c0      	blx	r8
 800493a:	3001      	adds	r0, #1
 800493c:	d0e6      	beq.n	800490c <_printf_common+0xa4>
 800493e:	3601      	adds	r6, #1
 8004940:	e7d9      	b.n	80048f6 <_printf_common+0x8e>
	...

08004944 <_printf_i>:
 8004944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004948:	7e0f      	ldrb	r7, [r1, #24]
 800494a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800494c:	2f78      	cmp	r7, #120	; 0x78
 800494e:	4691      	mov	r9, r2
 8004950:	4680      	mov	r8, r0
 8004952:	460c      	mov	r4, r1
 8004954:	469a      	mov	sl, r3
 8004956:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800495a:	d807      	bhi.n	800496c <_printf_i+0x28>
 800495c:	2f62      	cmp	r7, #98	; 0x62
 800495e:	d80a      	bhi.n	8004976 <_printf_i+0x32>
 8004960:	2f00      	cmp	r7, #0
 8004962:	f000 80d4 	beq.w	8004b0e <_printf_i+0x1ca>
 8004966:	2f58      	cmp	r7, #88	; 0x58
 8004968:	f000 80c0 	beq.w	8004aec <_printf_i+0x1a8>
 800496c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004970:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004974:	e03a      	b.n	80049ec <_printf_i+0xa8>
 8004976:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800497a:	2b15      	cmp	r3, #21
 800497c:	d8f6      	bhi.n	800496c <_printf_i+0x28>
 800497e:	a101      	add	r1, pc, #4	; (adr r1, 8004984 <_printf_i+0x40>)
 8004980:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004984:	080049dd 	.word	0x080049dd
 8004988:	080049f1 	.word	0x080049f1
 800498c:	0800496d 	.word	0x0800496d
 8004990:	0800496d 	.word	0x0800496d
 8004994:	0800496d 	.word	0x0800496d
 8004998:	0800496d 	.word	0x0800496d
 800499c:	080049f1 	.word	0x080049f1
 80049a0:	0800496d 	.word	0x0800496d
 80049a4:	0800496d 	.word	0x0800496d
 80049a8:	0800496d 	.word	0x0800496d
 80049ac:	0800496d 	.word	0x0800496d
 80049b0:	08004af5 	.word	0x08004af5
 80049b4:	08004a1d 	.word	0x08004a1d
 80049b8:	08004aaf 	.word	0x08004aaf
 80049bc:	0800496d 	.word	0x0800496d
 80049c0:	0800496d 	.word	0x0800496d
 80049c4:	08004b17 	.word	0x08004b17
 80049c8:	0800496d 	.word	0x0800496d
 80049cc:	08004a1d 	.word	0x08004a1d
 80049d0:	0800496d 	.word	0x0800496d
 80049d4:	0800496d 	.word	0x0800496d
 80049d8:	08004ab7 	.word	0x08004ab7
 80049dc:	682b      	ldr	r3, [r5, #0]
 80049de:	1d1a      	adds	r2, r3, #4
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	602a      	str	r2, [r5, #0]
 80049e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80049ec:	2301      	movs	r3, #1
 80049ee:	e09f      	b.n	8004b30 <_printf_i+0x1ec>
 80049f0:	6820      	ldr	r0, [r4, #0]
 80049f2:	682b      	ldr	r3, [r5, #0]
 80049f4:	0607      	lsls	r7, r0, #24
 80049f6:	f103 0104 	add.w	r1, r3, #4
 80049fa:	6029      	str	r1, [r5, #0]
 80049fc:	d501      	bpl.n	8004a02 <_printf_i+0xbe>
 80049fe:	681e      	ldr	r6, [r3, #0]
 8004a00:	e003      	b.n	8004a0a <_printf_i+0xc6>
 8004a02:	0646      	lsls	r6, r0, #25
 8004a04:	d5fb      	bpl.n	80049fe <_printf_i+0xba>
 8004a06:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004a0a:	2e00      	cmp	r6, #0
 8004a0c:	da03      	bge.n	8004a16 <_printf_i+0xd2>
 8004a0e:	232d      	movs	r3, #45	; 0x2d
 8004a10:	4276      	negs	r6, r6
 8004a12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a16:	485a      	ldr	r0, [pc, #360]	; (8004b80 <_printf_i+0x23c>)
 8004a18:	230a      	movs	r3, #10
 8004a1a:	e012      	b.n	8004a42 <_printf_i+0xfe>
 8004a1c:	682b      	ldr	r3, [r5, #0]
 8004a1e:	6820      	ldr	r0, [r4, #0]
 8004a20:	1d19      	adds	r1, r3, #4
 8004a22:	6029      	str	r1, [r5, #0]
 8004a24:	0605      	lsls	r5, r0, #24
 8004a26:	d501      	bpl.n	8004a2c <_printf_i+0xe8>
 8004a28:	681e      	ldr	r6, [r3, #0]
 8004a2a:	e002      	b.n	8004a32 <_printf_i+0xee>
 8004a2c:	0641      	lsls	r1, r0, #25
 8004a2e:	d5fb      	bpl.n	8004a28 <_printf_i+0xe4>
 8004a30:	881e      	ldrh	r6, [r3, #0]
 8004a32:	4853      	ldr	r0, [pc, #332]	; (8004b80 <_printf_i+0x23c>)
 8004a34:	2f6f      	cmp	r7, #111	; 0x6f
 8004a36:	bf0c      	ite	eq
 8004a38:	2308      	moveq	r3, #8
 8004a3a:	230a      	movne	r3, #10
 8004a3c:	2100      	movs	r1, #0
 8004a3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a42:	6865      	ldr	r5, [r4, #4]
 8004a44:	60a5      	str	r5, [r4, #8]
 8004a46:	2d00      	cmp	r5, #0
 8004a48:	bfa2      	ittt	ge
 8004a4a:	6821      	ldrge	r1, [r4, #0]
 8004a4c:	f021 0104 	bicge.w	r1, r1, #4
 8004a50:	6021      	strge	r1, [r4, #0]
 8004a52:	b90e      	cbnz	r6, 8004a58 <_printf_i+0x114>
 8004a54:	2d00      	cmp	r5, #0
 8004a56:	d04b      	beq.n	8004af0 <_printf_i+0x1ac>
 8004a58:	4615      	mov	r5, r2
 8004a5a:	fbb6 f1f3 	udiv	r1, r6, r3
 8004a5e:	fb03 6711 	mls	r7, r3, r1, r6
 8004a62:	5dc7      	ldrb	r7, [r0, r7]
 8004a64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004a68:	4637      	mov	r7, r6
 8004a6a:	42bb      	cmp	r3, r7
 8004a6c:	460e      	mov	r6, r1
 8004a6e:	d9f4      	bls.n	8004a5a <_printf_i+0x116>
 8004a70:	2b08      	cmp	r3, #8
 8004a72:	d10b      	bne.n	8004a8c <_printf_i+0x148>
 8004a74:	6823      	ldr	r3, [r4, #0]
 8004a76:	07de      	lsls	r6, r3, #31
 8004a78:	d508      	bpl.n	8004a8c <_printf_i+0x148>
 8004a7a:	6923      	ldr	r3, [r4, #16]
 8004a7c:	6861      	ldr	r1, [r4, #4]
 8004a7e:	4299      	cmp	r1, r3
 8004a80:	bfde      	ittt	le
 8004a82:	2330      	movle	r3, #48	; 0x30
 8004a84:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a88:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004a8c:	1b52      	subs	r2, r2, r5
 8004a8e:	6122      	str	r2, [r4, #16]
 8004a90:	f8cd a000 	str.w	sl, [sp]
 8004a94:	464b      	mov	r3, r9
 8004a96:	aa03      	add	r2, sp, #12
 8004a98:	4621      	mov	r1, r4
 8004a9a:	4640      	mov	r0, r8
 8004a9c:	f7ff fee4 	bl	8004868 <_printf_common>
 8004aa0:	3001      	adds	r0, #1
 8004aa2:	d14a      	bne.n	8004b3a <_printf_i+0x1f6>
 8004aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8004aa8:	b004      	add	sp, #16
 8004aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aae:	6823      	ldr	r3, [r4, #0]
 8004ab0:	f043 0320 	orr.w	r3, r3, #32
 8004ab4:	6023      	str	r3, [r4, #0]
 8004ab6:	4833      	ldr	r0, [pc, #204]	; (8004b84 <_printf_i+0x240>)
 8004ab8:	2778      	movs	r7, #120	; 0x78
 8004aba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004abe:	6823      	ldr	r3, [r4, #0]
 8004ac0:	6829      	ldr	r1, [r5, #0]
 8004ac2:	061f      	lsls	r7, r3, #24
 8004ac4:	f851 6b04 	ldr.w	r6, [r1], #4
 8004ac8:	d402      	bmi.n	8004ad0 <_printf_i+0x18c>
 8004aca:	065f      	lsls	r7, r3, #25
 8004acc:	bf48      	it	mi
 8004ace:	b2b6      	uxthmi	r6, r6
 8004ad0:	07df      	lsls	r7, r3, #31
 8004ad2:	bf48      	it	mi
 8004ad4:	f043 0320 	orrmi.w	r3, r3, #32
 8004ad8:	6029      	str	r1, [r5, #0]
 8004ada:	bf48      	it	mi
 8004adc:	6023      	strmi	r3, [r4, #0]
 8004ade:	b91e      	cbnz	r6, 8004ae8 <_printf_i+0x1a4>
 8004ae0:	6823      	ldr	r3, [r4, #0]
 8004ae2:	f023 0320 	bic.w	r3, r3, #32
 8004ae6:	6023      	str	r3, [r4, #0]
 8004ae8:	2310      	movs	r3, #16
 8004aea:	e7a7      	b.n	8004a3c <_printf_i+0xf8>
 8004aec:	4824      	ldr	r0, [pc, #144]	; (8004b80 <_printf_i+0x23c>)
 8004aee:	e7e4      	b.n	8004aba <_printf_i+0x176>
 8004af0:	4615      	mov	r5, r2
 8004af2:	e7bd      	b.n	8004a70 <_printf_i+0x12c>
 8004af4:	682b      	ldr	r3, [r5, #0]
 8004af6:	6826      	ldr	r6, [r4, #0]
 8004af8:	6961      	ldr	r1, [r4, #20]
 8004afa:	1d18      	adds	r0, r3, #4
 8004afc:	6028      	str	r0, [r5, #0]
 8004afe:	0635      	lsls	r5, r6, #24
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	d501      	bpl.n	8004b08 <_printf_i+0x1c4>
 8004b04:	6019      	str	r1, [r3, #0]
 8004b06:	e002      	b.n	8004b0e <_printf_i+0x1ca>
 8004b08:	0670      	lsls	r0, r6, #25
 8004b0a:	d5fb      	bpl.n	8004b04 <_printf_i+0x1c0>
 8004b0c:	8019      	strh	r1, [r3, #0]
 8004b0e:	2300      	movs	r3, #0
 8004b10:	6123      	str	r3, [r4, #16]
 8004b12:	4615      	mov	r5, r2
 8004b14:	e7bc      	b.n	8004a90 <_printf_i+0x14c>
 8004b16:	682b      	ldr	r3, [r5, #0]
 8004b18:	1d1a      	adds	r2, r3, #4
 8004b1a:	602a      	str	r2, [r5, #0]
 8004b1c:	681d      	ldr	r5, [r3, #0]
 8004b1e:	6862      	ldr	r2, [r4, #4]
 8004b20:	2100      	movs	r1, #0
 8004b22:	4628      	mov	r0, r5
 8004b24:	f7fb fb5c 	bl	80001e0 <memchr>
 8004b28:	b108      	cbz	r0, 8004b2e <_printf_i+0x1ea>
 8004b2a:	1b40      	subs	r0, r0, r5
 8004b2c:	6060      	str	r0, [r4, #4]
 8004b2e:	6863      	ldr	r3, [r4, #4]
 8004b30:	6123      	str	r3, [r4, #16]
 8004b32:	2300      	movs	r3, #0
 8004b34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b38:	e7aa      	b.n	8004a90 <_printf_i+0x14c>
 8004b3a:	6923      	ldr	r3, [r4, #16]
 8004b3c:	462a      	mov	r2, r5
 8004b3e:	4649      	mov	r1, r9
 8004b40:	4640      	mov	r0, r8
 8004b42:	47d0      	blx	sl
 8004b44:	3001      	adds	r0, #1
 8004b46:	d0ad      	beq.n	8004aa4 <_printf_i+0x160>
 8004b48:	6823      	ldr	r3, [r4, #0]
 8004b4a:	079b      	lsls	r3, r3, #30
 8004b4c:	d413      	bmi.n	8004b76 <_printf_i+0x232>
 8004b4e:	68e0      	ldr	r0, [r4, #12]
 8004b50:	9b03      	ldr	r3, [sp, #12]
 8004b52:	4298      	cmp	r0, r3
 8004b54:	bfb8      	it	lt
 8004b56:	4618      	movlt	r0, r3
 8004b58:	e7a6      	b.n	8004aa8 <_printf_i+0x164>
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	4632      	mov	r2, r6
 8004b5e:	4649      	mov	r1, r9
 8004b60:	4640      	mov	r0, r8
 8004b62:	47d0      	blx	sl
 8004b64:	3001      	adds	r0, #1
 8004b66:	d09d      	beq.n	8004aa4 <_printf_i+0x160>
 8004b68:	3501      	adds	r5, #1
 8004b6a:	68e3      	ldr	r3, [r4, #12]
 8004b6c:	9903      	ldr	r1, [sp, #12]
 8004b6e:	1a5b      	subs	r3, r3, r1
 8004b70:	42ab      	cmp	r3, r5
 8004b72:	dcf2      	bgt.n	8004b5a <_printf_i+0x216>
 8004b74:	e7eb      	b.n	8004b4e <_printf_i+0x20a>
 8004b76:	2500      	movs	r5, #0
 8004b78:	f104 0619 	add.w	r6, r4, #25
 8004b7c:	e7f5      	b.n	8004b6a <_printf_i+0x226>
 8004b7e:	bf00      	nop
 8004b80:	08006ded 	.word	0x08006ded
 8004b84:	08006dfe 	.word	0x08006dfe

08004b88 <std>:
 8004b88:	2300      	movs	r3, #0
 8004b8a:	b510      	push	{r4, lr}
 8004b8c:	4604      	mov	r4, r0
 8004b8e:	e9c0 3300 	strd	r3, r3, [r0]
 8004b92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b96:	6083      	str	r3, [r0, #8]
 8004b98:	8181      	strh	r1, [r0, #12]
 8004b9a:	6643      	str	r3, [r0, #100]	; 0x64
 8004b9c:	81c2      	strh	r2, [r0, #14]
 8004b9e:	6183      	str	r3, [r0, #24]
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	2208      	movs	r2, #8
 8004ba4:	305c      	adds	r0, #92	; 0x5c
 8004ba6:	f000 f9e5 	bl	8004f74 <memset>
 8004baa:	4b05      	ldr	r3, [pc, #20]	; (8004bc0 <std+0x38>)
 8004bac:	6263      	str	r3, [r4, #36]	; 0x24
 8004bae:	4b05      	ldr	r3, [pc, #20]	; (8004bc4 <std+0x3c>)
 8004bb0:	62a3      	str	r3, [r4, #40]	; 0x28
 8004bb2:	4b05      	ldr	r3, [pc, #20]	; (8004bc8 <std+0x40>)
 8004bb4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004bb6:	4b05      	ldr	r3, [pc, #20]	; (8004bcc <std+0x44>)
 8004bb8:	6224      	str	r4, [r4, #32]
 8004bba:	6323      	str	r3, [r4, #48]	; 0x30
 8004bbc:	bd10      	pop	{r4, pc}
 8004bbe:	bf00      	nop
 8004bc0:	08004dc5 	.word	0x08004dc5
 8004bc4:	08004de7 	.word	0x08004de7
 8004bc8:	08004e1f 	.word	0x08004e1f
 8004bcc:	08004e43 	.word	0x08004e43

08004bd0 <stdio_exit_handler>:
 8004bd0:	4a02      	ldr	r2, [pc, #8]	; (8004bdc <stdio_exit_handler+0xc>)
 8004bd2:	4903      	ldr	r1, [pc, #12]	; (8004be0 <stdio_exit_handler+0x10>)
 8004bd4:	4803      	ldr	r0, [pc, #12]	; (8004be4 <stdio_exit_handler+0x14>)
 8004bd6:	f000 b869 	b.w	8004cac <_fwalk_sglue>
 8004bda:	bf00      	nop
 8004bdc:	20000004 	.word	0x20000004
 8004be0:	080069f1 	.word	0x080069f1
 8004be4:	20000010 	.word	0x20000010

08004be8 <cleanup_stdio>:
 8004be8:	6841      	ldr	r1, [r0, #4]
 8004bea:	4b0c      	ldr	r3, [pc, #48]	; (8004c1c <cleanup_stdio+0x34>)
 8004bec:	4299      	cmp	r1, r3
 8004bee:	b510      	push	{r4, lr}
 8004bf0:	4604      	mov	r4, r0
 8004bf2:	d001      	beq.n	8004bf8 <cleanup_stdio+0x10>
 8004bf4:	f001 fefc 	bl	80069f0 <_fflush_r>
 8004bf8:	68a1      	ldr	r1, [r4, #8]
 8004bfa:	4b09      	ldr	r3, [pc, #36]	; (8004c20 <cleanup_stdio+0x38>)
 8004bfc:	4299      	cmp	r1, r3
 8004bfe:	d002      	beq.n	8004c06 <cleanup_stdio+0x1e>
 8004c00:	4620      	mov	r0, r4
 8004c02:	f001 fef5 	bl	80069f0 <_fflush_r>
 8004c06:	68e1      	ldr	r1, [r4, #12]
 8004c08:	4b06      	ldr	r3, [pc, #24]	; (8004c24 <cleanup_stdio+0x3c>)
 8004c0a:	4299      	cmp	r1, r3
 8004c0c:	d004      	beq.n	8004c18 <cleanup_stdio+0x30>
 8004c0e:	4620      	mov	r0, r4
 8004c10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c14:	f001 beec 	b.w	80069f0 <_fflush_r>
 8004c18:	bd10      	pop	{r4, pc}
 8004c1a:	bf00      	nop
 8004c1c:	200001fc 	.word	0x200001fc
 8004c20:	20000264 	.word	0x20000264
 8004c24:	200002cc 	.word	0x200002cc

08004c28 <global_stdio_init.part.0>:
 8004c28:	b510      	push	{r4, lr}
 8004c2a:	4b0b      	ldr	r3, [pc, #44]	; (8004c58 <global_stdio_init.part.0+0x30>)
 8004c2c:	4c0b      	ldr	r4, [pc, #44]	; (8004c5c <global_stdio_init.part.0+0x34>)
 8004c2e:	4a0c      	ldr	r2, [pc, #48]	; (8004c60 <global_stdio_init.part.0+0x38>)
 8004c30:	601a      	str	r2, [r3, #0]
 8004c32:	4620      	mov	r0, r4
 8004c34:	2200      	movs	r2, #0
 8004c36:	2104      	movs	r1, #4
 8004c38:	f7ff ffa6 	bl	8004b88 <std>
 8004c3c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004c40:	2201      	movs	r2, #1
 8004c42:	2109      	movs	r1, #9
 8004c44:	f7ff ffa0 	bl	8004b88 <std>
 8004c48:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004c4c:	2202      	movs	r2, #2
 8004c4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c52:	2112      	movs	r1, #18
 8004c54:	f7ff bf98 	b.w	8004b88 <std>
 8004c58:	20000334 	.word	0x20000334
 8004c5c:	200001fc 	.word	0x200001fc
 8004c60:	08004bd1 	.word	0x08004bd1

08004c64 <__sfp_lock_acquire>:
 8004c64:	4801      	ldr	r0, [pc, #4]	; (8004c6c <__sfp_lock_acquire+0x8>)
 8004c66:	f000 ba01 	b.w	800506c <__retarget_lock_acquire_recursive>
 8004c6a:	bf00      	nop
 8004c6c:	2000033d 	.word	0x2000033d

08004c70 <__sfp_lock_release>:
 8004c70:	4801      	ldr	r0, [pc, #4]	; (8004c78 <__sfp_lock_release+0x8>)
 8004c72:	f000 b9fc 	b.w	800506e <__retarget_lock_release_recursive>
 8004c76:	bf00      	nop
 8004c78:	2000033d 	.word	0x2000033d

08004c7c <__sinit>:
 8004c7c:	b510      	push	{r4, lr}
 8004c7e:	4604      	mov	r4, r0
 8004c80:	f7ff fff0 	bl	8004c64 <__sfp_lock_acquire>
 8004c84:	6a23      	ldr	r3, [r4, #32]
 8004c86:	b11b      	cbz	r3, 8004c90 <__sinit+0x14>
 8004c88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c8c:	f7ff bff0 	b.w	8004c70 <__sfp_lock_release>
 8004c90:	4b04      	ldr	r3, [pc, #16]	; (8004ca4 <__sinit+0x28>)
 8004c92:	6223      	str	r3, [r4, #32]
 8004c94:	4b04      	ldr	r3, [pc, #16]	; (8004ca8 <__sinit+0x2c>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d1f5      	bne.n	8004c88 <__sinit+0xc>
 8004c9c:	f7ff ffc4 	bl	8004c28 <global_stdio_init.part.0>
 8004ca0:	e7f2      	b.n	8004c88 <__sinit+0xc>
 8004ca2:	bf00      	nop
 8004ca4:	08004be9 	.word	0x08004be9
 8004ca8:	20000334 	.word	0x20000334

08004cac <_fwalk_sglue>:
 8004cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cb0:	4607      	mov	r7, r0
 8004cb2:	4688      	mov	r8, r1
 8004cb4:	4614      	mov	r4, r2
 8004cb6:	2600      	movs	r6, #0
 8004cb8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004cbc:	f1b9 0901 	subs.w	r9, r9, #1
 8004cc0:	d505      	bpl.n	8004cce <_fwalk_sglue+0x22>
 8004cc2:	6824      	ldr	r4, [r4, #0]
 8004cc4:	2c00      	cmp	r4, #0
 8004cc6:	d1f7      	bne.n	8004cb8 <_fwalk_sglue+0xc>
 8004cc8:	4630      	mov	r0, r6
 8004cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cce:	89ab      	ldrh	r3, [r5, #12]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d907      	bls.n	8004ce4 <_fwalk_sglue+0x38>
 8004cd4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004cd8:	3301      	adds	r3, #1
 8004cda:	d003      	beq.n	8004ce4 <_fwalk_sglue+0x38>
 8004cdc:	4629      	mov	r1, r5
 8004cde:	4638      	mov	r0, r7
 8004ce0:	47c0      	blx	r8
 8004ce2:	4306      	orrs	r6, r0
 8004ce4:	3568      	adds	r5, #104	; 0x68
 8004ce6:	e7e9      	b.n	8004cbc <_fwalk_sglue+0x10>

08004ce8 <iprintf>:
 8004ce8:	b40f      	push	{r0, r1, r2, r3}
 8004cea:	b507      	push	{r0, r1, r2, lr}
 8004cec:	4906      	ldr	r1, [pc, #24]	; (8004d08 <iprintf+0x20>)
 8004cee:	ab04      	add	r3, sp, #16
 8004cf0:	6808      	ldr	r0, [r1, #0]
 8004cf2:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cf6:	6881      	ldr	r1, [r0, #8]
 8004cf8:	9301      	str	r3, [sp, #4]
 8004cfa:	f001 fcd9 	bl	80066b0 <_vfiprintf_r>
 8004cfe:	b003      	add	sp, #12
 8004d00:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d04:	b004      	add	sp, #16
 8004d06:	4770      	bx	lr
 8004d08:	2000005c 	.word	0x2000005c

08004d0c <_puts_r>:
 8004d0c:	6a03      	ldr	r3, [r0, #32]
 8004d0e:	b570      	push	{r4, r5, r6, lr}
 8004d10:	6884      	ldr	r4, [r0, #8]
 8004d12:	4605      	mov	r5, r0
 8004d14:	460e      	mov	r6, r1
 8004d16:	b90b      	cbnz	r3, 8004d1c <_puts_r+0x10>
 8004d18:	f7ff ffb0 	bl	8004c7c <__sinit>
 8004d1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d1e:	07db      	lsls	r3, r3, #31
 8004d20:	d405      	bmi.n	8004d2e <_puts_r+0x22>
 8004d22:	89a3      	ldrh	r3, [r4, #12]
 8004d24:	0598      	lsls	r0, r3, #22
 8004d26:	d402      	bmi.n	8004d2e <_puts_r+0x22>
 8004d28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d2a:	f000 f99f 	bl	800506c <__retarget_lock_acquire_recursive>
 8004d2e:	89a3      	ldrh	r3, [r4, #12]
 8004d30:	0719      	lsls	r1, r3, #28
 8004d32:	d513      	bpl.n	8004d5c <_puts_r+0x50>
 8004d34:	6923      	ldr	r3, [r4, #16]
 8004d36:	b18b      	cbz	r3, 8004d5c <_puts_r+0x50>
 8004d38:	3e01      	subs	r6, #1
 8004d3a:	68a3      	ldr	r3, [r4, #8]
 8004d3c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004d40:	3b01      	subs	r3, #1
 8004d42:	60a3      	str	r3, [r4, #8]
 8004d44:	b9e9      	cbnz	r1, 8004d82 <_puts_r+0x76>
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	da2e      	bge.n	8004da8 <_puts_r+0x9c>
 8004d4a:	4622      	mov	r2, r4
 8004d4c:	210a      	movs	r1, #10
 8004d4e:	4628      	mov	r0, r5
 8004d50:	f000 f87b 	bl	8004e4a <__swbuf_r>
 8004d54:	3001      	adds	r0, #1
 8004d56:	d007      	beq.n	8004d68 <_puts_r+0x5c>
 8004d58:	250a      	movs	r5, #10
 8004d5a:	e007      	b.n	8004d6c <_puts_r+0x60>
 8004d5c:	4621      	mov	r1, r4
 8004d5e:	4628      	mov	r0, r5
 8004d60:	f000 f8b0 	bl	8004ec4 <__swsetup_r>
 8004d64:	2800      	cmp	r0, #0
 8004d66:	d0e7      	beq.n	8004d38 <_puts_r+0x2c>
 8004d68:	f04f 35ff 	mov.w	r5, #4294967295
 8004d6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d6e:	07da      	lsls	r2, r3, #31
 8004d70:	d405      	bmi.n	8004d7e <_puts_r+0x72>
 8004d72:	89a3      	ldrh	r3, [r4, #12]
 8004d74:	059b      	lsls	r3, r3, #22
 8004d76:	d402      	bmi.n	8004d7e <_puts_r+0x72>
 8004d78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d7a:	f000 f978 	bl	800506e <__retarget_lock_release_recursive>
 8004d7e:	4628      	mov	r0, r5
 8004d80:	bd70      	pop	{r4, r5, r6, pc}
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	da04      	bge.n	8004d90 <_puts_r+0x84>
 8004d86:	69a2      	ldr	r2, [r4, #24]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	dc06      	bgt.n	8004d9a <_puts_r+0x8e>
 8004d8c:	290a      	cmp	r1, #10
 8004d8e:	d004      	beq.n	8004d9a <_puts_r+0x8e>
 8004d90:	6823      	ldr	r3, [r4, #0]
 8004d92:	1c5a      	adds	r2, r3, #1
 8004d94:	6022      	str	r2, [r4, #0]
 8004d96:	7019      	strb	r1, [r3, #0]
 8004d98:	e7cf      	b.n	8004d3a <_puts_r+0x2e>
 8004d9a:	4622      	mov	r2, r4
 8004d9c:	4628      	mov	r0, r5
 8004d9e:	f000 f854 	bl	8004e4a <__swbuf_r>
 8004da2:	3001      	adds	r0, #1
 8004da4:	d1c9      	bne.n	8004d3a <_puts_r+0x2e>
 8004da6:	e7df      	b.n	8004d68 <_puts_r+0x5c>
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	250a      	movs	r5, #10
 8004dac:	1c5a      	adds	r2, r3, #1
 8004dae:	6022      	str	r2, [r4, #0]
 8004db0:	701d      	strb	r5, [r3, #0]
 8004db2:	e7db      	b.n	8004d6c <_puts_r+0x60>

08004db4 <puts>:
 8004db4:	4b02      	ldr	r3, [pc, #8]	; (8004dc0 <puts+0xc>)
 8004db6:	4601      	mov	r1, r0
 8004db8:	6818      	ldr	r0, [r3, #0]
 8004dba:	f7ff bfa7 	b.w	8004d0c <_puts_r>
 8004dbe:	bf00      	nop
 8004dc0:	2000005c 	.word	0x2000005c

08004dc4 <__sread>:
 8004dc4:	b510      	push	{r4, lr}
 8004dc6:	460c      	mov	r4, r1
 8004dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dcc:	f000 f900 	bl	8004fd0 <_read_r>
 8004dd0:	2800      	cmp	r0, #0
 8004dd2:	bfab      	itete	ge
 8004dd4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004dd6:	89a3      	ldrhlt	r3, [r4, #12]
 8004dd8:	181b      	addge	r3, r3, r0
 8004dda:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004dde:	bfac      	ite	ge
 8004de0:	6563      	strge	r3, [r4, #84]	; 0x54
 8004de2:	81a3      	strhlt	r3, [r4, #12]
 8004de4:	bd10      	pop	{r4, pc}

08004de6 <__swrite>:
 8004de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dea:	461f      	mov	r7, r3
 8004dec:	898b      	ldrh	r3, [r1, #12]
 8004dee:	05db      	lsls	r3, r3, #23
 8004df0:	4605      	mov	r5, r0
 8004df2:	460c      	mov	r4, r1
 8004df4:	4616      	mov	r6, r2
 8004df6:	d505      	bpl.n	8004e04 <__swrite+0x1e>
 8004df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f000 f8d4 	bl	8004fac <_lseek_r>
 8004e04:	89a3      	ldrh	r3, [r4, #12]
 8004e06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e0e:	81a3      	strh	r3, [r4, #12]
 8004e10:	4632      	mov	r2, r6
 8004e12:	463b      	mov	r3, r7
 8004e14:	4628      	mov	r0, r5
 8004e16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e1a:	f000 b8eb 	b.w	8004ff4 <_write_r>

08004e1e <__sseek>:
 8004e1e:	b510      	push	{r4, lr}
 8004e20:	460c      	mov	r4, r1
 8004e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e26:	f000 f8c1 	bl	8004fac <_lseek_r>
 8004e2a:	1c43      	adds	r3, r0, #1
 8004e2c:	89a3      	ldrh	r3, [r4, #12]
 8004e2e:	bf15      	itete	ne
 8004e30:	6560      	strne	r0, [r4, #84]	; 0x54
 8004e32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004e36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004e3a:	81a3      	strheq	r3, [r4, #12]
 8004e3c:	bf18      	it	ne
 8004e3e:	81a3      	strhne	r3, [r4, #12]
 8004e40:	bd10      	pop	{r4, pc}

08004e42 <__sclose>:
 8004e42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e46:	f000 b8a1 	b.w	8004f8c <_close_r>

08004e4a <__swbuf_r>:
 8004e4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e4c:	460e      	mov	r6, r1
 8004e4e:	4614      	mov	r4, r2
 8004e50:	4605      	mov	r5, r0
 8004e52:	b118      	cbz	r0, 8004e5c <__swbuf_r+0x12>
 8004e54:	6a03      	ldr	r3, [r0, #32]
 8004e56:	b90b      	cbnz	r3, 8004e5c <__swbuf_r+0x12>
 8004e58:	f7ff ff10 	bl	8004c7c <__sinit>
 8004e5c:	69a3      	ldr	r3, [r4, #24]
 8004e5e:	60a3      	str	r3, [r4, #8]
 8004e60:	89a3      	ldrh	r3, [r4, #12]
 8004e62:	071a      	lsls	r2, r3, #28
 8004e64:	d525      	bpl.n	8004eb2 <__swbuf_r+0x68>
 8004e66:	6923      	ldr	r3, [r4, #16]
 8004e68:	b31b      	cbz	r3, 8004eb2 <__swbuf_r+0x68>
 8004e6a:	6823      	ldr	r3, [r4, #0]
 8004e6c:	6922      	ldr	r2, [r4, #16]
 8004e6e:	1a98      	subs	r0, r3, r2
 8004e70:	6963      	ldr	r3, [r4, #20]
 8004e72:	b2f6      	uxtb	r6, r6
 8004e74:	4283      	cmp	r3, r0
 8004e76:	4637      	mov	r7, r6
 8004e78:	dc04      	bgt.n	8004e84 <__swbuf_r+0x3a>
 8004e7a:	4621      	mov	r1, r4
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	f001 fdb7 	bl	80069f0 <_fflush_r>
 8004e82:	b9e0      	cbnz	r0, 8004ebe <__swbuf_r+0x74>
 8004e84:	68a3      	ldr	r3, [r4, #8]
 8004e86:	3b01      	subs	r3, #1
 8004e88:	60a3      	str	r3, [r4, #8]
 8004e8a:	6823      	ldr	r3, [r4, #0]
 8004e8c:	1c5a      	adds	r2, r3, #1
 8004e8e:	6022      	str	r2, [r4, #0]
 8004e90:	701e      	strb	r6, [r3, #0]
 8004e92:	6962      	ldr	r2, [r4, #20]
 8004e94:	1c43      	adds	r3, r0, #1
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d004      	beq.n	8004ea4 <__swbuf_r+0x5a>
 8004e9a:	89a3      	ldrh	r3, [r4, #12]
 8004e9c:	07db      	lsls	r3, r3, #31
 8004e9e:	d506      	bpl.n	8004eae <__swbuf_r+0x64>
 8004ea0:	2e0a      	cmp	r6, #10
 8004ea2:	d104      	bne.n	8004eae <__swbuf_r+0x64>
 8004ea4:	4621      	mov	r1, r4
 8004ea6:	4628      	mov	r0, r5
 8004ea8:	f001 fda2 	bl	80069f0 <_fflush_r>
 8004eac:	b938      	cbnz	r0, 8004ebe <__swbuf_r+0x74>
 8004eae:	4638      	mov	r0, r7
 8004eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004eb2:	4621      	mov	r1, r4
 8004eb4:	4628      	mov	r0, r5
 8004eb6:	f000 f805 	bl	8004ec4 <__swsetup_r>
 8004eba:	2800      	cmp	r0, #0
 8004ebc:	d0d5      	beq.n	8004e6a <__swbuf_r+0x20>
 8004ebe:	f04f 37ff 	mov.w	r7, #4294967295
 8004ec2:	e7f4      	b.n	8004eae <__swbuf_r+0x64>

08004ec4 <__swsetup_r>:
 8004ec4:	b538      	push	{r3, r4, r5, lr}
 8004ec6:	4b2a      	ldr	r3, [pc, #168]	; (8004f70 <__swsetup_r+0xac>)
 8004ec8:	4605      	mov	r5, r0
 8004eca:	6818      	ldr	r0, [r3, #0]
 8004ecc:	460c      	mov	r4, r1
 8004ece:	b118      	cbz	r0, 8004ed8 <__swsetup_r+0x14>
 8004ed0:	6a03      	ldr	r3, [r0, #32]
 8004ed2:	b90b      	cbnz	r3, 8004ed8 <__swsetup_r+0x14>
 8004ed4:	f7ff fed2 	bl	8004c7c <__sinit>
 8004ed8:	89a3      	ldrh	r3, [r4, #12]
 8004eda:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004ede:	0718      	lsls	r0, r3, #28
 8004ee0:	d422      	bmi.n	8004f28 <__swsetup_r+0x64>
 8004ee2:	06d9      	lsls	r1, r3, #27
 8004ee4:	d407      	bmi.n	8004ef6 <__swsetup_r+0x32>
 8004ee6:	2309      	movs	r3, #9
 8004ee8:	602b      	str	r3, [r5, #0]
 8004eea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004eee:	81a3      	strh	r3, [r4, #12]
 8004ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ef4:	e034      	b.n	8004f60 <__swsetup_r+0x9c>
 8004ef6:	0758      	lsls	r0, r3, #29
 8004ef8:	d512      	bpl.n	8004f20 <__swsetup_r+0x5c>
 8004efa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004efc:	b141      	cbz	r1, 8004f10 <__swsetup_r+0x4c>
 8004efe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f02:	4299      	cmp	r1, r3
 8004f04:	d002      	beq.n	8004f0c <__swsetup_r+0x48>
 8004f06:	4628      	mov	r0, r5
 8004f08:	f000 ff2c 	bl	8005d64 <_free_r>
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	6363      	str	r3, [r4, #52]	; 0x34
 8004f10:	89a3      	ldrh	r3, [r4, #12]
 8004f12:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004f16:	81a3      	strh	r3, [r4, #12]
 8004f18:	2300      	movs	r3, #0
 8004f1a:	6063      	str	r3, [r4, #4]
 8004f1c:	6923      	ldr	r3, [r4, #16]
 8004f1e:	6023      	str	r3, [r4, #0]
 8004f20:	89a3      	ldrh	r3, [r4, #12]
 8004f22:	f043 0308 	orr.w	r3, r3, #8
 8004f26:	81a3      	strh	r3, [r4, #12]
 8004f28:	6923      	ldr	r3, [r4, #16]
 8004f2a:	b94b      	cbnz	r3, 8004f40 <__swsetup_r+0x7c>
 8004f2c:	89a3      	ldrh	r3, [r4, #12]
 8004f2e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004f32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f36:	d003      	beq.n	8004f40 <__swsetup_r+0x7c>
 8004f38:	4621      	mov	r1, r4
 8004f3a:	4628      	mov	r0, r5
 8004f3c:	f001 fda6 	bl	8006a8c <__smakebuf_r>
 8004f40:	89a0      	ldrh	r0, [r4, #12]
 8004f42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004f46:	f010 0301 	ands.w	r3, r0, #1
 8004f4a:	d00a      	beq.n	8004f62 <__swsetup_r+0x9e>
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	60a3      	str	r3, [r4, #8]
 8004f50:	6963      	ldr	r3, [r4, #20]
 8004f52:	425b      	negs	r3, r3
 8004f54:	61a3      	str	r3, [r4, #24]
 8004f56:	6923      	ldr	r3, [r4, #16]
 8004f58:	b943      	cbnz	r3, 8004f6c <__swsetup_r+0xa8>
 8004f5a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004f5e:	d1c4      	bne.n	8004eea <__swsetup_r+0x26>
 8004f60:	bd38      	pop	{r3, r4, r5, pc}
 8004f62:	0781      	lsls	r1, r0, #30
 8004f64:	bf58      	it	pl
 8004f66:	6963      	ldrpl	r3, [r4, #20]
 8004f68:	60a3      	str	r3, [r4, #8]
 8004f6a:	e7f4      	b.n	8004f56 <__swsetup_r+0x92>
 8004f6c:	2000      	movs	r0, #0
 8004f6e:	e7f7      	b.n	8004f60 <__swsetup_r+0x9c>
 8004f70:	2000005c 	.word	0x2000005c

08004f74 <memset>:
 8004f74:	4402      	add	r2, r0
 8004f76:	4603      	mov	r3, r0
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d100      	bne.n	8004f7e <memset+0xa>
 8004f7c:	4770      	bx	lr
 8004f7e:	f803 1b01 	strb.w	r1, [r3], #1
 8004f82:	e7f9      	b.n	8004f78 <memset+0x4>

08004f84 <_localeconv_r>:
 8004f84:	4800      	ldr	r0, [pc, #0]	; (8004f88 <_localeconv_r+0x4>)
 8004f86:	4770      	bx	lr
 8004f88:	20000150 	.word	0x20000150

08004f8c <_close_r>:
 8004f8c:	b538      	push	{r3, r4, r5, lr}
 8004f8e:	4d06      	ldr	r5, [pc, #24]	; (8004fa8 <_close_r+0x1c>)
 8004f90:	2300      	movs	r3, #0
 8004f92:	4604      	mov	r4, r0
 8004f94:	4608      	mov	r0, r1
 8004f96:	602b      	str	r3, [r5, #0]
 8004f98:	f7fd f90e 	bl	80021b8 <_close>
 8004f9c:	1c43      	adds	r3, r0, #1
 8004f9e:	d102      	bne.n	8004fa6 <_close_r+0x1a>
 8004fa0:	682b      	ldr	r3, [r5, #0]
 8004fa2:	b103      	cbz	r3, 8004fa6 <_close_r+0x1a>
 8004fa4:	6023      	str	r3, [r4, #0]
 8004fa6:	bd38      	pop	{r3, r4, r5, pc}
 8004fa8:	20000338 	.word	0x20000338

08004fac <_lseek_r>:
 8004fac:	b538      	push	{r3, r4, r5, lr}
 8004fae:	4d07      	ldr	r5, [pc, #28]	; (8004fcc <_lseek_r+0x20>)
 8004fb0:	4604      	mov	r4, r0
 8004fb2:	4608      	mov	r0, r1
 8004fb4:	4611      	mov	r1, r2
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	602a      	str	r2, [r5, #0]
 8004fba:	461a      	mov	r2, r3
 8004fbc:	f7fd f923 	bl	8002206 <_lseek>
 8004fc0:	1c43      	adds	r3, r0, #1
 8004fc2:	d102      	bne.n	8004fca <_lseek_r+0x1e>
 8004fc4:	682b      	ldr	r3, [r5, #0]
 8004fc6:	b103      	cbz	r3, 8004fca <_lseek_r+0x1e>
 8004fc8:	6023      	str	r3, [r4, #0]
 8004fca:	bd38      	pop	{r3, r4, r5, pc}
 8004fcc:	20000338 	.word	0x20000338

08004fd0 <_read_r>:
 8004fd0:	b538      	push	{r3, r4, r5, lr}
 8004fd2:	4d07      	ldr	r5, [pc, #28]	; (8004ff0 <_read_r+0x20>)
 8004fd4:	4604      	mov	r4, r0
 8004fd6:	4608      	mov	r0, r1
 8004fd8:	4611      	mov	r1, r2
 8004fda:	2200      	movs	r2, #0
 8004fdc:	602a      	str	r2, [r5, #0]
 8004fde:	461a      	mov	r2, r3
 8004fe0:	f7fd f8cd 	bl	800217e <_read>
 8004fe4:	1c43      	adds	r3, r0, #1
 8004fe6:	d102      	bne.n	8004fee <_read_r+0x1e>
 8004fe8:	682b      	ldr	r3, [r5, #0]
 8004fea:	b103      	cbz	r3, 8004fee <_read_r+0x1e>
 8004fec:	6023      	str	r3, [r4, #0]
 8004fee:	bd38      	pop	{r3, r4, r5, pc}
 8004ff0:	20000338 	.word	0x20000338

08004ff4 <_write_r>:
 8004ff4:	b538      	push	{r3, r4, r5, lr}
 8004ff6:	4d07      	ldr	r5, [pc, #28]	; (8005014 <_write_r+0x20>)
 8004ff8:	4604      	mov	r4, r0
 8004ffa:	4608      	mov	r0, r1
 8004ffc:	4611      	mov	r1, r2
 8004ffe:	2200      	movs	r2, #0
 8005000:	602a      	str	r2, [r5, #0]
 8005002:	461a      	mov	r2, r3
 8005004:	f7fc fef8 	bl	8001df8 <_write>
 8005008:	1c43      	adds	r3, r0, #1
 800500a:	d102      	bne.n	8005012 <_write_r+0x1e>
 800500c:	682b      	ldr	r3, [r5, #0]
 800500e:	b103      	cbz	r3, 8005012 <_write_r+0x1e>
 8005010:	6023      	str	r3, [r4, #0]
 8005012:	bd38      	pop	{r3, r4, r5, pc}
 8005014:	20000338 	.word	0x20000338

08005018 <__errno>:
 8005018:	4b01      	ldr	r3, [pc, #4]	; (8005020 <__errno+0x8>)
 800501a:	6818      	ldr	r0, [r3, #0]
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	2000005c 	.word	0x2000005c

08005024 <__libc_init_array>:
 8005024:	b570      	push	{r4, r5, r6, lr}
 8005026:	4d0d      	ldr	r5, [pc, #52]	; (800505c <__libc_init_array+0x38>)
 8005028:	4c0d      	ldr	r4, [pc, #52]	; (8005060 <__libc_init_array+0x3c>)
 800502a:	1b64      	subs	r4, r4, r5
 800502c:	10a4      	asrs	r4, r4, #2
 800502e:	2600      	movs	r6, #0
 8005030:	42a6      	cmp	r6, r4
 8005032:	d109      	bne.n	8005048 <__libc_init_array+0x24>
 8005034:	4d0b      	ldr	r5, [pc, #44]	; (8005064 <__libc_init_array+0x40>)
 8005036:	4c0c      	ldr	r4, [pc, #48]	; (8005068 <__libc_init_array+0x44>)
 8005038:	f001 fe56 	bl	8006ce8 <_init>
 800503c:	1b64      	subs	r4, r4, r5
 800503e:	10a4      	asrs	r4, r4, #2
 8005040:	2600      	movs	r6, #0
 8005042:	42a6      	cmp	r6, r4
 8005044:	d105      	bne.n	8005052 <__libc_init_array+0x2e>
 8005046:	bd70      	pop	{r4, r5, r6, pc}
 8005048:	f855 3b04 	ldr.w	r3, [r5], #4
 800504c:	4798      	blx	r3
 800504e:	3601      	adds	r6, #1
 8005050:	e7ee      	b.n	8005030 <__libc_init_array+0xc>
 8005052:	f855 3b04 	ldr.w	r3, [r5], #4
 8005056:	4798      	blx	r3
 8005058:	3601      	adds	r6, #1
 800505a:	e7f2      	b.n	8005042 <__libc_init_array+0x1e>
 800505c:	08007154 	.word	0x08007154
 8005060:	08007154 	.word	0x08007154
 8005064:	08007154 	.word	0x08007154
 8005068:	08007158 	.word	0x08007158

0800506c <__retarget_lock_acquire_recursive>:
 800506c:	4770      	bx	lr

0800506e <__retarget_lock_release_recursive>:
 800506e:	4770      	bx	lr

08005070 <quorem>:
 8005070:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005074:	6903      	ldr	r3, [r0, #16]
 8005076:	690c      	ldr	r4, [r1, #16]
 8005078:	42a3      	cmp	r3, r4
 800507a:	4607      	mov	r7, r0
 800507c:	db7e      	blt.n	800517c <quorem+0x10c>
 800507e:	3c01      	subs	r4, #1
 8005080:	f101 0814 	add.w	r8, r1, #20
 8005084:	f100 0514 	add.w	r5, r0, #20
 8005088:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800508c:	9301      	str	r3, [sp, #4]
 800508e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005092:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005096:	3301      	adds	r3, #1
 8005098:	429a      	cmp	r2, r3
 800509a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800509e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80050a2:	fbb2 f6f3 	udiv	r6, r2, r3
 80050a6:	d331      	bcc.n	800510c <quorem+0x9c>
 80050a8:	f04f 0e00 	mov.w	lr, #0
 80050ac:	4640      	mov	r0, r8
 80050ae:	46ac      	mov	ip, r5
 80050b0:	46f2      	mov	sl, lr
 80050b2:	f850 2b04 	ldr.w	r2, [r0], #4
 80050b6:	b293      	uxth	r3, r2
 80050b8:	fb06 e303 	mla	r3, r6, r3, lr
 80050bc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80050c0:	0c1a      	lsrs	r2, r3, #16
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	ebaa 0303 	sub.w	r3, sl, r3
 80050c8:	f8dc a000 	ldr.w	sl, [ip]
 80050cc:	fa13 f38a 	uxtah	r3, r3, sl
 80050d0:	fb06 220e 	mla	r2, r6, lr, r2
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	9b00      	ldr	r3, [sp, #0]
 80050d8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80050dc:	b292      	uxth	r2, r2
 80050de:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80050e2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80050e6:	f8bd 3000 	ldrh.w	r3, [sp]
 80050ea:	4581      	cmp	r9, r0
 80050ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050f0:	f84c 3b04 	str.w	r3, [ip], #4
 80050f4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80050f8:	d2db      	bcs.n	80050b2 <quorem+0x42>
 80050fa:	f855 300b 	ldr.w	r3, [r5, fp]
 80050fe:	b92b      	cbnz	r3, 800510c <quorem+0x9c>
 8005100:	9b01      	ldr	r3, [sp, #4]
 8005102:	3b04      	subs	r3, #4
 8005104:	429d      	cmp	r5, r3
 8005106:	461a      	mov	r2, r3
 8005108:	d32c      	bcc.n	8005164 <quorem+0xf4>
 800510a:	613c      	str	r4, [r7, #16]
 800510c:	4638      	mov	r0, r7
 800510e:	f001 f9a5 	bl	800645c <__mcmp>
 8005112:	2800      	cmp	r0, #0
 8005114:	db22      	blt.n	800515c <quorem+0xec>
 8005116:	3601      	adds	r6, #1
 8005118:	4629      	mov	r1, r5
 800511a:	2000      	movs	r0, #0
 800511c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005120:	f8d1 c000 	ldr.w	ip, [r1]
 8005124:	b293      	uxth	r3, r2
 8005126:	1ac3      	subs	r3, r0, r3
 8005128:	0c12      	lsrs	r2, r2, #16
 800512a:	fa13 f38c 	uxtah	r3, r3, ip
 800512e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005132:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005136:	b29b      	uxth	r3, r3
 8005138:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800513c:	45c1      	cmp	r9, r8
 800513e:	f841 3b04 	str.w	r3, [r1], #4
 8005142:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005146:	d2e9      	bcs.n	800511c <quorem+0xac>
 8005148:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800514c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005150:	b922      	cbnz	r2, 800515c <quorem+0xec>
 8005152:	3b04      	subs	r3, #4
 8005154:	429d      	cmp	r5, r3
 8005156:	461a      	mov	r2, r3
 8005158:	d30a      	bcc.n	8005170 <quorem+0x100>
 800515a:	613c      	str	r4, [r7, #16]
 800515c:	4630      	mov	r0, r6
 800515e:	b003      	add	sp, #12
 8005160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005164:	6812      	ldr	r2, [r2, #0]
 8005166:	3b04      	subs	r3, #4
 8005168:	2a00      	cmp	r2, #0
 800516a:	d1ce      	bne.n	800510a <quorem+0x9a>
 800516c:	3c01      	subs	r4, #1
 800516e:	e7c9      	b.n	8005104 <quorem+0x94>
 8005170:	6812      	ldr	r2, [r2, #0]
 8005172:	3b04      	subs	r3, #4
 8005174:	2a00      	cmp	r2, #0
 8005176:	d1f0      	bne.n	800515a <quorem+0xea>
 8005178:	3c01      	subs	r4, #1
 800517a:	e7eb      	b.n	8005154 <quorem+0xe4>
 800517c:	2000      	movs	r0, #0
 800517e:	e7ee      	b.n	800515e <quorem+0xee>

08005180 <_dtoa_r>:
 8005180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005184:	ed2d 8b04 	vpush	{d8-d9}
 8005188:	69c5      	ldr	r5, [r0, #28]
 800518a:	b093      	sub	sp, #76	; 0x4c
 800518c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005190:	ec57 6b10 	vmov	r6, r7, d0
 8005194:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005198:	9107      	str	r1, [sp, #28]
 800519a:	4604      	mov	r4, r0
 800519c:	920a      	str	r2, [sp, #40]	; 0x28
 800519e:	930d      	str	r3, [sp, #52]	; 0x34
 80051a0:	b975      	cbnz	r5, 80051c0 <_dtoa_r+0x40>
 80051a2:	2010      	movs	r0, #16
 80051a4:	f000 fe2a 	bl	8005dfc <malloc>
 80051a8:	4602      	mov	r2, r0
 80051aa:	61e0      	str	r0, [r4, #28]
 80051ac:	b920      	cbnz	r0, 80051b8 <_dtoa_r+0x38>
 80051ae:	4bae      	ldr	r3, [pc, #696]	; (8005468 <_dtoa_r+0x2e8>)
 80051b0:	21ef      	movs	r1, #239	; 0xef
 80051b2:	48ae      	ldr	r0, [pc, #696]	; (800546c <_dtoa_r+0x2ec>)
 80051b4:	f001 fce6 	bl	8006b84 <__assert_func>
 80051b8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80051bc:	6005      	str	r5, [r0, #0]
 80051be:	60c5      	str	r5, [r0, #12]
 80051c0:	69e3      	ldr	r3, [r4, #28]
 80051c2:	6819      	ldr	r1, [r3, #0]
 80051c4:	b151      	cbz	r1, 80051dc <_dtoa_r+0x5c>
 80051c6:	685a      	ldr	r2, [r3, #4]
 80051c8:	604a      	str	r2, [r1, #4]
 80051ca:	2301      	movs	r3, #1
 80051cc:	4093      	lsls	r3, r2
 80051ce:	608b      	str	r3, [r1, #8]
 80051d0:	4620      	mov	r0, r4
 80051d2:	f000 ff07 	bl	8005fe4 <_Bfree>
 80051d6:	69e3      	ldr	r3, [r4, #28]
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]
 80051dc:	1e3b      	subs	r3, r7, #0
 80051de:	bfbb      	ittet	lt
 80051e0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80051e4:	9303      	strlt	r3, [sp, #12]
 80051e6:	2300      	movge	r3, #0
 80051e8:	2201      	movlt	r2, #1
 80051ea:	bfac      	ite	ge
 80051ec:	f8c8 3000 	strge.w	r3, [r8]
 80051f0:	f8c8 2000 	strlt.w	r2, [r8]
 80051f4:	4b9e      	ldr	r3, [pc, #632]	; (8005470 <_dtoa_r+0x2f0>)
 80051f6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80051fa:	ea33 0308 	bics.w	r3, r3, r8
 80051fe:	d11b      	bne.n	8005238 <_dtoa_r+0xb8>
 8005200:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005202:	f242 730f 	movw	r3, #9999	; 0x270f
 8005206:	6013      	str	r3, [r2, #0]
 8005208:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800520c:	4333      	orrs	r3, r6
 800520e:	f000 8593 	beq.w	8005d38 <_dtoa_r+0xbb8>
 8005212:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005214:	b963      	cbnz	r3, 8005230 <_dtoa_r+0xb0>
 8005216:	4b97      	ldr	r3, [pc, #604]	; (8005474 <_dtoa_r+0x2f4>)
 8005218:	e027      	b.n	800526a <_dtoa_r+0xea>
 800521a:	4b97      	ldr	r3, [pc, #604]	; (8005478 <_dtoa_r+0x2f8>)
 800521c:	9300      	str	r3, [sp, #0]
 800521e:	3308      	adds	r3, #8
 8005220:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005222:	6013      	str	r3, [r2, #0]
 8005224:	9800      	ldr	r0, [sp, #0]
 8005226:	b013      	add	sp, #76	; 0x4c
 8005228:	ecbd 8b04 	vpop	{d8-d9}
 800522c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005230:	4b90      	ldr	r3, [pc, #576]	; (8005474 <_dtoa_r+0x2f4>)
 8005232:	9300      	str	r3, [sp, #0]
 8005234:	3303      	adds	r3, #3
 8005236:	e7f3      	b.n	8005220 <_dtoa_r+0xa0>
 8005238:	ed9d 7b02 	vldr	d7, [sp, #8]
 800523c:	2200      	movs	r2, #0
 800523e:	ec51 0b17 	vmov	r0, r1, d7
 8005242:	eeb0 8a47 	vmov.f32	s16, s14
 8005246:	eef0 8a67 	vmov.f32	s17, s15
 800524a:	2300      	movs	r3, #0
 800524c:	f7fb fc44 	bl	8000ad8 <__aeabi_dcmpeq>
 8005250:	4681      	mov	r9, r0
 8005252:	b160      	cbz	r0, 800526e <_dtoa_r+0xee>
 8005254:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005256:	2301      	movs	r3, #1
 8005258:	6013      	str	r3, [r2, #0]
 800525a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800525c:	2b00      	cmp	r3, #0
 800525e:	f000 8568 	beq.w	8005d32 <_dtoa_r+0xbb2>
 8005262:	4b86      	ldr	r3, [pc, #536]	; (800547c <_dtoa_r+0x2fc>)
 8005264:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005266:	6013      	str	r3, [r2, #0]
 8005268:	3b01      	subs	r3, #1
 800526a:	9300      	str	r3, [sp, #0]
 800526c:	e7da      	b.n	8005224 <_dtoa_r+0xa4>
 800526e:	aa10      	add	r2, sp, #64	; 0x40
 8005270:	a911      	add	r1, sp, #68	; 0x44
 8005272:	4620      	mov	r0, r4
 8005274:	eeb0 0a48 	vmov.f32	s0, s16
 8005278:	eef0 0a68 	vmov.f32	s1, s17
 800527c:	f001 f994 	bl	80065a8 <__d2b>
 8005280:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005284:	4682      	mov	sl, r0
 8005286:	2d00      	cmp	r5, #0
 8005288:	d07f      	beq.n	800538a <_dtoa_r+0x20a>
 800528a:	ee18 3a90 	vmov	r3, s17
 800528e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005292:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005296:	ec51 0b18 	vmov	r0, r1, d8
 800529a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800529e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80052a2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80052a6:	4619      	mov	r1, r3
 80052a8:	2200      	movs	r2, #0
 80052aa:	4b75      	ldr	r3, [pc, #468]	; (8005480 <_dtoa_r+0x300>)
 80052ac:	f7fa fff4 	bl	8000298 <__aeabi_dsub>
 80052b0:	a367      	add	r3, pc, #412	; (adr r3, 8005450 <_dtoa_r+0x2d0>)
 80052b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b6:	f7fb f9a7 	bl	8000608 <__aeabi_dmul>
 80052ba:	a367      	add	r3, pc, #412	; (adr r3, 8005458 <_dtoa_r+0x2d8>)
 80052bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c0:	f7fa ffec 	bl	800029c <__adddf3>
 80052c4:	4606      	mov	r6, r0
 80052c6:	4628      	mov	r0, r5
 80052c8:	460f      	mov	r7, r1
 80052ca:	f7fb f933 	bl	8000534 <__aeabi_i2d>
 80052ce:	a364      	add	r3, pc, #400	; (adr r3, 8005460 <_dtoa_r+0x2e0>)
 80052d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d4:	f7fb f998 	bl	8000608 <__aeabi_dmul>
 80052d8:	4602      	mov	r2, r0
 80052da:	460b      	mov	r3, r1
 80052dc:	4630      	mov	r0, r6
 80052de:	4639      	mov	r1, r7
 80052e0:	f7fa ffdc 	bl	800029c <__adddf3>
 80052e4:	4606      	mov	r6, r0
 80052e6:	460f      	mov	r7, r1
 80052e8:	f7fb fc3e 	bl	8000b68 <__aeabi_d2iz>
 80052ec:	2200      	movs	r2, #0
 80052ee:	4683      	mov	fp, r0
 80052f0:	2300      	movs	r3, #0
 80052f2:	4630      	mov	r0, r6
 80052f4:	4639      	mov	r1, r7
 80052f6:	f7fb fbf9 	bl	8000aec <__aeabi_dcmplt>
 80052fa:	b148      	cbz	r0, 8005310 <_dtoa_r+0x190>
 80052fc:	4658      	mov	r0, fp
 80052fe:	f7fb f919 	bl	8000534 <__aeabi_i2d>
 8005302:	4632      	mov	r2, r6
 8005304:	463b      	mov	r3, r7
 8005306:	f7fb fbe7 	bl	8000ad8 <__aeabi_dcmpeq>
 800530a:	b908      	cbnz	r0, 8005310 <_dtoa_r+0x190>
 800530c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005310:	f1bb 0f16 	cmp.w	fp, #22
 8005314:	d857      	bhi.n	80053c6 <_dtoa_r+0x246>
 8005316:	4b5b      	ldr	r3, [pc, #364]	; (8005484 <_dtoa_r+0x304>)
 8005318:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800531c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005320:	ec51 0b18 	vmov	r0, r1, d8
 8005324:	f7fb fbe2 	bl	8000aec <__aeabi_dcmplt>
 8005328:	2800      	cmp	r0, #0
 800532a:	d04e      	beq.n	80053ca <_dtoa_r+0x24a>
 800532c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005330:	2300      	movs	r3, #0
 8005332:	930c      	str	r3, [sp, #48]	; 0x30
 8005334:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005336:	1b5b      	subs	r3, r3, r5
 8005338:	1e5a      	subs	r2, r3, #1
 800533a:	bf45      	ittet	mi
 800533c:	f1c3 0301 	rsbmi	r3, r3, #1
 8005340:	9305      	strmi	r3, [sp, #20]
 8005342:	2300      	movpl	r3, #0
 8005344:	2300      	movmi	r3, #0
 8005346:	9206      	str	r2, [sp, #24]
 8005348:	bf54      	ite	pl
 800534a:	9305      	strpl	r3, [sp, #20]
 800534c:	9306      	strmi	r3, [sp, #24]
 800534e:	f1bb 0f00 	cmp.w	fp, #0
 8005352:	db3c      	blt.n	80053ce <_dtoa_r+0x24e>
 8005354:	9b06      	ldr	r3, [sp, #24]
 8005356:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800535a:	445b      	add	r3, fp
 800535c:	9306      	str	r3, [sp, #24]
 800535e:	2300      	movs	r3, #0
 8005360:	9308      	str	r3, [sp, #32]
 8005362:	9b07      	ldr	r3, [sp, #28]
 8005364:	2b09      	cmp	r3, #9
 8005366:	d868      	bhi.n	800543a <_dtoa_r+0x2ba>
 8005368:	2b05      	cmp	r3, #5
 800536a:	bfc4      	itt	gt
 800536c:	3b04      	subgt	r3, #4
 800536e:	9307      	strgt	r3, [sp, #28]
 8005370:	9b07      	ldr	r3, [sp, #28]
 8005372:	f1a3 0302 	sub.w	r3, r3, #2
 8005376:	bfcc      	ite	gt
 8005378:	2500      	movgt	r5, #0
 800537a:	2501      	movle	r5, #1
 800537c:	2b03      	cmp	r3, #3
 800537e:	f200 8085 	bhi.w	800548c <_dtoa_r+0x30c>
 8005382:	e8df f003 	tbb	[pc, r3]
 8005386:	3b2e      	.short	0x3b2e
 8005388:	5839      	.short	0x5839
 800538a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800538e:	441d      	add	r5, r3
 8005390:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005394:	2b20      	cmp	r3, #32
 8005396:	bfc1      	itttt	gt
 8005398:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800539c:	fa08 f803 	lslgt.w	r8, r8, r3
 80053a0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80053a4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80053a8:	bfd6      	itet	le
 80053aa:	f1c3 0320 	rsble	r3, r3, #32
 80053ae:	ea48 0003 	orrgt.w	r0, r8, r3
 80053b2:	fa06 f003 	lslle.w	r0, r6, r3
 80053b6:	f7fb f8ad 	bl	8000514 <__aeabi_ui2d>
 80053ba:	2201      	movs	r2, #1
 80053bc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80053c0:	3d01      	subs	r5, #1
 80053c2:	920e      	str	r2, [sp, #56]	; 0x38
 80053c4:	e76f      	b.n	80052a6 <_dtoa_r+0x126>
 80053c6:	2301      	movs	r3, #1
 80053c8:	e7b3      	b.n	8005332 <_dtoa_r+0x1b2>
 80053ca:	900c      	str	r0, [sp, #48]	; 0x30
 80053cc:	e7b2      	b.n	8005334 <_dtoa_r+0x1b4>
 80053ce:	9b05      	ldr	r3, [sp, #20]
 80053d0:	eba3 030b 	sub.w	r3, r3, fp
 80053d4:	9305      	str	r3, [sp, #20]
 80053d6:	f1cb 0300 	rsb	r3, fp, #0
 80053da:	9308      	str	r3, [sp, #32]
 80053dc:	2300      	movs	r3, #0
 80053de:	930b      	str	r3, [sp, #44]	; 0x2c
 80053e0:	e7bf      	b.n	8005362 <_dtoa_r+0x1e2>
 80053e2:	2300      	movs	r3, #0
 80053e4:	9309      	str	r3, [sp, #36]	; 0x24
 80053e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	dc52      	bgt.n	8005492 <_dtoa_r+0x312>
 80053ec:	2301      	movs	r3, #1
 80053ee:	9301      	str	r3, [sp, #4]
 80053f0:	9304      	str	r3, [sp, #16]
 80053f2:	461a      	mov	r2, r3
 80053f4:	920a      	str	r2, [sp, #40]	; 0x28
 80053f6:	e00b      	b.n	8005410 <_dtoa_r+0x290>
 80053f8:	2301      	movs	r3, #1
 80053fa:	e7f3      	b.n	80053e4 <_dtoa_r+0x264>
 80053fc:	2300      	movs	r3, #0
 80053fe:	9309      	str	r3, [sp, #36]	; 0x24
 8005400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005402:	445b      	add	r3, fp
 8005404:	9301      	str	r3, [sp, #4]
 8005406:	3301      	adds	r3, #1
 8005408:	2b01      	cmp	r3, #1
 800540a:	9304      	str	r3, [sp, #16]
 800540c:	bfb8      	it	lt
 800540e:	2301      	movlt	r3, #1
 8005410:	69e0      	ldr	r0, [r4, #28]
 8005412:	2100      	movs	r1, #0
 8005414:	2204      	movs	r2, #4
 8005416:	f102 0614 	add.w	r6, r2, #20
 800541a:	429e      	cmp	r6, r3
 800541c:	d93d      	bls.n	800549a <_dtoa_r+0x31a>
 800541e:	6041      	str	r1, [r0, #4]
 8005420:	4620      	mov	r0, r4
 8005422:	f000 fd9f 	bl	8005f64 <_Balloc>
 8005426:	9000      	str	r0, [sp, #0]
 8005428:	2800      	cmp	r0, #0
 800542a:	d139      	bne.n	80054a0 <_dtoa_r+0x320>
 800542c:	4b16      	ldr	r3, [pc, #88]	; (8005488 <_dtoa_r+0x308>)
 800542e:	4602      	mov	r2, r0
 8005430:	f240 11af 	movw	r1, #431	; 0x1af
 8005434:	e6bd      	b.n	80051b2 <_dtoa_r+0x32>
 8005436:	2301      	movs	r3, #1
 8005438:	e7e1      	b.n	80053fe <_dtoa_r+0x27e>
 800543a:	2501      	movs	r5, #1
 800543c:	2300      	movs	r3, #0
 800543e:	9307      	str	r3, [sp, #28]
 8005440:	9509      	str	r5, [sp, #36]	; 0x24
 8005442:	f04f 33ff 	mov.w	r3, #4294967295
 8005446:	9301      	str	r3, [sp, #4]
 8005448:	9304      	str	r3, [sp, #16]
 800544a:	2200      	movs	r2, #0
 800544c:	2312      	movs	r3, #18
 800544e:	e7d1      	b.n	80053f4 <_dtoa_r+0x274>
 8005450:	636f4361 	.word	0x636f4361
 8005454:	3fd287a7 	.word	0x3fd287a7
 8005458:	8b60c8b3 	.word	0x8b60c8b3
 800545c:	3fc68a28 	.word	0x3fc68a28
 8005460:	509f79fb 	.word	0x509f79fb
 8005464:	3fd34413 	.word	0x3fd34413
 8005468:	08006e1c 	.word	0x08006e1c
 800546c:	08006e33 	.word	0x08006e33
 8005470:	7ff00000 	.word	0x7ff00000
 8005474:	08006e18 	.word	0x08006e18
 8005478:	08006e0f 	.word	0x08006e0f
 800547c:	08006dec 	.word	0x08006dec
 8005480:	3ff80000 	.word	0x3ff80000
 8005484:	08006f20 	.word	0x08006f20
 8005488:	08006e8b 	.word	0x08006e8b
 800548c:	2301      	movs	r3, #1
 800548e:	9309      	str	r3, [sp, #36]	; 0x24
 8005490:	e7d7      	b.n	8005442 <_dtoa_r+0x2c2>
 8005492:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005494:	9301      	str	r3, [sp, #4]
 8005496:	9304      	str	r3, [sp, #16]
 8005498:	e7ba      	b.n	8005410 <_dtoa_r+0x290>
 800549a:	3101      	adds	r1, #1
 800549c:	0052      	lsls	r2, r2, #1
 800549e:	e7ba      	b.n	8005416 <_dtoa_r+0x296>
 80054a0:	69e3      	ldr	r3, [r4, #28]
 80054a2:	9a00      	ldr	r2, [sp, #0]
 80054a4:	601a      	str	r2, [r3, #0]
 80054a6:	9b04      	ldr	r3, [sp, #16]
 80054a8:	2b0e      	cmp	r3, #14
 80054aa:	f200 80a8 	bhi.w	80055fe <_dtoa_r+0x47e>
 80054ae:	2d00      	cmp	r5, #0
 80054b0:	f000 80a5 	beq.w	80055fe <_dtoa_r+0x47e>
 80054b4:	f1bb 0f00 	cmp.w	fp, #0
 80054b8:	dd38      	ble.n	800552c <_dtoa_r+0x3ac>
 80054ba:	4bc0      	ldr	r3, [pc, #768]	; (80057bc <_dtoa_r+0x63c>)
 80054bc:	f00b 020f 	and.w	r2, fp, #15
 80054c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054c4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80054c8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80054cc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80054d0:	d019      	beq.n	8005506 <_dtoa_r+0x386>
 80054d2:	4bbb      	ldr	r3, [pc, #748]	; (80057c0 <_dtoa_r+0x640>)
 80054d4:	ec51 0b18 	vmov	r0, r1, d8
 80054d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80054dc:	f7fb f9be 	bl	800085c <__aeabi_ddiv>
 80054e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054e4:	f008 080f 	and.w	r8, r8, #15
 80054e8:	2503      	movs	r5, #3
 80054ea:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80057c0 <_dtoa_r+0x640>
 80054ee:	f1b8 0f00 	cmp.w	r8, #0
 80054f2:	d10a      	bne.n	800550a <_dtoa_r+0x38a>
 80054f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054f8:	4632      	mov	r2, r6
 80054fa:	463b      	mov	r3, r7
 80054fc:	f7fb f9ae 	bl	800085c <__aeabi_ddiv>
 8005500:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005504:	e02b      	b.n	800555e <_dtoa_r+0x3de>
 8005506:	2502      	movs	r5, #2
 8005508:	e7ef      	b.n	80054ea <_dtoa_r+0x36a>
 800550a:	f018 0f01 	tst.w	r8, #1
 800550e:	d008      	beq.n	8005522 <_dtoa_r+0x3a2>
 8005510:	4630      	mov	r0, r6
 8005512:	4639      	mov	r1, r7
 8005514:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005518:	f7fb f876 	bl	8000608 <__aeabi_dmul>
 800551c:	3501      	adds	r5, #1
 800551e:	4606      	mov	r6, r0
 8005520:	460f      	mov	r7, r1
 8005522:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005526:	f109 0908 	add.w	r9, r9, #8
 800552a:	e7e0      	b.n	80054ee <_dtoa_r+0x36e>
 800552c:	f000 809f 	beq.w	800566e <_dtoa_r+0x4ee>
 8005530:	f1cb 0600 	rsb	r6, fp, #0
 8005534:	4ba1      	ldr	r3, [pc, #644]	; (80057bc <_dtoa_r+0x63c>)
 8005536:	4fa2      	ldr	r7, [pc, #648]	; (80057c0 <_dtoa_r+0x640>)
 8005538:	f006 020f 	and.w	r2, r6, #15
 800553c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005544:	ec51 0b18 	vmov	r0, r1, d8
 8005548:	f7fb f85e 	bl	8000608 <__aeabi_dmul>
 800554c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005550:	1136      	asrs	r6, r6, #4
 8005552:	2300      	movs	r3, #0
 8005554:	2502      	movs	r5, #2
 8005556:	2e00      	cmp	r6, #0
 8005558:	d17e      	bne.n	8005658 <_dtoa_r+0x4d8>
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1d0      	bne.n	8005500 <_dtoa_r+0x380>
 800555e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005560:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005564:	2b00      	cmp	r3, #0
 8005566:	f000 8084 	beq.w	8005672 <_dtoa_r+0x4f2>
 800556a:	4b96      	ldr	r3, [pc, #600]	; (80057c4 <_dtoa_r+0x644>)
 800556c:	2200      	movs	r2, #0
 800556e:	4640      	mov	r0, r8
 8005570:	4649      	mov	r1, r9
 8005572:	f7fb fabb 	bl	8000aec <__aeabi_dcmplt>
 8005576:	2800      	cmp	r0, #0
 8005578:	d07b      	beq.n	8005672 <_dtoa_r+0x4f2>
 800557a:	9b04      	ldr	r3, [sp, #16]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d078      	beq.n	8005672 <_dtoa_r+0x4f2>
 8005580:	9b01      	ldr	r3, [sp, #4]
 8005582:	2b00      	cmp	r3, #0
 8005584:	dd39      	ble.n	80055fa <_dtoa_r+0x47a>
 8005586:	4b90      	ldr	r3, [pc, #576]	; (80057c8 <_dtoa_r+0x648>)
 8005588:	2200      	movs	r2, #0
 800558a:	4640      	mov	r0, r8
 800558c:	4649      	mov	r1, r9
 800558e:	f7fb f83b 	bl	8000608 <__aeabi_dmul>
 8005592:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005596:	9e01      	ldr	r6, [sp, #4]
 8005598:	f10b 37ff 	add.w	r7, fp, #4294967295
 800559c:	3501      	adds	r5, #1
 800559e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80055a2:	4628      	mov	r0, r5
 80055a4:	f7fa ffc6 	bl	8000534 <__aeabi_i2d>
 80055a8:	4642      	mov	r2, r8
 80055aa:	464b      	mov	r3, r9
 80055ac:	f7fb f82c 	bl	8000608 <__aeabi_dmul>
 80055b0:	4b86      	ldr	r3, [pc, #536]	; (80057cc <_dtoa_r+0x64c>)
 80055b2:	2200      	movs	r2, #0
 80055b4:	f7fa fe72 	bl	800029c <__adddf3>
 80055b8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80055bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055c0:	9303      	str	r3, [sp, #12]
 80055c2:	2e00      	cmp	r6, #0
 80055c4:	d158      	bne.n	8005678 <_dtoa_r+0x4f8>
 80055c6:	4b82      	ldr	r3, [pc, #520]	; (80057d0 <_dtoa_r+0x650>)
 80055c8:	2200      	movs	r2, #0
 80055ca:	4640      	mov	r0, r8
 80055cc:	4649      	mov	r1, r9
 80055ce:	f7fa fe63 	bl	8000298 <__aeabi_dsub>
 80055d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055d6:	4680      	mov	r8, r0
 80055d8:	4689      	mov	r9, r1
 80055da:	f7fb faa5 	bl	8000b28 <__aeabi_dcmpgt>
 80055de:	2800      	cmp	r0, #0
 80055e0:	f040 8296 	bne.w	8005b10 <_dtoa_r+0x990>
 80055e4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80055e8:	4640      	mov	r0, r8
 80055ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80055ee:	4649      	mov	r1, r9
 80055f0:	f7fb fa7c 	bl	8000aec <__aeabi_dcmplt>
 80055f4:	2800      	cmp	r0, #0
 80055f6:	f040 8289 	bne.w	8005b0c <_dtoa_r+0x98c>
 80055fa:	ed8d 8b02 	vstr	d8, [sp, #8]
 80055fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005600:	2b00      	cmp	r3, #0
 8005602:	f2c0 814e 	blt.w	80058a2 <_dtoa_r+0x722>
 8005606:	f1bb 0f0e 	cmp.w	fp, #14
 800560a:	f300 814a 	bgt.w	80058a2 <_dtoa_r+0x722>
 800560e:	4b6b      	ldr	r3, [pc, #428]	; (80057bc <_dtoa_r+0x63c>)
 8005610:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005614:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800561a:	2b00      	cmp	r3, #0
 800561c:	f280 80dc 	bge.w	80057d8 <_dtoa_r+0x658>
 8005620:	9b04      	ldr	r3, [sp, #16]
 8005622:	2b00      	cmp	r3, #0
 8005624:	f300 80d8 	bgt.w	80057d8 <_dtoa_r+0x658>
 8005628:	f040 826f 	bne.w	8005b0a <_dtoa_r+0x98a>
 800562c:	4b68      	ldr	r3, [pc, #416]	; (80057d0 <_dtoa_r+0x650>)
 800562e:	2200      	movs	r2, #0
 8005630:	4640      	mov	r0, r8
 8005632:	4649      	mov	r1, r9
 8005634:	f7fa ffe8 	bl	8000608 <__aeabi_dmul>
 8005638:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800563c:	f7fb fa6a 	bl	8000b14 <__aeabi_dcmpge>
 8005640:	9e04      	ldr	r6, [sp, #16]
 8005642:	4637      	mov	r7, r6
 8005644:	2800      	cmp	r0, #0
 8005646:	f040 8245 	bne.w	8005ad4 <_dtoa_r+0x954>
 800564a:	9d00      	ldr	r5, [sp, #0]
 800564c:	2331      	movs	r3, #49	; 0x31
 800564e:	f805 3b01 	strb.w	r3, [r5], #1
 8005652:	f10b 0b01 	add.w	fp, fp, #1
 8005656:	e241      	b.n	8005adc <_dtoa_r+0x95c>
 8005658:	07f2      	lsls	r2, r6, #31
 800565a:	d505      	bpl.n	8005668 <_dtoa_r+0x4e8>
 800565c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005660:	f7fa ffd2 	bl	8000608 <__aeabi_dmul>
 8005664:	3501      	adds	r5, #1
 8005666:	2301      	movs	r3, #1
 8005668:	1076      	asrs	r6, r6, #1
 800566a:	3708      	adds	r7, #8
 800566c:	e773      	b.n	8005556 <_dtoa_r+0x3d6>
 800566e:	2502      	movs	r5, #2
 8005670:	e775      	b.n	800555e <_dtoa_r+0x3de>
 8005672:	9e04      	ldr	r6, [sp, #16]
 8005674:	465f      	mov	r7, fp
 8005676:	e792      	b.n	800559e <_dtoa_r+0x41e>
 8005678:	9900      	ldr	r1, [sp, #0]
 800567a:	4b50      	ldr	r3, [pc, #320]	; (80057bc <_dtoa_r+0x63c>)
 800567c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005680:	4431      	add	r1, r6
 8005682:	9102      	str	r1, [sp, #8]
 8005684:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005686:	eeb0 9a47 	vmov.f32	s18, s14
 800568a:	eef0 9a67 	vmov.f32	s19, s15
 800568e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005692:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005696:	2900      	cmp	r1, #0
 8005698:	d044      	beq.n	8005724 <_dtoa_r+0x5a4>
 800569a:	494e      	ldr	r1, [pc, #312]	; (80057d4 <_dtoa_r+0x654>)
 800569c:	2000      	movs	r0, #0
 800569e:	f7fb f8dd 	bl	800085c <__aeabi_ddiv>
 80056a2:	ec53 2b19 	vmov	r2, r3, d9
 80056a6:	f7fa fdf7 	bl	8000298 <__aeabi_dsub>
 80056aa:	9d00      	ldr	r5, [sp, #0]
 80056ac:	ec41 0b19 	vmov	d9, r0, r1
 80056b0:	4649      	mov	r1, r9
 80056b2:	4640      	mov	r0, r8
 80056b4:	f7fb fa58 	bl	8000b68 <__aeabi_d2iz>
 80056b8:	4606      	mov	r6, r0
 80056ba:	f7fa ff3b 	bl	8000534 <__aeabi_i2d>
 80056be:	4602      	mov	r2, r0
 80056c0:	460b      	mov	r3, r1
 80056c2:	4640      	mov	r0, r8
 80056c4:	4649      	mov	r1, r9
 80056c6:	f7fa fde7 	bl	8000298 <__aeabi_dsub>
 80056ca:	3630      	adds	r6, #48	; 0x30
 80056cc:	f805 6b01 	strb.w	r6, [r5], #1
 80056d0:	ec53 2b19 	vmov	r2, r3, d9
 80056d4:	4680      	mov	r8, r0
 80056d6:	4689      	mov	r9, r1
 80056d8:	f7fb fa08 	bl	8000aec <__aeabi_dcmplt>
 80056dc:	2800      	cmp	r0, #0
 80056de:	d164      	bne.n	80057aa <_dtoa_r+0x62a>
 80056e0:	4642      	mov	r2, r8
 80056e2:	464b      	mov	r3, r9
 80056e4:	4937      	ldr	r1, [pc, #220]	; (80057c4 <_dtoa_r+0x644>)
 80056e6:	2000      	movs	r0, #0
 80056e8:	f7fa fdd6 	bl	8000298 <__aeabi_dsub>
 80056ec:	ec53 2b19 	vmov	r2, r3, d9
 80056f0:	f7fb f9fc 	bl	8000aec <__aeabi_dcmplt>
 80056f4:	2800      	cmp	r0, #0
 80056f6:	f040 80b6 	bne.w	8005866 <_dtoa_r+0x6e6>
 80056fa:	9b02      	ldr	r3, [sp, #8]
 80056fc:	429d      	cmp	r5, r3
 80056fe:	f43f af7c 	beq.w	80055fa <_dtoa_r+0x47a>
 8005702:	4b31      	ldr	r3, [pc, #196]	; (80057c8 <_dtoa_r+0x648>)
 8005704:	ec51 0b19 	vmov	r0, r1, d9
 8005708:	2200      	movs	r2, #0
 800570a:	f7fa ff7d 	bl	8000608 <__aeabi_dmul>
 800570e:	4b2e      	ldr	r3, [pc, #184]	; (80057c8 <_dtoa_r+0x648>)
 8005710:	ec41 0b19 	vmov	d9, r0, r1
 8005714:	2200      	movs	r2, #0
 8005716:	4640      	mov	r0, r8
 8005718:	4649      	mov	r1, r9
 800571a:	f7fa ff75 	bl	8000608 <__aeabi_dmul>
 800571e:	4680      	mov	r8, r0
 8005720:	4689      	mov	r9, r1
 8005722:	e7c5      	b.n	80056b0 <_dtoa_r+0x530>
 8005724:	ec51 0b17 	vmov	r0, r1, d7
 8005728:	f7fa ff6e 	bl	8000608 <__aeabi_dmul>
 800572c:	9b02      	ldr	r3, [sp, #8]
 800572e:	9d00      	ldr	r5, [sp, #0]
 8005730:	930f      	str	r3, [sp, #60]	; 0x3c
 8005732:	ec41 0b19 	vmov	d9, r0, r1
 8005736:	4649      	mov	r1, r9
 8005738:	4640      	mov	r0, r8
 800573a:	f7fb fa15 	bl	8000b68 <__aeabi_d2iz>
 800573e:	4606      	mov	r6, r0
 8005740:	f7fa fef8 	bl	8000534 <__aeabi_i2d>
 8005744:	3630      	adds	r6, #48	; 0x30
 8005746:	4602      	mov	r2, r0
 8005748:	460b      	mov	r3, r1
 800574a:	4640      	mov	r0, r8
 800574c:	4649      	mov	r1, r9
 800574e:	f7fa fda3 	bl	8000298 <__aeabi_dsub>
 8005752:	f805 6b01 	strb.w	r6, [r5], #1
 8005756:	9b02      	ldr	r3, [sp, #8]
 8005758:	429d      	cmp	r5, r3
 800575a:	4680      	mov	r8, r0
 800575c:	4689      	mov	r9, r1
 800575e:	f04f 0200 	mov.w	r2, #0
 8005762:	d124      	bne.n	80057ae <_dtoa_r+0x62e>
 8005764:	4b1b      	ldr	r3, [pc, #108]	; (80057d4 <_dtoa_r+0x654>)
 8005766:	ec51 0b19 	vmov	r0, r1, d9
 800576a:	f7fa fd97 	bl	800029c <__adddf3>
 800576e:	4602      	mov	r2, r0
 8005770:	460b      	mov	r3, r1
 8005772:	4640      	mov	r0, r8
 8005774:	4649      	mov	r1, r9
 8005776:	f7fb f9d7 	bl	8000b28 <__aeabi_dcmpgt>
 800577a:	2800      	cmp	r0, #0
 800577c:	d173      	bne.n	8005866 <_dtoa_r+0x6e6>
 800577e:	ec53 2b19 	vmov	r2, r3, d9
 8005782:	4914      	ldr	r1, [pc, #80]	; (80057d4 <_dtoa_r+0x654>)
 8005784:	2000      	movs	r0, #0
 8005786:	f7fa fd87 	bl	8000298 <__aeabi_dsub>
 800578a:	4602      	mov	r2, r0
 800578c:	460b      	mov	r3, r1
 800578e:	4640      	mov	r0, r8
 8005790:	4649      	mov	r1, r9
 8005792:	f7fb f9ab 	bl	8000aec <__aeabi_dcmplt>
 8005796:	2800      	cmp	r0, #0
 8005798:	f43f af2f 	beq.w	80055fa <_dtoa_r+0x47a>
 800579c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800579e:	1e6b      	subs	r3, r5, #1
 80057a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80057a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80057a6:	2b30      	cmp	r3, #48	; 0x30
 80057a8:	d0f8      	beq.n	800579c <_dtoa_r+0x61c>
 80057aa:	46bb      	mov	fp, r7
 80057ac:	e04a      	b.n	8005844 <_dtoa_r+0x6c4>
 80057ae:	4b06      	ldr	r3, [pc, #24]	; (80057c8 <_dtoa_r+0x648>)
 80057b0:	f7fa ff2a 	bl	8000608 <__aeabi_dmul>
 80057b4:	4680      	mov	r8, r0
 80057b6:	4689      	mov	r9, r1
 80057b8:	e7bd      	b.n	8005736 <_dtoa_r+0x5b6>
 80057ba:	bf00      	nop
 80057bc:	08006f20 	.word	0x08006f20
 80057c0:	08006ef8 	.word	0x08006ef8
 80057c4:	3ff00000 	.word	0x3ff00000
 80057c8:	40240000 	.word	0x40240000
 80057cc:	401c0000 	.word	0x401c0000
 80057d0:	40140000 	.word	0x40140000
 80057d4:	3fe00000 	.word	0x3fe00000
 80057d8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80057dc:	9d00      	ldr	r5, [sp, #0]
 80057de:	4642      	mov	r2, r8
 80057e0:	464b      	mov	r3, r9
 80057e2:	4630      	mov	r0, r6
 80057e4:	4639      	mov	r1, r7
 80057e6:	f7fb f839 	bl	800085c <__aeabi_ddiv>
 80057ea:	f7fb f9bd 	bl	8000b68 <__aeabi_d2iz>
 80057ee:	9001      	str	r0, [sp, #4]
 80057f0:	f7fa fea0 	bl	8000534 <__aeabi_i2d>
 80057f4:	4642      	mov	r2, r8
 80057f6:	464b      	mov	r3, r9
 80057f8:	f7fa ff06 	bl	8000608 <__aeabi_dmul>
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	4630      	mov	r0, r6
 8005802:	4639      	mov	r1, r7
 8005804:	f7fa fd48 	bl	8000298 <__aeabi_dsub>
 8005808:	9e01      	ldr	r6, [sp, #4]
 800580a:	9f04      	ldr	r7, [sp, #16]
 800580c:	3630      	adds	r6, #48	; 0x30
 800580e:	f805 6b01 	strb.w	r6, [r5], #1
 8005812:	9e00      	ldr	r6, [sp, #0]
 8005814:	1bae      	subs	r6, r5, r6
 8005816:	42b7      	cmp	r7, r6
 8005818:	4602      	mov	r2, r0
 800581a:	460b      	mov	r3, r1
 800581c:	d134      	bne.n	8005888 <_dtoa_r+0x708>
 800581e:	f7fa fd3d 	bl	800029c <__adddf3>
 8005822:	4642      	mov	r2, r8
 8005824:	464b      	mov	r3, r9
 8005826:	4606      	mov	r6, r0
 8005828:	460f      	mov	r7, r1
 800582a:	f7fb f97d 	bl	8000b28 <__aeabi_dcmpgt>
 800582e:	b9c8      	cbnz	r0, 8005864 <_dtoa_r+0x6e4>
 8005830:	4642      	mov	r2, r8
 8005832:	464b      	mov	r3, r9
 8005834:	4630      	mov	r0, r6
 8005836:	4639      	mov	r1, r7
 8005838:	f7fb f94e 	bl	8000ad8 <__aeabi_dcmpeq>
 800583c:	b110      	cbz	r0, 8005844 <_dtoa_r+0x6c4>
 800583e:	9b01      	ldr	r3, [sp, #4]
 8005840:	07db      	lsls	r3, r3, #31
 8005842:	d40f      	bmi.n	8005864 <_dtoa_r+0x6e4>
 8005844:	4651      	mov	r1, sl
 8005846:	4620      	mov	r0, r4
 8005848:	f000 fbcc 	bl	8005fe4 <_Bfree>
 800584c:	2300      	movs	r3, #0
 800584e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005850:	702b      	strb	r3, [r5, #0]
 8005852:	f10b 0301 	add.w	r3, fp, #1
 8005856:	6013      	str	r3, [r2, #0]
 8005858:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800585a:	2b00      	cmp	r3, #0
 800585c:	f43f ace2 	beq.w	8005224 <_dtoa_r+0xa4>
 8005860:	601d      	str	r5, [r3, #0]
 8005862:	e4df      	b.n	8005224 <_dtoa_r+0xa4>
 8005864:	465f      	mov	r7, fp
 8005866:	462b      	mov	r3, r5
 8005868:	461d      	mov	r5, r3
 800586a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800586e:	2a39      	cmp	r2, #57	; 0x39
 8005870:	d106      	bne.n	8005880 <_dtoa_r+0x700>
 8005872:	9a00      	ldr	r2, [sp, #0]
 8005874:	429a      	cmp	r2, r3
 8005876:	d1f7      	bne.n	8005868 <_dtoa_r+0x6e8>
 8005878:	9900      	ldr	r1, [sp, #0]
 800587a:	2230      	movs	r2, #48	; 0x30
 800587c:	3701      	adds	r7, #1
 800587e:	700a      	strb	r2, [r1, #0]
 8005880:	781a      	ldrb	r2, [r3, #0]
 8005882:	3201      	adds	r2, #1
 8005884:	701a      	strb	r2, [r3, #0]
 8005886:	e790      	b.n	80057aa <_dtoa_r+0x62a>
 8005888:	4ba3      	ldr	r3, [pc, #652]	; (8005b18 <_dtoa_r+0x998>)
 800588a:	2200      	movs	r2, #0
 800588c:	f7fa febc 	bl	8000608 <__aeabi_dmul>
 8005890:	2200      	movs	r2, #0
 8005892:	2300      	movs	r3, #0
 8005894:	4606      	mov	r6, r0
 8005896:	460f      	mov	r7, r1
 8005898:	f7fb f91e 	bl	8000ad8 <__aeabi_dcmpeq>
 800589c:	2800      	cmp	r0, #0
 800589e:	d09e      	beq.n	80057de <_dtoa_r+0x65e>
 80058a0:	e7d0      	b.n	8005844 <_dtoa_r+0x6c4>
 80058a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058a4:	2a00      	cmp	r2, #0
 80058a6:	f000 80ca 	beq.w	8005a3e <_dtoa_r+0x8be>
 80058aa:	9a07      	ldr	r2, [sp, #28]
 80058ac:	2a01      	cmp	r2, #1
 80058ae:	f300 80ad 	bgt.w	8005a0c <_dtoa_r+0x88c>
 80058b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80058b4:	2a00      	cmp	r2, #0
 80058b6:	f000 80a5 	beq.w	8005a04 <_dtoa_r+0x884>
 80058ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80058be:	9e08      	ldr	r6, [sp, #32]
 80058c0:	9d05      	ldr	r5, [sp, #20]
 80058c2:	9a05      	ldr	r2, [sp, #20]
 80058c4:	441a      	add	r2, r3
 80058c6:	9205      	str	r2, [sp, #20]
 80058c8:	9a06      	ldr	r2, [sp, #24]
 80058ca:	2101      	movs	r1, #1
 80058cc:	441a      	add	r2, r3
 80058ce:	4620      	mov	r0, r4
 80058d0:	9206      	str	r2, [sp, #24]
 80058d2:	f000 fc3d 	bl	8006150 <__i2b>
 80058d6:	4607      	mov	r7, r0
 80058d8:	b165      	cbz	r5, 80058f4 <_dtoa_r+0x774>
 80058da:	9b06      	ldr	r3, [sp, #24]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	dd09      	ble.n	80058f4 <_dtoa_r+0x774>
 80058e0:	42ab      	cmp	r3, r5
 80058e2:	9a05      	ldr	r2, [sp, #20]
 80058e4:	bfa8      	it	ge
 80058e6:	462b      	movge	r3, r5
 80058e8:	1ad2      	subs	r2, r2, r3
 80058ea:	9205      	str	r2, [sp, #20]
 80058ec:	9a06      	ldr	r2, [sp, #24]
 80058ee:	1aed      	subs	r5, r5, r3
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	9306      	str	r3, [sp, #24]
 80058f4:	9b08      	ldr	r3, [sp, #32]
 80058f6:	b1f3      	cbz	r3, 8005936 <_dtoa_r+0x7b6>
 80058f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	f000 80a3 	beq.w	8005a46 <_dtoa_r+0x8c6>
 8005900:	2e00      	cmp	r6, #0
 8005902:	dd10      	ble.n	8005926 <_dtoa_r+0x7a6>
 8005904:	4639      	mov	r1, r7
 8005906:	4632      	mov	r2, r6
 8005908:	4620      	mov	r0, r4
 800590a:	f000 fce1 	bl	80062d0 <__pow5mult>
 800590e:	4652      	mov	r2, sl
 8005910:	4601      	mov	r1, r0
 8005912:	4607      	mov	r7, r0
 8005914:	4620      	mov	r0, r4
 8005916:	f000 fc31 	bl	800617c <__multiply>
 800591a:	4651      	mov	r1, sl
 800591c:	4680      	mov	r8, r0
 800591e:	4620      	mov	r0, r4
 8005920:	f000 fb60 	bl	8005fe4 <_Bfree>
 8005924:	46c2      	mov	sl, r8
 8005926:	9b08      	ldr	r3, [sp, #32]
 8005928:	1b9a      	subs	r2, r3, r6
 800592a:	d004      	beq.n	8005936 <_dtoa_r+0x7b6>
 800592c:	4651      	mov	r1, sl
 800592e:	4620      	mov	r0, r4
 8005930:	f000 fcce 	bl	80062d0 <__pow5mult>
 8005934:	4682      	mov	sl, r0
 8005936:	2101      	movs	r1, #1
 8005938:	4620      	mov	r0, r4
 800593a:	f000 fc09 	bl	8006150 <__i2b>
 800593e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005940:	2b00      	cmp	r3, #0
 8005942:	4606      	mov	r6, r0
 8005944:	f340 8081 	ble.w	8005a4a <_dtoa_r+0x8ca>
 8005948:	461a      	mov	r2, r3
 800594a:	4601      	mov	r1, r0
 800594c:	4620      	mov	r0, r4
 800594e:	f000 fcbf 	bl	80062d0 <__pow5mult>
 8005952:	9b07      	ldr	r3, [sp, #28]
 8005954:	2b01      	cmp	r3, #1
 8005956:	4606      	mov	r6, r0
 8005958:	dd7a      	ble.n	8005a50 <_dtoa_r+0x8d0>
 800595a:	f04f 0800 	mov.w	r8, #0
 800595e:	6933      	ldr	r3, [r6, #16]
 8005960:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005964:	6918      	ldr	r0, [r3, #16]
 8005966:	f000 fba5 	bl	80060b4 <__hi0bits>
 800596a:	f1c0 0020 	rsb	r0, r0, #32
 800596e:	9b06      	ldr	r3, [sp, #24]
 8005970:	4418      	add	r0, r3
 8005972:	f010 001f 	ands.w	r0, r0, #31
 8005976:	f000 8094 	beq.w	8005aa2 <_dtoa_r+0x922>
 800597a:	f1c0 0320 	rsb	r3, r0, #32
 800597e:	2b04      	cmp	r3, #4
 8005980:	f340 8085 	ble.w	8005a8e <_dtoa_r+0x90e>
 8005984:	9b05      	ldr	r3, [sp, #20]
 8005986:	f1c0 001c 	rsb	r0, r0, #28
 800598a:	4403      	add	r3, r0
 800598c:	9305      	str	r3, [sp, #20]
 800598e:	9b06      	ldr	r3, [sp, #24]
 8005990:	4403      	add	r3, r0
 8005992:	4405      	add	r5, r0
 8005994:	9306      	str	r3, [sp, #24]
 8005996:	9b05      	ldr	r3, [sp, #20]
 8005998:	2b00      	cmp	r3, #0
 800599a:	dd05      	ble.n	80059a8 <_dtoa_r+0x828>
 800599c:	4651      	mov	r1, sl
 800599e:	461a      	mov	r2, r3
 80059a0:	4620      	mov	r0, r4
 80059a2:	f000 fcef 	bl	8006384 <__lshift>
 80059a6:	4682      	mov	sl, r0
 80059a8:	9b06      	ldr	r3, [sp, #24]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	dd05      	ble.n	80059ba <_dtoa_r+0x83a>
 80059ae:	4631      	mov	r1, r6
 80059b0:	461a      	mov	r2, r3
 80059b2:	4620      	mov	r0, r4
 80059b4:	f000 fce6 	bl	8006384 <__lshift>
 80059b8:	4606      	mov	r6, r0
 80059ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d072      	beq.n	8005aa6 <_dtoa_r+0x926>
 80059c0:	4631      	mov	r1, r6
 80059c2:	4650      	mov	r0, sl
 80059c4:	f000 fd4a 	bl	800645c <__mcmp>
 80059c8:	2800      	cmp	r0, #0
 80059ca:	da6c      	bge.n	8005aa6 <_dtoa_r+0x926>
 80059cc:	2300      	movs	r3, #0
 80059ce:	4651      	mov	r1, sl
 80059d0:	220a      	movs	r2, #10
 80059d2:	4620      	mov	r0, r4
 80059d4:	f000 fb28 	bl	8006028 <__multadd>
 80059d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059da:	f10b 3bff 	add.w	fp, fp, #4294967295
 80059de:	4682      	mov	sl, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f000 81b0 	beq.w	8005d46 <_dtoa_r+0xbc6>
 80059e6:	2300      	movs	r3, #0
 80059e8:	4639      	mov	r1, r7
 80059ea:	220a      	movs	r2, #10
 80059ec:	4620      	mov	r0, r4
 80059ee:	f000 fb1b 	bl	8006028 <__multadd>
 80059f2:	9b01      	ldr	r3, [sp, #4]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	4607      	mov	r7, r0
 80059f8:	f300 8096 	bgt.w	8005b28 <_dtoa_r+0x9a8>
 80059fc:	9b07      	ldr	r3, [sp, #28]
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	dc59      	bgt.n	8005ab6 <_dtoa_r+0x936>
 8005a02:	e091      	b.n	8005b28 <_dtoa_r+0x9a8>
 8005a04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005a0a:	e758      	b.n	80058be <_dtoa_r+0x73e>
 8005a0c:	9b04      	ldr	r3, [sp, #16]
 8005a0e:	1e5e      	subs	r6, r3, #1
 8005a10:	9b08      	ldr	r3, [sp, #32]
 8005a12:	42b3      	cmp	r3, r6
 8005a14:	bfbf      	itttt	lt
 8005a16:	9b08      	ldrlt	r3, [sp, #32]
 8005a18:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8005a1a:	9608      	strlt	r6, [sp, #32]
 8005a1c:	1af3      	sublt	r3, r6, r3
 8005a1e:	bfb4      	ite	lt
 8005a20:	18d2      	addlt	r2, r2, r3
 8005a22:	1b9e      	subge	r6, r3, r6
 8005a24:	9b04      	ldr	r3, [sp, #16]
 8005a26:	bfbc      	itt	lt
 8005a28:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8005a2a:	2600      	movlt	r6, #0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	bfb7      	itett	lt
 8005a30:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005a34:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005a38:	1a9d      	sublt	r5, r3, r2
 8005a3a:	2300      	movlt	r3, #0
 8005a3c:	e741      	b.n	80058c2 <_dtoa_r+0x742>
 8005a3e:	9e08      	ldr	r6, [sp, #32]
 8005a40:	9d05      	ldr	r5, [sp, #20]
 8005a42:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005a44:	e748      	b.n	80058d8 <_dtoa_r+0x758>
 8005a46:	9a08      	ldr	r2, [sp, #32]
 8005a48:	e770      	b.n	800592c <_dtoa_r+0x7ac>
 8005a4a:	9b07      	ldr	r3, [sp, #28]
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	dc19      	bgt.n	8005a84 <_dtoa_r+0x904>
 8005a50:	9b02      	ldr	r3, [sp, #8]
 8005a52:	b9bb      	cbnz	r3, 8005a84 <_dtoa_r+0x904>
 8005a54:	9b03      	ldr	r3, [sp, #12]
 8005a56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a5a:	b99b      	cbnz	r3, 8005a84 <_dtoa_r+0x904>
 8005a5c:	9b03      	ldr	r3, [sp, #12]
 8005a5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005a62:	0d1b      	lsrs	r3, r3, #20
 8005a64:	051b      	lsls	r3, r3, #20
 8005a66:	b183      	cbz	r3, 8005a8a <_dtoa_r+0x90a>
 8005a68:	9b05      	ldr	r3, [sp, #20]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	9305      	str	r3, [sp, #20]
 8005a6e:	9b06      	ldr	r3, [sp, #24]
 8005a70:	3301      	adds	r3, #1
 8005a72:	9306      	str	r3, [sp, #24]
 8005a74:	f04f 0801 	mov.w	r8, #1
 8005a78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f47f af6f 	bne.w	800595e <_dtoa_r+0x7de>
 8005a80:	2001      	movs	r0, #1
 8005a82:	e774      	b.n	800596e <_dtoa_r+0x7ee>
 8005a84:	f04f 0800 	mov.w	r8, #0
 8005a88:	e7f6      	b.n	8005a78 <_dtoa_r+0x8f8>
 8005a8a:	4698      	mov	r8, r3
 8005a8c:	e7f4      	b.n	8005a78 <_dtoa_r+0x8f8>
 8005a8e:	d082      	beq.n	8005996 <_dtoa_r+0x816>
 8005a90:	9a05      	ldr	r2, [sp, #20]
 8005a92:	331c      	adds	r3, #28
 8005a94:	441a      	add	r2, r3
 8005a96:	9205      	str	r2, [sp, #20]
 8005a98:	9a06      	ldr	r2, [sp, #24]
 8005a9a:	441a      	add	r2, r3
 8005a9c:	441d      	add	r5, r3
 8005a9e:	9206      	str	r2, [sp, #24]
 8005aa0:	e779      	b.n	8005996 <_dtoa_r+0x816>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	e7f4      	b.n	8005a90 <_dtoa_r+0x910>
 8005aa6:	9b04      	ldr	r3, [sp, #16]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	dc37      	bgt.n	8005b1c <_dtoa_r+0x99c>
 8005aac:	9b07      	ldr	r3, [sp, #28]
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	dd34      	ble.n	8005b1c <_dtoa_r+0x99c>
 8005ab2:	9b04      	ldr	r3, [sp, #16]
 8005ab4:	9301      	str	r3, [sp, #4]
 8005ab6:	9b01      	ldr	r3, [sp, #4]
 8005ab8:	b963      	cbnz	r3, 8005ad4 <_dtoa_r+0x954>
 8005aba:	4631      	mov	r1, r6
 8005abc:	2205      	movs	r2, #5
 8005abe:	4620      	mov	r0, r4
 8005ac0:	f000 fab2 	bl	8006028 <__multadd>
 8005ac4:	4601      	mov	r1, r0
 8005ac6:	4606      	mov	r6, r0
 8005ac8:	4650      	mov	r0, sl
 8005aca:	f000 fcc7 	bl	800645c <__mcmp>
 8005ace:	2800      	cmp	r0, #0
 8005ad0:	f73f adbb 	bgt.w	800564a <_dtoa_r+0x4ca>
 8005ad4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ad6:	9d00      	ldr	r5, [sp, #0]
 8005ad8:	ea6f 0b03 	mvn.w	fp, r3
 8005adc:	f04f 0800 	mov.w	r8, #0
 8005ae0:	4631      	mov	r1, r6
 8005ae2:	4620      	mov	r0, r4
 8005ae4:	f000 fa7e 	bl	8005fe4 <_Bfree>
 8005ae8:	2f00      	cmp	r7, #0
 8005aea:	f43f aeab 	beq.w	8005844 <_dtoa_r+0x6c4>
 8005aee:	f1b8 0f00 	cmp.w	r8, #0
 8005af2:	d005      	beq.n	8005b00 <_dtoa_r+0x980>
 8005af4:	45b8      	cmp	r8, r7
 8005af6:	d003      	beq.n	8005b00 <_dtoa_r+0x980>
 8005af8:	4641      	mov	r1, r8
 8005afa:	4620      	mov	r0, r4
 8005afc:	f000 fa72 	bl	8005fe4 <_Bfree>
 8005b00:	4639      	mov	r1, r7
 8005b02:	4620      	mov	r0, r4
 8005b04:	f000 fa6e 	bl	8005fe4 <_Bfree>
 8005b08:	e69c      	b.n	8005844 <_dtoa_r+0x6c4>
 8005b0a:	2600      	movs	r6, #0
 8005b0c:	4637      	mov	r7, r6
 8005b0e:	e7e1      	b.n	8005ad4 <_dtoa_r+0x954>
 8005b10:	46bb      	mov	fp, r7
 8005b12:	4637      	mov	r7, r6
 8005b14:	e599      	b.n	800564a <_dtoa_r+0x4ca>
 8005b16:	bf00      	nop
 8005b18:	40240000 	.word	0x40240000
 8005b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	f000 80c8 	beq.w	8005cb4 <_dtoa_r+0xb34>
 8005b24:	9b04      	ldr	r3, [sp, #16]
 8005b26:	9301      	str	r3, [sp, #4]
 8005b28:	2d00      	cmp	r5, #0
 8005b2a:	dd05      	ble.n	8005b38 <_dtoa_r+0x9b8>
 8005b2c:	4639      	mov	r1, r7
 8005b2e:	462a      	mov	r2, r5
 8005b30:	4620      	mov	r0, r4
 8005b32:	f000 fc27 	bl	8006384 <__lshift>
 8005b36:	4607      	mov	r7, r0
 8005b38:	f1b8 0f00 	cmp.w	r8, #0
 8005b3c:	d05b      	beq.n	8005bf6 <_dtoa_r+0xa76>
 8005b3e:	6879      	ldr	r1, [r7, #4]
 8005b40:	4620      	mov	r0, r4
 8005b42:	f000 fa0f 	bl	8005f64 <_Balloc>
 8005b46:	4605      	mov	r5, r0
 8005b48:	b928      	cbnz	r0, 8005b56 <_dtoa_r+0x9d6>
 8005b4a:	4b83      	ldr	r3, [pc, #524]	; (8005d58 <_dtoa_r+0xbd8>)
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005b52:	f7ff bb2e 	b.w	80051b2 <_dtoa_r+0x32>
 8005b56:	693a      	ldr	r2, [r7, #16]
 8005b58:	3202      	adds	r2, #2
 8005b5a:	0092      	lsls	r2, r2, #2
 8005b5c:	f107 010c 	add.w	r1, r7, #12
 8005b60:	300c      	adds	r0, #12
 8005b62:	f001 f801 	bl	8006b68 <memcpy>
 8005b66:	2201      	movs	r2, #1
 8005b68:	4629      	mov	r1, r5
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	f000 fc0a 	bl	8006384 <__lshift>
 8005b70:	9b00      	ldr	r3, [sp, #0]
 8005b72:	3301      	adds	r3, #1
 8005b74:	9304      	str	r3, [sp, #16]
 8005b76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	9308      	str	r3, [sp, #32]
 8005b7e:	9b02      	ldr	r3, [sp, #8]
 8005b80:	f003 0301 	and.w	r3, r3, #1
 8005b84:	46b8      	mov	r8, r7
 8005b86:	9306      	str	r3, [sp, #24]
 8005b88:	4607      	mov	r7, r0
 8005b8a:	9b04      	ldr	r3, [sp, #16]
 8005b8c:	4631      	mov	r1, r6
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	4650      	mov	r0, sl
 8005b92:	9301      	str	r3, [sp, #4]
 8005b94:	f7ff fa6c 	bl	8005070 <quorem>
 8005b98:	4641      	mov	r1, r8
 8005b9a:	9002      	str	r0, [sp, #8]
 8005b9c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005ba0:	4650      	mov	r0, sl
 8005ba2:	f000 fc5b 	bl	800645c <__mcmp>
 8005ba6:	463a      	mov	r2, r7
 8005ba8:	9005      	str	r0, [sp, #20]
 8005baa:	4631      	mov	r1, r6
 8005bac:	4620      	mov	r0, r4
 8005bae:	f000 fc71 	bl	8006494 <__mdiff>
 8005bb2:	68c2      	ldr	r2, [r0, #12]
 8005bb4:	4605      	mov	r5, r0
 8005bb6:	bb02      	cbnz	r2, 8005bfa <_dtoa_r+0xa7a>
 8005bb8:	4601      	mov	r1, r0
 8005bba:	4650      	mov	r0, sl
 8005bbc:	f000 fc4e 	bl	800645c <__mcmp>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	4629      	mov	r1, r5
 8005bc4:	4620      	mov	r0, r4
 8005bc6:	9209      	str	r2, [sp, #36]	; 0x24
 8005bc8:	f000 fa0c 	bl	8005fe4 <_Bfree>
 8005bcc:	9b07      	ldr	r3, [sp, #28]
 8005bce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005bd0:	9d04      	ldr	r5, [sp, #16]
 8005bd2:	ea43 0102 	orr.w	r1, r3, r2
 8005bd6:	9b06      	ldr	r3, [sp, #24]
 8005bd8:	4319      	orrs	r1, r3
 8005bda:	d110      	bne.n	8005bfe <_dtoa_r+0xa7e>
 8005bdc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005be0:	d029      	beq.n	8005c36 <_dtoa_r+0xab6>
 8005be2:	9b05      	ldr	r3, [sp, #20]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	dd02      	ble.n	8005bee <_dtoa_r+0xa6e>
 8005be8:	9b02      	ldr	r3, [sp, #8]
 8005bea:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005bee:	9b01      	ldr	r3, [sp, #4]
 8005bf0:	f883 9000 	strb.w	r9, [r3]
 8005bf4:	e774      	b.n	8005ae0 <_dtoa_r+0x960>
 8005bf6:	4638      	mov	r0, r7
 8005bf8:	e7ba      	b.n	8005b70 <_dtoa_r+0x9f0>
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	e7e1      	b.n	8005bc2 <_dtoa_r+0xa42>
 8005bfe:	9b05      	ldr	r3, [sp, #20]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	db04      	blt.n	8005c0e <_dtoa_r+0xa8e>
 8005c04:	9907      	ldr	r1, [sp, #28]
 8005c06:	430b      	orrs	r3, r1
 8005c08:	9906      	ldr	r1, [sp, #24]
 8005c0a:	430b      	orrs	r3, r1
 8005c0c:	d120      	bne.n	8005c50 <_dtoa_r+0xad0>
 8005c0e:	2a00      	cmp	r2, #0
 8005c10:	dded      	ble.n	8005bee <_dtoa_r+0xa6e>
 8005c12:	4651      	mov	r1, sl
 8005c14:	2201      	movs	r2, #1
 8005c16:	4620      	mov	r0, r4
 8005c18:	f000 fbb4 	bl	8006384 <__lshift>
 8005c1c:	4631      	mov	r1, r6
 8005c1e:	4682      	mov	sl, r0
 8005c20:	f000 fc1c 	bl	800645c <__mcmp>
 8005c24:	2800      	cmp	r0, #0
 8005c26:	dc03      	bgt.n	8005c30 <_dtoa_r+0xab0>
 8005c28:	d1e1      	bne.n	8005bee <_dtoa_r+0xa6e>
 8005c2a:	f019 0f01 	tst.w	r9, #1
 8005c2e:	d0de      	beq.n	8005bee <_dtoa_r+0xa6e>
 8005c30:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005c34:	d1d8      	bne.n	8005be8 <_dtoa_r+0xa68>
 8005c36:	9a01      	ldr	r2, [sp, #4]
 8005c38:	2339      	movs	r3, #57	; 0x39
 8005c3a:	7013      	strb	r3, [r2, #0]
 8005c3c:	462b      	mov	r3, r5
 8005c3e:	461d      	mov	r5, r3
 8005c40:	3b01      	subs	r3, #1
 8005c42:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005c46:	2a39      	cmp	r2, #57	; 0x39
 8005c48:	d06c      	beq.n	8005d24 <_dtoa_r+0xba4>
 8005c4a:	3201      	adds	r2, #1
 8005c4c:	701a      	strb	r2, [r3, #0]
 8005c4e:	e747      	b.n	8005ae0 <_dtoa_r+0x960>
 8005c50:	2a00      	cmp	r2, #0
 8005c52:	dd07      	ble.n	8005c64 <_dtoa_r+0xae4>
 8005c54:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005c58:	d0ed      	beq.n	8005c36 <_dtoa_r+0xab6>
 8005c5a:	9a01      	ldr	r2, [sp, #4]
 8005c5c:	f109 0301 	add.w	r3, r9, #1
 8005c60:	7013      	strb	r3, [r2, #0]
 8005c62:	e73d      	b.n	8005ae0 <_dtoa_r+0x960>
 8005c64:	9b04      	ldr	r3, [sp, #16]
 8005c66:	9a08      	ldr	r2, [sp, #32]
 8005c68:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d043      	beq.n	8005cf8 <_dtoa_r+0xb78>
 8005c70:	4651      	mov	r1, sl
 8005c72:	2300      	movs	r3, #0
 8005c74:	220a      	movs	r2, #10
 8005c76:	4620      	mov	r0, r4
 8005c78:	f000 f9d6 	bl	8006028 <__multadd>
 8005c7c:	45b8      	cmp	r8, r7
 8005c7e:	4682      	mov	sl, r0
 8005c80:	f04f 0300 	mov.w	r3, #0
 8005c84:	f04f 020a 	mov.w	r2, #10
 8005c88:	4641      	mov	r1, r8
 8005c8a:	4620      	mov	r0, r4
 8005c8c:	d107      	bne.n	8005c9e <_dtoa_r+0xb1e>
 8005c8e:	f000 f9cb 	bl	8006028 <__multadd>
 8005c92:	4680      	mov	r8, r0
 8005c94:	4607      	mov	r7, r0
 8005c96:	9b04      	ldr	r3, [sp, #16]
 8005c98:	3301      	adds	r3, #1
 8005c9a:	9304      	str	r3, [sp, #16]
 8005c9c:	e775      	b.n	8005b8a <_dtoa_r+0xa0a>
 8005c9e:	f000 f9c3 	bl	8006028 <__multadd>
 8005ca2:	4639      	mov	r1, r7
 8005ca4:	4680      	mov	r8, r0
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	220a      	movs	r2, #10
 8005caa:	4620      	mov	r0, r4
 8005cac:	f000 f9bc 	bl	8006028 <__multadd>
 8005cb0:	4607      	mov	r7, r0
 8005cb2:	e7f0      	b.n	8005c96 <_dtoa_r+0xb16>
 8005cb4:	9b04      	ldr	r3, [sp, #16]
 8005cb6:	9301      	str	r3, [sp, #4]
 8005cb8:	9d00      	ldr	r5, [sp, #0]
 8005cba:	4631      	mov	r1, r6
 8005cbc:	4650      	mov	r0, sl
 8005cbe:	f7ff f9d7 	bl	8005070 <quorem>
 8005cc2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005cc6:	9b00      	ldr	r3, [sp, #0]
 8005cc8:	f805 9b01 	strb.w	r9, [r5], #1
 8005ccc:	1aea      	subs	r2, r5, r3
 8005cce:	9b01      	ldr	r3, [sp, #4]
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	dd07      	ble.n	8005ce4 <_dtoa_r+0xb64>
 8005cd4:	4651      	mov	r1, sl
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	220a      	movs	r2, #10
 8005cda:	4620      	mov	r0, r4
 8005cdc:	f000 f9a4 	bl	8006028 <__multadd>
 8005ce0:	4682      	mov	sl, r0
 8005ce2:	e7ea      	b.n	8005cba <_dtoa_r+0xb3a>
 8005ce4:	9b01      	ldr	r3, [sp, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	bfc8      	it	gt
 8005cea:	461d      	movgt	r5, r3
 8005cec:	9b00      	ldr	r3, [sp, #0]
 8005cee:	bfd8      	it	le
 8005cf0:	2501      	movle	r5, #1
 8005cf2:	441d      	add	r5, r3
 8005cf4:	f04f 0800 	mov.w	r8, #0
 8005cf8:	4651      	mov	r1, sl
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	f000 fb41 	bl	8006384 <__lshift>
 8005d02:	4631      	mov	r1, r6
 8005d04:	4682      	mov	sl, r0
 8005d06:	f000 fba9 	bl	800645c <__mcmp>
 8005d0a:	2800      	cmp	r0, #0
 8005d0c:	dc96      	bgt.n	8005c3c <_dtoa_r+0xabc>
 8005d0e:	d102      	bne.n	8005d16 <_dtoa_r+0xb96>
 8005d10:	f019 0f01 	tst.w	r9, #1
 8005d14:	d192      	bne.n	8005c3c <_dtoa_r+0xabc>
 8005d16:	462b      	mov	r3, r5
 8005d18:	461d      	mov	r5, r3
 8005d1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d1e:	2a30      	cmp	r2, #48	; 0x30
 8005d20:	d0fa      	beq.n	8005d18 <_dtoa_r+0xb98>
 8005d22:	e6dd      	b.n	8005ae0 <_dtoa_r+0x960>
 8005d24:	9a00      	ldr	r2, [sp, #0]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d189      	bne.n	8005c3e <_dtoa_r+0xabe>
 8005d2a:	f10b 0b01 	add.w	fp, fp, #1
 8005d2e:	2331      	movs	r3, #49	; 0x31
 8005d30:	e796      	b.n	8005c60 <_dtoa_r+0xae0>
 8005d32:	4b0a      	ldr	r3, [pc, #40]	; (8005d5c <_dtoa_r+0xbdc>)
 8005d34:	f7ff ba99 	b.w	800526a <_dtoa_r+0xea>
 8005d38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	f47f aa6d 	bne.w	800521a <_dtoa_r+0x9a>
 8005d40:	4b07      	ldr	r3, [pc, #28]	; (8005d60 <_dtoa_r+0xbe0>)
 8005d42:	f7ff ba92 	b.w	800526a <_dtoa_r+0xea>
 8005d46:	9b01      	ldr	r3, [sp, #4]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	dcb5      	bgt.n	8005cb8 <_dtoa_r+0xb38>
 8005d4c:	9b07      	ldr	r3, [sp, #28]
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	f73f aeb1 	bgt.w	8005ab6 <_dtoa_r+0x936>
 8005d54:	e7b0      	b.n	8005cb8 <_dtoa_r+0xb38>
 8005d56:	bf00      	nop
 8005d58:	08006e8b 	.word	0x08006e8b
 8005d5c:	08006deb 	.word	0x08006deb
 8005d60:	08006e0f 	.word	0x08006e0f

08005d64 <_free_r>:
 8005d64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d66:	2900      	cmp	r1, #0
 8005d68:	d044      	beq.n	8005df4 <_free_r+0x90>
 8005d6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d6e:	9001      	str	r0, [sp, #4]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	f1a1 0404 	sub.w	r4, r1, #4
 8005d76:	bfb8      	it	lt
 8005d78:	18e4      	addlt	r4, r4, r3
 8005d7a:	f000 f8e7 	bl	8005f4c <__malloc_lock>
 8005d7e:	4a1e      	ldr	r2, [pc, #120]	; (8005df8 <_free_r+0x94>)
 8005d80:	9801      	ldr	r0, [sp, #4]
 8005d82:	6813      	ldr	r3, [r2, #0]
 8005d84:	b933      	cbnz	r3, 8005d94 <_free_r+0x30>
 8005d86:	6063      	str	r3, [r4, #4]
 8005d88:	6014      	str	r4, [r2, #0]
 8005d8a:	b003      	add	sp, #12
 8005d8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d90:	f000 b8e2 	b.w	8005f58 <__malloc_unlock>
 8005d94:	42a3      	cmp	r3, r4
 8005d96:	d908      	bls.n	8005daa <_free_r+0x46>
 8005d98:	6825      	ldr	r5, [r4, #0]
 8005d9a:	1961      	adds	r1, r4, r5
 8005d9c:	428b      	cmp	r3, r1
 8005d9e:	bf01      	itttt	eq
 8005da0:	6819      	ldreq	r1, [r3, #0]
 8005da2:	685b      	ldreq	r3, [r3, #4]
 8005da4:	1949      	addeq	r1, r1, r5
 8005da6:	6021      	streq	r1, [r4, #0]
 8005da8:	e7ed      	b.n	8005d86 <_free_r+0x22>
 8005daa:	461a      	mov	r2, r3
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	b10b      	cbz	r3, 8005db4 <_free_r+0x50>
 8005db0:	42a3      	cmp	r3, r4
 8005db2:	d9fa      	bls.n	8005daa <_free_r+0x46>
 8005db4:	6811      	ldr	r1, [r2, #0]
 8005db6:	1855      	adds	r5, r2, r1
 8005db8:	42a5      	cmp	r5, r4
 8005dba:	d10b      	bne.n	8005dd4 <_free_r+0x70>
 8005dbc:	6824      	ldr	r4, [r4, #0]
 8005dbe:	4421      	add	r1, r4
 8005dc0:	1854      	adds	r4, r2, r1
 8005dc2:	42a3      	cmp	r3, r4
 8005dc4:	6011      	str	r1, [r2, #0]
 8005dc6:	d1e0      	bne.n	8005d8a <_free_r+0x26>
 8005dc8:	681c      	ldr	r4, [r3, #0]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	6053      	str	r3, [r2, #4]
 8005dce:	440c      	add	r4, r1
 8005dd0:	6014      	str	r4, [r2, #0]
 8005dd2:	e7da      	b.n	8005d8a <_free_r+0x26>
 8005dd4:	d902      	bls.n	8005ddc <_free_r+0x78>
 8005dd6:	230c      	movs	r3, #12
 8005dd8:	6003      	str	r3, [r0, #0]
 8005dda:	e7d6      	b.n	8005d8a <_free_r+0x26>
 8005ddc:	6825      	ldr	r5, [r4, #0]
 8005dde:	1961      	adds	r1, r4, r5
 8005de0:	428b      	cmp	r3, r1
 8005de2:	bf04      	itt	eq
 8005de4:	6819      	ldreq	r1, [r3, #0]
 8005de6:	685b      	ldreq	r3, [r3, #4]
 8005de8:	6063      	str	r3, [r4, #4]
 8005dea:	bf04      	itt	eq
 8005dec:	1949      	addeq	r1, r1, r5
 8005dee:	6021      	streq	r1, [r4, #0]
 8005df0:	6054      	str	r4, [r2, #4]
 8005df2:	e7ca      	b.n	8005d8a <_free_r+0x26>
 8005df4:	b003      	add	sp, #12
 8005df6:	bd30      	pop	{r4, r5, pc}
 8005df8:	20000340 	.word	0x20000340

08005dfc <malloc>:
 8005dfc:	4b02      	ldr	r3, [pc, #8]	; (8005e08 <malloc+0xc>)
 8005dfe:	4601      	mov	r1, r0
 8005e00:	6818      	ldr	r0, [r3, #0]
 8005e02:	f000 b823 	b.w	8005e4c <_malloc_r>
 8005e06:	bf00      	nop
 8005e08:	2000005c 	.word	0x2000005c

08005e0c <sbrk_aligned>:
 8005e0c:	b570      	push	{r4, r5, r6, lr}
 8005e0e:	4e0e      	ldr	r6, [pc, #56]	; (8005e48 <sbrk_aligned+0x3c>)
 8005e10:	460c      	mov	r4, r1
 8005e12:	6831      	ldr	r1, [r6, #0]
 8005e14:	4605      	mov	r5, r0
 8005e16:	b911      	cbnz	r1, 8005e1e <sbrk_aligned+0x12>
 8005e18:	f000 fe96 	bl	8006b48 <_sbrk_r>
 8005e1c:	6030      	str	r0, [r6, #0]
 8005e1e:	4621      	mov	r1, r4
 8005e20:	4628      	mov	r0, r5
 8005e22:	f000 fe91 	bl	8006b48 <_sbrk_r>
 8005e26:	1c43      	adds	r3, r0, #1
 8005e28:	d00a      	beq.n	8005e40 <sbrk_aligned+0x34>
 8005e2a:	1cc4      	adds	r4, r0, #3
 8005e2c:	f024 0403 	bic.w	r4, r4, #3
 8005e30:	42a0      	cmp	r0, r4
 8005e32:	d007      	beq.n	8005e44 <sbrk_aligned+0x38>
 8005e34:	1a21      	subs	r1, r4, r0
 8005e36:	4628      	mov	r0, r5
 8005e38:	f000 fe86 	bl	8006b48 <_sbrk_r>
 8005e3c:	3001      	adds	r0, #1
 8005e3e:	d101      	bne.n	8005e44 <sbrk_aligned+0x38>
 8005e40:	f04f 34ff 	mov.w	r4, #4294967295
 8005e44:	4620      	mov	r0, r4
 8005e46:	bd70      	pop	{r4, r5, r6, pc}
 8005e48:	20000344 	.word	0x20000344

08005e4c <_malloc_r>:
 8005e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e50:	1ccd      	adds	r5, r1, #3
 8005e52:	f025 0503 	bic.w	r5, r5, #3
 8005e56:	3508      	adds	r5, #8
 8005e58:	2d0c      	cmp	r5, #12
 8005e5a:	bf38      	it	cc
 8005e5c:	250c      	movcc	r5, #12
 8005e5e:	2d00      	cmp	r5, #0
 8005e60:	4607      	mov	r7, r0
 8005e62:	db01      	blt.n	8005e68 <_malloc_r+0x1c>
 8005e64:	42a9      	cmp	r1, r5
 8005e66:	d905      	bls.n	8005e74 <_malloc_r+0x28>
 8005e68:	230c      	movs	r3, #12
 8005e6a:	603b      	str	r3, [r7, #0]
 8005e6c:	2600      	movs	r6, #0
 8005e6e:	4630      	mov	r0, r6
 8005e70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e74:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005f48 <_malloc_r+0xfc>
 8005e78:	f000 f868 	bl	8005f4c <__malloc_lock>
 8005e7c:	f8d8 3000 	ldr.w	r3, [r8]
 8005e80:	461c      	mov	r4, r3
 8005e82:	bb5c      	cbnz	r4, 8005edc <_malloc_r+0x90>
 8005e84:	4629      	mov	r1, r5
 8005e86:	4638      	mov	r0, r7
 8005e88:	f7ff ffc0 	bl	8005e0c <sbrk_aligned>
 8005e8c:	1c43      	adds	r3, r0, #1
 8005e8e:	4604      	mov	r4, r0
 8005e90:	d155      	bne.n	8005f3e <_malloc_r+0xf2>
 8005e92:	f8d8 4000 	ldr.w	r4, [r8]
 8005e96:	4626      	mov	r6, r4
 8005e98:	2e00      	cmp	r6, #0
 8005e9a:	d145      	bne.n	8005f28 <_malloc_r+0xdc>
 8005e9c:	2c00      	cmp	r4, #0
 8005e9e:	d048      	beq.n	8005f32 <_malloc_r+0xe6>
 8005ea0:	6823      	ldr	r3, [r4, #0]
 8005ea2:	4631      	mov	r1, r6
 8005ea4:	4638      	mov	r0, r7
 8005ea6:	eb04 0903 	add.w	r9, r4, r3
 8005eaa:	f000 fe4d 	bl	8006b48 <_sbrk_r>
 8005eae:	4581      	cmp	r9, r0
 8005eb0:	d13f      	bne.n	8005f32 <_malloc_r+0xe6>
 8005eb2:	6821      	ldr	r1, [r4, #0]
 8005eb4:	1a6d      	subs	r5, r5, r1
 8005eb6:	4629      	mov	r1, r5
 8005eb8:	4638      	mov	r0, r7
 8005eba:	f7ff ffa7 	bl	8005e0c <sbrk_aligned>
 8005ebe:	3001      	adds	r0, #1
 8005ec0:	d037      	beq.n	8005f32 <_malloc_r+0xe6>
 8005ec2:	6823      	ldr	r3, [r4, #0]
 8005ec4:	442b      	add	r3, r5
 8005ec6:	6023      	str	r3, [r4, #0]
 8005ec8:	f8d8 3000 	ldr.w	r3, [r8]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d038      	beq.n	8005f42 <_malloc_r+0xf6>
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	42a2      	cmp	r2, r4
 8005ed4:	d12b      	bne.n	8005f2e <_malloc_r+0xe2>
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	605a      	str	r2, [r3, #4]
 8005eda:	e00f      	b.n	8005efc <_malloc_r+0xb0>
 8005edc:	6822      	ldr	r2, [r4, #0]
 8005ede:	1b52      	subs	r2, r2, r5
 8005ee0:	d41f      	bmi.n	8005f22 <_malloc_r+0xd6>
 8005ee2:	2a0b      	cmp	r2, #11
 8005ee4:	d917      	bls.n	8005f16 <_malloc_r+0xca>
 8005ee6:	1961      	adds	r1, r4, r5
 8005ee8:	42a3      	cmp	r3, r4
 8005eea:	6025      	str	r5, [r4, #0]
 8005eec:	bf18      	it	ne
 8005eee:	6059      	strne	r1, [r3, #4]
 8005ef0:	6863      	ldr	r3, [r4, #4]
 8005ef2:	bf08      	it	eq
 8005ef4:	f8c8 1000 	streq.w	r1, [r8]
 8005ef8:	5162      	str	r2, [r4, r5]
 8005efa:	604b      	str	r3, [r1, #4]
 8005efc:	4638      	mov	r0, r7
 8005efe:	f104 060b 	add.w	r6, r4, #11
 8005f02:	f000 f829 	bl	8005f58 <__malloc_unlock>
 8005f06:	f026 0607 	bic.w	r6, r6, #7
 8005f0a:	1d23      	adds	r3, r4, #4
 8005f0c:	1af2      	subs	r2, r6, r3
 8005f0e:	d0ae      	beq.n	8005e6e <_malloc_r+0x22>
 8005f10:	1b9b      	subs	r3, r3, r6
 8005f12:	50a3      	str	r3, [r4, r2]
 8005f14:	e7ab      	b.n	8005e6e <_malloc_r+0x22>
 8005f16:	42a3      	cmp	r3, r4
 8005f18:	6862      	ldr	r2, [r4, #4]
 8005f1a:	d1dd      	bne.n	8005ed8 <_malloc_r+0x8c>
 8005f1c:	f8c8 2000 	str.w	r2, [r8]
 8005f20:	e7ec      	b.n	8005efc <_malloc_r+0xb0>
 8005f22:	4623      	mov	r3, r4
 8005f24:	6864      	ldr	r4, [r4, #4]
 8005f26:	e7ac      	b.n	8005e82 <_malloc_r+0x36>
 8005f28:	4634      	mov	r4, r6
 8005f2a:	6876      	ldr	r6, [r6, #4]
 8005f2c:	e7b4      	b.n	8005e98 <_malloc_r+0x4c>
 8005f2e:	4613      	mov	r3, r2
 8005f30:	e7cc      	b.n	8005ecc <_malloc_r+0x80>
 8005f32:	230c      	movs	r3, #12
 8005f34:	603b      	str	r3, [r7, #0]
 8005f36:	4638      	mov	r0, r7
 8005f38:	f000 f80e 	bl	8005f58 <__malloc_unlock>
 8005f3c:	e797      	b.n	8005e6e <_malloc_r+0x22>
 8005f3e:	6025      	str	r5, [r4, #0]
 8005f40:	e7dc      	b.n	8005efc <_malloc_r+0xb0>
 8005f42:	605b      	str	r3, [r3, #4]
 8005f44:	deff      	udf	#255	; 0xff
 8005f46:	bf00      	nop
 8005f48:	20000340 	.word	0x20000340

08005f4c <__malloc_lock>:
 8005f4c:	4801      	ldr	r0, [pc, #4]	; (8005f54 <__malloc_lock+0x8>)
 8005f4e:	f7ff b88d 	b.w	800506c <__retarget_lock_acquire_recursive>
 8005f52:	bf00      	nop
 8005f54:	2000033c 	.word	0x2000033c

08005f58 <__malloc_unlock>:
 8005f58:	4801      	ldr	r0, [pc, #4]	; (8005f60 <__malloc_unlock+0x8>)
 8005f5a:	f7ff b888 	b.w	800506e <__retarget_lock_release_recursive>
 8005f5e:	bf00      	nop
 8005f60:	2000033c 	.word	0x2000033c

08005f64 <_Balloc>:
 8005f64:	b570      	push	{r4, r5, r6, lr}
 8005f66:	69c6      	ldr	r6, [r0, #28]
 8005f68:	4604      	mov	r4, r0
 8005f6a:	460d      	mov	r5, r1
 8005f6c:	b976      	cbnz	r6, 8005f8c <_Balloc+0x28>
 8005f6e:	2010      	movs	r0, #16
 8005f70:	f7ff ff44 	bl	8005dfc <malloc>
 8005f74:	4602      	mov	r2, r0
 8005f76:	61e0      	str	r0, [r4, #28]
 8005f78:	b920      	cbnz	r0, 8005f84 <_Balloc+0x20>
 8005f7a:	4b18      	ldr	r3, [pc, #96]	; (8005fdc <_Balloc+0x78>)
 8005f7c:	4818      	ldr	r0, [pc, #96]	; (8005fe0 <_Balloc+0x7c>)
 8005f7e:	216b      	movs	r1, #107	; 0x6b
 8005f80:	f000 fe00 	bl	8006b84 <__assert_func>
 8005f84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f88:	6006      	str	r6, [r0, #0]
 8005f8a:	60c6      	str	r6, [r0, #12]
 8005f8c:	69e6      	ldr	r6, [r4, #28]
 8005f8e:	68f3      	ldr	r3, [r6, #12]
 8005f90:	b183      	cbz	r3, 8005fb4 <_Balloc+0x50>
 8005f92:	69e3      	ldr	r3, [r4, #28]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005f9a:	b9b8      	cbnz	r0, 8005fcc <_Balloc+0x68>
 8005f9c:	2101      	movs	r1, #1
 8005f9e:	fa01 f605 	lsl.w	r6, r1, r5
 8005fa2:	1d72      	adds	r2, r6, #5
 8005fa4:	0092      	lsls	r2, r2, #2
 8005fa6:	4620      	mov	r0, r4
 8005fa8:	f000 fe0a 	bl	8006bc0 <_calloc_r>
 8005fac:	b160      	cbz	r0, 8005fc8 <_Balloc+0x64>
 8005fae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005fb2:	e00e      	b.n	8005fd2 <_Balloc+0x6e>
 8005fb4:	2221      	movs	r2, #33	; 0x21
 8005fb6:	2104      	movs	r1, #4
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f000 fe01 	bl	8006bc0 <_calloc_r>
 8005fbe:	69e3      	ldr	r3, [r4, #28]
 8005fc0:	60f0      	str	r0, [r6, #12]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d1e4      	bne.n	8005f92 <_Balloc+0x2e>
 8005fc8:	2000      	movs	r0, #0
 8005fca:	bd70      	pop	{r4, r5, r6, pc}
 8005fcc:	6802      	ldr	r2, [r0, #0]
 8005fce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005fd8:	e7f7      	b.n	8005fca <_Balloc+0x66>
 8005fda:	bf00      	nop
 8005fdc:	08006e1c 	.word	0x08006e1c
 8005fe0:	08006e9c 	.word	0x08006e9c

08005fe4 <_Bfree>:
 8005fe4:	b570      	push	{r4, r5, r6, lr}
 8005fe6:	69c6      	ldr	r6, [r0, #28]
 8005fe8:	4605      	mov	r5, r0
 8005fea:	460c      	mov	r4, r1
 8005fec:	b976      	cbnz	r6, 800600c <_Bfree+0x28>
 8005fee:	2010      	movs	r0, #16
 8005ff0:	f7ff ff04 	bl	8005dfc <malloc>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	61e8      	str	r0, [r5, #28]
 8005ff8:	b920      	cbnz	r0, 8006004 <_Bfree+0x20>
 8005ffa:	4b09      	ldr	r3, [pc, #36]	; (8006020 <_Bfree+0x3c>)
 8005ffc:	4809      	ldr	r0, [pc, #36]	; (8006024 <_Bfree+0x40>)
 8005ffe:	218f      	movs	r1, #143	; 0x8f
 8006000:	f000 fdc0 	bl	8006b84 <__assert_func>
 8006004:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006008:	6006      	str	r6, [r0, #0]
 800600a:	60c6      	str	r6, [r0, #12]
 800600c:	b13c      	cbz	r4, 800601e <_Bfree+0x3a>
 800600e:	69eb      	ldr	r3, [r5, #28]
 8006010:	6862      	ldr	r2, [r4, #4]
 8006012:	68db      	ldr	r3, [r3, #12]
 8006014:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006018:	6021      	str	r1, [r4, #0]
 800601a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800601e:	bd70      	pop	{r4, r5, r6, pc}
 8006020:	08006e1c 	.word	0x08006e1c
 8006024:	08006e9c 	.word	0x08006e9c

08006028 <__multadd>:
 8006028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800602c:	690d      	ldr	r5, [r1, #16]
 800602e:	4607      	mov	r7, r0
 8006030:	460c      	mov	r4, r1
 8006032:	461e      	mov	r6, r3
 8006034:	f101 0c14 	add.w	ip, r1, #20
 8006038:	2000      	movs	r0, #0
 800603a:	f8dc 3000 	ldr.w	r3, [ip]
 800603e:	b299      	uxth	r1, r3
 8006040:	fb02 6101 	mla	r1, r2, r1, r6
 8006044:	0c1e      	lsrs	r6, r3, #16
 8006046:	0c0b      	lsrs	r3, r1, #16
 8006048:	fb02 3306 	mla	r3, r2, r6, r3
 800604c:	b289      	uxth	r1, r1
 800604e:	3001      	adds	r0, #1
 8006050:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006054:	4285      	cmp	r5, r0
 8006056:	f84c 1b04 	str.w	r1, [ip], #4
 800605a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800605e:	dcec      	bgt.n	800603a <__multadd+0x12>
 8006060:	b30e      	cbz	r6, 80060a6 <__multadd+0x7e>
 8006062:	68a3      	ldr	r3, [r4, #8]
 8006064:	42ab      	cmp	r3, r5
 8006066:	dc19      	bgt.n	800609c <__multadd+0x74>
 8006068:	6861      	ldr	r1, [r4, #4]
 800606a:	4638      	mov	r0, r7
 800606c:	3101      	adds	r1, #1
 800606e:	f7ff ff79 	bl	8005f64 <_Balloc>
 8006072:	4680      	mov	r8, r0
 8006074:	b928      	cbnz	r0, 8006082 <__multadd+0x5a>
 8006076:	4602      	mov	r2, r0
 8006078:	4b0c      	ldr	r3, [pc, #48]	; (80060ac <__multadd+0x84>)
 800607a:	480d      	ldr	r0, [pc, #52]	; (80060b0 <__multadd+0x88>)
 800607c:	21ba      	movs	r1, #186	; 0xba
 800607e:	f000 fd81 	bl	8006b84 <__assert_func>
 8006082:	6922      	ldr	r2, [r4, #16]
 8006084:	3202      	adds	r2, #2
 8006086:	f104 010c 	add.w	r1, r4, #12
 800608a:	0092      	lsls	r2, r2, #2
 800608c:	300c      	adds	r0, #12
 800608e:	f000 fd6b 	bl	8006b68 <memcpy>
 8006092:	4621      	mov	r1, r4
 8006094:	4638      	mov	r0, r7
 8006096:	f7ff ffa5 	bl	8005fe4 <_Bfree>
 800609a:	4644      	mov	r4, r8
 800609c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80060a0:	3501      	adds	r5, #1
 80060a2:	615e      	str	r6, [r3, #20]
 80060a4:	6125      	str	r5, [r4, #16]
 80060a6:	4620      	mov	r0, r4
 80060a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060ac:	08006e8b 	.word	0x08006e8b
 80060b0:	08006e9c 	.word	0x08006e9c

080060b4 <__hi0bits>:
 80060b4:	0c03      	lsrs	r3, r0, #16
 80060b6:	041b      	lsls	r3, r3, #16
 80060b8:	b9d3      	cbnz	r3, 80060f0 <__hi0bits+0x3c>
 80060ba:	0400      	lsls	r0, r0, #16
 80060bc:	2310      	movs	r3, #16
 80060be:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80060c2:	bf04      	itt	eq
 80060c4:	0200      	lsleq	r0, r0, #8
 80060c6:	3308      	addeq	r3, #8
 80060c8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80060cc:	bf04      	itt	eq
 80060ce:	0100      	lsleq	r0, r0, #4
 80060d0:	3304      	addeq	r3, #4
 80060d2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80060d6:	bf04      	itt	eq
 80060d8:	0080      	lsleq	r0, r0, #2
 80060da:	3302      	addeq	r3, #2
 80060dc:	2800      	cmp	r0, #0
 80060de:	db05      	blt.n	80060ec <__hi0bits+0x38>
 80060e0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80060e4:	f103 0301 	add.w	r3, r3, #1
 80060e8:	bf08      	it	eq
 80060ea:	2320      	moveq	r3, #32
 80060ec:	4618      	mov	r0, r3
 80060ee:	4770      	bx	lr
 80060f0:	2300      	movs	r3, #0
 80060f2:	e7e4      	b.n	80060be <__hi0bits+0xa>

080060f4 <__lo0bits>:
 80060f4:	6803      	ldr	r3, [r0, #0]
 80060f6:	f013 0207 	ands.w	r2, r3, #7
 80060fa:	d00c      	beq.n	8006116 <__lo0bits+0x22>
 80060fc:	07d9      	lsls	r1, r3, #31
 80060fe:	d422      	bmi.n	8006146 <__lo0bits+0x52>
 8006100:	079a      	lsls	r2, r3, #30
 8006102:	bf49      	itett	mi
 8006104:	085b      	lsrmi	r3, r3, #1
 8006106:	089b      	lsrpl	r3, r3, #2
 8006108:	6003      	strmi	r3, [r0, #0]
 800610a:	2201      	movmi	r2, #1
 800610c:	bf5c      	itt	pl
 800610e:	6003      	strpl	r3, [r0, #0]
 8006110:	2202      	movpl	r2, #2
 8006112:	4610      	mov	r0, r2
 8006114:	4770      	bx	lr
 8006116:	b299      	uxth	r1, r3
 8006118:	b909      	cbnz	r1, 800611e <__lo0bits+0x2a>
 800611a:	0c1b      	lsrs	r3, r3, #16
 800611c:	2210      	movs	r2, #16
 800611e:	b2d9      	uxtb	r1, r3
 8006120:	b909      	cbnz	r1, 8006126 <__lo0bits+0x32>
 8006122:	3208      	adds	r2, #8
 8006124:	0a1b      	lsrs	r3, r3, #8
 8006126:	0719      	lsls	r1, r3, #28
 8006128:	bf04      	itt	eq
 800612a:	091b      	lsreq	r3, r3, #4
 800612c:	3204      	addeq	r2, #4
 800612e:	0799      	lsls	r1, r3, #30
 8006130:	bf04      	itt	eq
 8006132:	089b      	lsreq	r3, r3, #2
 8006134:	3202      	addeq	r2, #2
 8006136:	07d9      	lsls	r1, r3, #31
 8006138:	d403      	bmi.n	8006142 <__lo0bits+0x4e>
 800613a:	085b      	lsrs	r3, r3, #1
 800613c:	f102 0201 	add.w	r2, r2, #1
 8006140:	d003      	beq.n	800614a <__lo0bits+0x56>
 8006142:	6003      	str	r3, [r0, #0]
 8006144:	e7e5      	b.n	8006112 <__lo0bits+0x1e>
 8006146:	2200      	movs	r2, #0
 8006148:	e7e3      	b.n	8006112 <__lo0bits+0x1e>
 800614a:	2220      	movs	r2, #32
 800614c:	e7e1      	b.n	8006112 <__lo0bits+0x1e>
	...

08006150 <__i2b>:
 8006150:	b510      	push	{r4, lr}
 8006152:	460c      	mov	r4, r1
 8006154:	2101      	movs	r1, #1
 8006156:	f7ff ff05 	bl	8005f64 <_Balloc>
 800615a:	4602      	mov	r2, r0
 800615c:	b928      	cbnz	r0, 800616a <__i2b+0x1a>
 800615e:	4b05      	ldr	r3, [pc, #20]	; (8006174 <__i2b+0x24>)
 8006160:	4805      	ldr	r0, [pc, #20]	; (8006178 <__i2b+0x28>)
 8006162:	f240 1145 	movw	r1, #325	; 0x145
 8006166:	f000 fd0d 	bl	8006b84 <__assert_func>
 800616a:	2301      	movs	r3, #1
 800616c:	6144      	str	r4, [r0, #20]
 800616e:	6103      	str	r3, [r0, #16]
 8006170:	bd10      	pop	{r4, pc}
 8006172:	bf00      	nop
 8006174:	08006e8b 	.word	0x08006e8b
 8006178:	08006e9c 	.word	0x08006e9c

0800617c <__multiply>:
 800617c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006180:	4691      	mov	r9, r2
 8006182:	690a      	ldr	r2, [r1, #16]
 8006184:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006188:	429a      	cmp	r2, r3
 800618a:	bfb8      	it	lt
 800618c:	460b      	movlt	r3, r1
 800618e:	460c      	mov	r4, r1
 8006190:	bfbc      	itt	lt
 8006192:	464c      	movlt	r4, r9
 8006194:	4699      	movlt	r9, r3
 8006196:	6927      	ldr	r7, [r4, #16]
 8006198:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800619c:	68a3      	ldr	r3, [r4, #8]
 800619e:	6861      	ldr	r1, [r4, #4]
 80061a0:	eb07 060a 	add.w	r6, r7, sl
 80061a4:	42b3      	cmp	r3, r6
 80061a6:	b085      	sub	sp, #20
 80061a8:	bfb8      	it	lt
 80061aa:	3101      	addlt	r1, #1
 80061ac:	f7ff feda 	bl	8005f64 <_Balloc>
 80061b0:	b930      	cbnz	r0, 80061c0 <__multiply+0x44>
 80061b2:	4602      	mov	r2, r0
 80061b4:	4b44      	ldr	r3, [pc, #272]	; (80062c8 <__multiply+0x14c>)
 80061b6:	4845      	ldr	r0, [pc, #276]	; (80062cc <__multiply+0x150>)
 80061b8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80061bc:	f000 fce2 	bl	8006b84 <__assert_func>
 80061c0:	f100 0514 	add.w	r5, r0, #20
 80061c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80061c8:	462b      	mov	r3, r5
 80061ca:	2200      	movs	r2, #0
 80061cc:	4543      	cmp	r3, r8
 80061ce:	d321      	bcc.n	8006214 <__multiply+0x98>
 80061d0:	f104 0314 	add.w	r3, r4, #20
 80061d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80061d8:	f109 0314 	add.w	r3, r9, #20
 80061dc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80061e0:	9202      	str	r2, [sp, #8]
 80061e2:	1b3a      	subs	r2, r7, r4
 80061e4:	3a15      	subs	r2, #21
 80061e6:	f022 0203 	bic.w	r2, r2, #3
 80061ea:	3204      	adds	r2, #4
 80061ec:	f104 0115 	add.w	r1, r4, #21
 80061f0:	428f      	cmp	r7, r1
 80061f2:	bf38      	it	cc
 80061f4:	2204      	movcc	r2, #4
 80061f6:	9201      	str	r2, [sp, #4]
 80061f8:	9a02      	ldr	r2, [sp, #8]
 80061fa:	9303      	str	r3, [sp, #12]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d80c      	bhi.n	800621a <__multiply+0x9e>
 8006200:	2e00      	cmp	r6, #0
 8006202:	dd03      	ble.n	800620c <__multiply+0x90>
 8006204:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006208:	2b00      	cmp	r3, #0
 800620a:	d05b      	beq.n	80062c4 <__multiply+0x148>
 800620c:	6106      	str	r6, [r0, #16]
 800620e:	b005      	add	sp, #20
 8006210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006214:	f843 2b04 	str.w	r2, [r3], #4
 8006218:	e7d8      	b.n	80061cc <__multiply+0x50>
 800621a:	f8b3 a000 	ldrh.w	sl, [r3]
 800621e:	f1ba 0f00 	cmp.w	sl, #0
 8006222:	d024      	beq.n	800626e <__multiply+0xf2>
 8006224:	f104 0e14 	add.w	lr, r4, #20
 8006228:	46a9      	mov	r9, r5
 800622a:	f04f 0c00 	mov.w	ip, #0
 800622e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006232:	f8d9 1000 	ldr.w	r1, [r9]
 8006236:	fa1f fb82 	uxth.w	fp, r2
 800623a:	b289      	uxth	r1, r1
 800623c:	fb0a 110b 	mla	r1, sl, fp, r1
 8006240:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006244:	f8d9 2000 	ldr.w	r2, [r9]
 8006248:	4461      	add	r1, ip
 800624a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800624e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006252:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006256:	b289      	uxth	r1, r1
 8006258:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800625c:	4577      	cmp	r7, lr
 800625e:	f849 1b04 	str.w	r1, [r9], #4
 8006262:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006266:	d8e2      	bhi.n	800622e <__multiply+0xb2>
 8006268:	9a01      	ldr	r2, [sp, #4]
 800626a:	f845 c002 	str.w	ip, [r5, r2]
 800626e:	9a03      	ldr	r2, [sp, #12]
 8006270:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006274:	3304      	adds	r3, #4
 8006276:	f1b9 0f00 	cmp.w	r9, #0
 800627a:	d021      	beq.n	80062c0 <__multiply+0x144>
 800627c:	6829      	ldr	r1, [r5, #0]
 800627e:	f104 0c14 	add.w	ip, r4, #20
 8006282:	46ae      	mov	lr, r5
 8006284:	f04f 0a00 	mov.w	sl, #0
 8006288:	f8bc b000 	ldrh.w	fp, [ip]
 800628c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006290:	fb09 220b 	mla	r2, r9, fp, r2
 8006294:	4452      	add	r2, sl
 8006296:	b289      	uxth	r1, r1
 8006298:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800629c:	f84e 1b04 	str.w	r1, [lr], #4
 80062a0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80062a4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80062a8:	f8be 1000 	ldrh.w	r1, [lr]
 80062ac:	fb09 110a 	mla	r1, r9, sl, r1
 80062b0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80062b4:	4567      	cmp	r7, ip
 80062b6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80062ba:	d8e5      	bhi.n	8006288 <__multiply+0x10c>
 80062bc:	9a01      	ldr	r2, [sp, #4]
 80062be:	50a9      	str	r1, [r5, r2]
 80062c0:	3504      	adds	r5, #4
 80062c2:	e799      	b.n	80061f8 <__multiply+0x7c>
 80062c4:	3e01      	subs	r6, #1
 80062c6:	e79b      	b.n	8006200 <__multiply+0x84>
 80062c8:	08006e8b 	.word	0x08006e8b
 80062cc:	08006e9c 	.word	0x08006e9c

080062d0 <__pow5mult>:
 80062d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062d4:	4615      	mov	r5, r2
 80062d6:	f012 0203 	ands.w	r2, r2, #3
 80062da:	4606      	mov	r6, r0
 80062dc:	460f      	mov	r7, r1
 80062de:	d007      	beq.n	80062f0 <__pow5mult+0x20>
 80062e0:	4c25      	ldr	r4, [pc, #148]	; (8006378 <__pow5mult+0xa8>)
 80062e2:	3a01      	subs	r2, #1
 80062e4:	2300      	movs	r3, #0
 80062e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80062ea:	f7ff fe9d 	bl	8006028 <__multadd>
 80062ee:	4607      	mov	r7, r0
 80062f0:	10ad      	asrs	r5, r5, #2
 80062f2:	d03d      	beq.n	8006370 <__pow5mult+0xa0>
 80062f4:	69f4      	ldr	r4, [r6, #28]
 80062f6:	b97c      	cbnz	r4, 8006318 <__pow5mult+0x48>
 80062f8:	2010      	movs	r0, #16
 80062fa:	f7ff fd7f 	bl	8005dfc <malloc>
 80062fe:	4602      	mov	r2, r0
 8006300:	61f0      	str	r0, [r6, #28]
 8006302:	b928      	cbnz	r0, 8006310 <__pow5mult+0x40>
 8006304:	4b1d      	ldr	r3, [pc, #116]	; (800637c <__pow5mult+0xac>)
 8006306:	481e      	ldr	r0, [pc, #120]	; (8006380 <__pow5mult+0xb0>)
 8006308:	f240 11b3 	movw	r1, #435	; 0x1b3
 800630c:	f000 fc3a 	bl	8006b84 <__assert_func>
 8006310:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006314:	6004      	str	r4, [r0, #0]
 8006316:	60c4      	str	r4, [r0, #12]
 8006318:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800631c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006320:	b94c      	cbnz	r4, 8006336 <__pow5mult+0x66>
 8006322:	f240 2171 	movw	r1, #625	; 0x271
 8006326:	4630      	mov	r0, r6
 8006328:	f7ff ff12 	bl	8006150 <__i2b>
 800632c:	2300      	movs	r3, #0
 800632e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006332:	4604      	mov	r4, r0
 8006334:	6003      	str	r3, [r0, #0]
 8006336:	f04f 0900 	mov.w	r9, #0
 800633a:	07eb      	lsls	r3, r5, #31
 800633c:	d50a      	bpl.n	8006354 <__pow5mult+0x84>
 800633e:	4639      	mov	r1, r7
 8006340:	4622      	mov	r2, r4
 8006342:	4630      	mov	r0, r6
 8006344:	f7ff ff1a 	bl	800617c <__multiply>
 8006348:	4639      	mov	r1, r7
 800634a:	4680      	mov	r8, r0
 800634c:	4630      	mov	r0, r6
 800634e:	f7ff fe49 	bl	8005fe4 <_Bfree>
 8006352:	4647      	mov	r7, r8
 8006354:	106d      	asrs	r5, r5, #1
 8006356:	d00b      	beq.n	8006370 <__pow5mult+0xa0>
 8006358:	6820      	ldr	r0, [r4, #0]
 800635a:	b938      	cbnz	r0, 800636c <__pow5mult+0x9c>
 800635c:	4622      	mov	r2, r4
 800635e:	4621      	mov	r1, r4
 8006360:	4630      	mov	r0, r6
 8006362:	f7ff ff0b 	bl	800617c <__multiply>
 8006366:	6020      	str	r0, [r4, #0]
 8006368:	f8c0 9000 	str.w	r9, [r0]
 800636c:	4604      	mov	r4, r0
 800636e:	e7e4      	b.n	800633a <__pow5mult+0x6a>
 8006370:	4638      	mov	r0, r7
 8006372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006376:	bf00      	nop
 8006378:	08006fe8 	.word	0x08006fe8
 800637c:	08006e1c 	.word	0x08006e1c
 8006380:	08006e9c 	.word	0x08006e9c

08006384 <__lshift>:
 8006384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006388:	460c      	mov	r4, r1
 800638a:	6849      	ldr	r1, [r1, #4]
 800638c:	6923      	ldr	r3, [r4, #16]
 800638e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006392:	68a3      	ldr	r3, [r4, #8]
 8006394:	4607      	mov	r7, r0
 8006396:	4691      	mov	r9, r2
 8006398:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800639c:	f108 0601 	add.w	r6, r8, #1
 80063a0:	42b3      	cmp	r3, r6
 80063a2:	db0b      	blt.n	80063bc <__lshift+0x38>
 80063a4:	4638      	mov	r0, r7
 80063a6:	f7ff fddd 	bl	8005f64 <_Balloc>
 80063aa:	4605      	mov	r5, r0
 80063ac:	b948      	cbnz	r0, 80063c2 <__lshift+0x3e>
 80063ae:	4602      	mov	r2, r0
 80063b0:	4b28      	ldr	r3, [pc, #160]	; (8006454 <__lshift+0xd0>)
 80063b2:	4829      	ldr	r0, [pc, #164]	; (8006458 <__lshift+0xd4>)
 80063b4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80063b8:	f000 fbe4 	bl	8006b84 <__assert_func>
 80063bc:	3101      	adds	r1, #1
 80063be:	005b      	lsls	r3, r3, #1
 80063c0:	e7ee      	b.n	80063a0 <__lshift+0x1c>
 80063c2:	2300      	movs	r3, #0
 80063c4:	f100 0114 	add.w	r1, r0, #20
 80063c8:	f100 0210 	add.w	r2, r0, #16
 80063cc:	4618      	mov	r0, r3
 80063ce:	4553      	cmp	r3, sl
 80063d0:	db33      	blt.n	800643a <__lshift+0xb6>
 80063d2:	6920      	ldr	r0, [r4, #16]
 80063d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80063d8:	f104 0314 	add.w	r3, r4, #20
 80063dc:	f019 091f 	ands.w	r9, r9, #31
 80063e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80063e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80063e8:	d02b      	beq.n	8006442 <__lshift+0xbe>
 80063ea:	f1c9 0e20 	rsb	lr, r9, #32
 80063ee:	468a      	mov	sl, r1
 80063f0:	2200      	movs	r2, #0
 80063f2:	6818      	ldr	r0, [r3, #0]
 80063f4:	fa00 f009 	lsl.w	r0, r0, r9
 80063f8:	4310      	orrs	r0, r2
 80063fa:	f84a 0b04 	str.w	r0, [sl], #4
 80063fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006402:	459c      	cmp	ip, r3
 8006404:	fa22 f20e 	lsr.w	r2, r2, lr
 8006408:	d8f3      	bhi.n	80063f2 <__lshift+0x6e>
 800640a:	ebac 0304 	sub.w	r3, ip, r4
 800640e:	3b15      	subs	r3, #21
 8006410:	f023 0303 	bic.w	r3, r3, #3
 8006414:	3304      	adds	r3, #4
 8006416:	f104 0015 	add.w	r0, r4, #21
 800641a:	4584      	cmp	ip, r0
 800641c:	bf38      	it	cc
 800641e:	2304      	movcc	r3, #4
 8006420:	50ca      	str	r2, [r1, r3]
 8006422:	b10a      	cbz	r2, 8006428 <__lshift+0xa4>
 8006424:	f108 0602 	add.w	r6, r8, #2
 8006428:	3e01      	subs	r6, #1
 800642a:	4638      	mov	r0, r7
 800642c:	612e      	str	r6, [r5, #16]
 800642e:	4621      	mov	r1, r4
 8006430:	f7ff fdd8 	bl	8005fe4 <_Bfree>
 8006434:	4628      	mov	r0, r5
 8006436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800643a:	f842 0f04 	str.w	r0, [r2, #4]!
 800643e:	3301      	adds	r3, #1
 8006440:	e7c5      	b.n	80063ce <__lshift+0x4a>
 8006442:	3904      	subs	r1, #4
 8006444:	f853 2b04 	ldr.w	r2, [r3], #4
 8006448:	f841 2f04 	str.w	r2, [r1, #4]!
 800644c:	459c      	cmp	ip, r3
 800644e:	d8f9      	bhi.n	8006444 <__lshift+0xc0>
 8006450:	e7ea      	b.n	8006428 <__lshift+0xa4>
 8006452:	bf00      	nop
 8006454:	08006e8b 	.word	0x08006e8b
 8006458:	08006e9c 	.word	0x08006e9c

0800645c <__mcmp>:
 800645c:	b530      	push	{r4, r5, lr}
 800645e:	6902      	ldr	r2, [r0, #16]
 8006460:	690c      	ldr	r4, [r1, #16]
 8006462:	1b12      	subs	r2, r2, r4
 8006464:	d10e      	bne.n	8006484 <__mcmp+0x28>
 8006466:	f100 0314 	add.w	r3, r0, #20
 800646a:	3114      	adds	r1, #20
 800646c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006470:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006474:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006478:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800647c:	42a5      	cmp	r5, r4
 800647e:	d003      	beq.n	8006488 <__mcmp+0x2c>
 8006480:	d305      	bcc.n	800648e <__mcmp+0x32>
 8006482:	2201      	movs	r2, #1
 8006484:	4610      	mov	r0, r2
 8006486:	bd30      	pop	{r4, r5, pc}
 8006488:	4283      	cmp	r3, r0
 800648a:	d3f3      	bcc.n	8006474 <__mcmp+0x18>
 800648c:	e7fa      	b.n	8006484 <__mcmp+0x28>
 800648e:	f04f 32ff 	mov.w	r2, #4294967295
 8006492:	e7f7      	b.n	8006484 <__mcmp+0x28>

08006494 <__mdiff>:
 8006494:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006498:	460c      	mov	r4, r1
 800649a:	4606      	mov	r6, r0
 800649c:	4611      	mov	r1, r2
 800649e:	4620      	mov	r0, r4
 80064a0:	4690      	mov	r8, r2
 80064a2:	f7ff ffdb 	bl	800645c <__mcmp>
 80064a6:	1e05      	subs	r5, r0, #0
 80064a8:	d110      	bne.n	80064cc <__mdiff+0x38>
 80064aa:	4629      	mov	r1, r5
 80064ac:	4630      	mov	r0, r6
 80064ae:	f7ff fd59 	bl	8005f64 <_Balloc>
 80064b2:	b930      	cbnz	r0, 80064c2 <__mdiff+0x2e>
 80064b4:	4b3a      	ldr	r3, [pc, #232]	; (80065a0 <__mdiff+0x10c>)
 80064b6:	4602      	mov	r2, r0
 80064b8:	f240 2137 	movw	r1, #567	; 0x237
 80064bc:	4839      	ldr	r0, [pc, #228]	; (80065a4 <__mdiff+0x110>)
 80064be:	f000 fb61 	bl	8006b84 <__assert_func>
 80064c2:	2301      	movs	r3, #1
 80064c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80064c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064cc:	bfa4      	itt	ge
 80064ce:	4643      	movge	r3, r8
 80064d0:	46a0      	movge	r8, r4
 80064d2:	4630      	mov	r0, r6
 80064d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80064d8:	bfa6      	itte	ge
 80064da:	461c      	movge	r4, r3
 80064dc:	2500      	movge	r5, #0
 80064de:	2501      	movlt	r5, #1
 80064e0:	f7ff fd40 	bl	8005f64 <_Balloc>
 80064e4:	b920      	cbnz	r0, 80064f0 <__mdiff+0x5c>
 80064e6:	4b2e      	ldr	r3, [pc, #184]	; (80065a0 <__mdiff+0x10c>)
 80064e8:	4602      	mov	r2, r0
 80064ea:	f240 2145 	movw	r1, #581	; 0x245
 80064ee:	e7e5      	b.n	80064bc <__mdiff+0x28>
 80064f0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80064f4:	6926      	ldr	r6, [r4, #16]
 80064f6:	60c5      	str	r5, [r0, #12]
 80064f8:	f104 0914 	add.w	r9, r4, #20
 80064fc:	f108 0514 	add.w	r5, r8, #20
 8006500:	f100 0e14 	add.w	lr, r0, #20
 8006504:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006508:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800650c:	f108 0210 	add.w	r2, r8, #16
 8006510:	46f2      	mov	sl, lr
 8006512:	2100      	movs	r1, #0
 8006514:	f859 3b04 	ldr.w	r3, [r9], #4
 8006518:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800651c:	fa11 f88b 	uxtah	r8, r1, fp
 8006520:	b299      	uxth	r1, r3
 8006522:	0c1b      	lsrs	r3, r3, #16
 8006524:	eba8 0801 	sub.w	r8, r8, r1
 8006528:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800652c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006530:	fa1f f888 	uxth.w	r8, r8
 8006534:	1419      	asrs	r1, r3, #16
 8006536:	454e      	cmp	r6, r9
 8006538:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800653c:	f84a 3b04 	str.w	r3, [sl], #4
 8006540:	d8e8      	bhi.n	8006514 <__mdiff+0x80>
 8006542:	1b33      	subs	r3, r6, r4
 8006544:	3b15      	subs	r3, #21
 8006546:	f023 0303 	bic.w	r3, r3, #3
 800654a:	3304      	adds	r3, #4
 800654c:	3415      	adds	r4, #21
 800654e:	42a6      	cmp	r6, r4
 8006550:	bf38      	it	cc
 8006552:	2304      	movcc	r3, #4
 8006554:	441d      	add	r5, r3
 8006556:	4473      	add	r3, lr
 8006558:	469e      	mov	lr, r3
 800655a:	462e      	mov	r6, r5
 800655c:	4566      	cmp	r6, ip
 800655e:	d30e      	bcc.n	800657e <__mdiff+0xea>
 8006560:	f10c 0203 	add.w	r2, ip, #3
 8006564:	1b52      	subs	r2, r2, r5
 8006566:	f022 0203 	bic.w	r2, r2, #3
 800656a:	3d03      	subs	r5, #3
 800656c:	45ac      	cmp	ip, r5
 800656e:	bf38      	it	cc
 8006570:	2200      	movcc	r2, #0
 8006572:	4413      	add	r3, r2
 8006574:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006578:	b17a      	cbz	r2, 800659a <__mdiff+0x106>
 800657a:	6107      	str	r7, [r0, #16]
 800657c:	e7a4      	b.n	80064c8 <__mdiff+0x34>
 800657e:	f856 8b04 	ldr.w	r8, [r6], #4
 8006582:	fa11 f288 	uxtah	r2, r1, r8
 8006586:	1414      	asrs	r4, r2, #16
 8006588:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800658c:	b292      	uxth	r2, r2
 800658e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006592:	f84e 2b04 	str.w	r2, [lr], #4
 8006596:	1421      	asrs	r1, r4, #16
 8006598:	e7e0      	b.n	800655c <__mdiff+0xc8>
 800659a:	3f01      	subs	r7, #1
 800659c:	e7ea      	b.n	8006574 <__mdiff+0xe0>
 800659e:	bf00      	nop
 80065a0:	08006e8b 	.word	0x08006e8b
 80065a4:	08006e9c 	.word	0x08006e9c

080065a8 <__d2b>:
 80065a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80065ac:	460f      	mov	r7, r1
 80065ae:	2101      	movs	r1, #1
 80065b0:	ec59 8b10 	vmov	r8, r9, d0
 80065b4:	4616      	mov	r6, r2
 80065b6:	f7ff fcd5 	bl	8005f64 <_Balloc>
 80065ba:	4604      	mov	r4, r0
 80065bc:	b930      	cbnz	r0, 80065cc <__d2b+0x24>
 80065be:	4602      	mov	r2, r0
 80065c0:	4b24      	ldr	r3, [pc, #144]	; (8006654 <__d2b+0xac>)
 80065c2:	4825      	ldr	r0, [pc, #148]	; (8006658 <__d2b+0xb0>)
 80065c4:	f240 310f 	movw	r1, #783	; 0x30f
 80065c8:	f000 fadc 	bl	8006b84 <__assert_func>
 80065cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80065d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80065d4:	bb2d      	cbnz	r5, 8006622 <__d2b+0x7a>
 80065d6:	9301      	str	r3, [sp, #4]
 80065d8:	f1b8 0300 	subs.w	r3, r8, #0
 80065dc:	d026      	beq.n	800662c <__d2b+0x84>
 80065de:	4668      	mov	r0, sp
 80065e0:	9300      	str	r3, [sp, #0]
 80065e2:	f7ff fd87 	bl	80060f4 <__lo0bits>
 80065e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80065ea:	b1e8      	cbz	r0, 8006628 <__d2b+0x80>
 80065ec:	f1c0 0320 	rsb	r3, r0, #32
 80065f0:	fa02 f303 	lsl.w	r3, r2, r3
 80065f4:	430b      	orrs	r3, r1
 80065f6:	40c2      	lsrs	r2, r0
 80065f8:	6163      	str	r3, [r4, #20]
 80065fa:	9201      	str	r2, [sp, #4]
 80065fc:	9b01      	ldr	r3, [sp, #4]
 80065fe:	61a3      	str	r3, [r4, #24]
 8006600:	2b00      	cmp	r3, #0
 8006602:	bf14      	ite	ne
 8006604:	2202      	movne	r2, #2
 8006606:	2201      	moveq	r2, #1
 8006608:	6122      	str	r2, [r4, #16]
 800660a:	b1bd      	cbz	r5, 800663c <__d2b+0x94>
 800660c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006610:	4405      	add	r5, r0
 8006612:	603d      	str	r5, [r7, #0]
 8006614:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006618:	6030      	str	r0, [r6, #0]
 800661a:	4620      	mov	r0, r4
 800661c:	b003      	add	sp, #12
 800661e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006622:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006626:	e7d6      	b.n	80065d6 <__d2b+0x2e>
 8006628:	6161      	str	r1, [r4, #20]
 800662a:	e7e7      	b.n	80065fc <__d2b+0x54>
 800662c:	a801      	add	r0, sp, #4
 800662e:	f7ff fd61 	bl	80060f4 <__lo0bits>
 8006632:	9b01      	ldr	r3, [sp, #4]
 8006634:	6163      	str	r3, [r4, #20]
 8006636:	3020      	adds	r0, #32
 8006638:	2201      	movs	r2, #1
 800663a:	e7e5      	b.n	8006608 <__d2b+0x60>
 800663c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006640:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006644:	6038      	str	r0, [r7, #0]
 8006646:	6918      	ldr	r0, [r3, #16]
 8006648:	f7ff fd34 	bl	80060b4 <__hi0bits>
 800664c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006650:	e7e2      	b.n	8006618 <__d2b+0x70>
 8006652:	bf00      	nop
 8006654:	08006e8b 	.word	0x08006e8b
 8006658:	08006e9c 	.word	0x08006e9c

0800665c <__sfputc_r>:
 800665c:	6893      	ldr	r3, [r2, #8]
 800665e:	3b01      	subs	r3, #1
 8006660:	2b00      	cmp	r3, #0
 8006662:	b410      	push	{r4}
 8006664:	6093      	str	r3, [r2, #8]
 8006666:	da08      	bge.n	800667a <__sfputc_r+0x1e>
 8006668:	6994      	ldr	r4, [r2, #24]
 800666a:	42a3      	cmp	r3, r4
 800666c:	db01      	blt.n	8006672 <__sfputc_r+0x16>
 800666e:	290a      	cmp	r1, #10
 8006670:	d103      	bne.n	800667a <__sfputc_r+0x1e>
 8006672:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006676:	f7fe bbe8 	b.w	8004e4a <__swbuf_r>
 800667a:	6813      	ldr	r3, [r2, #0]
 800667c:	1c58      	adds	r0, r3, #1
 800667e:	6010      	str	r0, [r2, #0]
 8006680:	7019      	strb	r1, [r3, #0]
 8006682:	4608      	mov	r0, r1
 8006684:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006688:	4770      	bx	lr

0800668a <__sfputs_r>:
 800668a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800668c:	4606      	mov	r6, r0
 800668e:	460f      	mov	r7, r1
 8006690:	4614      	mov	r4, r2
 8006692:	18d5      	adds	r5, r2, r3
 8006694:	42ac      	cmp	r4, r5
 8006696:	d101      	bne.n	800669c <__sfputs_r+0x12>
 8006698:	2000      	movs	r0, #0
 800669a:	e007      	b.n	80066ac <__sfputs_r+0x22>
 800669c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066a0:	463a      	mov	r2, r7
 80066a2:	4630      	mov	r0, r6
 80066a4:	f7ff ffda 	bl	800665c <__sfputc_r>
 80066a8:	1c43      	adds	r3, r0, #1
 80066aa:	d1f3      	bne.n	8006694 <__sfputs_r+0xa>
 80066ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080066b0 <_vfiprintf_r>:
 80066b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b4:	460d      	mov	r5, r1
 80066b6:	b09d      	sub	sp, #116	; 0x74
 80066b8:	4614      	mov	r4, r2
 80066ba:	4698      	mov	r8, r3
 80066bc:	4606      	mov	r6, r0
 80066be:	b118      	cbz	r0, 80066c8 <_vfiprintf_r+0x18>
 80066c0:	6a03      	ldr	r3, [r0, #32]
 80066c2:	b90b      	cbnz	r3, 80066c8 <_vfiprintf_r+0x18>
 80066c4:	f7fe fada 	bl	8004c7c <__sinit>
 80066c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80066ca:	07d9      	lsls	r1, r3, #31
 80066cc:	d405      	bmi.n	80066da <_vfiprintf_r+0x2a>
 80066ce:	89ab      	ldrh	r3, [r5, #12]
 80066d0:	059a      	lsls	r2, r3, #22
 80066d2:	d402      	bmi.n	80066da <_vfiprintf_r+0x2a>
 80066d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80066d6:	f7fe fcc9 	bl	800506c <__retarget_lock_acquire_recursive>
 80066da:	89ab      	ldrh	r3, [r5, #12]
 80066dc:	071b      	lsls	r3, r3, #28
 80066de:	d501      	bpl.n	80066e4 <_vfiprintf_r+0x34>
 80066e0:	692b      	ldr	r3, [r5, #16]
 80066e2:	b99b      	cbnz	r3, 800670c <_vfiprintf_r+0x5c>
 80066e4:	4629      	mov	r1, r5
 80066e6:	4630      	mov	r0, r6
 80066e8:	f7fe fbec 	bl	8004ec4 <__swsetup_r>
 80066ec:	b170      	cbz	r0, 800670c <_vfiprintf_r+0x5c>
 80066ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80066f0:	07dc      	lsls	r4, r3, #31
 80066f2:	d504      	bpl.n	80066fe <_vfiprintf_r+0x4e>
 80066f4:	f04f 30ff 	mov.w	r0, #4294967295
 80066f8:	b01d      	add	sp, #116	; 0x74
 80066fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066fe:	89ab      	ldrh	r3, [r5, #12]
 8006700:	0598      	lsls	r0, r3, #22
 8006702:	d4f7      	bmi.n	80066f4 <_vfiprintf_r+0x44>
 8006704:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006706:	f7fe fcb2 	bl	800506e <__retarget_lock_release_recursive>
 800670a:	e7f3      	b.n	80066f4 <_vfiprintf_r+0x44>
 800670c:	2300      	movs	r3, #0
 800670e:	9309      	str	r3, [sp, #36]	; 0x24
 8006710:	2320      	movs	r3, #32
 8006712:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006716:	f8cd 800c 	str.w	r8, [sp, #12]
 800671a:	2330      	movs	r3, #48	; 0x30
 800671c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80068d0 <_vfiprintf_r+0x220>
 8006720:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006724:	f04f 0901 	mov.w	r9, #1
 8006728:	4623      	mov	r3, r4
 800672a:	469a      	mov	sl, r3
 800672c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006730:	b10a      	cbz	r2, 8006736 <_vfiprintf_r+0x86>
 8006732:	2a25      	cmp	r2, #37	; 0x25
 8006734:	d1f9      	bne.n	800672a <_vfiprintf_r+0x7a>
 8006736:	ebba 0b04 	subs.w	fp, sl, r4
 800673a:	d00b      	beq.n	8006754 <_vfiprintf_r+0xa4>
 800673c:	465b      	mov	r3, fp
 800673e:	4622      	mov	r2, r4
 8006740:	4629      	mov	r1, r5
 8006742:	4630      	mov	r0, r6
 8006744:	f7ff ffa1 	bl	800668a <__sfputs_r>
 8006748:	3001      	adds	r0, #1
 800674a:	f000 80a9 	beq.w	80068a0 <_vfiprintf_r+0x1f0>
 800674e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006750:	445a      	add	r2, fp
 8006752:	9209      	str	r2, [sp, #36]	; 0x24
 8006754:	f89a 3000 	ldrb.w	r3, [sl]
 8006758:	2b00      	cmp	r3, #0
 800675a:	f000 80a1 	beq.w	80068a0 <_vfiprintf_r+0x1f0>
 800675e:	2300      	movs	r3, #0
 8006760:	f04f 32ff 	mov.w	r2, #4294967295
 8006764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006768:	f10a 0a01 	add.w	sl, sl, #1
 800676c:	9304      	str	r3, [sp, #16]
 800676e:	9307      	str	r3, [sp, #28]
 8006770:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006774:	931a      	str	r3, [sp, #104]	; 0x68
 8006776:	4654      	mov	r4, sl
 8006778:	2205      	movs	r2, #5
 800677a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800677e:	4854      	ldr	r0, [pc, #336]	; (80068d0 <_vfiprintf_r+0x220>)
 8006780:	f7f9 fd2e 	bl	80001e0 <memchr>
 8006784:	9a04      	ldr	r2, [sp, #16]
 8006786:	b9d8      	cbnz	r0, 80067c0 <_vfiprintf_r+0x110>
 8006788:	06d1      	lsls	r1, r2, #27
 800678a:	bf44      	itt	mi
 800678c:	2320      	movmi	r3, #32
 800678e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006792:	0713      	lsls	r3, r2, #28
 8006794:	bf44      	itt	mi
 8006796:	232b      	movmi	r3, #43	; 0x2b
 8006798:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800679c:	f89a 3000 	ldrb.w	r3, [sl]
 80067a0:	2b2a      	cmp	r3, #42	; 0x2a
 80067a2:	d015      	beq.n	80067d0 <_vfiprintf_r+0x120>
 80067a4:	9a07      	ldr	r2, [sp, #28]
 80067a6:	4654      	mov	r4, sl
 80067a8:	2000      	movs	r0, #0
 80067aa:	f04f 0c0a 	mov.w	ip, #10
 80067ae:	4621      	mov	r1, r4
 80067b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067b4:	3b30      	subs	r3, #48	; 0x30
 80067b6:	2b09      	cmp	r3, #9
 80067b8:	d94d      	bls.n	8006856 <_vfiprintf_r+0x1a6>
 80067ba:	b1b0      	cbz	r0, 80067ea <_vfiprintf_r+0x13a>
 80067bc:	9207      	str	r2, [sp, #28]
 80067be:	e014      	b.n	80067ea <_vfiprintf_r+0x13a>
 80067c0:	eba0 0308 	sub.w	r3, r0, r8
 80067c4:	fa09 f303 	lsl.w	r3, r9, r3
 80067c8:	4313      	orrs	r3, r2
 80067ca:	9304      	str	r3, [sp, #16]
 80067cc:	46a2      	mov	sl, r4
 80067ce:	e7d2      	b.n	8006776 <_vfiprintf_r+0xc6>
 80067d0:	9b03      	ldr	r3, [sp, #12]
 80067d2:	1d19      	adds	r1, r3, #4
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	9103      	str	r1, [sp, #12]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	bfbb      	ittet	lt
 80067dc:	425b      	neglt	r3, r3
 80067de:	f042 0202 	orrlt.w	r2, r2, #2
 80067e2:	9307      	strge	r3, [sp, #28]
 80067e4:	9307      	strlt	r3, [sp, #28]
 80067e6:	bfb8      	it	lt
 80067e8:	9204      	strlt	r2, [sp, #16]
 80067ea:	7823      	ldrb	r3, [r4, #0]
 80067ec:	2b2e      	cmp	r3, #46	; 0x2e
 80067ee:	d10c      	bne.n	800680a <_vfiprintf_r+0x15a>
 80067f0:	7863      	ldrb	r3, [r4, #1]
 80067f2:	2b2a      	cmp	r3, #42	; 0x2a
 80067f4:	d134      	bne.n	8006860 <_vfiprintf_r+0x1b0>
 80067f6:	9b03      	ldr	r3, [sp, #12]
 80067f8:	1d1a      	adds	r2, r3, #4
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	9203      	str	r2, [sp, #12]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	bfb8      	it	lt
 8006802:	f04f 33ff 	movlt.w	r3, #4294967295
 8006806:	3402      	adds	r4, #2
 8006808:	9305      	str	r3, [sp, #20]
 800680a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80068e0 <_vfiprintf_r+0x230>
 800680e:	7821      	ldrb	r1, [r4, #0]
 8006810:	2203      	movs	r2, #3
 8006812:	4650      	mov	r0, sl
 8006814:	f7f9 fce4 	bl	80001e0 <memchr>
 8006818:	b138      	cbz	r0, 800682a <_vfiprintf_r+0x17a>
 800681a:	9b04      	ldr	r3, [sp, #16]
 800681c:	eba0 000a 	sub.w	r0, r0, sl
 8006820:	2240      	movs	r2, #64	; 0x40
 8006822:	4082      	lsls	r2, r0
 8006824:	4313      	orrs	r3, r2
 8006826:	3401      	adds	r4, #1
 8006828:	9304      	str	r3, [sp, #16]
 800682a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800682e:	4829      	ldr	r0, [pc, #164]	; (80068d4 <_vfiprintf_r+0x224>)
 8006830:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006834:	2206      	movs	r2, #6
 8006836:	f7f9 fcd3 	bl	80001e0 <memchr>
 800683a:	2800      	cmp	r0, #0
 800683c:	d03f      	beq.n	80068be <_vfiprintf_r+0x20e>
 800683e:	4b26      	ldr	r3, [pc, #152]	; (80068d8 <_vfiprintf_r+0x228>)
 8006840:	bb1b      	cbnz	r3, 800688a <_vfiprintf_r+0x1da>
 8006842:	9b03      	ldr	r3, [sp, #12]
 8006844:	3307      	adds	r3, #7
 8006846:	f023 0307 	bic.w	r3, r3, #7
 800684a:	3308      	adds	r3, #8
 800684c:	9303      	str	r3, [sp, #12]
 800684e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006850:	443b      	add	r3, r7
 8006852:	9309      	str	r3, [sp, #36]	; 0x24
 8006854:	e768      	b.n	8006728 <_vfiprintf_r+0x78>
 8006856:	fb0c 3202 	mla	r2, ip, r2, r3
 800685a:	460c      	mov	r4, r1
 800685c:	2001      	movs	r0, #1
 800685e:	e7a6      	b.n	80067ae <_vfiprintf_r+0xfe>
 8006860:	2300      	movs	r3, #0
 8006862:	3401      	adds	r4, #1
 8006864:	9305      	str	r3, [sp, #20]
 8006866:	4619      	mov	r1, r3
 8006868:	f04f 0c0a 	mov.w	ip, #10
 800686c:	4620      	mov	r0, r4
 800686e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006872:	3a30      	subs	r2, #48	; 0x30
 8006874:	2a09      	cmp	r2, #9
 8006876:	d903      	bls.n	8006880 <_vfiprintf_r+0x1d0>
 8006878:	2b00      	cmp	r3, #0
 800687a:	d0c6      	beq.n	800680a <_vfiprintf_r+0x15a>
 800687c:	9105      	str	r1, [sp, #20]
 800687e:	e7c4      	b.n	800680a <_vfiprintf_r+0x15a>
 8006880:	fb0c 2101 	mla	r1, ip, r1, r2
 8006884:	4604      	mov	r4, r0
 8006886:	2301      	movs	r3, #1
 8006888:	e7f0      	b.n	800686c <_vfiprintf_r+0x1bc>
 800688a:	ab03      	add	r3, sp, #12
 800688c:	9300      	str	r3, [sp, #0]
 800688e:	462a      	mov	r2, r5
 8006890:	4b12      	ldr	r3, [pc, #72]	; (80068dc <_vfiprintf_r+0x22c>)
 8006892:	a904      	add	r1, sp, #16
 8006894:	4630      	mov	r0, r6
 8006896:	f7fd fdb1 	bl	80043fc <_printf_float>
 800689a:	4607      	mov	r7, r0
 800689c:	1c78      	adds	r0, r7, #1
 800689e:	d1d6      	bne.n	800684e <_vfiprintf_r+0x19e>
 80068a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068a2:	07d9      	lsls	r1, r3, #31
 80068a4:	d405      	bmi.n	80068b2 <_vfiprintf_r+0x202>
 80068a6:	89ab      	ldrh	r3, [r5, #12]
 80068a8:	059a      	lsls	r2, r3, #22
 80068aa:	d402      	bmi.n	80068b2 <_vfiprintf_r+0x202>
 80068ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068ae:	f7fe fbde 	bl	800506e <__retarget_lock_release_recursive>
 80068b2:	89ab      	ldrh	r3, [r5, #12]
 80068b4:	065b      	lsls	r3, r3, #25
 80068b6:	f53f af1d 	bmi.w	80066f4 <_vfiprintf_r+0x44>
 80068ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068bc:	e71c      	b.n	80066f8 <_vfiprintf_r+0x48>
 80068be:	ab03      	add	r3, sp, #12
 80068c0:	9300      	str	r3, [sp, #0]
 80068c2:	462a      	mov	r2, r5
 80068c4:	4b05      	ldr	r3, [pc, #20]	; (80068dc <_vfiprintf_r+0x22c>)
 80068c6:	a904      	add	r1, sp, #16
 80068c8:	4630      	mov	r0, r6
 80068ca:	f7fe f83b 	bl	8004944 <_printf_i>
 80068ce:	e7e4      	b.n	800689a <_vfiprintf_r+0x1ea>
 80068d0:	08006ff4 	.word	0x08006ff4
 80068d4:	08006ffe 	.word	0x08006ffe
 80068d8:	080043fd 	.word	0x080043fd
 80068dc:	0800668b 	.word	0x0800668b
 80068e0:	08006ffa 	.word	0x08006ffa

080068e4 <__sflush_r>:
 80068e4:	898a      	ldrh	r2, [r1, #12]
 80068e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068ea:	4605      	mov	r5, r0
 80068ec:	0710      	lsls	r0, r2, #28
 80068ee:	460c      	mov	r4, r1
 80068f0:	d458      	bmi.n	80069a4 <__sflush_r+0xc0>
 80068f2:	684b      	ldr	r3, [r1, #4]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	dc05      	bgt.n	8006904 <__sflush_r+0x20>
 80068f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	dc02      	bgt.n	8006904 <__sflush_r+0x20>
 80068fe:	2000      	movs	r0, #0
 8006900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006904:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006906:	2e00      	cmp	r6, #0
 8006908:	d0f9      	beq.n	80068fe <__sflush_r+0x1a>
 800690a:	2300      	movs	r3, #0
 800690c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006910:	682f      	ldr	r7, [r5, #0]
 8006912:	6a21      	ldr	r1, [r4, #32]
 8006914:	602b      	str	r3, [r5, #0]
 8006916:	d032      	beq.n	800697e <__sflush_r+0x9a>
 8006918:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800691a:	89a3      	ldrh	r3, [r4, #12]
 800691c:	075a      	lsls	r2, r3, #29
 800691e:	d505      	bpl.n	800692c <__sflush_r+0x48>
 8006920:	6863      	ldr	r3, [r4, #4]
 8006922:	1ac0      	subs	r0, r0, r3
 8006924:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006926:	b10b      	cbz	r3, 800692c <__sflush_r+0x48>
 8006928:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800692a:	1ac0      	subs	r0, r0, r3
 800692c:	2300      	movs	r3, #0
 800692e:	4602      	mov	r2, r0
 8006930:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006932:	6a21      	ldr	r1, [r4, #32]
 8006934:	4628      	mov	r0, r5
 8006936:	47b0      	blx	r6
 8006938:	1c43      	adds	r3, r0, #1
 800693a:	89a3      	ldrh	r3, [r4, #12]
 800693c:	d106      	bne.n	800694c <__sflush_r+0x68>
 800693e:	6829      	ldr	r1, [r5, #0]
 8006940:	291d      	cmp	r1, #29
 8006942:	d82b      	bhi.n	800699c <__sflush_r+0xb8>
 8006944:	4a29      	ldr	r2, [pc, #164]	; (80069ec <__sflush_r+0x108>)
 8006946:	410a      	asrs	r2, r1
 8006948:	07d6      	lsls	r6, r2, #31
 800694a:	d427      	bmi.n	800699c <__sflush_r+0xb8>
 800694c:	2200      	movs	r2, #0
 800694e:	6062      	str	r2, [r4, #4]
 8006950:	04d9      	lsls	r1, r3, #19
 8006952:	6922      	ldr	r2, [r4, #16]
 8006954:	6022      	str	r2, [r4, #0]
 8006956:	d504      	bpl.n	8006962 <__sflush_r+0x7e>
 8006958:	1c42      	adds	r2, r0, #1
 800695a:	d101      	bne.n	8006960 <__sflush_r+0x7c>
 800695c:	682b      	ldr	r3, [r5, #0]
 800695e:	b903      	cbnz	r3, 8006962 <__sflush_r+0x7e>
 8006960:	6560      	str	r0, [r4, #84]	; 0x54
 8006962:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006964:	602f      	str	r7, [r5, #0]
 8006966:	2900      	cmp	r1, #0
 8006968:	d0c9      	beq.n	80068fe <__sflush_r+0x1a>
 800696a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800696e:	4299      	cmp	r1, r3
 8006970:	d002      	beq.n	8006978 <__sflush_r+0x94>
 8006972:	4628      	mov	r0, r5
 8006974:	f7ff f9f6 	bl	8005d64 <_free_r>
 8006978:	2000      	movs	r0, #0
 800697a:	6360      	str	r0, [r4, #52]	; 0x34
 800697c:	e7c0      	b.n	8006900 <__sflush_r+0x1c>
 800697e:	2301      	movs	r3, #1
 8006980:	4628      	mov	r0, r5
 8006982:	47b0      	blx	r6
 8006984:	1c41      	adds	r1, r0, #1
 8006986:	d1c8      	bne.n	800691a <__sflush_r+0x36>
 8006988:	682b      	ldr	r3, [r5, #0]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d0c5      	beq.n	800691a <__sflush_r+0x36>
 800698e:	2b1d      	cmp	r3, #29
 8006990:	d001      	beq.n	8006996 <__sflush_r+0xb2>
 8006992:	2b16      	cmp	r3, #22
 8006994:	d101      	bne.n	800699a <__sflush_r+0xb6>
 8006996:	602f      	str	r7, [r5, #0]
 8006998:	e7b1      	b.n	80068fe <__sflush_r+0x1a>
 800699a:	89a3      	ldrh	r3, [r4, #12]
 800699c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069a0:	81a3      	strh	r3, [r4, #12]
 80069a2:	e7ad      	b.n	8006900 <__sflush_r+0x1c>
 80069a4:	690f      	ldr	r7, [r1, #16]
 80069a6:	2f00      	cmp	r7, #0
 80069a8:	d0a9      	beq.n	80068fe <__sflush_r+0x1a>
 80069aa:	0793      	lsls	r3, r2, #30
 80069ac:	680e      	ldr	r6, [r1, #0]
 80069ae:	bf08      	it	eq
 80069b0:	694b      	ldreq	r3, [r1, #20]
 80069b2:	600f      	str	r7, [r1, #0]
 80069b4:	bf18      	it	ne
 80069b6:	2300      	movne	r3, #0
 80069b8:	eba6 0807 	sub.w	r8, r6, r7
 80069bc:	608b      	str	r3, [r1, #8]
 80069be:	f1b8 0f00 	cmp.w	r8, #0
 80069c2:	dd9c      	ble.n	80068fe <__sflush_r+0x1a>
 80069c4:	6a21      	ldr	r1, [r4, #32]
 80069c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80069c8:	4643      	mov	r3, r8
 80069ca:	463a      	mov	r2, r7
 80069cc:	4628      	mov	r0, r5
 80069ce:	47b0      	blx	r6
 80069d0:	2800      	cmp	r0, #0
 80069d2:	dc06      	bgt.n	80069e2 <__sflush_r+0xfe>
 80069d4:	89a3      	ldrh	r3, [r4, #12]
 80069d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069da:	81a3      	strh	r3, [r4, #12]
 80069dc:	f04f 30ff 	mov.w	r0, #4294967295
 80069e0:	e78e      	b.n	8006900 <__sflush_r+0x1c>
 80069e2:	4407      	add	r7, r0
 80069e4:	eba8 0800 	sub.w	r8, r8, r0
 80069e8:	e7e9      	b.n	80069be <__sflush_r+0xda>
 80069ea:	bf00      	nop
 80069ec:	dfbffffe 	.word	0xdfbffffe

080069f0 <_fflush_r>:
 80069f0:	b538      	push	{r3, r4, r5, lr}
 80069f2:	690b      	ldr	r3, [r1, #16]
 80069f4:	4605      	mov	r5, r0
 80069f6:	460c      	mov	r4, r1
 80069f8:	b913      	cbnz	r3, 8006a00 <_fflush_r+0x10>
 80069fa:	2500      	movs	r5, #0
 80069fc:	4628      	mov	r0, r5
 80069fe:	bd38      	pop	{r3, r4, r5, pc}
 8006a00:	b118      	cbz	r0, 8006a0a <_fflush_r+0x1a>
 8006a02:	6a03      	ldr	r3, [r0, #32]
 8006a04:	b90b      	cbnz	r3, 8006a0a <_fflush_r+0x1a>
 8006a06:	f7fe f939 	bl	8004c7c <__sinit>
 8006a0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d0f3      	beq.n	80069fa <_fflush_r+0xa>
 8006a12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006a14:	07d0      	lsls	r0, r2, #31
 8006a16:	d404      	bmi.n	8006a22 <_fflush_r+0x32>
 8006a18:	0599      	lsls	r1, r3, #22
 8006a1a:	d402      	bmi.n	8006a22 <_fflush_r+0x32>
 8006a1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a1e:	f7fe fb25 	bl	800506c <__retarget_lock_acquire_recursive>
 8006a22:	4628      	mov	r0, r5
 8006a24:	4621      	mov	r1, r4
 8006a26:	f7ff ff5d 	bl	80068e4 <__sflush_r>
 8006a2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a2c:	07da      	lsls	r2, r3, #31
 8006a2e:	4605      	mov	r5, r0
 8006a30:	d4e4      	bmi.n	80069fc <_fflush_r+0xc>
 8006a32:	89a3      	ldrh	r3, [r4, #12]
 8006a34:	059b      	lsls	r3, r3, #22
 8006a36:	d4e1      	bmi.n	80069fc <_fflush_r+0xc>
 8006a38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a3a:	f7fe fb18 	bl	800506e <__retarget_lock_release_recursive>
 8006a3e:	e7dd      	b.n	80069fc <_fflush_r+0xc>

08006a40 <__swhatbuf_r>:
 8006a40:	b570      	push	{r4, r5, r6, lr}
 8006a42:	460c      	mov	r4, r1
 8006a44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a48:	2900      	cmp	r1, #0
 8006a4a:	b096      	sub	sp, #88	; 0x58
 8006a4c:	4615      	mov	r5, r2
 8006a4e:	461e      	mov	r6, r3
 8006a50:	da0d      	bge.n	8006a6e <__swhatbuf_r+0x2e>
 8006a52:	89a3      	ldrh	r3, [r4, #12]
 8006a54:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006a58:	f04f 0100 	mov.w	r1, #0
 8006a5c:	bf0c      	ite	eq
 8006a5e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006a62:	2340      	movne	r3, #64	; 0x40
 8006a64:	2000      	movs	r0, #0
 8006a66:	6031      	str	r1, [r6, #0]
 8006a68:	602b      	str	r3, [r5, #0]
 8006a6a:	b016      	add	sp, #88	; 0x58
 8006a6c:	bd70      	pop	{r4, r5, r6, pc}
 8006a6e:	466a      	mov	r2, sp
 8006a70:	f000 f848 	bl	8006b04 <_fstat_r>
 8006a74:	2800      	cmp	r0, #0
 8006a76:	dbec      	blt.n	8006a52 <__swhatbuf_r+0x12>
 8006a78:	9901      	ldr	r1, [sp, #4]
 8006a7a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006a7e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006a82:	4259      	negs	r1, r3
 8006a84:	4159      	adcs	r1, r3
 8006a86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a8a:	e7eb      	b.n	8006a64 <__swhatbuf_r+0x24>

08006a8c <__smakebuf_r>:
 8006a8c:	898b      	ldrh	r3, [r1, #12]
 8006a8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006a90:	079d      	lsls	r5, r3, #30
 8006a92:	4606      	mov	r6, r0
 8006a94:	460c      	mov	r4, r1
 8006a96:	d507      	bpl.n	8006aa8 <__smakebuf_r+0x1c>
 8006a98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a9c:	6023      	str	r3, [r4, #0]
 8006a9e:	6123      	str	r3, [r4, #16]
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	6163      	str	r3, [r4, #20]
 8006aa4:	b002      	add	sp, #8
 8006aa6:	bd70      	pop	{r4, r5, r6, pc}
 8006aa8:	ab01      	add	r3, sp, #4
 8006aaa:	466a      	mov	r2, sp
 8006aac:	f7ff ffc8 	bl	8006a40 <__swhatbuf_r>
 8006ab0:	9900      	ldr	r1, [sp, #0]
 8006ab2:	4605      	mov	r5, r0
 8006ab4:	4630      	mov	r0, r6
 8006ab6:	f7ff f9c9 	bl	8005e4c <_malloc_r>
 8006aba:	b948      	cbnz	r0, 8006ad0 <__smakebuf_r+0x44>
 8006abc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ac0:	059a      	lsls	r2, r3, #22
 8006ac2:	d4ef      	bmi.n	8006aa4 <__smakebuf_r+0x18>
 8006ac4:	f023 0303 	bic.w	r3, r3, #3
 8006ac8:	f043 0302 	orr.w	r3, r3, #2
 8006acc:	81a3      	strh	r3, [r4, #12]
 8006ace:	e7e3      	b.n	8006a98 <__smakebuf_r+0xc>
 8006ad0:	89a3      	ldrh	r3, [r4, #12]
 8006ad2:	6020      	str	r0, [r4, #0]
 8006ad4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ad8:	81a3      	strh	r3, [r4, #12]
 8006ada:	9b00      	ldr	r3, [sp, #0]
 8006adc:	6163      	str	r3, [r4, #20]
 8006ade:	9b01      	ldr	r3, [sp, #4]
 8006ae0:	6120      	str	r0, [r4, #16]
 8006ae2:	b15b      	cbz	r3, 8006afc <__smakebuf_r+0x70>
 8006ae4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ae8:	4630      	mov	r0, r6
 8006aea:	f000 f81d 	bl	8006b28 <_isatty_r>
 8006aee:	b128      	cbz	r0, 8006afc <__smakebuf_r+0x70>
 8006af0:	89a3      	ldrh	r3, [r4, #12]
 8006af2:	f023 0303 	bic.w	r3, r3, #3
 8006af6:	f043 0301 	orr.w	r3, r3, #1
 8006afa:	81a3      	strh	r3, [r4, #12]
 8006afc:	89a3      	ldrh	r3, [r4, #12]
 8006afe:	431d      	orrs	r5, r3
 8006b00:	81a5      	strh	r5, [r4, #12]
 8006b02:	e7cf      	b.n	8006aa4 <__smakebuf_r+0x18>

08006b04 <_fstat_r>:
 8006b04:	b538      	push	{r3, r4, r5, lr}
 8006b06:	4d07      	ldr	r5, [pc, #28]	; (8006b24 <_fstat_r+0x20>)
 8006b08:	2300      	movs	r3, #0
 8006b0a:	4604      	mov	r4, r0
 8006b0c:	4608      	mov	r0, r1
 8006b0e:	4611      	mov	r1, r2
 8006b10:	602b      	str	r3, [r5, #0]
 8006b12:	f7fb fb5d 	bl	80021d0 <_fstat>
 8006b16:	1c43      	adds	r3, r0, #1
 8006b18:	d102      	bne.n	8006b20 <_fstat_r+0x1c>
 8006b1a:	682b      	ldr	r3, [r5, #0]
 8006b1c:	b103      	cbz	r3, 8006b20 <_fstat_r+0x1c>
 8006b1e:	6023      	str	r3, [r4, #0]
 8006b20:	bd38      	pop	{r3, r4, r5, pc}
 8006b22:	bf00      	nop
 8006b24:	20000338 	.word	0x20000338

08006b28 <_isatty_r>:
 8006b28:	b538      	push	{r3, r4, r5, lr}
 8006b2a:	4d06      	ldr	r5, [pc, #24]	; (8006b44 <_isatty_r+0x1c>)
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	4604      	mov	r4, r0
 8006b30:	4608      	mov	r0, r1
 8006b32:	602b      	str	r3, [r5, #0]
 8006b34:	f7fb fb5c 	bl	80021f0 <_isatty>
 8006b38:	1c43      	adds	r3, r0, #1
 8006b3a:	d102      	bne.n	8006b42 <_isatty_r+0x1a>
 8006b3c:	682b      	ldr	r3, [r5, #0]
 8006b3e:	b103      	cbz	r3, 8006b42 <_isatty_r+0x1a>
 8006b40:	6023      	str	r3, [r4, #0]
 8006b42:	bd38      	pop	{r3, r4, r5, pc}
 8006b44:	20000338 	.word	0x20000338

08006b48 <_sbrk_r>:
 8006b48:	b538      	push	{r3, r4, r5, lr}
 8006b4a:	4d06      	ldr	r5, [pc, #24]	; (8006b64 <_sbrk_r+0x1c>)
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	4604      	mov	r4, r0
 8006b50:	4608      	mov	r0, r1
 8006b52:	602b      	str	r3, [r5, #0]
 8006b54:	f7fb fb64 	bl	8002220 <_sbrk>
 8006b58:	1c43      	adds	r3, r0, #1
 8006b5a:	d102      	bne.n	8006b62 <_sbrk_r+0x1a>
 8006b5c:	682b      	ldr	r3, [r5, #0]
 8006b5e:	b103      	cbz	r3, 8006b62 <_sbrk_r+0x1a>
 8006b60:	6023      	str	r3, [r4, #0]
 8006b62:	bd38      	pop	{r3, r4, r5, pc}
 8006b64:	20000338 	.word	0x20000338

08006b68 <memcpy>:
 8006b68:	440a      	add	r2, r1
 8006b6a:	4291      	cmp	r1, r2
 8006b6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b70:	d100      	bne.n	8006b74 <memcpy+0xc>
 8006b72:	4770      	bx	lr
 8006b74:	b510      	push	{r4, lr}
 8006b76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b7e:	4291      	cmp	r1, r2
 8006b80:	d1f9      	bne.n	8006b76 <memcpy+0xe>
 8006b82:	bd10      	pop	{r4, pc}

08006b84 <__assert_func>:
 8006b84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b86:	4614      	mov	r4, r2
 8006b88:	461a      	mov	r2, r3
 8006b8a:	4b09      	ldr	r3, [pc, #36]	; (8006bb0 <__assert_func+0x2c>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4605      	mov	r5, r0
 8006b90:	68d8      	ldr	r0, [r3, #12]
 8006b92:	b14c      	cbz	r4, 8006ba8 <__assert_func+0x24>
 8006b94:	4b07      	ldr	r3, [pc, #28]	; (8006bb4 <__assert_func+0x30>)
 8006b96:	9100      	str	r1, [sp, #0]
 8006b98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006b9c:	4906      	ldr	r1, [pc, #24]	; (8006bb8 <__assert_func+0x34>)
 8006b9e:	462b      	mov	r3, r5
 8006ba0:	f000 f844 	bl	8006c2c <fiprintf>
 8006ba4:	f000 f854 	bl	8006c50 <abort>
 8006ba8:	4b04      	ldr	r3, [pc, #16]	; (8006bbc <__assert_func+0x38>)
 8006baa:	461c      	mov	r4, r3
 8006bac:	e7f3      	b.n	8006b96 <__assert_func+0x12>
 8006bae:	bf00      	nop
 8006bb0:	2000005c 	.word	0x2000005c
 8006bb4:	0800700f 	.word	0x0800700f
 8006bb8:	0800701c 	.word	0x0800701c
 8006bbc:	0800704a 	.word	0x0800704a

08006bc0 <_calloc_r>:
 8006bc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006bc2:	fba1 2402 	umull	r2, r4, r1, r2
 8006bc6:	b94c      	cbnz	r4, 8006bdc <_calloc_r+0x1c>
 8006bc8:	4611      	mov	r1, r2
 8006bca:	9201      	str	r2, [sp, #4]
 8006bcc:	f7ff f93e 	bl	8005e4c <_malloc_r>
 8006bd0:	9a01      	ldr	r2, [sp, #4]
 8006bd2:	4605      	mov	r5, r0
 8006bd4:	b930      	cbnz	r0, 8006be4 <_calloc_r+0x24>
 8006bd6:	4628      	mov	r0, r5
 8006bd8:	b003      	add	sp, #12
 8006bda:	bd30      	pop	{r4, r5, pc}
 8006bdc:	220c      	movs	r2, #12
 8006bde:	6002      	str	r2, [r0, #0]
 8006be0:	2500      	movs	r5, #0
 8006be2:	e7f8      	b.n	8006bd6 <_calloc_r+0x16>
 8006be4:	4621      	mov	r1, r4
 8006be6:	f7fe f9c5 	bl	8004f74 <memset>
 8006bea:	e7f4      	b.n	8006bd6 <_calloc_r+0x16>

08006bec <__ascii_mbtowc>:
 8006bec:	b082      	sub	sp, #8
 8006bee:	b901      	cbnz	r1, 8006bf2 <__ascii_mbtowc+0x6>
 8006bf0:	a901      	add	r1, sp, #4
 8006bf2:	b142      	cbz	r2, 8006c06 <__ascii_mbtowc+0x1a>
 8006bf4:	b14b      	cbz	r3, 8006c0a <__ascii_mbtowc+0x1e>
 8006bf6:	7813      	ldrb	r3, [r2, #0]
 8006bf8:	600b      	str	r3, [r1, #0]
 8006bfa:	7812      	ldrb	r2, [r2, #0]
 8006bfc:	1e10      	subs	r0, r2, #0
 8006bfe:	bf18      	it	ne
 8006c00:	2001      	movne	r0, #1
 8006c02:	b002      	add	sp, #8
 8006c04:	4770      	bx	lr
 8006c06:	4610      	mov	r0, r2
 8006c08:	e7fb      	b.n	8006c02 <__ascii_mbtowc+0x16>
 8006c0a:	f06f 0001 	mvn.w	r0, #1
 8006c0e:	e7f8      	b.n	8006c02 <__ascii_mbtowc+0x16>

08006c10 <__ascii_wctomb>:
 8006c10:	b149      	cbz	r1, 8006c26 <__ascii_wctomb+0x16>
 8006c12:	2aff      	cmp	r2, #255	; 0xff
 8006c14:	bf85      	ittet	hi
 8006c16:	238a      	movhi	r3, #138	; 0x8a
 8006c18:	6003      	strhi	r3, [r0, #0]
 8006c1a:	700a      	strbls	r2, [r1, #0]
 8006c1c:	f04f 30ff 	movhi.w	r0, #4294967295
 8006c20:	bf98      	it	ls
 8006c22:	2001      	movls	r0, #1
 8006c24:	4770      	bx	lr
 8006c26:	4608      	mov	r0, r1
 8006c28:	4770      	bx	lr
	...

08006c2c <fiprintf>:
 8006c2c:	b40e      	push	{r1, r2, r3}
 8006c2e:	b503      	push	{r0, r1, lr}
 8006c30:	4601      	mov	r1, r0
 8006c32:	ab03      	add	r3, sp, #12
 8006c34:	4805      	ldr	r0, [pc, #20]	; (8006c4c <fiprintf+0x20>)
 8006c36:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c3a:	6800      	ldr	r0, [r0, #0]
 8006c3c:	9301      	str	r3, [sp, #4]
 8006c3e:	f7ff fd37 	bl	80066b0 <_vfiprintf_r>
 8006c42:	b002      	add	sp, #8
 8006c44:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c48:	b003      	add	sp, #12
 8006c4a:	4770      	bx	lr
 8006c4c:	2000005c 	.word	0x2000005c

08006c50 <abort>:
 8006c50:	b508      	push	{r3, lr}
 8006c52:	2006      	movs	r0, #6
 8006c54:	f000 f82c 	bl	8006cb0 <raise>
 8006c58:	2001      	movs	r0, #1
 8006c5a:	f7fb fa86 	bl	800216a <_exit>

08006c5e <_raise_r>:
 8006c5e:	291f      	cmp	r1, #31
 8006c60:	b538      	push	{r3, r4, r5, lr}
 8006c62:	4604      	mov	r4, r0
 8006c64:	460d      	mov	r5, r1
 8006c66:	d904      	bls.n	8006c72 <_raise_r+0x14>
 8006c68:	2316      	movs	r3, #22
 8006c6a:	6003      	str	r3, [r0, #0]
 8006c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c70:	bd38      	pop	{r3, r4, r5, pc}
 8006c72:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006c74:	b112      	cbz	r2, 8006c7c <_raise_r+0x1e>
 8006c76:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006c7a:	b94b      	cbnz	r3, 8006c90 <_raise_r+0x32>
 8006c7c:	4620      	mov	r0, r4
 8006c7e:	f000 f831 	bl	8006ce4 <_getpid_r>
 8006c82:	462a      	mov	r2, r5
 8006c84:	4601      	mov	r1, r0
 8006c86:	4620      	mov	r0, r4
 8006c88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c8c:	f000 b818 	b.w	8006cc0 <_kill_r>
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	d00a      	beq.n	8006caa <_raise_r+0x4c>
 8006c94:	1c59      	adds	r1, r3, #1
 8006c96:	d103      	bne.n	8006ca0 <_raise_r+0x42>
 8006c98:	2316      	movs	r3, #22
 8006c9a:	6003      	str	r3, [r0, #0]
 8006c9c:	2001      	movs	r0, #1
 8006c9e:	e7e7      	b.n	8006c70 <_raise_r+0x12>
 8006ca0:	2400      	movs	r4, #0
 8006ca2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006ca6:	4628      	mov	r0, r5
 8006ca8:	4798      	blx	r3
 8006caa:	2000      	movs	r0, #0
 8006cac:	e7e0      	b.n	8006c70 <_raise_r+0x12>
	...

08006cb0 <raise>:
 8006cb0:	4b02      	ldr	r3, [pc, #8]	; (8006cbc <raise+0xc>)
 8006cb2:	4601      	mov	r1, r0
 8006cb4:	6818      	ldr	r0, [r3, #0]
 8006cb6:	f7ff bfd2 	b.w	8006c5e <_raise_r>
 8006cba:	bf00      	nop
 8006cbc:	2000005c 	.word	0x2000005c

08006cc0 <_kill_r>:
 8006cc0:	b538      	push	{r3, r4, r5, lr}
 8006cc2:	4d07      	ldr	r5, [pc, #28]	; (8006ce0 <_kill_r+0x20>)
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	4604      	mov	r4, r0
 8006cc8:	4608      	mov	r0, r1
 8006cca:	4611      	mov	r1, r2
 8006ccc:	602b      	str	r3, [r5, #0]
 8006cce:	f7fb fa3c 	bl	800214a <_kill>
 8006cd2:	1c43      	adds	r3, r0, #1
 8006cd4:	d102      	bne.n	8006cdc <_kill_r+0x1c>
 8006cd6:	682b      	ldr	r3, [r5, #0]
 8006cd8:	b103      	cbz	r3, 8006cdc <_kill_r+0x1c>
 8006cda:	6023      	str	r3, [r4, #0]
 8006cdc:	bd38      	pop	{r3, r4, r5, pc}
 8006cde:	bf00      	nop
 8006ce0:	20000338 	.word	0x20000338

08006ce4 <_getpid_r>:
 8006ce4:	f7fb ba29 	b.w	800213a <_getpid>

08006ce8 <_init>:
 8006ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cea:	bf00      	nop
 8006cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cee:	bc08      	pop	{r3}
 8006cf0:	469e      	mov	lr, r3
 8006cf2:	4770      	bx	lr

08006cf4 <_fini>:
 8006cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cf6:	bf00      	nop
 8006cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cfa:	bc08      	pop	{r3}
 8006cfc:	469e      	mov	lr, r3
 8006cfe:	4770      	bx	lr
