Equate elements:  no current cell.
Equate elements:  no current cell.

Subcircuit summary:
Circuit 1: 10-stage_LDS.spice              |Circuit 2: 10-stage_orgi.spice             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (20)               |sky130_fd_pr__nfet_01v8 (20)               
sky130_fd_pr__pfet_01v8 (20)               |sky130_fd_pr__pfet_01v8 (20)               
Number of devices: 40                      |Number of devices: 40                      
Number of nets: 23                         |Number of nets: 23                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Property errors were found.
Netlists match uniquely.
There were property errors.
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WP1"   circuit2: "WP2"   (exact match req'd)
 L circuit1: "LP1"   circuit2: "LP2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WP1"   circuit2: "WP2"   (exact match req'd)
 L circuit1: "LP1"   circuit2: "LP2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WP1"   circuit2: "WP2"   (exact match req'd)
 L circuit1: "LP1"   circuit2: "LP2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WP1"   circuit2: "WP2"   (exact match req'd)
 L circuit1: "LP1"   circuit2: "LP2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WP1"   circuit2: "WP2"   (exact match req'd)
 L circuit1: "LP1"   circuit2: "LP2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WP1"   circuit2: "WP2"   (exact match req'd)
 L circuit1: "LP1"   circuit2: "LP2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WP1"   circuit2: "WP2"   (exact match req'd)
 L circuit1: "LP1"   circuit2: "LP2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WP1"   circuit2: "WP2"   (exact match req'd)
 L circuit1: "LP1"   circuit2: "LP2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WP1"   circuit2: "WP2"   (exact match req'd)
 L circuit1: "LP1"   circuit2: "LP2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WP1"   circuit2: "WP2"   (exact match req'd)
 L circuit1: "LP1"   circuit2: "LP2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WN1"   circuit2: "WN2"   (exact match req'd)
 L circuit1: "LN1"   circuit2: "LN2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WN1"   circuit2: "WN2"   (exact match req'd)
 L circuit1: "LN1"   circuit2: "LN2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WN1"   circuit2: "WN2"   (exact match req'd)
 L circuit1: "LN1"   circuit2: "LN2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WN1"   circuit2: "WN2"   (exact match req'd)
 L circuit1: "LN1"   circuit2: "LN2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WN1"   circuit2: "WN2"   (exact match req'd)
 L circuit1: "LN1"   circuit2: "LN2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WN1"   circuit2: "WN2"   (exact match req'd)
 L circuit1: "LN1"   circuit2: "LN2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WN1"   circuit2: "WN2"   (exact match req'd)
 L circuit1: "LN1"   circuit2: "LN2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WN1"   circuit2: "WN2"   (exact match req'd)
 L circuit1: "LN1"   circuit2: "LN2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WN1"   circuit2: "WN2"   (exact match req'd)
 L circuit1: "LN1"   circuit2: "LN2"   (exact match req'd)
 nrs (unresolved expressions.)
 nrd (unresolved expressions.)
 ps (unresolved expressions.)
 pd (unresolved expressions.)
 as (unresolved expressions.)
 ad (unresolved expressions.)
 W circuit1: "WN1"   circuit2: "WN2"   (exact match req'd)
 L circuit1: "LN1"   circuit2: "LN2"   (exact match req'd)
Cells have no pins;  pin matching not needed.
Device classes 10-stage_LDS.spice and 10-stage_orgi.spice are equivalent.
Circuits match uniquely.
Property errors were found.
The following cells had property errors: 10-stage_LDS.spice
