Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date             : Sat Apr 18 15:35:22 2015
| Host             : com1548.eecs.utk.edu running 64-bit Red Hat Enterprise Linux Server release 6.5 (Santiago)
| Command          : report_power -file pulse_test_power_routed.rpt -pb pulse_test_power_summary_routed.pb
| Design           : pulse_test
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.206  |
| Dynamic (W)              | 0.109  |
| Device Static (W)        | 0.097  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.1   |
| Junction Temperature (C) | 25.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |        7 |       --- |             --- |
| Slice Logic              |     0.003 |     3599 |       --- |             --- |
|   LUT as Logic           |     0.003 |     1109 |     63400 |            1.74 |
|   Register               |    <0.001 |     1777 |    126800 |            1.40 |
|   LUT as Shift Register  |    <0.001 |      100 |     19000 |            0.52 |
|   CARRY4                 |    <0.001 |       47 |     15850 |            0.29 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.12 |
|   F7/F8 Muxes            |    <0.001 |       64 |     63400 |            0.10 |
|   Others                 |     0.000 |      261 |       --- |             --- |
| Signals                  |     0.003 |     2669 |       --- |             --- |
| Block RAM                |     0.001 |        3 |       135 |            2.22 |
| MMCM                     |     0.085 |        1 |         6 |           16.66 |
| I/O                      |    <0.001 |        2 |       210 |            0.95 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.206 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.039 |       0.024 |      0.015 |
| Vccaux    |       1.800 |     0.065 |       0.047 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       0.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+--------------------------------+-----------------+
| Clock                                                   | Domain                         | Constraint (ns) |
+---------------------------------------------------------+--------------------------------+-----------------+
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE |            60.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK   |            30.0 |
| sys_clk_pin                                             | clk                            |            10.0 |
| sys_clk_pin                                             | xlnx_opt_                      |            10.0 |
| CLKOUT1                                                 | clk6MHzGen/U0/CLKOUT1          |             5.0 |
| CLKOUT0                                                 | clk6MHzGen/U0/CLKOUT0          |           166.7 |
| CLKFBOUT                                                | clk6MHzGen/U0/CLKFBOUT         |            10.0 |
+---------------------------------------------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------+-----------+
| Name                                                             | Power (W) |
+------------------------------------------------------------------+-----------+
| pulse_test                                                       |     0.109 |
|   clk6MHzGen                                                     |     0.086 |
|     U0                                                           |     0.086 |
|   dbg_hub                                                        |     0.007 |
|     inst                                                         |     0.007 |
|       UUT_MASTER                                                 |     0.006 |
|         U_ICON_INTERFACE                                         |     0.004 |
|           U_CMD1                                                 |    <0.001 |
|           U_CMD2                                                 |    <0.001 |
|           U_CMD3                                                 |    <0.001 |
|           U_CMD4                                                 |    <0.001 |
|           U_CMD5                                                 |    <0.001 |
|           U_CMD6_RD                                              |     0.001 |
|             U_RD_FIFO                                            |     0.001 |
|               SUBCORE_FIFO.xsdb_rdfifo_inst                      |     0.001 |
|                 inst_fifo_gen                                    |     0.001 |
|                   gconvfifo.rf                                   |     0.001 |
|                     grf.rf                                       |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                         gsync_stage[1].rd_stg_inst               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         gr1.rfwft                                |    <0.001 |
|                         gras.rsts                                |    <0.001 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwas.wsts                                |    <0.001 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gdm.dm                                   |    <0.001 |
|                           RAM_reg_0_15_0_5                       |    <0.001 |
|                           RAM_reg_0_15_12_15                     |    <0.001 |
|                           RAM_reg_0_15_6_11                      |    <0.001 |
|                       rstblk                                     |    <0.001 |
|           U_CMD6_WR                                              |     0.001 |
|             U_WR_FIFO                                            |     0.001 |
|               SUBCORE_FIFO.xsdb_wrfifo_inst                      |     0.001 |
|                 inst_fifo_gen                                    |     0.001 |
|                   gconvfifo.rf                                   |     0.001 |
|                     grf.rf                                       |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                         gsync_stage[1].rd_stg_inst               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         gras.rsts                                |    <0.001 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwas.wsts                                |    <0.001 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gdm.dm                                   |    <0.001 |
|                           RAM_reg_0_15_0_5                       |    <0.001 |
|                           RAM_reg_0_15_12_15                     |    <0.001 |
|                           RAM_reg_0_15_6_11                      |    <0.001 |
|                       rstblk                                     |    <0.001 |
|           U_CMD7_CTL                                             |    <0.001 |
|           U_CMD7_STAT                                            |    <0.001 |
|           U_STATIC_STATUS                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                    |     0.002 |
|           U_CLR_ERROR_FLAG                                       |    <0.001 |
|           U_RD_ABORT_FLAG                                        |    <0.001 |
|           U_RD_REQ_FLAG                                          |    <0.001 |
|           U_TIMER                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                            |    <0.001 |
|       U_ICON                                                     |    <0.001 |
|         U_CMD                                                    |    <0.001 |
|         U_STAT                                                   |    <0.001 |
|         U_SYNC                                                   |    <0.001 |
|       bscan_inst                                                 |    <0.001 |
|   pulse30Hz                                                      |    <0.001 |
|     U0                                                           |    <0.001 |
|       i_synth                                                    |    <0.001 |
|         i_baseblox.i_baseblox_counter                            |    <0.001 |
|           the_addsub                                             |    <0.001 |
|             no_pipelining.the_addsub                             |    <0.001 |
|               i_lut6.i_lut6_addsub                               |    <0.001 |
|                 i_q.i_simple.qreg                                |    <0.001 |
|   u_ila_0                                                        |     0.016 |
|     inst                                                         |     0.016 |
|       ila_core_inst                                              |     0.016 |
|         ila_trace_memory_inst                                    |     0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory               |     0.001 |
|             inst_blk_mem_gen                                     |     0.001 |
|               gnativebmg.native_blk_mem_gen                      |     0.001 |
|                 valid.cstr                                       |     0.001 |
|                   ramloop[0].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[1].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[2].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|         u_ila_cap_ctrl                                           |     0.002 |
|           U_CDONE                                                |    <0.001 |
|           U_NS0                                                  |    <0.001 |
|           U_NS1                                                  |    <0.001 |
|           u_cap_addrgen                                          |     0.002 |
|             U_CMPRESET                                           |    <0.001 |
|             u_cap_sample_counter                                 |    <0.001 |
|               U_SCE                                              |    <0.001 |
|               U_SCMPCE                                           |    <0.001 |
|               U_SCRST                                            |    <0.001 |
|               u_scnt_cmp                                         |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst    |    <0.001 |
|                   DUT                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|             u_cap_window_counter                                 |    <0.001 |
|               U_WCE                                              |    <0.001 |
|               U_WHCMPCE                                          |    <0.001 |
|               U_WLCMPCE                                          |    <0.001 |
|               u_wcnt_hcmp                                        |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst    |    <0.001 |
|                   DUT                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|               u_wcnt_lcmp                                        |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst    |    <0.001 |
|                   DUT                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|         u_ila_regs                                               |     0.009 |
|           MU_SRL[0].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                   |    <0.001 |
|           MU_STATUS[0].mu_width_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[2].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[3].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[4].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                   |    <0.001 |
|           U_XSDB_SLAVE                                           |    <0.001 |
|           reg_0                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_1                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_10                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_13                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_14                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_15                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_16                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_17                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_18                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_19                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_1a                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_2                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_3                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_4                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_6                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_7                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_8                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_80                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_81                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_82                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_83                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_84                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_85                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_88d                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_88f                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_9                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_a                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_b                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_c                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_d                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_e                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_f                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_srl_fff                                            |    <0.001 |
|           reg_stream_ffd                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_stream_ffe                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|         u_ila_reset_ctrl                                         |    <0.001 |
|           arm_detection_inst                                     |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst             |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst            |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst            |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst           |    <0.001 |
|           halt_detection_inst                                    |    <0.001 |
|         u_trig                                                   |     0.001 |
|           U_TM                                                   |     0.001 |
|             G_NMU[0].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[1].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[2].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[3].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[4].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|           genblk1[0].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.cs_allx_typeA_inst        |    <0.001 |
|               DUT                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE     |    <0.001 |
|                   u_srlA                                         |    <0.001 |
|                   u_srlB                                         |    <0.001 |
|                   u_srlC                                         |    <0.001 |
|                   u_srlD                                         |    <0.001 |
|         xsdb_memory_read_inst                                    |    <0.001 |
+------------------------------------------------------------------+-----------+


