--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml music_player.twx music_player.ncd -o music_player.twr
music_player.pcf -ucf fpga_connection_pin_assignment.ucf

Design file:              music_player.ncd
Physical constraint file: music_player.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
EPPASTB     |    2.680(R)|    0.407(R)|clk_BUFGP         |   0.000|
EPPWRITE    |    2.320(R)|    0.535(R)|clk_BUFGP         |   0.000|
EppDSTB     |    0.924(R)|    0.795(R)|clk_BUFGP         |   0.000|
PDB<0>      |    2.239(R)|    0.787(R)|clk_BUFGP         |   0.000|
PDB<1>      |    1.745(R)|    0.896(R)|clk_BUFGP         |   0.000|
PDB<2>      |    1.787(R)|    0.872(R)|clk_BUFGP         |   0.000|
PDB<3>      |    1.716(R)|    0.934(R)|clk_BUFGP         |   0.000|
PDB<4>      |    1.541(R)|    1.192(R)|clk_BUFGP         |   0.000|
PDB<5>      |    1.382(R)|    0.938(R)|clk_BUFGP         |   0.000|
PDB<6>      |    2.127(R)|    0.787(R)|clk_BUFGP         |   0.000|
PDB<7>      |    1.795(R)|    0.651(R)|clk_BUFGP         |   0.000|
ST          |    4.490(R)|   -0.367(R)|clk_BUFGP         |   0.000|
btn<0>      |   10.084(R)|    0.886(R)|clk_BUFGP         |   0.000|
btn<1>      |    4.691(R)|   -0.075(R)|clk_BUFGP         |   0.000|
btn<2>      |    4.971(R)|   -0.299(R)|clk_BUFGP         |   0.000|
btn<3>      |    4.948(R)|   -0.791(R)|clk_BUFGP         |   0.000|
data<0>     |    1.648(R)|    0.151(R)|clk_BUFGP         |   0.000|
data<1>     |    1.772(R)|    0.051(R)|clk_BUFGP         |   0.000|
data<2>     |    1.585(R)|    0.207(R)|clk_BUFGP         |   0.000|
data<3>     |    1.213(R)|    0.504(R)|clk_BUFGP         |   0.000|
data<4>     |    1.651(R)|    0.155(R)|clk_BUFGP         |   0.000|
data<5>     |    1.749(R)|    0.076(R)|clk_BUFGP         |   0.000|
data<6>     |    1.656(R)|    0.150(R)|clk_BUFGP         |   0.000|
data<7>     |    1.923(R)|   -0.064(R)|clk_BUFGP         |   0.000|
data<8>     |    1.313(R)|    0.419(R)|clk_BUFGP         |   0.000|
data<9>     |    1.324(R)|    0.410(R)|clk_BUFGP         |   0.000|
data<10>    |    1.334(R)|    0.402(R)|clk_BUFGP         |   0.000|
data<11>    |    2.281(R)|   -0.356(R)|clk_BUFGP         |   0.000|
data<12>    |    1.766(R)|    0.056(R)|clk_BUFGP         |   0.000|
data<13>    |    1.803(R)|    0.026(R)|clk_BUFGP         |   0.000|
data<14>    |    1.987(R)|   -0.121(R)|clk_BUFGP         |   0.000|
data<15>    |    1.769(R)|    0.053(R)|clk_BUFGP         |   0.000|
echo        |    5.997(R)|   -0.008(R)|clk_BUFGP         |   0.000|
sw<0>       |    4.678(R)|   -2.003(R)|clk_BUFGP         |   0.000|
sw<1>       |    4.287(R)|   -1.525(R)|clk_BUFGP         |   0.000|
sw<2>       |    3.507(R)|   -0.950(R)|clk_BUFGP         |   0.000|
sw<3>       |    4.826(R)|   -1.487(R)|clk_BUFGP         |   0.000|
sw<7>       |    6.495(R)|   -0.673(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |    9.969(R)|clk_BUFGP         |   0.000|
AN<1>       |    9.823(R)|clk_BUFGP         |   0.000|
AN<2>       |    9.697(R)|clk_BUFGP         |   0.000|
AN<3>       |   10.019(R)|clk_BUFGP         |   0.000|
EppWAIT     |    9.674(R)|clk_BUFGP         |   0.000|
LED<0>      |   10.452(R)|clk_BUFGP         |   0.000|
LED<1>      |   10.617(R)|clk_BUFGP         |   0.000|
LED<2>      |   10.573(R)|clk_BUFGP         |   0.000|
LED<3>      |   10.040(R)|clk_BUFGP         |   0.000|
LED<4>      |   10.993(R)|clk_BUFGP         |   0.000|
LED<5>      |   10.659(R)|clk_BUFGP         |   0.000|
LED<6>      |   10.950(R)|clk_BUFGP         |   0.000|
LED<7>      |   11.105(R)|clk_BUFGP         |   0.000|
OE          |    9.574(R)|clk_BUFGP         |   0.000|
PDB<0>      |   15.685(R)|clk_BUFGP         |   0.000|
PDB<1>      |   15.321(R)|clk_BUFGP         |   0.000|
PDB<2>      |   13.779(R)|clk_BUFGP         |   0.000|
PDB<3>      |   13.579(R)|clk_BUFGP         |   0.000|
PDB<4>      |   14.525(R)|clk_BUFGP         |   0.000|
PDB<5>      |   15.287(R)|clk_BUFGP         |   0.000|
PDB<6>      |   15.297(R)|clk_BUFGP         |   0.000|
PDB<7>      |   15.172(R)|clk_BUFGP         |   0.000|
WE          |   10.116(R)|clk_BUFGP         |   0.000|
addr<1>     |    9.599(R)|clk_BUFGP         |   0.000|
addr<2>     |   10.618(R)|clk_BUFGP         |   0.000|
addr<3>     |    9.772(R)|clk_BUFGP         |   0.000|
addr<4>     |    9.288(R)|clk_BUFGP         |   0.000|
addr<5>     |    9.807(R)|clk_BUFGP         |   0.000|
addr<6>     |    9.891(R)|clk_BUFGP         |   0.000|
addr<7>     |   10.209(R)|clk_BUFGP         |   0.000|
addr<8>     |   10.672(R)|clk_BUFGP         |   0.000|
addr<9>     |   10.691(R)|clk_BUFGP         |   0.000|
addr<10>    |   10.358(R)|clk_BUFGP         |   0.000|
addr<11>    |   10.385(R)|clk_BUFGP         |   0.000|
addr<12>    |   10.152(R)|clk_BUFGP         |   0.000|
addr<13>    |    9.774(R)|clk_BUFGP         |   0.000|
addr<14>    |   10.489(R)|clk_BUFGP         |   0.000|
addr<15>    |    9.774(R)|clk_BUFGP         |   0.000|
addr<16>    |   10.346(R)|clk_BUFGP         |   0.000|
addr<17>    |   10.305(R)|clk_BUFGP         |   0.000|
addr<18>    |    9.755(R)|clk_BUFGP         |   0.000|
addr<19>    |   10.320(R)|clk_BUFGP         |   0.000|
addr<20>    |   10.560(R)|clk_BUFGP         |   0.000|
addr<21>    |   10.917(R)|clk_BUFGP         |   0.000|
addr<22>    |   10.598(R)|clk_BUFGP         |   0.000|
data<0>     |   10.279(R)|clk_BUFGP         |   0.000|
data<1>     |   10.031(R)|clk_BUFGP         |   0.000|
data<2>     |   10.284(R)|clk_BUFGP         |   0.000|
data<3>     |    9.904(R)|clk_BUFGP         |   0.000|
data<4>     |   10.618(R)|clk_BUFGP         |   0.000|
data<5>     |   10.584(R)|clk_BUFGP         |   0.000|
data<6>     |   10.597(R)|clk_BUFGP         |   0.000|
data<7>     |   10.948(R)|clk_BUFGP         |   0.000|
data<8>     |    9.883(R)|clk_BUFGP         |   0.000|
data<9>     |   10.217(R)|clk_BUFGP         |   0.000|
data<10>    |    9.880(R)|clk_BUFGP         |   0.000|
data<11>    |   10.936(R)|clk_BUFGP         |   0.000|
data<12>    |   11.269(R)|clk_BUFGP         |   0.000|
data<13>    |   11.613(R)|clk_BUFGP         |   0.000|
data<14>    |   11.246(R)|clk_BUFGP         |   0.000|
data<15>    |   11.247(R)|clk_BUFGP         |   0.000|
hex<0>      |   15.523(R)|clk_BUFGP         |   0.000|
hex<1>      |   15.494(R)|clk_BUFGP         |   0.000|
hex<2>      |   15.366(R)|clk_BUFGP         |   0.000|
hex<3>      |   15.203(R)|clk_BUFGP         |   0.000|
hex<4>      |   14.440(R)|clk_BUFGP         |   0.000|
hex<5>      |   15.348(R)|clk_BUFGP         |   0.000|
hex<6>      |   15.923(R)|clk_BUFGP         |   0.000|
s           |   11.753(R)|clk_BUFGP         |   0.000|
trigger     |    8.779(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.641|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EPPASTB        |PDB<0>         |    9.423|
EPPASTB        |PDB<1>         |   10.045|
EPPASTB        |PDB<2>         |    9.638|
EPPASTB        |PDB<3>         |   10.004|
EPPASTB        |PDB<4>         |    8.669|
EPPASTB        |PDB<5>         |    9.327|
EPPASTB        |PDB<6>         |    9.206|
EPPASTB        |PDB<7>         |    9.270|
EPPWRITE       |PDB<0>         |    9.518|
EPPWRITE       |PDB<1>         |    9.869|
EPPWRITE       |PDB<2>         |    9.102|
EPPWRITE       |PDB<3>         |   10.234|
EPPWRITE       |PDB<4>         |   10.222|
EPPWRITE       |PDB<5>         |   10.573|
EPPWRITE       |PDB<6>         |   10.574|
EPPWRITE       |PDB<7>         |    9.795|
---------------+---------------+---------+


Analysis completed Tue Oct 24 21:36:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 123 MB



