Analysis & Synthesis report for b58proj
Tue Apr  3 16:36:18 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "genbin:comb_7|hex_display:comb_1524"
 13. Port Connectivity Checks: "genbin:comb_7|hex_display:comb_1523"
 14. Port Connectivity Checks: "genbin:comb_7|hex_display:comb_1522"
 15. Port Connectivity Checks: "genbin:comb_7|hex_display:comb_1521"
 16. Port Connectivity Checks: "genbin:comb_7|hex_display:comb_1520"
 17. Port Connectivity Checks: "timer:comb_3|hex_display:comb_69"
 18. Port Connectivity Checks: "timer:comb_3|hex_display:comb_68"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr  3 16:36:17 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; b58proj                                     ;
; Top-level Entity Name              ; b58proj                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 219                                         ;
;     Total combinational functions  ; 219                                         ;
;     Dedicated logic registers      ; 61                                          ;
; Total registers                    ; 61                                          ;
; Total pins                         ; 98                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; b58proj            ; b58proj            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                             ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+
; b58proj.v                        ; yes             ; User Verilog HDL File  ; /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v    ;         ;
; decimalgen.v                     ; yes             ; User Verilog HDL File  ; /cmshome/leejen3/Desktop/cscb58 backup test/decimalgen.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 219            ;
;                                             ;                ;
; Total combinational functions               ; 219            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 123            ;
;     -- 3 input functions                    ; 39             ;
;     -- <=2 input functions                  ; 57             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 188            ;
;     -- arithmetic mode                      ; 31             ;
;                                             ;                ;
; Total registers                             ; 61             ;
;     -- Dedicated logic registers            ; 61             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 98             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 46             ;
; Total fan-out                               ; 1037           ;
; Average fan-out                             ; 2.18           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                   ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                          ; Entity Name ; Library Name ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+-------------+--------------+
; |b58proj                      ; 219 (0)           ; 61 (0)       ; 0           ; 0            ; 0       ; 0         ; 98   ; 0            ; |b58proj                                     ; b58proj     ; work         ;
;    |genbin:comb_7|            ; 148 (117)         ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |b58proj|genbin:comb_7                       ; genbin      ; work         ;
;       |hex_display:comb_1520| ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |b58proj|genbin:comb_7|hex_display:comb_1520 ; hex_display ; work         ;
;       |hex_display:comb_1521| ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |b58proj|genbin:comb_7|hex_display:comb_1521 ; hex_display ; work         ;
;       |hex_display:comb_1522| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |b58proj|genbin:comb_7|hex_display:comb_1522 ; hex_display ; work         ;
;       |hex_display:comb_1523| ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |b58proj|genbin:comb_7|hex_display:comb_1523 ; hex_display ; work         ;
;       |hex_display:comb_1524| ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |b58proj|genbin:comb_7|hex_display:comb_1524 ; hex_display ; work         ;
;    |reducer100:comb_6|        ; 33 (33)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |b58proj|reducer100:comb_6                   ; reducer100  ; work         ;
;    |reducer1:comb_5|          ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |b58proj|reducer1:comb_5                     ; reducer1    ; work         ;
;    |timer:comb_3|             ; 24 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |b58proj|timer:comb_3                        ; timer       ; work         ;
;       |hex_display:comb_68|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |b58proj|timer:comb_3|hex_display:comb_68    ; hex_display ; work         ;
;       |hex_display:comb_69|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |b58proj|timer:comb_3|hex_display:comb_69    ; hex_display ; work         ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; genbin:comb_7|h2[3]                   ; Merged with genbin:comb_7|h2[2]        ;
; genbin:comb_7|h2[2]                   ; Stuck at GND due to stuck port data_in ;
; timer:comb_3|state2[3]                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 61    ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 25    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; genbin:comb_7|h0[0]                    ; 8       ;
; timer:comb_3|state2[1]                 ; 11      ;
; timer:comb_3|state2[2]                 ; 12      ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |b58proj|genbin:comb_7|state[4]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |b58proj|timer:comb_3|state1[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |b58proj|genbin:comb_7|score2[0] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |b58proj|genbin:comb_7|score1[3] ;
; 23:1               ; 10 bits   ; 150 LEs       ; 140 LEs              ; 10 LEs                 ; Yes        ; |b58proj|genbin:comb_7|h0[2]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "genbin:comb_7|hex_display:comb_1524"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; OUT[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "genbin:comb_7|hex_display:comb_1523"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; OUT[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "genbin:comb_7|hex_display:comb_1522"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; OUT[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "genbin:comb_7|hex_display:comb_1521"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; OUT[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "genbin:comb_7|hex_display:comb_1520"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; OUT[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:comb_3|hex_display:comb_69"                                                                                      ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; OUT  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "OUT[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:comb_3|hex_display:comb_68"                                                                                      ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; OUT  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "OUT[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 98                          ;
; cycloneiii_ff         ; 61                          ;
;     CLR               ; 7                           ;
;     ENA               ; 8                           ;
;     ENA SCLR          ; 17                          ;
;     plain             ; 29                          ;
; cycloneiii_lcell_comb ; 227                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 31                          ;
;     normal            ; 196                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 123                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 4.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Apr  3 16:36:08 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off b58proj -c b58proj
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 5 design units, including 5 entities, in source file b58proj.v
    Info (12023): Found entity 1: b58proj File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 3
    Info (12023): Found entity 2: reducer1 File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 35
    Info (12023): Found entity 3: reducer100 File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 56
    Info (12023): Found entity 4: timer File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 80
    Info (12023): Found entity 5: hex_display File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 114
Warning (12019): Can't analyze file -- file decimalgeneration.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file decimalgen.v
    Info (12023): Found entity 1: genbin File: /cmshome/leejen3/Desktop/cscb58 backup test/decimalgen.v Line: 4
Warning (10463): Verilog HDL Declaration warning at memseq.v(4): "sequence" is SystemVerilog-2005 keyword File: /cmshome/leejen3/Desktop/cscb58 backup test/memseq.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file memseq.v
    Info (12023): Found entity 1: sequence File: /cmshome/leejen3/Desktop/cscb58 backup test/memseq.v Line: 4
Critical Warning (10846): Verilog HDL Instantiation warning at b58proj.v(108): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 108
Critical Warning (10846): Verilog HDL Instantiation warning at b58proj.v(109): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 109
Critical Warning (10846): Verilog HDL Instantiation warning at b58proj.v(21): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 21
Critical Warning (10846): Verilog HDL Instantiation warning at b58proj.v(27): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 27
Critical Warning (10846): Verilog HDL Instantiation warning at b58proj.v(28): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 28
Critical Warning (10846): Verilog HDL Instantiation warning at decimalgen.v(190): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/decimalgen.v Line: 190
Critical Warning (10846): Verilog HDL Instantiation warning at decimalgen.v(191): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/decimalgen.v Line: 191
Critical Warning (10846): Verilog HDL Instantiation warning at decimalgen.v(192): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/decimalgen.v Line: 192
Critical Warning (10846): Verilog HDL Instantiation warning at decimalgen.v(194): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/decimalgen.v Line: 194
Critical Warning (10846): Verilog HDL Instantiation warning at decimalgen.v(195): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/decimalgen.v Line: 195
Critical Warning (10846): Verilog HDL Instantiation warning at b58proj.v(31): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 31
Critical Warning (10846): Verilog HDL Instantiation warning at memseq.v(348): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/memseq.v Line: 348
Critical Warning (10846): Verilog HDL Instantiation warning at memseq.v(349): instance has no name File: /cmshome/leejen3/Desktop/cscb58 backup test/memseq.v Line: 349
Info (12127): Elaborating entity "b58proj" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at b58proj.v(25): object "num" assigned a value but never read File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 25
Warning (10230): Verilog HDL assignment warning at b58proj.v(25): truncated value with size 4 to match size of target (1) File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 25
Warning (10034): Output port "LEDR" at b58proj.v(4) has no driver File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
Warning (10034): Output port "LEDG" at b58proj.v(5) has no driver File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 5
Info (12128): Elaborating entity "timer" for hierarchy "timer:comb_3" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 21
Info (12128): Elaborating entity "hex_display" for hierarchy "timer:comb_3|hex_display:comb_68" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 108
Info (12128): Elaborating entity "reducer1" for hierarchy "reducer1:comb_5" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 27
Info (12128): Elaborating entity "reducer100" for hierarchy "reducer100:comb_6" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 28
Info (12128): Elaborating entity "genbin" for hierarchy "genbin:comb_7" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 31
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 98
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 4
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 5
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 5
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 5
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 5
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 5
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 5
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 5
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 5
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 17
    Warning (15610): No output dependent on input pin "SW[9]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 17
    Warning (15610): No output dependent on input pin "SW[10]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 17
    Warning (15610): No output dependent on input pin "SW[11]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 17
    Warning (15610): No output dependent on input pin "SW[12]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 17
    Warning (15610): No output dependent on input pin "SW[13]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 17
    Warning (15610): No output dependent on input pin "SW[14]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 17
    Warning (15610): No output dependent on input pin "SW[15]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 17
    Warning (15610): No output dependent on input pin "SW[16]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 17
    Warning (15610): No output dependent on input pin "SW[17]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 17
    Warning (15610): No output dependent on input pin "KEY[0]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 18
    Warning (15610): No output dependent on input pin "KEY[1]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 18
    Warning (15610): No output dependent on input pin "KEY[3]" File: /cmshome/leejen3/Desktop/cscb58 backup test/b58proj.v Line: 18
Info (21057): Implemented 318 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 75 output pins
    Info (21061): Implemented 220 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 1233 megabytes
    Info: Processing ended: Tue Apr  3 16:36:18 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:19


