Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed May 20 02:41:33 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file tpu_utilization_placed.rpt -pb tpu_utilization_placed.pb
| Design       : tpu
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs                   | 172237 |     0 |    242400 | 71.05 |
|   LUT as Logic             | 162509 |     0 |    242400 | 67.04 |
|   LUT as Memory            |   9728 |     0 |    112800 |  8.62 |
|     LUT as Distributed RAM |   9232 |     0 |           |       |
|     LUT as Shift Register  |    496 |     0 |           |       |
| CLB Registers              | 180120 |     0 |    484800 | 37.15 |
|   Register as Flip Flop    | 163800 |     0 |    484800 | 33.79 |
|   Register as Latch        |  16320 |     0 |    484800 |  3.37 |
| CARRY8                     |   2536 |     0 |     30300 |  8.37 |
| F7 Muxes                   |  11632 |     0 |    121200 |  9.60 |
| F8 Muxes                   |   4496 |     0 |     60600 |  7.42 |
| F9 Muxes                   |      0 |     0 |     30300 |  0.00 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 8      |          Yes |           - |          Set |
| 16712  |          Yes |           - |        Reset |
| 2020   |          Yes |         Set |            - |
| 161380 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+-----------+-------+
| CLB                                        |  29898 |     0 |     30300 | 98.67 |
|   CLBL                                     |  15968 |     0 |           |       |
|   CLBM                                     |  13930 |     0 |           |       |
| LUT as Logic                               | 162509 |     0 |    242400 | 67.04 |
|   using O5 output only                     |    958 |       |           |       |
|   using O6 output only                     | 109801 |       |           |       |
|   using O5 and O6                          |  51750 |       |           |       |
| LUT as Memory                              |   9728 |     0 |    112800 |  8.62 |
|   LUT as Distributed RAM                   |   9232 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |   9072 |       |           |       |
|     using O5 and O6                        |    160 |       |           |       |
|   LUT as Shift Register                    |    496 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |    368 |       |           |       |
|     using O5 and O6                        |    128 |       |           |       |
| CLB Registers                              | 180120 |     0 |    484800 | 37.15 |
|   Register driven from within the CLB      |  83563 |       |           |       |
|   Register driven from outside the CLB     |  96557 |       |           |       |
|     LUT in front of the register is unused |  42314 |       |           |       |
|     LUT in front of the register is used   |  54243 |       |           |       |
| Unique Control Sets                        |  25659 |       |     60600 | 42.34 |
+--------------------------------------------+--------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  168 |     0 |       600 | 28.00 |
|   RAMB36/FIFO*    |  112 |     0 |       600 | 18.67 |
|     RAMB36E2 only |  112 |       |           |       |
|   RAMB18          |  112 |     0 |      1200 |  9.33 |
|     RAMB18E2 only |  112 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+--------+
|     Site Type    | Used | Fixed | Available |  Util% |
+------------------+------+-------+-----------+--------+
| Bonded IOB       |  473 |     0 |       520 |  90.96 |
| HPIOB            |  369 |     0 |       416 |  88.70 |
|   INPUT          |   92 |       |           |        |
|   OUTPUT         |  277 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HRIO             |  104 |     0 |       104 | 100.00 |
|   INPUT          |   10 |       |           |        |
|   OUTPUT         |   94 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |   0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |   0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |   0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |   0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |   0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |   0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |   0.00 |
| RIU_OR           |    0 |     0 |        40 |   0.00 |
+------------------+------+-------+-----------+--------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       480 |  0.42 |
|   BUFGCE             |    2 |     0 |       240 |  0.83 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+--------+---------------------+
| Ref Name |  Used  | Functional Category |
+----------+--------+---------------------+
| FDRE     | 161380 |            Register |
| LUT6     |  76293 |                 CLB |
| LUT3     |  61153 |                 CLB |
| LUT2     |  37638 |                 CLB |
| LUT5     |  24956 |                 CLB |
| LDCE     |  16320 |            Register |
| MUXF7    |  11632 |                 CLB |
| LUT4     |  10351 |                 CLB |
| RAMD64E  |   8032 |                 CLB |
| MUXF8    |   4496 |                 CLB |
| LUT1     |   3868 |                 CLB |
| CARRY8   |   2536 |                 CLB |
| FDSE     |   2020 |            Register |
| RAMD32   |   1136 |                 CLB |
| SRL16E   |    624 |                 CLB |
| FDCE     |    392 |            Register |
| OBUF     |    371 |                 I/O |
| RAMS32   |    208 |                 CLB |
| RAMB36E2 |    112 |           Block Ram |
| RAMB18E2 |    112 |           Block Ram |
| INBUF    |    102 |                 I/O |
| IBUFCTRL |    102 |              Others |
| RAMS64E  |     16 |                 CLB |
| FDPE     |      8 |            Register |
| BUFGCE   |      2 |               Clock |
+----------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------+------+
|   Ref Name   | Used |
+--------------+------+
| mult_duc     |   32 |
| mult_ddc     |   32 |
| duc_out_fifo |   16 |
| ddc_out_fifo |   16 |
| axis_fifo_t8 |   16 |
| axis_fifo_t  |   16 |
| sub_duc      |    8 |
| sub_ddc      |    8 |
| rs_encoder   |    8 |
| rs_decoder   |    8 |
| dds_rq       |    8 |
| dds_ri       |    8 |
| dds_125m_q   |    8 |
| dds_125m_i   |    8 |
| add_duc      |    8 |
| add_ddc      |    8 |
+--------------+------+


