

![Intro](https://user-images.githubusercontent.com/84861735/220158079-725fc5d1-6b99-4458-9c3f-915928f4334c.png)




**Repository Info:**  Contains summary on Theory & Labs done by **Bharti Navlani** during the 5 Days workshop on "Signoff Timing Analysis: Basic to Advance"

**Tool Used:**  OpenSTA with SKY130nm PDK

Refer **VSD-IAT-Sign-off-Timing-Analysis_Basics-to-Advance/Theory/** for Learnings from Lectures

Refer **VSD-IAT-Sign-off-Timing-Analysis_Basics-to-Advance/Labs** for Reports on Experiment Performed in the Workshop 


# References

https://github.com/The-OpenROAD-Project/OpenSTA/blob/master/doc/OpenSTA.pdf

https://vlsideepdive.com/

https://vsdiat.com/

# Acknowledgement

Sincere gratitude to Kunal Ghosh{Co-founder of VLSI System Design (VSD) Corp. Pvt. Ltd.} and Vikas Sachdeva {Senior Director, Product Strategy and Business Development at Real Intent} for tremendous effort put to plan & organise the workshop on SIGN-OFF-TIMING-ANALYSIS-using-OpenLane-SKY130 organised by VSD. The workshop was excellent and well designed, this workshop taught me a lot of new things about the design timing analysis using OpenSTA, open source tool.
