# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../odd_even_sort_hw.srcs/sources_1/new/comparator.vhd" \
"../../../../odd_even_sort_hw.srcs/sources_1/new/control.vhd" \
"../../../../odd_even_sort_hw.srcs/sources_1/new/sort_layer.vhd" \
"../../../../odd_even_sort_hw.srcs/sources_1/new/top_odd_even_sort.vhd" \
"../../../../odd_even_sort_hw.srcs/sim_1/new/top_odd_even_sort_tb.vhd" \

# Do not sort compile order
nosort
