<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>FSIN—Sine</title>
</head>
<body>
<h1 id="fsin-sine">FSIN—Sine</h1>
<table>
<tr>
	<td>Opcode</td>
	<td>Instruction</td>
	<td>64-Bit Mode</td>
	<td>Compat/Leg Mode</td>
	<td>Description</td>
</tr>
<tr>
	<td>D9 FE</td>
	<td>FSIN</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Replace ST(0) with its sine.</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Computes the sine of the source operand in register ST(0) and stores the result in ST(0). The source operand must be given in radians and must be within the range −2<sup>63</sup> to +2<sup>63</sup>. The following table shows the results obtained when taking the sine of various classes of numbers, assuming that underflow does not occur.</p>
<h3 id="table-3-45-fsin-results">Table 3-45. FSIN Results</h3>
<table>
<tr>
	<td>SRC (ST(0)) − ∞</td>
	<td>DEST (ST(0))</td>
</tr>
<tr>
	<td>− F</td>
	<td>− 1 to + 1</td>
</tr>
<tr>
	<td>− 0</td>
	<td>−0</td>
</tr>
<tr>
	<td>+ 0</td>
	<td>+0</td>
</tr>
<tr>
	<td>+ F + ∞</td>
	<td>− 1 to +1</td>
</tr>
<tr>
	<td>NaN</td>
	<td>NaN</td>
</tr>
</table>
<p class="notes">Notes: F Means finite floating-point value. * Indicates floating-point invalid-arithmetic-operand (#IA) exception.</p>
<p>If the source operand is outside the acceptable range, the C2 flag in the FPU status word is set, and the value in register ST(0) remains unchanged. The instruction does not raise an exception when the source operand is out of range. It is up to the program to check the C2 flag for out-of-range conditions. Source values outside the range −2<sup>63</sup> to +2<sup>63</sup> can be reduced to the range of the instruction by subtracting an appropriate integer multiple of 2π or by using the FPREM instruction with a divisor of 2π. See the section titled “Pi” in Chapter 8 of the <em>Intel® 64 and IA-32</em> <em>Architectures Software Developer’s Manual, Volume 1</em>, for a discussion of the proper value to use for π in performing such reductions.</p>
<p>This instruction’s operation is the same in non-64-bit modes and 64-bit mode.</p>
<h2 id="operation">Operation</h2>
<pre>IF -2<sup>63 </sup>&lt; ST(0) &lt; 2<sup>63</sup>
  THEN
     C2 ← 0;
     ST(0) ← sin(ST(0));
  ELSE (* Source operand out of range *)
     C2 ← 1;
FI;
</pre>
<h2 id="fpu-flags-affected">FPU Flags Affected</h2>
<table>
<tr>
	<td>C1</td>
	<td>Set to 0 if stack underflow occurred. Set if result was rounded up; cleared otherwise.</td>
</tr>
<tr>
	<td>C2</td>
	<td>Set to 1 if outside range (−2<sup>63</sup> &lt; source operand &lt; +2<sup>63</sup>); otherwise, set to 0.</td>
</tr>
<tr>
	<td>C0, C3</td>
	<td>Undefined.</td>
</tr>
</table>
<h2 id="floating-point-exceptions">Floating-Point Exceptions</h2>
<table>
<tr>
	<td>#IS</td>
	<td>Stack underflow occurred.</td>
</tr>
<tr>
	<td>#IA</td>
	<td>Source operand is an SNaN value, ∞, or unsupported format.</td>
</tr>
<tr>
	<td>#D</td>
	<td>Source operand is a denormal value.</td>
</tr>
<tr>
	<td>#P</td>
	<td>Value cannot be represented exactly in destination format.</td>
</tr>
</table>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#NM</td>
	<td>CR0.EM[bit 2] or CR0.TS[bit 3] = 1.</td>
</tr>
<tr>
	<td>#MF</td>
	<td>If there is a pending x87 FPU exception.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
</body>
</html>
