

================================================================
== Vitis HLS Report for 'read_markers_1_Pipeline_VITIS_LOOP_1115_3'
================================================================
* Date:           Tue Jun 18 12:24:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.784 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     4082|  10.000 ns|  20.410 us|    2|  4082|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1115_3  |        0|     4080|         1|          1|          1|  0 ~ 4080|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%inc_i16_i98 = alloca i32 1"   --->   Operation 5 'alloca' 'inc_i16_i98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_xhtbl_huffval_2_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_xhtbl_huffval_2"   --->   Operation 6 'read' 'p_xhtbl_huffval_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%count_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %count_reload"   --->   Operation 7 'read' 'count_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln1104_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln1104"   --->   Operation 8 'read' 'add_ln1104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 %add_ln1104_read, i8 %inc_i16_i98"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln1077 = store i12 0, i12 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 10 'store' 'store_ln1077' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc26.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.99ns)   --->   "%icmp_ln1115 = icmp_eq  i12 %i_1, i12 %count_reload_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 13 'icmp' 'icmp_ln1115' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4080, i64 0"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.99ns)   --->   "%add_ln1115 = add i12 %i_1, i12 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 15 'add' 'add_ln1115' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1115 = br i1 %icmp_ln1115, void %for.inc26.i.split, void %for.end28.i.loopexit.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 16 'br' 'br_ln1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inc_i16_i98_load = load i8 %inc_i16_i98" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 17 'load' 'inc_i16_i98_load' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln1077 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 18 'specpipeline' 'specpipeline_ln1077' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln1115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 19 'specloopname' 'specloopname_ln1115' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.87ns)   --->   "%add_ln878 = add i8 %inc_i16_i98_load, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 20 'add' 'add_ln878' <Predicate = (!icmp_ln1115)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i12 %i_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 21 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln1116, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 22 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%add_ln1116 = add i13 %shl_ln6, i13 %p_xhtbl_huffval_2_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 23 'add' 'add_ln1116' <Predicate = (!icmp_ln1115)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1116, i32 2, i32 12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 24 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i11 %lshr_ln1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 25 'zext' 'zext_ln1116' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_jinfo_ac_xhuff_tbl_huffval_addr = getelementptr i8 %p_jinfo_ac_xhuff_tbl_huffval, i64 0, i64 %zext_ln1116" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 26 'getelementptr' 'p_jinfo_ac_xhuff_tbl_huffval_addr' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln1116 = store i8 %inc_i16_i98_load, i11 %p_jinfo_ac_xhuff_tbl_huffval_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 27 'store' 'store_ln1116' <Predicate = (!icmp_ln1115)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1154> <RAM>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln878 = store i8 %add_ln878, i8 %inc_i16_i98" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 28 'store' 'store_ln878' <Predicate = (!icmp_ln1115)> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln1077 = store i12 %add_ln1115, i12 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 29 'store' 'store_ln1077' <Predicate = (!icmp_ln1115)> <Delay = 0.46>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1115 = br void %for.inc26.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 30 'br' 'br_ln1115' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln1115)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.784ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln1077', benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191) of constant 0 on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191 [11]  (0.460 ns)
	'load' operation 12 bit ('i', benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191) on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191 [14]  (0.000 ns)
	'add' operation 13 bit ('add_ln1116', benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191) [26]  (1.027 ns)
	'getelementptr' operation 11 bit ('p_jinfo_ac_xhuff_tbl_huffval_addr', benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191) [29]  (0.000 ns)
	'store' operation 0 bit ('store_ln1116', benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191) of variable 'inc_i16_i98_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191 on array 'p_jinfo_ac_xhuff_tbl_huffval' [30]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
