// Seed: 1567463946
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output uwire id_6,
    output wire id_7,
    input tri id_8,
    output wand id_9,
    input wire id_10,
    input uwire id_11,
    output uwire id_12,
    output wand id_13
    , id_16,
    input supply1 id_14
);
  assign id_0 = 1;
  if (!-1) begin : LABEL_0
    wire [-1  -  -1 'b0 : 1] id_17;
  end
  wire id_18;
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1
);
  wire id_3;
  assign id_1 = {-1, 1'b0, id_0, -1};
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
