Design Entry;HDL Check||(null)||Checking HDL syntax of 'config_sccb.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'sccb_design' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'sccb_design' was generated successfully||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/87||OSC_C0_OSC_C0_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/88||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/89||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/90||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/91||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL190||@W:Optimizing register bit data_out[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/100||CoreSCCB.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit data_out[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/101||CoreSCCB.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of data_out[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/102||CoreSCCB.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of data_out[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/103||CoreSCCB.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/107||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/108||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/109||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/110||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/111||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/112||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/113||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/114||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/115||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/116||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/117||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/118||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/119||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/120||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/121||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/122||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/123||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of ip_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/124||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 2 of ip_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/125||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 5 of sub_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/126||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of sub_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/127||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of sub_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/128||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of data_in[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/129||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit SCCB_CLK_CNTR[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/140||config_sccb.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/55
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of SCCB_CLK_CNTR[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/141||config_sccb.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/55
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||sccb_design.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/142||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/147||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL189||@N: Register bit rw is always 1.||sccb_design.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/148||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/149||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of ip_addr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/150||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of sub_addr[4:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/151||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL169||@W:Pruning unused register data_in[7]. Make sure that there are no unused intermediate registers.||sccb_design.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/152||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit step[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/154||CoreSCCB.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of step[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/155||CoreSCCB.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input SIO_DI is unused.||sccb_design.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/156||CoreSCCB.v(17);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/17
Implementation;Synthesis||CL159||@N: Input XTL is unused.||sccb_design.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/160||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/274||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/292||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance SCCB_0.config_sccb_0.sub_addr[3] because it is equivalent to instance SCCB_0.config_sccb_0.ip_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/293||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||BN132||@W:Removing sequential instance SCCB_0.config_sccb_0.sub_addr[1] because it is equivalent to instance SCCB_0.config_sccb_0.ip_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/294||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||BN132||@W:Removing sequential instance SCCB_0.config_sccb_0.ip_addr[6] because it is equivalent to instance SCCB_0.config_sccb_0.ip_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/295||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/298||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/299||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/300||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/301||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/302||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||BN362||@N: Removing sequential instance data_out_1[2:1] (in view: work.CoreSCCB(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sccb_design.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/303||coresccb.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 39 sequential elements including SCCB_0.config_sccb_0.coresccb_c0.step[5:0]. This clock has no specified timing constraint which may adversely impact design performance. ||sccb_design.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/334||coresccb.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||sccb_design.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/336||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[1:0] (in view: work.config_sccb(verilog)); safe FSM implementation is not required.||sccb_design.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/346||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/386||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/402||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/407||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/408||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/409||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/410||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/411||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||BN362||@N: Removing sequential instance data_out_1[7:4] (in view: work.CoreSCCB(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sccb_design.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/416||coresccb.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance SCCB_0.config_sccb_0.SCCB_CLK_CNTR[5:0] is being ignored due to limitations in architecture. ||sccb_design.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/417||config_sccb.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/55
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[1:0] (in view: work.config_sccb(verilog)); safe FSM implementation is not required.||sccb_design.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/425||config_sccb.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/83
Implementation;Synthesis||MO231||@N: Found counter in view:work.config_sccb(verilog) instance SCCB_CLK_CNTR[5:0] ||sccb_design.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/426||config_sccb.v(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/55
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreSCCB(verilog) instance step[5:0] ||sccb_design.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/427||coresccb.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreSCCB(verilog) instance delay_cntr[13:0] ||sccb_design.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/428||coresccb.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/36
Implementation;Synthesis||FP130||@N: Promoting Net AND2_0_Y_arst on CLKINT  I_28 ||sccb_design.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/462||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.||sccb_design.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/513||null;null
