<?xml version="1.0"?>
<!-- Copyright (C) 2008 Free Software Foundation, Inc.

     Copying and distribution of this file, with or without modification,
     are permitted in any medium without royalty provided the copyright
     notice and this notice are preserved.  -->
<!DOCTYPE feature SYSTEM "gdb-target.dtd">
<feature name="org.gnu.gdb.arm.neon" idatitle="NEON registers">
  <vector id="neon_uint8x8" type="uint8" count="8"/>
  <vector id="neon_uint16x4" type="uint16" count="4"/>
  <vector id="neon_uint32x2" type="uint32" count="2"/>
  <vector id="neon_float32x2" type="ieee_single" count="2"/>
  <union id="neon_d">
    <field name="u8" type="neon_uint8x8"/>
    <field name="u16" type="neon_uint16x4"/>
    <field name="u32" type="neon_uint32x2"/>
    <field name="u64" type="uint64"/>
    <field name="f32" type="neon_float32x2"/>
    <field name="f64" type="ieee_double"/>
  </union>
  <vector id="neon_uint8x16" type="uint8" count="16"/>
  <vector id="neon_uint16x8" type="uint16" count="8"/>
  <vector id="neon_uint32x4" type="uint32" count="4"/>
  <vector id="neon_uint64x2" type="uint64" count="2"/>
  <vector id="neon_float32x4" type="ieee_single" count="4"/>
  <vector id="neon_float64x2" type="ieee_double" count="2"/>
  <union id="neon_q">
    <field name="u8" type="neon_uint8x16"/>
    <field name="u16" type="neon_uint16x8"/>
    <field name="u32" type="neon_uint32x4"/>
    <field name="u64" type="neon_uint64x2"/>
    <field name="f32" type="neon_float32x4"/>
    <field name="f64" type="neon_float64x2"/>
  </union>
  <!-- specify regnums explicitly to overlap D0..D31 registers -->
  <reg name="q0" bitsize="128" type="neon_q" regnum="26"/>
  <reg name="q1" bitsize="128" type="neon_q" regnum="28"/>
  <reg name="q2" bitsize="128" type="neon_q" regnum="30"/>
  <reg name="q3" bitsize="128" type="neon_q"  regnum="32"/>
  <reg name="q4" bitsize="128" type="neon_q" regnum="34"/>
  <reg name="q5" bitsize="128" type="neon_q" regnum="36"/>
  <reg name="q6" bitsize="128" type="neon_q" regnum="38"/>
  <reg name="q7" bitsize="128" type="neon_q" regnum="40"/>
  <reg name="q8" bitsize="128" type="neon_q" regnum="42"/>
  <reg name="q9" bitsize="128" type="neon_q" regnum="44"/>
  <reg name="q10" bitsize="128" type="neon_q"  regnum="46"/>
  <reg name="q11" bitsize="128" type="neon_q" regnum="48"/>
  <reg name="q12" bitsize="128" type="neon_q" regnum="50"/>
  <reg name="q13" bitsize="128" type="neon_q" regnum="52"/>
  <reg name="q14" bitsize="128" type="neon_q" regnum="54"/>
  <reg name="q15" bitsize="128" type="neon_q" regnum="56"/>

  <!--  commented out: these registers are already present in the  VFP set
  <reg name="fpsid" bitsize="32" type="int" group="float"/>
  <reg name="fpscr" bitsize="32" type="int" group="float"/>
  <reg name="fpexc" bitsize="32" type="int" group="float"/>
  -->
</feature>
