
*** Running vivado
    with args -log pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pipeline.tcl -notrace
Command: synth_design -top pipeline -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 392.066 ; gain = 94.695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipeline' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/pipeline.v:23]
	Parameter MemtoReg bound to: 0 - type: integer 
	Parameter RegWrite bound to: 1 - type: integer 
	Parameter MemRead bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Etapa1_IF' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v:23]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX' (2#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized0' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
	Parameter LEN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized0' (2#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Adder.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Adder' (3#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-638] synthesizing module 'Instruction_memory' [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/ip/Instruction_memory/synth/Instruction_memory.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: Instruction_memory.mif - type: string 
	Parameter C_INIT_FILE bound to: Instruction_memory.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.64395 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_0' declared at 'e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/ip/Instruction_memory/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195312' bound to instance 'U0' of component 'blk_mem_gen_v8_4_0' [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/ip/Instruction_memory/synth/Instruction_memory.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'Instruction_memory' (12#1) [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/ip/Instruction_memory/synth/Instruction_memory.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Etapa1_IF' (13#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'PCScr' does not match port width (1) of module 'Etapa1_IF' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/pipeline.v:193]
INFO: [Synth 8-638] synthesizing module 'Latch_IF_ID' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_IF_ID.v:27]
INFO: [Synth 8-256] done synthesizing module 'Latch_IF_ID' (14#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_IF_ID.v:27]
INFO: [Synth 8-638] synthesizing module 'Etapa2_ID' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized1' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
	Parameter LEN bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized1' (14#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'Registers' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-256] done synthesizing module 'Registers' (15#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v:54]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (16#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v:54]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized2' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
	Parameter LEN bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized2' (16#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (17#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [Synth 8-256] done synthesizing module 'Etapa2_ID' (18#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v:23]
INFO: [Synth 8-638] synthesizing module 'Latch_ID_EX' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_ID_EX.v:42]
	Parameter RegWrite bound to: 13 - type: integer 
	Parameter MemtoReg bound to: 12 - type: integer 
	Parameter MemRead bound to: 11 - type: integer 
	Parameter MemWrite bound to: 10 - type: integer 
	Parameter BranchEQ bound to: 9 - type: integer 
	Parameter BranchNE bound to: 8 - type: integer 
	Parameter JR bound to: 7 - type: integer 
	Parameter JALR bound to: 6 - type: integer 
	Parameter Jmp bound to: 5 - type: integer 
	Parameter JAL bound to: 4 - type: integer 
	Parameter RegDst bound to: 3 - type: integer 
	Parameter ALUSrc bound to: 2 - type: integer 
	Parameter ALUOp1 bound to: 1 - type: integer 
	Parameter ALUOp0 bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Latch_ID_EX' (19#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_ID_EX.v:42]
INFO: [Synth 8-638] synthesizing module 'Etapa3_EX' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:23]
	Parameter ALUScr bound to: 2 - type: integer 
	Parameter RegDst bound to: 3 - type: integer 
	Parameter JAL bound to: 4 - type: integer 
	Parameter Jmp bound to: 5 - type: integer 
	Parameter JALR bound to: 6 - type: integer 
	Parameter JR bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Adder__parameterized0' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Adder.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Adder__parameterized0' (19#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-638] synthesizing module 'Shift_Left' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Shift_Left.v:23]
INFO: [Synth 8-256] done synthesizing module 'Shift_Left' (20#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Shift_Left.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized3' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized3' (20#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU_Control' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v:35]
INFO: [Synth 8-256] done synthesizing module 'ALU_Control' (21#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v:35]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ALU.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (22#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Triple_MUX' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Triple_MUX' (23#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'pc_jump' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/pc_jump.v:23]
INFO: [Synth 8-256] done synthesizing module 'pc_jump' (24#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/pc_jump.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'pc_jmp_jal' does not match port width (32) of module 'pc_jump' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:182]
WARNING: [Synth 8-3848] Net E3_pc_jmp_jal in module/entity Etapa3_EX does not have driver. [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:40]
WARNING: [Synth 8-3848] Net E3_JR_or_JALR_flag in module/entity Etapa3_EX does not have driver. [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:41]
WARNING: [Synth 8-3848] Net E3_J_or_JAL_flag in module/entity Etapa3_EX does not have driver. [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:42]
INFO: [Synth 8-256] done synthesizing module 'Etapa3_EX' (25#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:23]
INFO: [Synth 8-638] synthesizing module 'Latch_EX_MEM' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_EX_MEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'Latch_EX_MEM' (26#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_EX_MEM.v:23]
INFO: [Synth 8-638] synthesizing module 'Etapa4_MEM' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v:23]
	Parameter BranchNE bound to: 0 - type: integer 
	Parameter BranchEQ bound to: 1 - type: integer 
	Parameter MemWrite bound to: 2 - type: integer 
	Parameter MemRead bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized4' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
	Parameter LEN bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized4' (26#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.runs/synth_1/.Xil/Vivado-9928-DESKTOP-I9AG1Q0/realtime/Data_Memory_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (27#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.runs/synth_1/.Xil/Vivado-9928-DESKTOP-I9AG1Q0/realtime/Data_Memory_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Etapa4_MEM' (28#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v:23]
INFO: [Synth 8-638] synthesizing module 'Latch_MEM_WB' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_MEM_WB.v:23]
INFO: [Synth 8-256] done synthesizing module 'Latch_MEM_WB' (29#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_MEM_WB.v:23]
INFO: [Synth 8-638] synthesizing module 'unidad_de_cortocircuito' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/unidad_de_cortocircuito.v:36]
INFO: [Synth 8-256] done synthesizing module 'unidad_de_cortocircuito' (30#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/unidad_de_cortocircuito.v:36]
INFO: [Synth 8-638] synthesizing module 'unidad_de_deteccion_de_riesgos' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/unidad_de_deteccion_de_riesgos.v:26]
INFO: [Synth 8-256] done synthesizing module 'unidad_de_deteccion_de_riesgos' (31#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/unidad_de_deteccion_de_riesgos.v:26]
INFO: [Synth 8-638] synthesizing module 'Jump_Branch_PCSrc' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Jump_Branch_PCSrc.v:23]
INFO: [Synth 8-256] done synthesizing module 'Jump_Branch_PCSrc' (32#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Jump_Branch_PCSrc.v:23]
INFO: [Synth 8-256] done synthesizing module 'pipeline' (33#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/pipeline.v:23]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[31]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[30]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[29]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[28]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[27]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[26]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[25]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[24]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[23]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[22]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[21]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[20]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[19]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[18]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[17]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[16]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[15]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[14]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[13]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[12]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[11]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[10]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[9]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[8]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[7]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[6]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[5]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[4]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[3]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[2]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[1]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_pc_jmp_jal[0]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_JR_or_JALR_flag
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port E3_J_or_JAL_flag
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Ex_FLAGS[7]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Ex_FLAGS[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:59 ; elapsed = 00:03:09 . Memory (MB): peak = 601.730 ; gain = 304.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:00 ; elapsed = 00:03:10 . Memory (MB): peak = 601.730 ; gain = 304.359
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.runs/synth_1/.Xil/Vivado-9928-DESKTOP-I9AG1Q0/dcp3/Data_Memory_in_context.xdc] for cell 'E4_MEM/DataMemory'
Finished Parsing XDC File [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.runs/synth_1/.Xil/Vivado-9928-DESKTOP-I9AG1Q0/dcp3/Data_Memory_in_context.xdc] for cell 'E4_MEM/DataMemory'
Parsing XDC File [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 749.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:25 ; elapsed = 00:03:38 . Memory (MB): peak = 749.387 ; gain = 452.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:25 ; elapsed = 00:03:38 . Memory (MB): peak = 749.387 ; gain = 452.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for E1_IF/InstrMem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for E4_MEM/DataMemory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:25 ; elapsed = 00:03:38 . Memory (MB): peak = 749.387 ; gain = 452.016
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "array_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BranchEQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BranchNE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "JAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RegWrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "JR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "JALR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PCScr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Shift_reg' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Control_Out_reg' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:26 ; elapsed = 00:03:39 . Memory (MB): peak = 749.387 ; gain = 452.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   3 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module MUX__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 11    
Module MUX__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module Adder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module MUX__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU_Control 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      6 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module Triple_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Etapa3_EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module MUX__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module unidad_de_cortocircuito 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module Jump_Branch_PCSrc 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "E2_ID/Control/MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "E2_ID/Control/MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "E2_ID/Control/MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "E2_ID/Control/BranchEQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "E2_ID/Control/BranchNE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "E2_ID/Control/Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "E2_ID/Control/JAL" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element E1_IF/PC/Out_reg was removed.  [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v:31]
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[0]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[1]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[1]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[2]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[3]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[4]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[4]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[5]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[5]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[6]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[7]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[7]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[8]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[8]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[9]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[9]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[10]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[10]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[11]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[11]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[12]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[12]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[13]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[13]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[14]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[14]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[15]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[15]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[16]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_InstrOut_20_16_Rt_reg[0]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[17]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_InstrOut_20_16_Rt_reg[1]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[18]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_InstrOut_20_16_Rt_reg[2]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[19]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_InstrOut_20_16_Rt_reg[3]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[20]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_InstrOut_20_16_Rt_reg[4]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[21]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_InstrOut_25_21_Rs_reg[0]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[22]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_InstrOut_25_21_Rs_reg[1]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[23]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_InstrOut_25_21_Rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[24]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_InstrOut_25_21_Rs_reg[3]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_25_0_instr_index_reg[25]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_InstrOut_25_21_Rs_reg[4]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_15_11_Rd_reg[0]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[11]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_15_11_Rd_reg[1]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[12]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_15_11_Rd_reg[2]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[13]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_15_11_Rd_reg[3]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[14]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_InstrOut_15_11_Rd_reg[4]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[15]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[15]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[16]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[16]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[17]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[17]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[18]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[18]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[19]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[19]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[20]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[20]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[21]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[21]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[22]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[22]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[23]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[23]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[24]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[24]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[25]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[25]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[26]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[26]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[27]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[27]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[28]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[28]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[29]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[29]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[30]' (FDRE_1) to 'ID_EX/Latch_ID_Ex_SignExtendOut_reg[31]'
WARNING: [Synth 8-3332] Sequential element (E3_EX/E3_ALU_Control/ALU_Control_Out_reg[5]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (E3_EX/E3_ALU_Control/ALU_Control_Out_reg[4]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (E3_EX/E3_ALU_Control/ALU_Control_Out_reg[3]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (E3_EX/E3_ALU_Control/ALU_Control_Out_reg[2]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (E3_EX/E3_ALU_Control/ALU_Control_Out_reg[1]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (E3_EX/E3_ALU_Control/ALU_Control_Out_reg[0]) is unused and will be removed from module pipeline.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:04:08 . Memory (MB): peak = 749.387 ; gain = 452.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:16 ; elapsed = 00:04:30 . Memory (MB): peak = 767.988 ; gain = 470.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:18 ; elapsed = 00:04:31 . Memory (MB): peak = 769.992 ; gain = 472.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (IF_ID/Latch_IF_ID_Adder_Out_reg[0]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (ID_EX/Latch_ID_Ex_Adder_Out_reg[0]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_E3_Adder_Out_reg[0]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[31]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[30]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[29]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[28]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[27]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[26]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[25]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[24]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[23]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[22]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[21]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[20]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[19]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[18]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[17]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[16]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[15]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[14]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[13]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[12]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[11]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[10]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[9]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[8]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[7]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[6]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[5]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[4]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[3]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[2]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[1]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_pc_jmp_jal_reg[0]) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_JR_or_JALR_flag_reg) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/Latch_Ex_MEM_J_or_JAL_flag_reg) is unused and will be removed from module pipeline.
WARNING: [Synth 8-3332] Sequential element (E1_IF/PC/Out_reg[0]) is unused and will be removed from module pipeline.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:20 ; elapsed = 00:04:33 . Memory (MB): peak = 799.047 ; gain = 501.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:22 ; elapsed = 00:04:36 . Memory (MB): peak = 799.047 ; gain = 501.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:22 ; elapsed = 00:04:36 . Memory (MB): peak = 799.047 ; gain = 501.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:23 ; elapsed = 00:04:36 . Memory (MB): peak = 799.047 ; gain = 501.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:23 ; elapsed = 00:04:36 . Memory (MB): peak = 799.047 ; gain = 501.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:23 ; elapsed = 00:04:36 . Memory (MB): peak = 799.047 ; gain = 501.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:23 ; elapsed = 00:04:36 . Memory (MB): peak = 799.047 ; gain = 501.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Data_Memory   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |Data_Memory |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |    72|
|4     |LUT1        |     6|
|5     |LUT2        |   178|
|6     |LUT3        |   192|
|7     |LUT4        |   143|
|8     |LUT5        |   290|
|9     |LUT6        |  1177|
|10    |MUXF7       |   268|
|11    |RAMB18E1    |     1|
|12    |FDRE        |  1462|
|13    |FDSE        |     6|
|14    |LDC         |     5|
|15    |IBUF        |   118|
|16    |OBUF        |   878|
|17    |OBUFT       |    34|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------+------------------------------+------+
|      |Instance                                                          |Module                        |Cells |
+------+------------------------------------------------------------------+------------------------------+------+
|1     |top                                                               |                              |  4863|
|2     |  E2_ID                                                           |Etapa2_ID                     |  1856|
|3     |    Regs                                                          |Registers                     |  1856|
|4     |  E1_IF                                                           |Etapa1_IF                     |    73|
|5     |    InstrMem                                                      |Instruction_memory            |     1|
|6     |      U0                                                          |blk_mem_gen_v8_4_0            |     1|
|7     |        inst_blk_mem_gen                                          |blk_mem_gen_v8_4_0_synth      |     1|
|8     |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top               |     1|
|9     |            \valid.cstr                                           |blk_mem_gen_generic_cstr      |     1|
|10    |              \ramloop[0].ram.r                                   |blk_mem_gen_prim_width        |     1|
|11    |                \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init |     1|
|12    |    PC                                                            |ProgramCounter                |    63|
|13    |    adder_IF                                                      |Adder_0                       |     8|
|14    |  E3_EX                                                           |Etapa3_EX                     |   169|
|15    |    E3_ALU                                                        |ALU                           |    73|
|16    |    E3_ALU_Control                                                |ALU_Control                   |    80|
|17    |    adder_EX                                                      |Adder__parameterized0         |     8|
|18    |    adder_ex                                                      |Adder                         |     8|
|19    |  E4_MEM                                                          |Etapa4_MEM                    |    32|
|20    |  EX_MEM                                                          |Latch_EX_MEM                  |   272|
|21    |  ID_EX                                                           |Latch_ID_EX                   |  1188|
|22    |  IF_ID                                                           |Latch_IF_ID                   |   104|
|23    |  MEM_WB                                                          |Latch_MEM_WB                  |   138|
+------+------------------------------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:23 ; elapsed = 00:04:36 . Memory (MB): peak = 799.047 ; gain = 501.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 293 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:04:22 . Memory (MB): peak = 799.047 ; gain = 354.020
Synthesis Optimization Complete : Time (s): cpu = 00:04:23 ; elapsed = 00:04:37 . Memory (MB): peak = 799.047 ; gain = 501.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
176 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:29 ; elapsed = 00:04:43 . Memory (MB): peak = 799.047 ; gain = 510.074
INFO: [Common 17-1381] The checkpoint 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.runs/synth_1/pipeline.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipeline_utilization_synth.rpt -pb pipeline_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 799.047 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 23 20:44:53 2020...
