<profile>

<section name = "Vivado HLS Report for 'AXI_DMA_MASTER'" level="0">
<item name = "Date">Thu May  9 12:58:34 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">CNN_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.950, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">28, 147474, 28, 147474, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">11, 1271, 3, 1, 1, 10 ~ 1270, yes</column>
<column name="- Loop 2">145, 147457, 3, 1, 1, 144 ~ 147456, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, -, 0, 295</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 8, 430, 2</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 279</column>
<column name="Register">-, -, 481, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 5, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="cnn_mul_32s_32s_3bkb_U59">cnn_mul_32s_32s_3bkb, 0, 4, 215, 1</column>
<column name="cnn_mul_32s_32s_3bkb_U60">cnn_mul_32s_32s_3bkb, 0, 4, 215, 1</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="cnn_mul_mul_16s_1cud_U61">cnn_mul_mul_16s_1cud, i0 * i1</column>
<column name="cnn_mul_mul_16s_1cud_U62">cnn_mul_mul_16s_1cud, i0 * i1</column>
<column name="cnn_mul_mul_16s_1cud_U63">cnn_mul_mul_16s_1cud, i0 * i1</column>
<column name="cnn_mul_mul_16s_1cud_U64">cnn_mul_mul_16s_1cud, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_13_fu_194_p2">+, 0, 0, 38, 31, 1</column>
<column name="i_5_fu_165_p2">+, 0, 0, 38, 31, 1</column>
<column name="tmp_77_fu_180_p2">+, 0, 0, 39, 32, 2</column>
<column name="tmp_80_fu_151_p2">+, 0, 0, 39, 32, 2</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state30_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state30_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state31_io">and, 0, 0, 2, 1, 1</column>
<column name="stream_out_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="stream_out_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="stream_out_V_last_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="stream_out_V_last_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="stream_out_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_out_V_last_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_81_fu_189_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_82_fu_160_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_last_1_fu_171_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_last_fu_200_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_s_fu_124_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">129, 28, 1, 28</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="i1_reg_92">9, 2, 31, 62</column>
<column name="i_reg_103">9, 2, 31, 62</column>
<column name="stream_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="stream_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="stream_out_V_data_V_1_data_out">9, 2, 16, 32</column>
<column name="stream_out_V_data_V_1_state">15, 3, 2, 6</column>
<column name="stream_out_V_last_1_data_in">21, 4, 1, 4</column>
<column name="stream_out_V_last_1_data_out">9, 2, 1, 2</column>
<column name="stream_out_V_last_1_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="KER_bound_reg_289">32, 0, 32, 0</column>
<column name="OFM_bound_reg_324">32, 0, 32, 0</column>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="i1_reg_92">31, 0, 31, 0</column>
<column name="i_reg_103">31, 0, 31, 0</column>
<column name="reg_114">16, 0, 16, 0</column>
<column name="reg_119">16, 0, 16, 0</column>
<column name="stream_out_V_data_V_1_payload_A">16, 0, 16, 0</column>
<column name="stream_out_V_data_V_1_payload_B">16, 0, 16, 0</column>
<column name="stream_out_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="stream_out_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="stream_out_V_data_V_1_state">2, 0, 2, 0</column>
<column name="stream_out_V_last_1_payload_A">1, 0, 1, 0</column>
<column name="stream_out_V_last_1_payload_B">1, 0, 1, 0</column>
<column name="stream_out_V_last_1_sel_rd">1, 0, 1, 0</column>
<column name="stream_out_V_last_1_sel_wr">1, 0, 1, 0</column>
<column name="stream_out_V_last_1_state">2, 0, 2, 0</column>
<column name="tmp2_reg_314">32, 0, 32, 0</column>
<column name="tmp3_reg_319">32, 0, 32, 0</column>
<column name="tmp5_reg_279">32, 0, 32, 0</column>
<column name="tmp6_reg_284">32, 0, 32, 0</column>
<column name="tmp_77_reg_330">32, 0, 32, 0</column>
<column name="tmp_80_reg_295">32, 0, 32, 0</column>
<column name="tmp_81_reg_335">1, 0, 1, 0</column>
<column name="tmp_81_reg_335_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_82_reg_300">1, 0, 1, 0</column>
<column name="tmp_82_reg_300_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_V_101_reg_233">16, 0, 16, 0</column>
<column name="tmp_V_102_reg_239">16, 0, 16, 0</column>
<column name="tmp_V_105_reg_245">16, 0, 16, 0</column>
<column name="tmp_last_1_reg_309">1, 0, 1, 0</column>
<column name="tmp_last_reg_344">1, 0, 1, 0</column>
<column name="tmp_s_reg_229">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="stream_in_V_V_dout">in, 16, ap_fifo, stream_in_V_V, pointer</column>
<column name="stream_in_V_V_empty_n">in, 1, ap_fifo, stream_in_V_V, pointer</column>
<column name="stream_in_V_V_read">out, 1, ap_fifo, stream_in_V_V, pointer</column>
<column name="stream_out_TDATA">out, 16, axis, stream_out_V_data_V, pointer</column>
<column name="stream_out_TVALID">out, 1, axis, stream_out_V_last, pointer</column>
<column name="stream_out_TREADY">in, 1, axis, stream_out_V_last, pointer</column>
<column name="stream_out_TLAST">out, 1, axis, stream_out_V_last, pointer</column>
</table>
</item>
</section>
</profile>
