

================================================================
== Vivado HLS Report for 'div'
================================================================
* Date:           Fri Aug 31 20:46:30 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_long_div
* Solution:       vivado_hls
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.084|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   22|   22|   22|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     199|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|    1496|     524|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     113|
|Register         |        -|      -|     473|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     16|    1969|     836|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |div_mul_64s_66ns_bkb_U1  |div_mul_64s_66ns_bkb  |        0|     16|  916|  392|
    |div_sub_129ns_129cud_U2  |div_sub_129ns_129cud  |        0|      0|  580|  132|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     16| 1496|  524|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |neg_ti_fu_88_p2  |     -    |      0|  0|  71|           1|          64|
    |ap_return        |  select  |      0|  0|  64|           1|          64|
    |tmp_3_fu_81_p3   |  select  |      0|  0|  64|           1|          64|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0| 199|           3|         192|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  113|         24|    1|         24|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  113|         24|    1|         24|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------+-----+----+-----+-----------+
    |       Name      |  FF | LUT| Bits| Const Bits|
    +-----------------+-----+----+-----+-----------+
    |ap_CS_fsm        |   23|   0|   23|          0|
    |mul_reg_110      |  129|   0|  129|          0|
    |neg_mul_reg_120  |  129|   0|  129|          0|
    |neg_ti_reg_130   |   64|   0|   64|          0|
    |tmp_2_reg_125    |   64|   0|   64|          0|
    |tmp_4_reg_104    |    1|   0|    1|          0|
    |tmp_6_reg_115    |   63|   0|   63|          0|
    +-----------------+-----+----+-----+-----------+
    |Total            |  473|   0|  473|          0|
    +-----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |      div     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |      div     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |      div     | return value |
|ap_done    | out |    1| ap_ctrl_hs |      div     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |      div     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |      div     | return value |
|ap_return  | out |   64| ap_ctrl_hs |      div     | return value |
|a          |  in |   64|   ap_none  |       a      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.71>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %a) nounwind"   --->   Operation 24 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_cast = sext i64 %a_read to i129" [test.cpp:3]   --->   Operation 25 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [19/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 26 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %a_read, i32 63)" [test.cpp:3]   --->   Operation 27 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 28 [18/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 28 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 29 [17/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 29 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.71>
ST_4 : Operation 30 [16/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 30 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 31 [15/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 31 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.71>
ST_6 : Operation 32 [14/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 32 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.71>
ST_7 : Operation 33 [13/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 33 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.71>
ST_8 : Operation 34 [12/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 34 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.71>
ST_9 : Operation 35 [11/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 35 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.71>
ST_10 : Operation 36 [10/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 36 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.71>
ST_11 : Operation 37 [9/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 37 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.71>
ST_12 : Operation 38 [8/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 38 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.71>
ST_13 : Operation 39 [7/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 39 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.71>
ST_14 : Operation 40 [6/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 40 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.71>
ST_15 : Operation 41 [5/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 41 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.71>
ST_16 : Operation 42 [4/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 42 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.71>
ST_17 : Operation 43 [3/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 43 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.71>
ST_18 : Operation 44 [2/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 44 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.71>
ST_19 : Operation 45 [1/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 45 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6 = call i63 @_ssdm_op_PartSelect.i63.i129.i32.i32(i129 %mul, i32 66, i32 128)" [test.cpp:3]   --->   Operation 46 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.08>
ST_20 : Operation 47 [2/2] (2.08ns)   --->   "%neg_mul = sub i129 0, %mul" [test.cpp:3]   --->   Operation 47 'sub' 'neg_mul' <Predicate = (tmp_4)> <Delay = 2.08> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.08>
ST_21 : Operation 48 [1/2] (2.08ns)   --->   "%neg_mul = sub i129 0, %mul" [test.cpp:3]   --->   Operation 48 'sub' 'neg_mul' <Predicate = (tmp_4)> <Delay = 2.08> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.97>
ST_22 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_5 = call i63 @_ssdm_op_PartSelect.i63.i129.i32.i32(i129 %neg_mul, i32 66, i32 128)" [test.cpp:3]   --->   Operation 49 'partselect' 'tmp_5' <Predicate = (tmp_4)> <Delay = 0.00>
ST_22 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_1 = sext i63 %tmp_5 to i64" [test.cpp:3]   --->   Operation 50 'sext' 'tmp_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_22 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = sext i63 %tmp_6 to i64" [test.cpp:3]   --->   Operation 51 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_3 = select i1 %tmp_4, i64 %tmp_1, i64 %tmp_2" [test.cpp:3]   --->   Operation 52 'select' 'tmp_3' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 53 [1/1] (1.97ns) (out node of the LUT)   --->   "%neg_ti = sub i64 0, %tmp_3" [test.cpp:3]   --->   Operation 53 'sub' 'neg_ti' <Predicate = (tmp_4)> <Delay = 1.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 0.77>
ST_23 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %a) nounwind, !map !7"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !13"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @div_str) nounwind"   --->   Operation 56 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 57 [1/1] (0.77ns)   --->   "%tmp = select i1 %tmp_4, i64 %neg_ti, i64 %tmp_2" [test.cpp:3]   --->   Operation 57 'select' 'tmp' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 58 [1/1] (0.00ns)   --->   "ret i64 %tmp" [test.cpp:3]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read      (read         ) [ 000000000000000000000000]
sext_cast   (sext         ) [ 001111111111111111110000]
tmp_4       (bitselect    ) [ 001111111111111111111111]
mul         (mul          ) [ 000000000000000000001100]
tmp_6       (partselect   ) [ 000000000000000000001110]
neg_mul     (sub          ) [ 000000000000000000000010]
tmp_5       (partselect   ) [ 000000000000000000000000]
tmp_1       (sext         ) [ 000000000000000000000000]
tmp_2       (sext         ) [ 000000000000000000000001]
tmp_3       (select       ) [ 000000000000000000000000]
neg_ti      (sub          ) [ 000000000000000000000001]
StgValue_54 (specbitsmap  ) [ 000000000000000000000000]
StgValue_55 (specbitsmap  ) [ 000000000000000000000000]
StgValue_56 (spectopmodule) [ 000000000000000000000000]
tmp         (select       ) [ 000000000000000000000000]
StgValue_58 (ret          ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="div_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="a_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="64" slack="0"/>
<pin id="28" dir="0" index="1" bw="64" slack="0"/>
<pin id="29" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="sext_cast_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="64" slack="0"/>
<pin id="34" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="66" slack="0"/>
<pin id="39" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_4_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="0" index="2" bw="7" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_6_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="63" slack="0"/>
<pin id="52" dir="0" index="1" bw="129" slack="0"/>
<pin id="53" dir="0" index="2" bw="8" slack="0"/>
<pin id="54" dir="0" index="3" bw="9" slack="0"/>
<pin id="55" dir="1" index="4" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/19 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="129" slack="1"/>
<pin id="63" dir="1" index="2" bw="129" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/20 "/>
</bind>
</comp>

<comp id="65" class="1004" name="tmp_5_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="63" slack="0"/>
<pin id="67" dir="0" index="1" bw="129" slack="1"/>
<pin id="68" dir="0" index="2" bw="8" slack="0"/>
<pin id="69" dir="0" index="3" bw="9" slack="0"/>
<pin id="70" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/22 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="63" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/22 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="63" slack="3"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/22 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_3_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="21"/>
<pin id="83" dir="0" index="1" bw="64" slack="0"/>
<pin id="84" dir="0" index="2" bw="64" slack="0"/>
<pin id="85" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/22 "/>
</bind>
</comp>

<comp id="88" class="1004" name="neg_ti_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="63" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/22 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="22"/>
<pin id="96" dir="0" index="1" bw="64" slack="1"/>
<pin id="97" dir="0" index="2" bw="64" slack="1"/>
<pin id="98" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="99" class="1005" name="sext_cast_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="129" slack="1"/>
<pin id="101" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="104" class="1005" name="tmp_4_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="19"/>
<pin id="106" dir="1" index="1" bw="1" slack="21"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="mul_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="129" slack="1"/>
<pin id="112" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="115" class="1005" name="tmp_6_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="63" slack="3"/>
<pin id="117" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="120" class="1005" name="neg_mul_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="129" slack="1"/>
<pin id="122" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="neg_mul "/>
</bind>
</comp>

<comp id="125" class="1005" name="tmp_2_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="neg_ti_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="1"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="35"><net_src comp="26" pin="2"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="32" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="26" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="36" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="65" pin=3"/></net>

<net id="77"><net_src comp="65" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="74" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="78" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="102"><net_src comp="32" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="107"><net_src comp="42" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="113"><net_src comp="36" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="118"><net_src comp="50" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="123"><net_src comp="60" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="128"><net_src comp="78" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="133"><net_src comp="88" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: div : a | {1 }
  - Chain level:
	State 1
		mul : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp_6 : 1
	State 20
	State 21
	State 22
		tmp_1 : 1
		tmp_3 : 2
		neg_ti : 3
	State 23
		StgValue_58 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    mul   |     grp_fu_36     |    16   |   916   |   392   |
|----------|-------------------|---------|---------|---------|
|    sub   |     grp_fu_60     |    0    |   580   |   132   |
|          |    neg_ti_fu_88   |    0    |    0    |    70   |
|----------|-------------------|---------|---------|---------|
|  select  |    tmp_3_fu_81    |    0    |    0    |    64   |
|          |     tmp_fu_94     |    0    |    0    |    64   |
|----------|-------------------|---------|---------|---------|
|   read   | a_read_read_fu_26 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |  sext_cast_fu_32  |    0    |    0    |    0    |
|   sext   |    tmp_1_fu_74    |    0    |    0    |    0    |
|          |    tmp_2_fu_78    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
| bitselect|    tmp_4_fu_42    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|    tmp_6_fu_50    |    0    |    0    |    0    |
|          |    tmp_5_fu_65    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    16   |   1496  |   722   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   mul_reg_110  |   129  |
| neg_mul_reg_120|   129  |
| neg_ti_reg_130 |   64   |
|sext_cast_reg_99|   129  |
|  tmp_2_reg_125 |   64   |
|  tmp_4_reg_104 |    1   |
|  tmp_6_reg_115 |   63   |
+----------------+--------+
|      Total     |   579  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_36 |  p0  |   2  |  64  |   128  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  1.061  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1496  |   722  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   579  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    1   |  2075  |   731  |
+-----------+--------+--------+--------+--------+
