Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Aug 22 14:44:23 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file kernel_jacobi_2d_imper_control_sets_placed.rpt
| Design       : kernel_jacobi_2d_imper
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     10 |            2 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3032 |          455 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             236 |           41 |
| Yes          | No                    | No                     |             782 |          121 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              90 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |    Enable Signal    |                                                                       Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count |
+--------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      |                     | kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                             |                1 |              2 |
|  ap_clk      | ap_CS_fsm_state2    |                                                                                                                                                              |                2 |             10 |
|  ap_clk      | ap_NS_fsm10_out     | t_reg_117                                                                                                                                                    |                2 |             10 |
|  ap_clk      |                     | kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in12_out                        |                2 |             18 |
|  ap_clk      | ap_CS_fsm_state51   | j_reg_1390                                                                                                                                                   |                3 |             20 |
|  ap_clk      | ap_CS_fsm_state57   | j_1_reg_1620                                                                                                                                                 |                2 |             20 |
|  ap_clk      | j_reg_1390          |                                                                                                                                                              |                4 |             20 |
|  ap_clk      | ap_NS_fsm1          | ap_NS_fsm12_out                                                                                                                                              |                3 |             20 |
|  ap_clk      | ap_NS_fsm11_out     | i_reg_1280                                                                                                                                                   |                2 |             20 |
|  ap_clk      | j_3_reg_5020        |                                                                                                                                                              |                8 |             60 |
|  ap_clk      |                     | kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[50]_0 |               14 |            102 |
|  ap_clk      |                     | ap_rst                                                                                                                                                       |               24 |            114 |
|  ap_clk      | reg_1890            |                                                                                                                                                              |               13 |            128 |
|  ap_clk      | reg_182[63]_i_1_n_4 |                                                                                                                                                              |               17 |            128 |
|  ap_clk      | ap_CS_fsm_state7    |                                                                                                                                                              |               31 |            128 |
|  ap_clk      | ap_CS_fsm_state49   |                                                                                                                                                              |               22 |            128 |
|  ap_clk      | j_2_reg_4410        |                                                                                                                                                              |               24 |            180 |
|  ap_clk      |                     |                                                                                                                                                              |              478 |           3162 |
+--------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


