{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 20:59:04 2021 " "Info: Processing started: Thu Jun 10 20:59:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp_xs -c fp_xs " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fp_xs -c fp_xs" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_xs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fp_xs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_xs-rtl " "Info: Found design unit 1: fp_xs-rtl" {  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fp_xs " "Info: Found entity 1: fp_xs" {  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp_xs " "Info: Elaborating entity \"fp_xs\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1 fp_xs.vhd(23) " "Warning (10492): VHDL Process Statement warning at fp_xs.vhd(23): signal \"out1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Info: Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Info: Implemented 46 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 20:59:05 2021 " "Info: Processing ended: Thu Jun 10 20:59:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 20:59:06 2021 " "Info: Processing started: Thu Jun 10 20:59:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fp_xs -c fp_xs " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fp_xs -c fp_xs" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "fp_xs EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design fp_xs" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "Warning: No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk2 " "Info: Pin clk2 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk2 } } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 5 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register count0\[0\] register count0\[31\] -2.151 ns " "Info: Slack time is -2.151 ns between source register \"count0\[0\]\" and destination register \"count0\[31\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 33 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns count0\[31\] 3 REG Unassigned 3 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'count0\[31\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl count0[31] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 33 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns count0\[31\] 3 REG Unassigned 3 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'count0\[31\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl count0[31] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 33 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns count0\[0\] 3 REG Unassigned 3 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'count0\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl count0[0] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.443 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 33 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns count0\[0\] 3 REG Unassigned 3 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'count0\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl count0[0] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.967 ns - Longest register register " "Info: - Longest register to register delay is 2.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count0\[0\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'count0\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[0] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.350 ns) 0.855 ns Add0~2 2 COMB Unassigned 2 " "Info: 2: + IC(0.505 ns) + CELL(0.350 ns) = 0.855 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { count0[0] Add0~2 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.890 ns Add0~6 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.890 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.925 ns Add0~10 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.925 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.960 ns Add0~14 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.960 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.995 ns Add0~18 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.995 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.030 ns Add0~22 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.030 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.065 ns Add0~26 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.065 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.100 ns Add0~30 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.100 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.196 ns Add0~34 10 COMB Unassigned 2 " "Info: 10: + IC(0.061 ns) + CELL(0.035 ns) = 1.196 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.231 ns Add0~38 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.231 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.266 ns Add0~42 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.266 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.301 ns Add0~46 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.301 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.336 ns Add0~50 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.336 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.371 ns Add0~54 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.371 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~50 Add0~54 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.406 ns Add0~58 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.406 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~54 Add0~58 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.441 ns Add0~62 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.441 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~62'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~58 Add0~62 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 1.641 ns Add0~66 18 COMB Unassigned 2 " "Info: 18: + IC(0.165 ns) + CELL(0.035 ns) = 1.641 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { Add0~62 Add0~66 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.676 ns Add0~70 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.676 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~70'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~66 Add0~70 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.711 ns Add0~74 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.711 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~74'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~70 Add0~74 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.746 ns Add0~78 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.746 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~78'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~74 Add0~78 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.781 ns Add0~82 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.781 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~82'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~78 Add0~82 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.816 ns Add0~86 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.816 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~82 Add0~86 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.851 ns Add0~90 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 1.851 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~90'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~86 Add0~90 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.886 ns Add0~94 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 1.886 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~94'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~90 Add0~94 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.982 ns Add0~98 26 COMB Unassigned 2 " "Info: 26: + IC(0.061 ns) + CELL(0.035 ns) = 1.982 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~98'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~94 Add0~98 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.017 ns Add0~102 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 2.017 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~102'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~98 Add0~102 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.052 ns Add0~106 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 2.052 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~106'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~102 Add0~106 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.087 ns Add0~110 29 COMB Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 2.087 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~106 Add0~110 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.122 ns Add0~114 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 2.122 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~114'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~110 Add0~114 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.157 ns Add0~118 31 COMB Unassigned 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 2.157 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~118'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~114 Add0~118 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.192 ns Add0~122 32 COMB Unassigned 1 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 2.192 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Add0~122'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~118 Add0~122 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.317 ns Add0~125 33 COMB Unassigned 1 " "Info: 33: + IC(0.000 ns) + CELL(0.125 ns) = 2.317 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Add0~125'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~122 Add0~125 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 2.812 ns count0~66 34 COMB Unassigned 1 " "Info: 34: + IC(0.138 ns) + CELL(0.357 ns) = 2.812 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'count0~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { Add0~125 count0~66 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.967 ns count0\[31\] 35 REG Unassigned 3 " "Info: 35: + IC(0.000 ns) + CELL(0.155 ns) = 2.967 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'count0\[31\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count0~66 count0[31] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.037 ns ( 68.66 % ) " "Info: Total cell delay = 2.037 ns ( 68.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.930 ns ( 31.34 % ) " "Info: Total interconnect delay = 0.930 ns ( 31.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { count0[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~98 Add0~102 Add0~106 Add0~110 Add0~114 Add0~118 Add0~122 Add0~125 count0~66 count0[31] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { count0[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~98 Add0~102 Add0~106 Add0~110 Add0~114 Add0~118 Add0~122 Add0~125 count0~66 count0[31] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.967 ns register register " "Info: Estimated most critical path is register to register delay of 2.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count0\[0\] 1 REG LAB_X10_Y2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y2; Fanout = 3; REG Node = 'count0\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[0] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.350 ns) 0.855 ns Add0~2 2 COMB LAB_X9_Y3 2 " "Info: 2: + IC(0.505 ns) + CELL(0.350 ns) = 0.855 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { count0[0] Add0~2 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.890 ns Add0~6 3 COMB LAB_X9_Y3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.890 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.925 ns Add0~10 4 COMB LAB_X9_Y3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.925 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.960 ns Add0~14 5 COMB LAB_X9_Y3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.960 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.995 ns Add0~18 6 COMB LAB_X9_Y3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.995 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.030 ns Add0~22 7 COMB LAB_X9_Y3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.030 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.065 ns Add0~26 8 COMB LAB_X9_Y3 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.065 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.100 ns Add0~30 9 COMB LAB_X9_Y3 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.100 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.196 ns Add0~34 10 COMB LAB_X9_Y3 2 " "Info: 10: + IC(0.061 ns) + CELL(0.035 ns) = 1.196 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.231 ns Add0~38 11 COMB LAB_X9_Y3 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.231 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.266 ns Add0~42 12 COMB LAB_X9_Y3 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.266 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.301 ns Add0~46 13 COMB LAB_X9_Y3 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.301 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.336 ns Add0~50 14 COMB LAB_X9_Y3 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.336 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.371 ns Add0~54 15 COMB LAB_X9_Y3 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.371 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~50 Add0~54 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.406 ns Add0~58 16 COMB LAB_X9_Y3 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.406 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~54 Add0~58 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.441 ns Add0~62 17 COMB LAB_X9_Y3 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.441 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~62'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~58 Add0~62 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 1.641 ns Add0~66 18 COMB LAB_X9_Y2 2 " "Info: 18: + IC(0.165 ns) + CELL(0.035 ns) = 1.641 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { Add0~62 Add0~66 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.676 ns Add0~70 19 COMB LAB_X9_Y2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.676 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~70'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~66 Add0~70 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.711 ns Add0~74 20 COMB LAB_X9_Y2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.711 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~74'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~70 Add0~74 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.746 ns Add0~78 21 COMB LAB_X9_Y2 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.746 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~78'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~74 Add0~78 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.781 ns Add0~82 22 COMB LAB_X9_Y2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.781 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~82'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~78 Add0~82 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.816 ns Add0~86 23 COMB LAB_X9_Y2 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.816 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~82 Add0~86 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.851 ns Add0~90 24 COMB LAB_X9_Y2 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 1.851 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~90'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~86 Add0~90 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.886 ns Add0~94 25 COMB LAB_X9_Y2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 1.886 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~94'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~90 Add0~94 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.982 ns Add0~98 26 COMB LAB_X9_Y2 2 " "Info: 26: + IC(0.061 ns) + CELL(0.035 ns) = 1.982 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~98'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~94 Add0~98 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.017 ns Add0~102 27 COMB LAB_X9_Y2 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 2.017 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~102'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~98 Add0~102 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.052 ns Add0~106 28 COMB LAB_X9_Y2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 2.052 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~106'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~102 Add0~106 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.087 ns Add0~110 29 COMB LAB_X9_Y2 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 2.087 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~106 Add0~110 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.122 ns Add0~114 30 COMB LAB_X9_Y2 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 2.122 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~114'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~110 Add0~114 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.157 ns Add0~118 31 COMB LAB_X9_Y2 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 2.157 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~118'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~114 Add0~118 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.192 ns Add0~122 32 COMB LAB_X9_Y2 1 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 2.192 ns; Loc. = LAB_X9_Y2; Fanout = 1; COMB Node = 'Add0~122'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~118 Add0~122 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.317 ns Add0~125 33 COMB LAB_X9_Y2 1 " "Info: 33: + IC(0.000 ns) + CELL(0.125 ns) = 2.317 ns; Loc. = LAB_X9_Y2; Fanout = 1; COMB Node = 'Add0~125'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~122 Add0~125 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 2.812 ns count0~66 34 COMB LAB_X10_Y2 1 " "Info: 34: + IC(0.138 ns) + CELL(0.357 ns) = 2.812 ns; Loc. = LAB_X10_Y2; Fanout = 1; COMB Node = 'count0~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { Add0~125 count0~66 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.967 ns count0\[31\] 35 REG LAB_X10_Y2 3 " "Info: 35: + IC(0.000 ns) + CELL(0.155 ns) = 2.967 ns; Loc. = LAB_X10_Y2; Fanout = 3; REG Node = 'count0\[31\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count0~66 count0[31] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.037 ns ( 68.66 % ) " "Info: Total cell delay = 2.037 ns ( 68.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.930 ns ( 31.34 % ) " "Info: Total interconnect delay = 0.930 ns ( 31.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { count0[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~98 Add0~102 Add0~106 Add0~110 Add0~114 Add0~118 Add0~122 Add0~125 count0~66 count0[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk2 0 " "Info: Pin \"clk2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 20:59:09 2021 " "Info: Processing ended: Thu Jun 10 20:59:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 20:59:09 2021 " "Info: Processing started: Thu Jun 10 20:59:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fp_xs -c fp_xs " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off fp_xs -c fp_xs" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 20:59:11 2021 " "Info: Processing ended: Thu Jun 10 20:59:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 20:59:12 2021 " "Info: Processing started: Thu Jun 10 20:59:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fp_xs -c fp_xs --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fp_xs -c fp_xs --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count0\[0\] register count0\[31\] 330.91 MHz 3.022 ns Internal " "Info: Clock \"clk\" has Internal fmax of 330.91 MHz between source register \"count0\[0\]\" and destination register \"count0\[31\]\" (period= 3.022 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.838 ns + Longest register register " "Info: + Longest register to register delay is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count0\[0\] 1 REG LCFF_X10_Y2_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y2_N7; Fanout = 3; REG Node = 'count0\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[0] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.309 ns) 0.848 ns Add0~2 2 COMB LCCOMB_X9_Y3_N0 2 " "Info: 2: + IC(0.539 ns) + CELL(0.309 ns) = 0.848 ns; Loc. = LCCOMB_X9_Y3_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { count0[0] Add0~2 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.883 ns Add0~6 3 COMB LCCOMB_X9_Y3_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.883 ns; Loc. = LCCOMB_X9_Y3_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.918 ns Add0~10 4 COMB LCCOMB_X9_Y3_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.918 ns; Loc. = LCCOMB_X9_Y3_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.953 ns Add0~14 5 COMB LCCOMB_X9_Y3_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.953 ns; Loc. = LCCOMB_X9_Y3_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.988 ns Add0~18 6 COMB LCCOMB_X9_Y3_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.988 ns; Loc. = LCCOMB_X9_Y3_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.023 ns Add0~22 7 COMB LCCOMB_X9_Y3_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.023 ns; Loc. = LCCOMB_X9_Y3_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.058 ns Add0~26 8 COMB LCCOMB_X9_Y3_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.058 ns; Loc. = LCCOMB_X9_Y3_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.154 ns Add0~30 9 COMB LCCOMB_X9_Y3_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 1.154 ns; Loc. = LCCOMB_X9_Y3_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.189 ns Add0~34 10 COMB LCCOMB_X9_Y3_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.189 ns; Loc. = LCCOMB_X9_Y3_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.224 ns Add0~38 11 COMB LCCOMB_X9_Y3_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.224 ns; Loc. = LCCOMB_X9_Y3_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.259 ns Add0~42 12 COMB LCCOMB_X9_Y3_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.259 ns; Loc. = LCCOMB_X9_Y3_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.294 ns Add0~46 13 COMB LCCOMB_X9_Y3_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.294 ns; Loc. = LCCOMB_X9_Y3_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.329 ns Add0~50 14 COMB LCCOMB_X9_Y3_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.329 ns; Loc. = LCCOMB_X9_Y3_N24; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.364 ns Add0~54 15 COMB LCCOMB_X9_Y3_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.364 ns; Loc. = LCCOMB_X9_Y3_N26; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~50 Add0~54 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.399 ns Add0~58 16 COMB LCCOMB_X9_Y3_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.399 ns; Loc. = LCCOMB_X9_Y3_N28; Fanout = 2; COMB Node = 'Add0~58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~54 Add0~58 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 1.599 ns Add0~62 17 COMB LCCOMB_X9_Y3_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.200 ns) = 1.599 ns; Loc. = LCCOMB_X9_Y3_N30; Fanout = 2; COMB Node = 'Add0~62'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { Add0~58 Add0~62 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.634 ns Add0~66 18 COMB LCCOMB_X9_Y2_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 1.634 ns; Loc. = LCCOMB_X9_Y2_N0; Fanout = 2; COMB Node = 'Add0~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~62 Add0~66 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.669 ns Add0~70 19 COMB LCCOMB_X9_Y2_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.669 ns; Loc. = LCCOMB_X9_Y2_N2; Fanout = 2; COMB Node = 'Add0~70'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~66 Add0~70 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.704 ns Add0~74 20 COMB LCCOMB_X9_Y2_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.704 ns; Loc. = LCCOMB_X9_Y2_N4; Fanout = 2; COMB Node = 'Add0~74'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~70 Add0~74 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.739 ns Add0~78 21 COMB LCCOMB_X9_Y2_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.739 ns; Loc. = LCCOMB_X9_Y2_N6; Fanout = 2; COMB Node = 'Add0~78'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~74 Add0~78 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.774 ns Add0~82 22 COMB LCCOMB_X9_Y2_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.774 ns; Loc. = LCCOMB_X9_Y2_N8; Fanout = 2; COMB Node = 'Add0~82'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~78 Add0~82 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.809 ns Add0~86 23 COMB LCCOMB_X9_Y2_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.809 ns; Loc. = LCCOMB_X9_Y2_N10; Fanout = 2; COMB Node = 'Add0~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~82 Add0~86 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.844 ns Add0~90 24 COMB LCCOMB_X9_Y2_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 1.844 ns; Loc. = LCCOMB_X9_Y2_N12; Fanout = 2; COMB Node = 'Add0~90'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~86 Add0~90 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.940 ns Add0~94 25 COMB LCCOMB_X9_Y2_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.096 ns) = 1.940 ns; Loc. = LCCOMB_X9_Y2_N14; Fanout = 2; COMB Node = 'Add0~94'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~90 Add0~94 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.975 ns Add0~98 26 COMB LCCOMB_X9_Y2_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 1.975 ns; Loc. = LCCOMB_X9_Y2_N16; Fanout = 2; COMB Node = 'Add0~98'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~94 Add0~98 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.010 ns Add0~102 27 COMB LCCOMB_X9_Y2_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 2.010 ns; Loc. = LCCOMB_X9_Y2_N18; Fanout = 2; COMB Node = 'Add0~102'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~98 Add0~102 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.045 ns Add0~106 28 COMB LCCOMB_X9_Y2_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 2.045 ns; Loc. = LCCOMB_X9_Y2_N20; Fanout = 2; COMB Node = 'Add0~106'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~102 Add0~106 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.080 ns Add0~110 29 COMB LCCOMB_X9_Y2_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 2.080 ns; Loc. = LCCOMB_X9_Y2_N22; Fanout = 2; COMB Node = 'Add0~110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~106 Add0~110 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.115 ns Add0~114 30 COMB LCCOMB_X9_Y2_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 2.115 ns; Loc. = LCCOMB_X9_Y2_N24; Fanout = 2; COMB Node = 'Add0~114'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~110 Add0~114 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.150 ns Add0~118 31 COMB LCCOMB_X9_Y2_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 2.150 ns; Loc. = LCCOMB_X9_Y2_N26; Fanout = 2; COMB Node = 'Add0~118'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~114 Add0~118 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.185 ns Add0~122 32 COMB LCCOMB_X9_Y2_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 2.185 ns; Loc. = LCCOMB_X9_Y2_N28; Fanout = 1; COMB Node = 'Add0~122'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~118 Add0~122 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.310 ns Add0~125 33 COMB LCCOMB_X9_Y2_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.125 ns) = 2.310 ns; Loc. = LCCOMB_X9_Y2_N30; Fanout = 1; COMB Node = 'Add0~125'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~122 Add0~125 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 2.683 ns count0~66 34 COMB LCCOMB_X10_Y2_N24 1 " "Info: 34: + IC(0.320 ns) + CELL(0.053 ns) = 2.683 ns; Loc. = LCCOMB_X10_Y2_N24; Fanout = 1; COMB Node = 'count0~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Add0~125 count0~66 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.838 ns count0\[31\] 35 REG LCFF_X10_Y2_N25 3 " "Info: 35: + IC(0.000 ns) + CELL(0.155 ns) = 2.838 ns; Loc. = LCFF_X10_Y2_N25; Fanout = 3; REG Node = 'count0\[31\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count0~66 count0[31] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.979 ns ( 69.73 % ) " "Info: Total cell delay = 1.979 ns ( 69.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.859 ns ( 30.27 % ) " "Info: Total interconnect delay = 0.859 ns ( 30.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { count0[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~98 Add0~102 Add0~106 Add0~110 Add0~114 Add0~118 Add0~122 Add0~125 count0~66 count0[31] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { count0[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~62 {} Add0~66 {} Add0~70 {} Add0~74 {} Add0~78 {} Add0~82 {} Add0~86 {} Add0~90 {} Add0~94 {} Add0~98 {} Add0~102 {} Add0~106 {} Add0~110 {} Add0~114 {} Add0~118 {} Add0~122 {} Add0~125 {} count0~66 {} count0[31] {} } { 0.000ns 0.539ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.320ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.497 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns count0\[31\] 3 REG LCFF_X10_Y2_N25 3 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X10_Y2_N25; Fanout = 3; REG Node = 'count0\[31\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk~clkctrl count0[31] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl count0[31] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} count0[31] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.497 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns count0\[0\] 3 REG LCFF_X10_Y2_N7 3 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X10_Y2_N7; Fanout = 3; REG Node = 'count0\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk~clkctrl count0[0] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl count0[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} count0[0] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl count0[31] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} count0[31] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl count0[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} count0[0] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { count0[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~98 Add0~102 Add0~106 Add0~110 Add0~114 Add0~118 Add0~122 Add0~125 count0~66 count0[31] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { count0[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~62 {} Add0~66 {} Add0~70 {} Add0~74 {} Add0~78 {} Add0~82 {} Add0~86 {} Add0~90 {} Add0~94 {} Add0~98 {} Add0~102 {} Add0~106 {} Add0~110 {} Add0~114 {} Add0~118 {} Add0~122 {} Add0~125 {} count0~66 {} count0[31] {} } { 0.000ns 0.539ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.320ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl count0[31] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} count0[31] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl count0[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} count0[0] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk clk2 out1 5.042 ns register " "Info: tco from clock \"clk\" to destination pin \"clk2\" through register \"out1\" is 5.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.497 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns out1 3 REG LCFF_X10_Y2_N17 2 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X10_Y2_N17; Fanout = 2; REG Node = 'out1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk~clkctrl out1 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl out1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} out1 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.451 ns + Longest register pin " "Info: + Longest register to pin delay is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out1 1 REG LCFF_X10_Y2_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y2_N17; Fanout = 2; REG Node = 'out1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(1.952 ns) 2.451 ns clk2 2 PIN PIN_V13 0 " "Info: 2: + IC(0.499 ns) + CELL(1.952 ns) = 2.451 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'clk2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { out1 clk2 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 79.64 % ) " "Info: Total cell delay = 1.952 ns ( 79.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.499 ns ( 20.36 % ) " "Info: Total interconnect delay = 0.499 ns ( 20.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { out1 clk2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { out1 {} clk2 {} } { 0.000ns 0.499ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl out1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} out1 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { out1 clk2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { out1 {} clk2 {} } { 0.000ns 0.499ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 20:59:12 2021 " "Info: Processing ended: Thu Jun 10 20:59:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
