0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/student.CISCPL44.001/adder/adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/student.CISCPL44.001/adder/adder.srcs/sim_1/new/tb_full_adder.v,1758198356,verilog,,,,tb_full_adder,,,,,,,,
C:/Users/student.CISCPL44.001/adder/adder.srcs/sources_1/new/full_adder.v,1758198117,verilog,,C:/Users/student.CISCPL44.001/adder/adder.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
C:/Users/student.CISCPL44.001/adder/adder.srcs/sources_1/new/half_adder.v,1758197644,verilog,,C:/Users/student.CISCPL44.001/adder/adder.srcs/sim_1/new/tb_full_adder.v,,half_adder,,,,,,,,
