Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,1336
design__instance__area,30322.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,12
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.0057461136020720005
power__switching__total,0.0033830469474196434
power__leakage__total,1.3590917546935088E-7
power__total,0.009129296988248825
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.29986777798514275
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.2988678000785816
timing__hold__ws__corner:nom_tt_025C_3v30,0.7382487052856277
timing__setup__ws__corner:nom_tt_025C_3v30,9.194782973041896
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.738249
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,9.194783
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,8
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,12
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.3434421455549056
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.3424378377784259
timing__hold__ws__corner:nom_ss_125C_3v00,1.7604540545845606
timing__setup__ws__corner:nom_ss_125C_3v00,-1.4250112604373457
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-5.917524415747892
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-1.4250112604373457
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.760454
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,6
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-1.425011
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,6
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,12
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2805988021359359
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.27959582662712346
timing__hold__ws__corner:nom_ff_n40C_3v60,0.3073194008481438
timing__setup__ws__corner:nom_ff_n40C_3v60,12.564882823172887
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.307319
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,13.769438
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,8
design__max_fanout_violation__count,12
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2774303920675007
clock__skew__worst_setup,0.2765356077954978
timing__hold__ws,0.3053520855928685
timing__setup__ws,-1.827388070364605
timing__hold__tns,0.0
timing__setup__tns,-8.355458783579667
timing__hold__wns,0
timing__setup__wns,-1.827388070364605
timing__hold_vio__count,0
timing__hold_r2r__ws,0.305352
timing__hold_r2r_vio__count,0
timing__setup_vio__count,17
timing__setup_r2r__ws,-1.827388
timing__setup_r2r_vio__count,17
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1336
design__instance__area__stdcell,30322.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.583492
design__instance__utilization__stdcell,0.583492
design__instance__count__class:tie_cell,13
design__instance__count__class:buffer,11
design__instance__count__class:inverter,50
design__instance__count__class:sequential_cell,167
design__instance__count__class:multi_input_combinational_cell,549
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,30238.8
design__violations,0
design__instance__count__class:timing_repair_buffer,88
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,10
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,914
route__net__special,2
route__drc_errors__iter:1,186
route__wirelength__iter:1,34695
route__drc_errors__iter:2,34
route__wirelength__iter:2,34451
route__drc_errors__iter:3,23
route__wirelength__iter:3,34435
route__drc_errors__iter:4,0
route__wirelength__iter:4,34382
route__drc_errors,0
route__wirelength,34382
route__vias,6005
route__vias__singlecut,6005
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,636.81
design__instance__count__class:fill_cell,1311
timing__unannotated_net__count__corner:nom_tt_025C_3v30,20
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,20
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,20
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,12
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.2947361049755868
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.29384437381698797
timing__hold__ws__corner:min_tt_025C_3v30,0.7352590966403652
timing__setup__ws__corner:min_tt_025C_3v30,9.37058102080347
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.735259
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,9.370581
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,20
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,6
design__max_fanout_violation__count__corner:min_ss_125C_3v00,12
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.3339137671988817
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.3330175951480588
timing__hold__ws__corner:min_ss_125C_3v00,1.754594519339475
timing__setup__ws__corner:min_ss_125C_3v00,-1.0868568574980968
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-4.032125858438345
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-1.0868568574980968
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.754595
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,5
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-1.086857
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,5
timing__unannotated_net__count__corner:min_ss_125C_3v00,20
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,12
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.2774303920675007
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2765356077954978
timing__hold__ws__corner:min_ff_n40C_3v60,0.3053520855928685
timing__setup__ws__corner:min_ff_n40C_3v60,12.636883896980626
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.305352
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,13.881566
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,20
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,12
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.30610234657855345
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.30497169541829816
timing__hold__ws__corner:max_tt_025C_3v30,0.741465687612764
timing__setup__ws__corner:max_tt_025C_3v30,8.984482745412864
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.741466
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,8.984483
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,20
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,8
design__max_fanout_violation__count__corner:max_ss_125C_3v00,12
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.35502887745679873
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.353893341315097
timing__hold__ws__corner:max_ss_125C_3v00,1.76717490087651
timing__setup__ws__corner:max_ss_125C_3v00,-1.827388070364605
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-8.355458783579667
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-1.827388070364605
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.767175
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,6
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-1.827388
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,6
timing__unannotated_net__count__corner:max_ss_125C_3v00,20
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,12
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.284441395155142
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2833079684372467
timing__hold__ws__corner:max_ff_n40C_3v60,0.30955994199750664
timing__setup__ws__corner:max_ff_n40C_3v60,12.477491393273313
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.309560
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,13.633898
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,20
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29987
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000129525
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000133219
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000552248
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000133219
design_powergrid__voltage__worst,0.000133219
design_powergrid__voltage__worst__net:VPWR,3.29987
design_powergrid__drop__worst,0.000133219
design_powergrid__drop__worst__net:VPWR,0.000129525
design_powergrid__voltage__worst__net:VGND,0.000133219
design_powergrid__drop__worst__net:VGND,0.000133219
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000055699999999999998644140131176527575007639825344085693359375
ir__drop__worst,0.00012999999999999998861154038021226142518571577966213226318359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
