{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701944756462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701944756462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 19:25:56 2023 " "Processing started: Thu Dec 07 19:25:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701944756462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944756462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944756462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701944756715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701944756715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701944763475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944763475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b " "Found entity 1: d2b" {  } { { "d2b.bdf" "" { Schematic "E:/quartus_prime/calculator/d2b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701944763475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944763475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezo_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piezo_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Piezo_Module " "Found entity 1: Piezo_Module" {  } { { "Piezo_Module.bdf" "" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701944763475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944763475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "b2seg_bus.bdf" "" { Schematic "E:/quartus_prime/calculator/b2seg_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701944763475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944763475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "E:/quartus_prime/calculator/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701944763475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944763475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "password.bdf 1 1 " "Found 1 design units, including 1 entities, in source file password.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Password " "Found entity 1: Password" {  } { { "Password.bdf" "" { Schematic "E:/quartus_prime/calculator/Password.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701944763475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944763475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "E:/quartus_prime/calculator/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701944763475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944763475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "E:/quartus_prime/calculator/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701944763475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944763475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.bdf" "" { Schematic "E:/quartus_prime/calculator/LED.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701944763475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944763475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_reg_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_reg_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg_ce " "Found entity 1: four_bit_reg_ce" {  } { { "four_bit_reg_ce.bdf" "" { Schematic "E:/quartus_prime/calculator/four_bit_reg_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701944763475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944763475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4 " "Found entity 1: count_4" {  } { { "count_4.bdf" "" { Schematic "E:/quartus_prime/calculator/count_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701944763475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944763475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701944763498 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst19 " "Block or symbol \"OR8\" of instance \"inst19\" overlaps another block or symbol" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 200 800 864 344 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701944763500 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 600 1824 1872 632 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701944763506 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "trigger inst4 " "Block or symbol \"trigger\" of instance \"inst4\" overlaps another block or symbol" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 664 896 992 760 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701944763506 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst40 " "Block or symbol \"NOT\" of instance \"inst40\" overlaps another block or symbol" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 928 2648 2696 960 "inst40" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701944763506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2seg_bus b2seg_bus:inst17 " "Elaborating entity \"b2seg_bus\" for hierarchy \"b2seg_bus:inst17\"" {  } { { "calculator.bdf" "inst17" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 400 2096 2192 560 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763521 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "b2seg_bus.bdf" "" { Schematic "E:/quartus_prime/calculator/b2seg_bus.bdf" { { 776 1376 1440 824 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst19 " "Block or symbol \"OR2\" of instance \"inst19\" overlaps another block or symbol" {  } { { "b2seg_bus.bdf" "" { Schematic "E:/quartus_prime/calculator/b2seg_bus.bdf" { { 312 1624 1688 360 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "b2seg_bus.bdf" "" { Schematic "E:/quartus_prime/calculator/b2seg_bus.bdf" { { 392 944 992 424 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_4bit_2x1 mx_4bit_2x1:inst16 " "Elaborating entity \"mx_4bit_2x1\" for hierarchy \"mx_4bit_2x1:inst16\"" {  } { { "calculator.bdf" "inst16" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 400 1872 2008 496 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst5 " "Block or symbol \"AND2\" of instance \"inst5\" overlaps another block or symbol" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "E:/quartus_prime/calculator/mx_4bit_2x1.bdf" { { 720 1792 1856 768 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_4 count_4:inst12 " "Elaborating entity \"count_4\" for hierarchy \"count_4:inst12\"" {  } { { "calculator.bdf" "inst12" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 896 1376 1472 992 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_reg_ce four_bit_reg_ce:inst7 " "Elaborating entity \"four_bit_reg_ce\" for hierarchy \"four_bit_reg_ce:inst7\"" {  } { { "calculator.bdf" "inst7" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 296 1264 1392 424 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 four_bit_reg_ce:inst7\|mx_2x1:inst10 " "Elaborating entity \"mx_2x1\" for hierarchy \"four_bit_reg_ce:inst7\|mx_2x1:inst10\"" {  } { { "four_bit_reg_ce.bdf" "inst10" { Schematic "E:/quartus_prime/calculator/four_bit_reg_ce.bdf" { { 432 1256 1368 528 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:inst4 " "Elaborating entity \"trigger\" for hierarchy \"trigger:inst4\"" {  } { { "calculator.bdf" "inst4" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 664 896 992 760 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d2b d2b:inst6 " "Elaborating entity \"d2b\" for hierarchy \"d2b:inst6\"" {  } { { "calculator.bdf" "inst6" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 424 912 1008 680 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Piezo_Module Piezo_Module:inst13 " "Elaborating entity \"Piezo_Module\" for hierarchy \"Piezo_Module:inst13\"" {  } { { "calculator.bdf" "inst13" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 1144 1376 1520 1432 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pnu_clk_div.v 1 1 " "Using design file pnu_clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PNU_CLK_DIV " "Found entity 1: PNU_CLK_DIV" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701944763522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_Module:inst13\|PNU_CLK_DIV:inst6 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_Module:inst13\|PNU_CLK_DIV:inst6\"" {  } { { "Piezo_Module.bdf" "inst6" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { { 1336 1216 1368 1448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 "|calculator|Piezo_Module:inst13|PNU_CLK_DIV:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_Module:inst13\|PNU_CLK_DIV:inst7 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_Module:inst13\|PNU_CLK_DIV:inst7\"" {  } { { "Piezo_Module.bdf" "inst7" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { { 1528 1200 1352 1640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 "|calculator|Piezo_Module:inst13|PNU_CLK_DIV:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_Module:inst13\|PNU_CLK_DIV:inst5 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_Module:inst13\|PNU_CLK_DIV:inst5\"" {  } { { "Piezo_Module.bdf" "inst5" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { { 1136 1200 1352 1248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 "|calculator|Piezo_Module:inst13|PNU_CLK_DIV:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_Module:inst13\|PNU_CLK_DIV:inst1 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_Module:inst13\|PNU_CLK_DIV:inst1\"" {  } { { "Piezo_Module.bdf" "inst1" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { { 2184 1224 1376 2296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 "|calculator|Piezo_Module:inst13|PNU_CLK_DIV:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_Module:inst13\|PNU_CLK_DIV:inst11 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_Module:inst13\|PNU_CLK_DIV:inst11\"" {  } { { "Piezo_Module.bdf" "inst11" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { { 2336 1224 1376 2448 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 "|calculator|Piezo_Module:inst13|PNU_CLK_DIV:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_Module:inst13\|PNU_CLK_DIV:inst9 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_Module:inst13\|PNU_CLK_DIV:inst9\"" {  } { { "Piezo_Module.bdf" "inst9" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { { 1880 1224 1376 1992 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 "|calculator|Piezo_Module:inst13|PNU_CLK_DIV:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_Module:inst13\|PNU_CLK_DIV:inst10 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_Module:inst13\|PNU_CLK_DIV:inst10\"" {  } { { "Piezo_Module.bdf" "inst10" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { { 2040 1224 1376 2152 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 "|calculator|Piezo_Module:inst13|PNU_CLK_DIV:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_Module:inst13\|PNU_CLK_DIV:inst8 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_Module:inst13\|PNU_CLK_DIV:inst8\"" {  } { { "Piezo_Module.bdf" "inst8" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { { 1704 1200 1352 1816 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 "|calculator|Piezo_Module:inst13|PNU_CLK_DIV:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_Module:inst13\|PNU_CLK_DIV:inst " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_Module:inst13\|PNU_CLK_DIV:inst\"" {  } { { "Piezo_Module.bdf" "inst" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { { 360 1200 1352 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 "|calculator|Piezo_Module:inst13|PNU_CLK_DIV:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_Module:inst13\|PNU_CLK_DIV:inst3 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_Module:inst13\|PNU_CLK_DIV:inst3\"" {  } { { "Piezo_Module.bdf" "inst3" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { { 744 1200 1352 856 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 "|calculator|Piezo_Module:inst13|PNU_CLK_DIV:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_Module:inst13\|PNU_CLK_DIV:inst4 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_Module:inst13\|PNU_CLK_DIV:inst4\"" {  } { { "Piezo_Module.bdf" "inst4" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { { 944 1192 1344 1056 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 "|calculator|Piezo_Module:inst13|PNU_CLK_DIV:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_Module:inst13\|PNU_CLK_DIV:inst2 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_Module:inst13\|PNU_CLK_DIV:inst2\"" {  } { { "Piezo_Module.bdf" "inst2" { Schematic "E:/quartus_prime/calculator/Piezo_Module.bdf" { { 520 1200 1352 632 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 "|calculator|Piezo_Module:inst13|PNU_CLK_DIV:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:inst2 " "Elaborating entity \"LED\" for hierarchy \"LED:inst2\"" {  } { { "calculator.bdf" "inst2" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 240 2520 2656 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Password Password:inst3 " "Elaborating entity \"Password\" for hierarchy \"Password:inst3\"" {  } { { "calculator.bdf" "inst3" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 240 2136 2304 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst20 " "Block or symbol \"NOT\" of instance \"inst20\" overlaps another block or symbol" {  } { { "Password.bdf" "" { Schematic "E:/quartus_prime/calculator/Password.bdf" { { 1064 1280 1328 1096 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst1 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst1\"" {  } { { "calculator.bdf" "inst1" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 1024 1032 1184 1136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "E:/quartus_prime/calculator/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701944763537 "|calculator|PNU_CLK_DIV:inst1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701944764116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701944764455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701944764455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "464 " "Implemented 464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701944764504 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701944764504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "422 " "Implemented 422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701944764504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701944764504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701944764515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 19:26:04 2023 " "Processing ended: Thu Dec 07 19:26:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701944764515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701944764515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701944764515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701944764515 ""}
