# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/i2c/microchip,mpfs-i2c.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Microchip MPFS I2C Controller Device Tree Bindings

maintainers:
  - Daire McNamara <daire.mcnamara@microchip.com>

description: |
  This I2C controller is found on the Microchip PolarFire SoC.

allOf:
  - $ref: /schemas/i2c/i2c-controller.yaml#

properties:
  compatible:
    enum:
      - microchip,mpfs-i2c # Microchip PolarFire SoC compatible SoCs
      - microchip,core-i2c # Microchip Fabric based i2c IP core

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    description: Phandle of the clock feeding the I2C controller.
    minItems: 1

  clock-frequency:
    description: |
      Desired I2C bus clock frequency in Hz. As only Standard and Fast
      modes are supported, possible values are 100000 and 400000.
    enum: [100000, 400000]

required:
  - compatible
  - reg
  - interrupts
  - clocks

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/clock/microchip,mpfs-clock.h>
    soc {
        #address-cells = <2>;
        #size-cells = <2>;
        i2c@2010a000 {
            compatible = "microchip,mpfs-i2c";
            reg = <0 0x2010a000 0 0x1000>;
            interrupts = <58>;
            clock-frequency = <100000>;
            clocks = <&clkcfg CLK_I2C0>;
        };
    };
  - |
    #include <dt-bindings/clock/microchip,mpfs-clock.h>
    soc {
        #address-cells = <2>;
        #size-cells = <2>;
        i2c@2010b000 {
            compatible = "microchip,mpfs-i2c";
            reg = <0 0x2010b000 0 0x1000>;
            interrupts = <61>;
            clock-frequency = <100000>;
            clocks = <&clkcfg CLK_I2C1>;
        };
    };
...
