
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     top_impl1.ngd -o top_impl1_map.ncd -pr top_impl1.prf -mp top_impl1.mrp -lpf
     C:/Users/admin/Desktop/new/-FPGA/top-xu-25/impl1/top_impl1.lpf -lpf
     C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.lpf -c 0 -gui -msgset
     C:/Users/admin/Desktop/new/-FPGA/top-xu-25/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  02/25/21  22:27:22

Design Summary
--------------

   Number of registers:    658 out of  4635 (14%)
      PFU registers:          658 out of  4320 (15%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:      1104 out of  2160 (51%)
      SLICEs as Logic/ROM:   1104 out of  2160 (51%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:        262 out of  2160 (12%)
   Number of LUT4s:        2199 out of  4320 (51%)
      Number used as logic LUTs:        1675
      Number used as distributed RAM:     0
      Number used as ripple logic:      524
      Number used as shift registers:     0
   Number of PIO sites used: 17 + 4(JTAG) out of 105 (20%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  4
     Net sys_clk_c: 372 loads, 372 rising, 0 falling (Driver: PIO sys_clk )
     Net clk_1s: 19 loads, 19 rising, 0 falling (Driver: devide_1s/clk_p_29 )
     Net u_DS18B20Z/clk_1mhz: 2 loads, 2 rising, 0 falling (Driver:

                                    Page 1




Design:  top                                           Date:  02/25/21  22:27:22

Design Summary (cont)
---------------------
     u_DS18B20Z/clk_1mhz_112 )
     Net oled1/clk_in_1Hz: 1 loads, 1 rising, 0 falling (Driver:
     oled1/divide_1Hz/clk_p_29 )
   Number of Clock Enables:  82
     Net sys_clk_c_enable_140: 8 loads, 8 LSLICEs
     Net sys_clk_c_enable_58: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_132: 4 loads, 4 LSLICEs
     Net clk_1s: 4 loads, 4 LSLICEs
     Net clk_1s_enable_16: 5 loads, 5 LSLICEs
     Net clk_1s_enable_9: 5 loads, 5 LSLICEs
     Net sys_clk_c_enable_84: 2 loads, 2 LSLICEs
     Net sys_clk_c_enable_27: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_149: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_379: 5 loads, 5 LSLICEs
     Net sys_clk_c_enable_240: 2 loads, 2 LSLICEs
     Net sys_clk_c_enable_30: 2 loads, 2 LSLICEs
     Net sys_clk_c_enable_336: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_380: 3 loads, 3 LSLICEs
     Net sys_clk_c_enable_265: 4 loads, 4 LSLICEs
     Net warning_time_7__N_176: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_278: 1 loads, 1 LSLICEs
     Net key_1/sys_clk_c_enable_234: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_49: 4 loads, 4 LSLICEs
     Net key_2/sys_clk_c_enable_232: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_36: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_347: 9 loads, 9 LSLICEs
     Net m_music_play/sys_clk_c_enable_129: 2 loads, 2 LSLICEs
     Net m_music_play/sys_clk_c_enable_122: 3 loads, 3 LSLICEs
     Net m_music_play/sys_clk_c_enable_372: 9 loads, 9 LSLICEs
     Net m_music_play/sys_clk_c_enable_123: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_124: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_125: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_126: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_127: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_128: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_328: 5 loads, 5 LSLICEs
     Net key_3/sys_clk_c_enable_258: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_136: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_345: 11 loads, 11 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_116: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_31: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_33: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_40: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_91: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_98: 4 loads, 4 LSLICEs
     Net u_DS18B20Z/one_wire_N_672: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_101: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_343: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_115: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_119: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_130: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_131: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_153: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_154: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_274: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_285: 2 loads, 2 LSLICEs

                                    Page 2




Design:  top                                           Date:  02/25/21  22:27:22

Design Summary (cont)
---------------------
     Net u_DS18B20Z/sys_clk_c_enable_282: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_276: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_307: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_331: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_335: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_324: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_304: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_309: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_332: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_317: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_318: 1 loads, 1 LSLICEs
     Net u_uart_send/sys_clk_c_enable_174: 8 loads, 8 LSLICEs
     Net u_uart_send/sys_clk_c_enable_381: 4 loads, 4 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_191: 8 loads, 8 LSLICEs
     Net oled1/sys_clk_c_enable_375: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_204: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_19: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_20: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_378: 34 loads, 34 LSLICEs
     Net oled1/sys_clk_c_enable_142: 2 loads, 2 LSLICEs
     Net oled1/sys_clk_c_enable_303: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_367: 9 loads, 9 LSLICEs
     Net oled1/sys_clk_c_enable_364: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_365: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_366: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_329: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_286: 2 loads, 2 LSLICEs
     Net oled1/sys_clk_c_enable_340: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_370: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_271: 9 loads, 9 LSLICEs
   Number of LSRs:  42
     Net clk_1s: 1 loads, 1 LSLICEs
     Net n8539: 4 loads, 4 LSLICEs
     Net n29421: 4 loads, 4 LSLICEs
     Net sys_rst_n_c: 1 loads, 1 LSLICEs
     Net n38354: 2 loads, 2 LSLICEs
     Net n8535: 4 loads, 4 LSLICEs
     Net warning_time_7__N_176: 5 loads, 5 LSLICEs
     Net n24954: 2 loads, 2 LSLICEs
     Net key_1/key_edge: 10 loads, 10 LSLICEs
     Net n24958: 4 loads, 4 LSLICEs
     Net devide_1s/n20572: 17 loads, 17 LSLICEs
     Net rx_flag: 12 loads, 12 LSLICEs
     Net key_2/key_edge: 10 loads, 10 LSLICEs
     Net m_beep/n3675: 10 loads, 10 LSLICEs
     Net m_music_play/sys_clk_c_enable_347: 9 loads, 9 LSLICEs
     Net m_music_play/n20672: 9 loads, 9 LSLICEs
     Net m_music_play/n20687: 5 loads, 5 LSLICEs
     Net key_3/key_edge: 10 loads, 10 LSLICEs
     Net u_DS18B20Z/n20528: 10 loads, 10 LSLICEs
     Net u_DS18B20Z/n20723: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n20646: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n20630: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/n20588: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/n33299: 2 loads, 2 LSLICEs
     Net u_uart_send/uart_tx_busy: 9 loads, 9 LSLICEs

                                    Page 3




Design:  top                                           Date:  02/25/21  22:27:22

Design Summary (cont)
---------------------
     Net u_uart_send/n20574: 9 loads, 9 LSLICEs
     Net u_uart_send/n29691: 4 loads, 4 LSLICEs
     Net u_uart_recv/uart_data_7__N_1489: 4 loads, 4 LSLICEs
     Net u_uart_recv/n20575: 9 loads, 9 LSLICEs
     Net oled1/n20653: 3 loads, 3 LSLICEs
     Net oled1/n39784: 34 loads, 34 LSLICEs
     Net oled1/n20701: 2 loads, 2 LSLICEs
     Net oled1/n20549: 9 loads, 9 LSLICEs
     Net oled1/n79: 1 loads, 1 LSLICEs
     Net oled1/n29787: 2 loads, 2 LSLICEs
     Net oled1/n20568: 3 loads, 3 LSLICEs
     Net oled1/n28710: 2 loads, 2 LSLICEs
     Net oled1/n20614: 2 loads, 2 LSLICEs
     Net oled1/n20705: 9 loads, 9 LSLICEs
     Net oled1/n20695: 1 loads, 1 LSLICEs
     Net oled1/n20699: 1 loads, 1 LSLICEs
     Net oled1/divide_1Hz/n20581: 17 loads, 17 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n2724: 276 loads
     Net n38339: 276 loads
     Net n2721: 272 loads
     Net n38346: 272 loads
     Net n2720: 142 loads
     Net oled1/cnt_main_3: 90 loads
     Net cnt_main_0: 80 loads
     Net oled1/cnt_main_2: 80 loads
     Net n2722: 75 loads
     Net oled1/state_2: 75 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| sw2                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sw1                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_rst_n           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_clk             | INPUT     | LVCMOS25  |            |

                                    Page 4




Design:  top                                           Date:  02/25/21  22:27:22

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| led                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oled_mosi           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oled_sck            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oled_dc             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oled_cs             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oled_res            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_txd            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| beep                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rxd            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| one_wire            | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| key3                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| key2                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| key1                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i32510 undriven or does not drive anything - clipped.
Signal oled1/rst_n_in_N_1515 was merged into signal sys_rst_n_c
Signal u_uart_recv/n8547 was merged into signal rx_flag
Signal u_uart_recv/n20573 was merged into signal u_uart_recv/uart_data_7__N_1489
     
Signal u_uart_send/n38376 was merged into signal u_uart_send/uart_tx_busy
Signal n10323 was merged into signal u_DS18B20Z/one_wire_N_665
Signal n8533 was merged into signal warning_time_7__N_176
Signal n20600 was merged into signal clk_1s
Signal VCC_net undriven or does not drive anything - clipped.
Signal oled1/divide_1Hz/add_27200_10/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_10/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_12/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_12/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_14/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_14/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_16/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_16/S0 undriven or does not drive anything -

                                    Page 5




Design:  top                                           Date:  02/25/21  22:27:22

Removed logic (cont)
--------------------
     clipped.
Signal oled1/divide_1Hz/add_27200_18/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_18/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_20/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_20/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_22/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_22/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_24/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_24/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_cout/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_cout/CO undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/cnt_p_2987_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal oled1/divide_1Hz/cnt_p_2987_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal oled1/divide_1Hz/cnt_p_2987_add_4_33/S1 undriven or does not drive
     anything - clipped.
Signal oled1/divide_1Hz/cnt_p_2987_add_4_33/CO undriven or does not drive
     anything - clipped.
Signal oled1/divide_1Hz/add_27200_2/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_2/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_2/CI undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_4/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_4/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_6/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_6/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_8/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_27200_8/S0 undriven or does not drive anything -
     clipped.
Signal oled1/add_50_1/S0 undriven or does not drive anything - clipped.
Signal oled1/add_50_1/CI undriven or does not drive anything - clipped.
Signal oled1/add_50_17/S1 undriven or does not drive anything - clipped.
Signal oled1/add_50_17/CO undriven or does not drive anything - clipped.
Signal oled1/add_124_1/S0 undriven or does not drive anything - clipped.
Signal oled1/add_124_1/CI undriven or does not drive anything - clipped.
Signal oled1/add_124_17/S1 undriven or does not drive anything - clipped.
Signal oled1/add_124_17/CO undriven or does not drive anything - clipped.
Signal oled1/num_2988_add_4_1/S0 undriven or does not drive anything - clipped.

                                    Page 6




Design:  top                                           Date:  02/25/21  22:27:22

Removed logic (cont)
--------------------
Signal oled1/num_2988_add_4_1/CI undriven or does not drive anything - clipped.
Signal oled1/num_2988_add_4_9/S1 undriven or does not drive anything - clipped.
Signal oled1/num_2988_add_4_9/CO undriven or does not drive anything - clipped.
Signal oled1/sub_2356_add_2_1/S1 undriven or does not drive anything - clipped.
Signal oled1/sub_2356_add_2_1/S0 undriven or does not drive anything - clipped.
Signal oled1/sub_2356_add_2_1/CI undriven or does not drive anything - clipped.
Signal oled1/sub_2356_add_2_3/S1 undriven or does not drive anything - clipped.
Signal oled1/sub_2356_add_2_3/S0 undriven or does not drive anything - clipped.
Signal oled1/sub_2356_add_2_5/S1 undriven or does not drive anything - clipped.
Signal oled1/sub_2356_add_2_5/S0 undriven or does not drive anything - clipped.
Signal oled1/sub_2356_add_2_7/S1 undriven or does not drive anything - clipped.
Signal oled1/sub_2356_add_2_7/S0 undriven or does not drive anything - clipped.
Signal oled1/sub_2356_add_2_9/S1 undriven or does not drive anything - clipped.
Signal oled1/sub_2356_add_2_9/S0 undriven or does not drive anything - clipped.
Signal oled1/sub_2356_add_2_11/S1 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2356_add_2_11/S0 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2356_add_2_13/S1 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2356_add_2_13/S0 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2356_add_2_15/S1 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2356_add_2_15/S0 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2356_add_2_17/S0 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2356_add_2_17/CO undriven or does not drive anything - clipped.
     
Signal u_uart_recv/clk_cnt_2982_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_2982_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_2982_add_4_17/S1 undriven or does not drive anything
     - clipped.
Signal u_uart_recv/clk_cnt_2982_add_4_17/CO undriven or does not drive anything
     - clipped.
Signal u_uart_send/clk_cnt_2980_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_2980_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_2980_add_4_17/S1 undriven or does not drive anything
     - clipped.
Signal u_uart_send/clk_cnt_2980_add_4_17/CO undriven or does not drive anything
     - clipped.
Signal u_DS18B20Z/add_48_21/S1 undriven or does not drive anything - clipped.
Signal u_DS18B20Z/add_48_21/CO undriven or does not drive anything - clipped.
Signal u_DS18B20Z/sub_2355_add_2_1/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_3/S1 undriven or does not drive anything -
     clipped.

                                    Page 7




Design:  top                                           Date:  02/25/21  22:27:22

Removed logic (cont)
--------------------
Signal u_DS18B20Z/sub_2355_add_2_3/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_5/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_5/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_7/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_7/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_9/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_9/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_11/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_11/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_13/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_13/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_15/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_15/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_17/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_17/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_19/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_19/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_21/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2355_add_2_21/CO undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/add_48_1/S0 undriven or does not drive anything - clipped.
Signal u_DS18B20Z/add_48_1/CI undriven or does not drive anything - clipped.
Signal key_3/cnt_2977_add_4_1/S0 undriven or does not drive anything - clipped.
Signal key_3/cnt_2977_add_4_1/CI undriven or does not drive anything - clipped.
Signal key_3/cnt_2977_add_4_19/S1 undriven or does not drive anything - clipped.
     
Signal key_3/cnt_2977_add_4_19/CO undriven or does not drive anything - clipped.
     
Signal m_music_play/music_cnt_2984_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal m_music_play/music_cnt_2984_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal m_music_play/music_cnt_2984_add_4_9/CO undriven or does not drive
     anything - clipped.
Signal m_music_play/cnt_delay_2985_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal m_music_play/cnt_delay_2985_add_4_1/CI undriven or does not drive
     anything - clipped.

                                    Page 8




Design:  top                                           Date:  02/25/21  22:27:22

Removed logic (cont)
--------------------
Signal m_music_play/cnt_delay_2985_add_4_17/S1 undriven or does not drive
     anything - clipped.
Signal m_music_play/cnt_delay_2985_add_4_17/CO undriven or does not drive
     anything - clipped.
Signal m_music_play/clk_cnt_2986_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal m_music_play/clk_cnt_2986_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal m_music_play/add_114_1/S0 undriven or does not drive anything - clipped.
Signal m_music_play/add_114_1/CI undriven or does not drive anything - clipped.
Signal m_music_play/clk_cnt_2986_add_4_17/S1 undriven or does not drive anything
     - clipped.
Signal m_music_play/clk_cnt_2986_add_4_17/CO undriven or does not drive anything
     - clipped.
Signal m_music_play/add_114_9/S1 undriven or does not drive anything - clipped.
Signal m_music_play/add_114_9/CO undriven or does not drive anything - clipped.
Signal m_music_play/sub_2357_add_2_2/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_2/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_2/CI undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_4/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_4/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_6/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_6/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_8/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_8/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_10/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_10/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_12/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_12/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_14/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2357_add_2_14/CO undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_2983_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_2983_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_2983_add_4_19/S1 undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_2983_add_4_19/CO undriven or does not drive anything -
     clipped.
Signal m_beep/add_1920_19/CO undriven or does not drive anything - clipped.
Signal m_beep/add_1920_1/S0 undriven or does not drive anything - clipped.

                                    Page 9




Design:  top                                           Date:  02/25/21  22:27:22

Removed logic (cont)
--------------------
Signal m_beep/add_1920_1/CI undriven or does not drive anything - clipped.
Signal key_2/cnt_2976_add_4_1/S0 undriven or does not drive anything - clipped.
Signal key_2/cnt_2976_add_4_1/CI undriven or does not drive anything - clipped.
Signal key_2/cnt_2976_add_4_19/S1 undriven or does not drive anything - clipped.
     
Signal key_2/cnt_2976_add_4_19/CO undriven or does not drive anything - clipped.
     
Signal equal_2971_13/S1 undriven or does not drive anything - clipped.
Signal equal_2971_13/S0 undriven or does not drive anything - clipped.
Signal equal_2971_15/S1 undriven or does not drive anything - clipped.
Signal equal_2971_15/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_2/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_2/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_2/CI undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_4/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_4/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_6/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_6/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_8/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_8/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_10/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_10/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_12/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_12/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_14/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_14/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_16/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_16/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_18/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_18/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_20/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_20/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_22/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_22/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_24/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_24/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_27199_cout/S1 undriven or does not drive anything -
     clipped.
Signal devide_1s/add_27199_cout/CO undriven or does not drive anything -
     clipped.
Signal devide_1s/cnt_p_2974_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal devide_1s/cnt_p_2974_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal devide_1s/cnt_p_2974_add_4_33/S1 undriven or does not drive anything -
     clipped.
Signal devide_1s/cnt_p_2974_add_4_33/CO undriven or does not drive anything -
     clipped.
Signal key_1/cnt_2975_add_4_1/S0 undriven or does not drive anything - clipped.
Signal key_1/cnt_2975_add_4_1/CI undriven or does not drive anything - clipped.
Signal key_1/cnt_2975_add_4_19/S1 undriven or does not drive anything - clipped.
     
Signal key_1/cnt_2975_add_4_19/CO undriven or does not drive anything - clipped.
     
Signal add_1909_9/CO undriven or does not drive anything - clipped.
Signal add_1909_1/S1 undriven or does not drive anything - clipped.

                                   Page 10




Design:  top                                           Date:  02/25/21  22:27:22

Removed logic (cont)
--------------------
Signal add_1909_1/S0 undriven or does not drive anything - clipped.
Signal add_1909_1/CI undriven or does not drive anything - clipped.
Signal equal_2971_0/S1 undriven or does not drive anything - clipped.
Signal equal_2971_0/S0 undriven or does not drive anything - clipped.
Signal equal_2971_0/CI undriven or does not drive anything - clipped.
Signal equal_2971_11/S1 undriven or does not drive anything - clipped.
Signal equal_2971_11/S0 undriven or does not drive anything - clipped.
Signal equal_2971_16/S0 undriven or does not drive anything - clipped.
Signal equal_2971_16/CO undriven or does not drive anything - clipped.
Signal add_1900_1/S1 undriven or does not drive anything - clipped.
Signal add_1900_1/S0 undriven or does not drive anything - clipped.
Signal add_1900_1/CI undriven or does not drive anything - clipped.
Signal add_1900_9/CO undriven or does not drive anything - clipped.
Signal add_122_1/S0 undriven or does not drive anything - clipped.
Signal add_122_1/CI undriven or does not drive anything - clipped.
Signal add_122_9/S1 undriven or does not drive anything - clipped.
Signal add_122_9/CO undriven or does not drive anything - clipped.
Signal add_132_1/S0 undriven or does not drive anything - clipped.
Signal add_132_1/CI undriven or does not drive anything - clipped.
Signal add_132_9/S1 undriven or does not drive anything - clipped.
Signal add_132_9/CO undriven or does not drive anything - clipped.
Signal add_133_1/S0 undriven or does not drive anything - clipped.
Signal add_133_1/CI undriven or does not drive anything - clipped.
Signal add_133_9/S1 undriven or does not drive anything - clipped.
Signal add_133_9/CO undriven or does not drive anything - clipped.
Signal add_1918_1/S1 undriven or does not drive anything - clipped.
Signal add_1918_1/S0 undriven or does not drive anything - clipped.
Signal add_1918_1/CI undriven or does not drive anything - clipped.
Signal add_1918_9/CO undriven or does not drive anything - clipped.
Signal add_1882_1/S1 undriven or does not drive anything - clipped.
Signal add_1882_1/S0 undriven or does not drive anything - clipped.
Signal add_1882_1/CI undriven or does not drive anything - clipped.
Signal add_1882_9/CO undriven or does not drive anything - clipped.
Signal add_1891_1/S1 undriven or does not drive anything - clipped.
Signal add_1891_1/S0 undriven or does not drive anything - clipped.
Signal add_1891_1/CI undriven or does not drive anything - clipped.
Signal add_1891_9/CO undriven or does not drive anything - clipped.
Block oled1/divide_1Hz/rst_n_in_I_0_1_lut was optimized away.
Block u_uart_recv/i3220_1_lut was optimized away.
Block u_uart_recv/i15084_1_lut was optimized away.
Block u_uart_send/i15036_1_lut_rep_562 was optimized away.
Block u_DS18B20Z/i4971_1_lut was optimized away.
Block i3194_1_lut was optimized away.
Block devide_1s/i15111_1_lut was optimized away.

     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'sys_rst_n_c'.
        

     GSR Property:

                                   Page 11




Design:  top                                           Date:  02/25/21  22:27:22

GSR Usage (cont)
----------------
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'sys_rst_n_c' via the GSR component.

     Type and number of components of the type: 
   Register = 85 

     Type and instance name of component: 
   Register : uart_send_data_i0_i1
   Register : uart_send_data_i0_i2
   Register : uart_send_data_i0_i7
   Register : uart_send_data_i0_i3
   Register : uart_send_data_i0_i4
   Register : uart_send_data_i0_i5
   Register : uart_send_data_i0_i6
   Register : uart_send_data_i0_i0
   Register : m_music_play/cnt_delay_2985__i2
   Register : m_music_play/cnt_delay_2985__i3
   Register : m_music_play/music_tone__i1
   Register : m_music_play/state_back_i0_i0
   Register : m_music_play/cnt_delay_2985__i4
   Register : m_music_play/cnt_delay_2985__i5
   Register : m_music_play/cnt_delay_2985__i6
   Register : m_music_play/cnt_delay_2985__i7
   Register : m_music_play/cnt_delay_2985__i8
   Register : m_music_play/music_tone__i5
   Register : m_music_play/cnt_delay_2985__i9
   Register : m_music_play/cnt_delay_2985__i10
   Register : m_music_play/music_tone__i4
   Register : m_music_play/music_tone__i3
   Register : m_music_play/music_tone__i2
   Register : m_music_play/cnt_delay_2985__i11
   Register : m_music_play/cnt_delay_2985__i12
   Register : m_music_play/cnt_delay_2985__i13
   Register : m_music_play/cnt_delay_2985__i14
   Register : m_music_play/cnt_delay_2985__i15
   Register : m_music_play/clk_cnt_2986__i1
   Register : m_music_play/clk_cnt_2986__i2
   Register : m_music_play/clk_cnt_2986__i3
   Register : m_music_play/clk_cnt_2986__i4
   Register : m_music_play/clk_cnt_2986__i5
   Register : m_music_play/clk_cnt_2986__i6
   Register : m_music_play/clk_cnt_2986__i7
   Register : m_music_play/clk_cnt_2986__i8
   Register : m_music_play/music_cnt_2984__i1
   Register : m_music_play/music_cnt_2984__i2
   Register : m_music_play/music_cnt_2984__i3
   Register : m_music_play/clk_cnt_2986__i9
   Register : m_music_play/music_cnt_2984__i4

                                   Page 12




Design:  top                                           Date:  02/25/21  22:27:22

GSR Usage (cont)
----------------
   Register : m_music_play/music_cnt_2984__i5
   Register : m_music_play/clk_cnt_2986__i10
   Register : m_music_play/clk_cnt_2986__i0
   Register : m_music_play/cnt_delay_2985__i0
   Register : m_music_play/music_cnt_2984__i6
   Register : m_music_play/music_cnt_2984__i7
   Register : m_music_play/clk_cnt_2986__i11
   Register : m_music_play/music_cnt_2984__i0
   Register : m_music_play/clk_cnt_2986__i12
   Register : m_music_play/music_cnt_2984__i8
   Register : m_music_play/cnt_delay_2985__i1
   Register : m_music_play/clk_cnt_2986__i13
   Register : m_music_play/clk_cnt_2986__i14
   Register : m_music_play/clk_cnt_2986__i15
   Register : u_DS18B20Z/num_delay_i0_i12
   Register : u_DS18B20Z/num_delay_i0_i8
   Register : u_DS18B20Z/num_delay_i0_i5
   Register : u_DS18B20Z/data_wr_i0_i7
   Register : u_DS18B20Z/data_wr_i0_i6
   Register : u_DS18B20Z/data_wr_i0_i1
   Register : u_DS18B20Z/data_out_i0_i10
   Register : u_DS18B20Z/data_out_i0_i9
   Register : u_DS18B20Z/data_out_i0_i8
   Register : u_DS18B20Z/data_out_i0_i7
   Register : u_DS18B20Z/data_out_i0_i6
   Register : u_DS18B20Z/data_out_i0_i5
   Register : u_DS18B20Z/data_out_i0_i4
   Register : u_DS18B20Z/data_wr_buffer_i0_i7
   Register : u_DS18B20Z/data_wr_buffer_i0_i6
   Register : u_DS18B20Z/data_wr_buffer_i0_i4
   Register : u_DS18B20Z/temperature_buffer_i0_i1
   Register : u_DS18B20Z/temperature_buffer_i0_i2
   Register : u_DS18B20Z/temperature_buffer_i0_i4
   Register : u_DS18B20Z/temperature_buffer_i0_i5
   Register : u_DS18B20Z/temperature_buffer_i0_i6
   Register : u_DS18B20Z/temperature_buffer_i0_i7
   Register : u_DS18B20Z/num_delay_i0_i1
   Register : u_DS18B20Z/num_delay_i0_i2
   Register : u_DS18B20Z/num_delay_i0_i3
   Register : u_DS18B20Z/num_delay_i0_i4
   Register : u_DS18B20Z/num_delay_i0_i6
   Register : u_DS18B20Z/temperature_buffer_i0_i0
   Register : u_DS18B20Z/num_delay_i0_i0
   Register : oled1/flash_bit_314

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'sys_rst_n_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 410 


                                   Page 13




Design:  top                                           Date:  02/25/21  22:27:22

GSR Usage (cont)
----------------
     Type and instance name of component: 
   Register : warning_time__i0
   Register : warning_time__i7
   Register : warning_time__i6
   Register : warning_time__i5
   Register : warning_time__i4
   Register : warning_time__i3
   Register : warning_time__i2
   Register : warning_time__i1
   Register : min_warning__i7
   Register : min_warning__i6
   Register : min_warning__i5
   Register : min_warning__i4
   Register : min_warning__i3
   Register : min_warning__i1
   Register : hour_warning__i7
   Register : hour_warning__i6
   Register : hour_warning__i5
   Register : hour_warning__i4
   Register : hour_warning__i3
   Register : hour_warning__i2
   Register : hour_warning__i1
   Register : key_mode_2973__i1
   Register : key_mode_2973__i2
   Register : hour_warning__i0
   Register : key_1/cnt_2975__i0
   Register : key_1/cnt_2975__i17
   Register : key_1/cnt_2975__i16
   Register : key_1/cnt_2975__i15
   Register : key_1/cnt_2975__i14
   Register : key_1/cnt_2975__i13
   Register : key_1/cnt_2975__i12
   Register : key_1/cnt_2975__i11
   Register : key_1/cnt_2975__i10
   Register : key_1/cnt_2975__i9
   Register : key_1/cnt_2975__i8
   Register : key_1/cnt_2975__i7
   Register : key_1/cnt_2975__i6
   Register : key_1/cnt_2975__i5
   Register : key_1/cnt_2975__i4
   Register : key_1/cnt_2975__i3
   Register : key_1/cnt_2975__i2
   Register : key_1/cnt_2975__i1
   Register : devide_1s/cnt_p_2974__i31
   Register : devide_1s/cnt_p_2974__i30
   Register : devide_1s/cnt_p_2974__i29
   Register : devide_1s/cnt_p_2974__i28
   Register : devide_1s/cnt_p_2974__i27
   Register : devide_1s/cnt_p_2974__i26
   Register : devide_1s/cnt_p_2974__i25
   Register : devide_1s/cnt_p_2974__i24
   Register : devide_1s/cnt_p_2974__i23
   Register : devide_1s/cnt_p_2974__i22
   Register : devide_1s/cnt_p_2974__i21
   Register : devide_1s/cnt_p_2974__i20
   Register : devide_1s/cnt_p_2974__i19

                                   Page 14




Design:  top                                           Date:  02/25/21  22:27:22

GSR Usage (cont)
----------------
   Register : devide_1s/cnt_p_2974__i18
   Register : devide_1s/cnt_p_2974__i17
   Register : devide_1s/cnt_p_2974__i16
   Register : devide_1s/cnt_p_2974__i15
   Register : devide_1s/cnt_p_2974__i14
   Register : devide_1s/cnt_p_2974__i13
   Register : devide_1s/cnt_p_2974__i12
   Register : devide_1s/cnt_p_2974__i11
   Register : devide_1s/cnt_p_2974__i10
   Register : devide_1s/cnt_p_2974__i9
   Register : devide_1s/cnt_p_2974__i8
   Register : devide_1s/cnt_p_2974__i7
   Register : devide_1s/cnt_p_2974__i6
   Register : devide_1s/cnt_p_2974__i5
   Register : devide_1s/cnt_p_2974__i4
   Register : devide_1s/cnt_p_2974__i3
   Register : devide_1s/cnt_p_2974__i2
   Register : devide_1s/cnt_p_2974__i1
   Register : devide_1s/cnt_p_2974__i0
   Register : uart_en_188
   Register : hour_i1
   Register : key_2/cnt_2976__i0
   Register : key_2/cnt_2976__i17
   Register : key_2/cnt_2976__i16
   Register : key_2/cnt_2976__i15
   Register : key_2/cnt_2976__i14
   Register : key_2/cnt_2976__i13
   Register : key_2/cnt_2976__i12
   Register : key_2/cnt_2976__i11
   Register : key_2/cnt_2976__i10
   Register : key_2/cnt_2976__i9
   Register : key_2/cnt_2976__i8
   Register : key_2/cnt_2976__i7
   Register : key_2/cnt_2976__i6
   Register : key_2/cnt_2976__i5
   Register : key_2/cnt_2976__i4
   Register : key_2/cnt_2976__i3
   Register : key_2/cnt_2976__i2
   Register : key_2/cnt_2976__i1
   Register : hour_i2
   Register : hour_i3
   Register : hour_i4
   Register : hour_i5
   Register : hour_i6
   Register : hour_i7
   Register : m_beep/time_cnt_2983__i0
   Register : m_beep/time_cnt_2983__i17
   Register : m_beep/time_cnt_2983__i16
   Register : m_beep/time_cnt_2983__i15
   Register : m_beep/time_cnt_2983__i14
   Register : m_beep/time_cnt_2983__i13
   Register : m_beep/time_cnt_2983__i12
   Register : m_beep/time_cnt_2983__i11
   Register : m_beep/time_cnt_2983__i10
   Register : m_beep/time_cnt_2983__i9
   Register : m_beep/time_cnt_2983__i8

                                   Page 15




Design:  top                                           Date:  02/25/21  22:27:22

GSR Usage (cont)
----------------
   Register : m_beep/time_cnt_2983__i7
   Register : m_beep/time_cnt_2983__i6
   Register : m_beep/time_cnt_2983__i5
   Register : m_beep/time_cnt_2983__i4
   Register : m_beep/time_cnt_2983__i3
   Register : m_beep/time_cnt_2983__i2
   Register : m_beep/time_cnt_2983__i1
   Register : key_mode_2973__i0
   Register : key_3/cnt_2977__i0
   Register : key_3/cnt_2977__i17
   Register : key_3/cnt_2977__i16
   Register : key_3/cnt_2977__i15
   Register : key_3/cnt_2977__i14
   Register : key_3/cnt_2977__i13
   Register : key_3/cnt_2977__i12
   Register : key_3/cnt_2977__i11
   Register : key_3/cnt_2977__i10
   Register : key_3/cnt_2977__i9
   Register : key_3/cnt_2977__i8
   Register : key_3/cnt_2977__i7
   Register : key_3/cnt_2977__i6
   Register : key_3/cnt_2977__i5
   Register : key_3/cnt_2977__i4
   Register : key_3/cnt_2977__i3
   Register : key_3/cnt_2977__i2
   Register : key_3/cnt_2977__i1
   Register : u_DS18B20Z/cnt_1mhz_2978__i0
   Register : u_DS18B20Z/cnt_main_i0_i1
   Register : u_DS18B20Z/cnt_main_i0_i2
   Register : u_DS18B20Z/cnt_main_i0_i3
   Register : u_DS18B20Z/cnt_1mhz_2978__i2
   Register : u_DS18B20Z/cnt_1mhz_2978__i1
   Register : u_DS18B20Z/cnt_read_i0_i1
   Register : u_DS18B20Z/cnt_read_i0_i2
   Register : u_DS18B20Z/cnt_read_i0_i3
   Register : u_DS18B20Z/cnt_read_i0_i4
   Register : u_DS18B20Z/cnt_read_i0_i5
   Register : u_DS18B20Z/cnt_delay_i0_i1
   Register : u_DS18B20Z/cnt_delay_i0_i2
   Register : u_DS18B20Z/cnt_delay_i0_i3
   Register : u_DS18B20Z/cnt_delay_i0_i4
   Register : u_DS18B20Z/cnt_init_i0_i2
   Register : u_DS18B20Z/cnt_init_i0_i1
   Register : u_DS18B20Z/cnt_init_i0_i0
   Register : u_DS18B20Z/cnt_delay_i0_i5
   Register : u_DS18B20Z/cnt_delay_i0_i6
   Register : u_DS18B20Z/cnt_delay_i0_i7
   Register : u_DS18B20Z/cnt_delay_i0_i8
   Register : u_DS18B20Z/cnt_read_i0_i0
   Register : u_DS18B20Z/cnt_delay_i0_i9
   Register : u_DS18B20Z/cnt_delay_i0_i10
   Register : u_DS18B20Z/cnt_delay_i0_i11
   Register : u_DS18B20Z/cnt_delay_i0_i12
   Register : u_DS18B20Z/cnt_delay_i0_i13
   Register : u_DS18B20Z/cnt_write_i0_i1
   Register : u_DS18B20Z/cnt_write_i0_i2

                                   Page 16




Design:  top                                           Date:  02/25/21  22:27:22

GSR Usage (cont)
----------------
   Register : u_DS18B20Z/cnt_write_i0_i3
   Register : u_DS18B20Z/cnt_write_i0_i4
   Register : u_DS18B20Z/cnt_write_i0_i5
   Register : u_DS18B20Z/cnt_delay_i0_i14
   Register : u_DS18B20Z/cnt_delay_i0_i15
   Register : u_DS18B20Z/cnt_delay_i0_i16
   Register : u_DS18B20Z/cnt_delay_i0_i17
   Register : u_DS18B20Z/cnt_delay_i0_i18
   Register : u_DS18B20Z/cnt_write_i0_i0
   Register : u_DS18B20Z/cnt_main_i0_i0
   Register : u_DS18B20Z/cnt_delay_i0_i19
   Register : u_uart_send/tx_cnt_FSM_i0
   Register : u_uart_send/clk_cnt_2980__i15
   Register : u_uart_send/clk_cnt_2980__i14
   Register : u_uart_send/clk_cnt_2980__i13
   Register : u_uart_send/clk_cnt_2980__i12
   Register : u_uart_send/clk_cnt_2980__i11
   Register : u_uart_send/clk_cnt_2980__i10
   Register : u_uart_send/clk_cnt_2980__i9
   Register : u_uart_send/clk_cnt_2980__i8
   Register : u_uart_send/clk_cnt_2980__i7
   Register : u_uart_send/clk_cnt_2980__i6
   Register : u_uart_send/clk_cnt_2980__i5
   Register : u_uart_send/clk_cnt_2980__i4
   Register : u_uart_send/clk_cnt_2980__i3
   Register : u_uart_send/clk_cnt_2980__i2
   Register : u_uart_send/clk_cnt_2980__i1
   Register : u_uart_send/tx_cnt_FSM_i1
   Register : u_uart_send/tx_cnt_FSM_i2
   Register : u_uart_send/tx_cnt_FSM_i3
   Register : u_uart_send/tx_cnt_FSM_i4
   Register : u_uart_send/tx_cnt_FSM_i5
   Register : u_uart_send/tx_cnt_FSM_i6
   Register : u_uart_send/tx_cnt_FSM_i7
   Register : u_uart_send/tx_cnt_FSM_i8
   Register : u_uart_send/tx_cnt_FSM_i9
   Register : u_uart_send/tx_cnt_FSM_i10
   Register : u_uart_send/tx_cnt_FSM_i11
   Register : u_uart_send/tx_cnt_FSM_i12
   Register : u_uart_send/tx_cnt_FSM_i13
   Register : u_uart_send/tx_cnt_FSM_i14
   Register : u_uart_send/tx_cnt_FSM_i15
   Register : u_uart_send/tx_data_i1
   Register : u_uart_send/tx_data_i2
   Register : u_uart_send/tx_data_i3
   Register : u_uart_send/tx_data_i4
   Register : u_uart_send/tx_data_i5
   Register : u_uart_send/tx_data_i6
   Register : u_uart_send/tx_data_i7
   Register : u_uart_send/clk_cnt_2980__i0
   Register : u_uart_send/uart_txd_47
   Register : u_uart_send/tx_data_i0
   Register : u_uart_recv/rxdata__i0
   Register : u_uart_recv/rxdata__i7
   Register : u_uart_recv/rxdata__i6
   Register : u_uart_recv/rxdata__i5

                                   Page 17




Design:  top                                           Date:  02/25/21  22:27:22

GSR Usage (cont)
----------------
   Register : u_uart_recv/rxdata__i4
   Register : u_uart_recv/rxdata__i3
   Register : u_uart_recv/rxdata__i2
   Register : u_uart_recv/rxdata__i1
   Register : u_uart_recv/rx_cnt_FSM_i0
   Register : u_uart_recv/clk_cnt_2982__i15
   Register : u_uart_recv/clk_cnt_2982__i14
   Register : u_uart_recv/clk_cnt_2982__i13
   Register : u_uart_recv/clk_cnt_2982__i12
   Register : u_uart_recv/clk_cnt_2982__i11
   Register : u_uart_recv/clk_cnt_2982__i10
   Register : u_uart_recv/clk_cnt_2982__i9
   Register : u_uart_recv/clk_cnt_2982__i8
   Register : u_uart_recv/clk_cnt_2982__i7
   Register : u_uart_recv/clk_cnt_2982__i6
   Register : u_uart_recv/clk_cnt_2982__i5
   Register : u_uart_recv/clk_cnt_2982__i4
   Register : u_uart_recv/clk_cnt_2982__i3
   Register : u_uart_recv/clk_cnt_2982__i2
   Register : u_uart_recv/clk_cnt_2982__i1
   Register : u_uart_recv/uart_data__i7
   Register : u_uart_recv/uart_data__i6
   Register : u_uart_recv/uart_data__i5
   Register : u_uart_recv/uart_data__i4
   Register : u_uart_recv/uart_data__i3
   Register : u_uart_recv/uart_data__i2
   Register : u_uart_recv/uart_data__i1
   Register : u_uart_recv/rx_cnt_FSM_i1
   Register : u_uart_recv/rx_cnt_FSM_i2
   Register : u_uart_recv/rx_cnt_FSM_i3
   Register : u_uart_recv/rx_cnt_FSM_i4
   Register : u_uart_recv/rx_cnt_FSM_i5
   Register : u_uart_recv/rx_cnt_FSM_i6
   Register : u_uart_recv/rx_cnt_FSM_i7
   Register : u_uart_recv/rx_cnt_FSM_i8
   Register : u_uart_recv/rx_cnt_FSM_i9
   Register : u_uart_recv/rx_cnt_FSM_i10
   Register : u_uart_recv/rx_cnt_FSM_i11
   Register : u_uart_recv/rx_cnt_FSM_i12
   Register : u_uart_recv/rx_cnt_FSM_i13
   Register : u_uart_recv/rx_cnt_FSM_i14
   Register : u_uart_recv/rx_cnt_FSM_i15
   Register : u_uart_recv/clk_cnt_2982__i0
   Register : u_uart_recv/uart_data__i0
   Register : oled1/num_2988__i3
   Register : oled1/num_2988__i4
   Register : oled1/num_2988__i5
   Register : oled1/num_2988__i6
   Register : oled1/char_i0_i45
   Register : oled1/char_i0_i38
   Register : oled1/char_i0_i37
   Register : oled1/char_i0_i36
   Register : oled1/char_i0_i34
   Register : oled1/cnt_delay_i0_i13
   Register : oled1/char_i0_i30
   Register : oled1/char_i0_i29

                                   Page 18




Design:  top                                           Date:  02/25/21  22:27:22

GSR Usage (cont)
----------------
   Register : oled1/char_i0_i28
   Register : oled1/char_i0_i27
   Register : oled1/char_i0_i26
   Register : oled1/char_i0_i24
   Register : oled1/cnt_delay_i0_i0
   Register : oled1/cnt_delay_i0_i14
   Register : oled1/char_i0_i22
   Register : oled1/cnt_delay_i0_i15
   Register : oled1/cnt_main_i0_i1
   Register : oled1/cnt_main_i0_i2
   Register : oled1/cnt_main_i0_i3
   Register : oled1/cnt_main_i0_i4
   Register : oled1/cnt_write_i0_i0
   Register : oled1/char_i0_i21
   Register : oled1/cnt_init_i0_i1
   Register : oled1/char_i0_i19
   Register : oled1/char_i0_i18
   Register : oled1/char_i0_i16
   Register : oled1/cnt_init_i0_i2
   Register : oled1/cnt_init_i0_i3
   Register : oled1/cnt_init_i0_i4
   Register : oled1/char_i0_i14
   Register : oled1/char_i0_i13
   Register : oled1/char_i0_i11
   Register : oled1/char_i0_i10
   Register : oled1/char_i0_i8
   Register : oled1/char_i0_i5
   Register : oled1/char_i0_i4
   Register : oled1/char_i0_i3
   Register : oled1/char_i0_i2
   Register : oled1/cnt_scan_i0_i1
   Register : oled1/cnt_scan_i0_i2
   Register : oled1/char_i0_i1
   Register : oled1/cnt_scan_i0_i3
   Register : oled1/char_i0_i0
   Register : oled1/x_ph_i0_i4
   Register : oled1/x_ph_i0_i2
   Register : oled1/x_ph_i0_i0
   Register : oled1/x_ph_i0_i1
   Register : oled1/cnt_i0_i15
   Register : oled1/cnt_i0_i14
   Register : oled1/cnt_i0_i13
   Register : oled1/cnt_i0_i12
   Register : oled1/cnt_i0_i0
   Register : oled1/cnt_i0_i11
   Register : oled1/cnt_i0_i10
   Register : oled1/cnt_i0_i9
   Register : oled1/cnt_i0_i8
   Register : oled1/cnt_i0_i7
   Register : oled1/cnt_i0_i6
   Register : oled1/cnt_i0_i5
   Register : oled1/cnt_i0_i4
   Register : oled1/cnt_i0_i3
   Register : oled1/cnt_i0_i2
   Register : oled1/cnt_i0_i1
   Register : oled1/y_p_i0_i0

                                   Page 19




Design:  top                                           Date:  02/25/21  22:27:22

GSR Usage (cont)
----------------
   Register : oled1/y_p_i0_i7
   Register : oled1/y_p_i0_i5
   Register : oled1/y_p_i0_i4
   Register : oled1/y_p_i0_i1
   Register : oled1/state_i0_i5
   Register : oled1/x_pl_i0_i3
   Register : oled1/state_i0_i4
   Register : oled1/state_i0_i3
   Register : oled1/state_i0_i2
   Register : oled1/cnt_main_i0_i0
   Register : oled1/cnt_write_i0_i1
   Register : oled1/cnt_write_i0_i2
   Register : oled1/cnt_write_i0_i3
   Register : oled1/cnt_write_i0_i4
   Register : oled1/cnt_delay_i0_i1
   Register : oled1/cnt_delay_i0_i2
   Register : oled1/cnt_delay_i0_i3
   Register : oled1/cnt_delay_i0_i4
   Register : oled1/char_i0_i165
   Register : oled1/char_i0_i157
   Register : oled1/cnt_delay_i0_i5
   Register : oled1/char_i0_i149
   Register : oled1/char_i0_i141
   Register : oled1/char_i0_i133
   Register : oled1/cnt_delay_i0_i6
   Register : oled1/cnt_delay_i0_i7
   Register : oled1/char_i0_i125
   Register : oled1/char_i0_i117
   Register : oled1/cnt_delay_i0_i8
   Register : oled1/char_i0_i109
   Register : oled1/cnt_delay_i0_i9
   Register : oled1/cnt_delay_i0_i10
   Register : oled1/cnt_delay_i0_i11
   Register : oled1/cnt_delay_i0_i12
   Register : oled1/char_i0_i101
   Register : oled1/char_i0_i93
   Register : oled1/cnt_scan_i0_i0
   Register : oled1/char_i0_i85
   Register : oled1/char_i0_i77
   Register : oled1/num_2988__i1
   Register : oled1/char_i0_i69
   Register : oled1/char_i0_i61
   Register : oled1/char_i0_i53
   Register : oled1/divide_1Hz/cnt_p_2987__i31
   Register : oled1/divide_1Hz/cnt_p_2987__i30
   Register : oled1/divide_1Hz/cnt_p_2987__i29
   Register : oled1/divide_1Hz/cnt_p_2987__i28
   Register : oled1/divide_1Hz/cnt_p_2987__i27
   Register : oled1/divide_1Hz/cnt_p_2987__i26
   Register : oled1/divide_1Hz/cnt_p_2987__i25
   Register : oled1/divide_1Hz/cnt_p_2987__i24
   Register : oled1/divide_1Hz/cnt_p_2987__i23
   Register : oled1/divide_1Hz/cnt_p_2987__i22
   Register : oled1/divide_1Hz/cnt_p_2987__i21
   Register : oled1/divide_1Hz/cnt_p_2987__i20
   Register : oled1/divide_1Hz/cnt_p_2987__i19

                                   Page 20




Design:  top                                           Date:  02/25/21  22:27:22

GSR Usage (cont)
----------------
   Register : oled1/divide_1Hz/cnt_p_2987__i18
   Register : oled1/divide_1Hz/cnt_p_2987__i17
   Register : oled1/divide_1Hz/cnt_p_2987__i16
   Register : oled1/divide_1Hz/cnt_p_2987__i15
   Register : oled1/divide_1Hz/cnt_p_2987__i14
   Register : oled1/divide_1Hz/cnt_p_2987__i13
   Register : oled1/divide_1Hz/cnt_p_2987__i12
   Register : oled1/divide_1Hz/cnt_p_2987__i11
   Register : oled1/divide_1Hz/cnt_p_2987__i10
   Register : oled1/divide_1Hz/cnt_p_2987__i9
   Register : oled1/divide_1Hz/cnt_p_2987__i8
   Register : oled1/divide_1Hz/cnt_p_2987__i7
   Register : oled1/divide_1Hz/cnt_p_2987__i6
   Register : oled1/divide_1Hz/cnt_p_2987__i5
   Register : oled1/divide_1Hz/cnt_p_2987__i4
   Register : oled1/divide_1Hz/cnt_p_2987__i3
   Register : oled1/divide_1Hz/cnt_p_2987__i2
   Register : oled1/divide_1Hz/cnt_p_2987__i1
   Register : oled1/divide_1Hz/cnt_p_2987__i0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 2 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 64 MB
        






























                                   Page 21


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
