// Seed: 731357694
module module_0 (
    input tri1 id_0,
    input wand id_1,
    output tri id_2,
    input wor id_3,
    output wor id_4,
    input supply1 id_5
    , id_7
);
  wire id_8;
  assign module_1.id_9 = 0;
endmodule
module module_0 (
    input wor id_0,
    input uwire id_1,
    output supply1 id_2,
    input wand id_3,
    input tri id_4,
    input wire id_5,
    input wire module_1,
    output logic id_7,
    input wor id_8,
    output wire id_9,
    input supply0 id_10,
    input tri0 id_11,
    output tri1 id_12,
    input uwire id_13,
    input wire id_14
);
  assign id_12 = id_13 ? -1 < 1 : 1'b0 ? id_5 : -1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_11,
      id_9,
      id_8
  );
  wire id_16;
  always @(-1 or posedge id_6) id_7 = id_4;
endmodule
