// Seed: 2248853633
module module_0;
  assign id_1 = 1'h0;
  assign id_1 = 1 & 1;
  wire id_3 = id_2;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  `define pp_4 0
  module_0();
  assign `pp_4 = 1;
  assign id_3  = `pp_4 <-> id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always #1 begin
    id_3 <= 1;
  end
  real id_8;
  module_0();
  wire id_9;
endmodule
