0.7
2020.1
May 27 2020
20:09:33
D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.sim/sim_1/impl/timing/xsim/tb_datapath_1_time_impl.v,1607614855,verilog,,D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sim_1/new/tb_datapath_1.v,,ALU_1;RAM32M_HD1;RAM32M_HD10;RAM32M_HD11;RAM32M_HD2;RAM32M_HD3;RAM32M_HD4;RAM32M_HD5;RAM32M_HD6;RAM32M_HD7;RAM32M_HD8;RAM32M_HD9;RAM32M_UNIQ_BASE_;blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_4;blk_mem_gen_0_blk_mem_gen_v8_4_4_synth;cpu_clk;cpu_clk_cpu_clk_clk_wiz;data_ram;data_ram_blk_mem_gen_generic_cstr;data_ram_blk_mem_gen_prim_width;data_ram_blk_mem_gen_prim_wrapper_init;data_ram_blk_mem_gen_top;data_ram_blk_mem_gen_v8_4_4;data_ram_blk_mem_gen_v8_4_4_synth;datapath_1;glbl;pc_1;reg_files_1,,,../../../../../mycpu_design.srcs/sources_1/ip/cpu_clk,,,,,
D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sim_1/new/tb_datapath_1.v,1606564758,verilog,,,,tb_datapath_1,,,,,,,,
