module demux_1x4(sel,data,a,b,c,d);
input [1:0]sel;
input data;
output reg a,b,c,d;

@always( data or sel)
begin
case(sel)
2'b00: begin
a = data;b = 0;c=0;d=0;
end
2'b00: begin
a = 0;b = data;c=0;d=0;
end
2'b00: begin
a = 0;b = 0;c=data;d=0;
end
2'b00: begin
a = 0;b = 0;c=0;d=data;
end
endcase
end
endmodule

