{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703165087128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703165087128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 14:24:46 2023 " "Processing started: Thu Dec 21 14:24:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703165087128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165087128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto3 -c proyecto3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto3 -c proyecto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165087128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703165087869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703165087870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registro_ex_mem " "Found entity 1: registro_ex_mem" {  } { { "registro_ex_mem.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/registro_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registro_mem_wb " "Found entity 1: registro_mem_wb" {  } { { "registro_mem_wb.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/registro_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registro_if_id " "Found entity 1: registro_if_id" {  } { { "registro_if_id.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/registro_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registros.sv 1 1 " "Found 1 design units, including 1 entities, in source file banco_registros.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_registros " "Found entity 1: Banco_registros" {  } { { "Banco_registros.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/Banco_registros.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_CONTROL alu_control fase1.sv(10) " "Verilog HDL Declaration information at fase1.sv(10): object \"ALU_CONTROL\" differs only in case from object \"alu_control\" in the same scope" {  } { { "fase1.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703165099692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase1.sv 1 1 " "Found 1 design units, including 1 entities, in source file fase1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fase1 " "Found entity 1: fase1" {  } { { "fase1.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/mux1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador1 " "Found entity 1: sumador1" {  } { { "sumador1.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/sumador1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador2 " "Found entity 1: sumador2" {  } { { "sumador2.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/sumador2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROL " "Found entity 1: ALU_CONTROL" {  } { { "ALU_CONTROL.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/ALU_CONTROL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puerta_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file puerta_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PUERTA_AND " "Found entity 1: PUERTA_AND" {  } { { "PUERTA_AND.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/PUERTA_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro.sv 1 1 " "Found 1 design units, including 1 entities, in source file micro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro " "Found entity 1: micro" {  } { { "micro.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/micro.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registro_id_ex " "Found entity 1: registro_id_ex" {  } { { "registro_id_ex.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/registro_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703165099735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165099735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro " "Elaborating entity \"micro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703165099795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fase1 fase1:duv " "Elaborating entity \"fase1\" for hierarchy \"fase1:duv\"" {  } { { "micro.sv" "duv" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/micro.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165099827 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MEM_READ fase1.sv(5) " "Output port \"MEM_READ\" at fase1.sv(5) has no driver" {  } { { "fase1.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703165099838 "|micro|fase1:duv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_if_id fase1:duv\|registro_if_id:IF_ID " "Elaborating entity \"registro_if_id\" for hierarchy \"fase1:duv\|registro_if_id:IF_ID\"" {  } { { "fase1.sv" "IF_ID" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165099864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_id_ex fase1:duv\|registro_id_ex:ID_EX " "Elaborating entity \"registro_id_ex\" for hierarchy \"fase1:duv\|registro_id_ex:ID_EX\"" {  } { { "fase1.sv" "ID_EX" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165099881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_ex_mem fase1:duv\|registro_ex_mem:EX_MEM " "Elaborating entity \"registro_ex_mem\" for hierarchy \"fase1:duv\|registro_ex_mem:EX_MEM\"" {  } { { "fase1.sv" "EX_MEM" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165099899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_mem_wb fase1:duv\|registro_mem_wb:MEM_WB " "Elaborating entity \"registro_mem_wb\" for hierarchy \"fase1:duv\|registro_mem_wb:MEM_WB\"" {  } { { "fase1.sv" "MEM_WB" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165099915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_registros fase1:duv\|Banco_registros:banco_registros " "Elaborating entity \"Banco_registros\" for hierarchy \"fase1:duv\|Banco_registros:banco_registros\"" {  } { { "fase1.sv" "banco_registros" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165099926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU fase1:duv\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"fase1:duv\|ALU:alu\"" {  } { { "fase1.sv" "alu" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control fase1:duv\|Control:control " "Elaborating entity \"Control\" for hierarchy \"fase1:duv\|Control:control\"" {  } { { "fase1.sv" "control" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CONTROL fase1:duv\|ALU_CONTROL:alu_control " "Elaborating entity \"ALU_CONTROL\" for hierarchy \"fase1:duv\|ALU_CONTROL:alu_control\"" {  } { { "fase1.sv" "alu_control" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100077 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU_CONTROL.sv(40) " "Verilog HDL Case Statement warning at ALU_CONTROL.sv(40): case item expression never matches the case expression" {  } { { "ALU_CONTROL.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/ALU_CONTROL.sv" 40 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703165100077 "|micro|fase1:duv|ALU_CONTROL:alu_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "concatenacion ALU_CONTROL.sv(9) " "Verilog HDL Always Construct warning at ALU_CONTROL.sv(9): inferring latch(es) for variable \"concatenacion\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_CONTROL.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/ALU_CONTROL.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703165100077 "|micro|fase1:duv|ALU_CONTROL:alu_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen fase1:duv\|ImmGen:immgen " "Elaborating entity \"ImmGen\" for hierarchy \"fase1:duv\|ImmGen:immgen\"" {  } { { "fase1.sv" "immgen" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100092 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ImmGen.sv(16) " "Verilog HDL Case Statement warning at ImmGen.sv(16): case item expression covers a value already covered by a previous case item" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/ImmGen.sv" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1703165100092 "|micro|fase1:duv|ImmGen:immgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 fase1:duv\|mux1:multiplexorREGISTROS " "Elaborating entity \"mux1\" for hierarchy \"fase1:duv\|mux1:multiplexorREGISTROS\"" {  } { { "fase1.sv" "multiplexorREGISTROS" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 fase1:duv\|mux2:multiplexor2 " "Elaborating entity \"mux2\" for hierarchy \"fase1:duv\|mux2:multiplexor2\"" {  } { { "fase1.sv" "multiplexor2" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador1 fase1:duv\|sumador1:SUMADOR1 " "Elaborating entity \"sumador1\" for hierarchy \"fase1:duv\|sumador1:SUMADOR1\"" {  } { { "fase1.sv" "SUMADOR1" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador2 fase1:duv\|sumador2:SUMADOR2 " "Elaborating entity \"sumador2\" for hierarchy \"fase1:duv\|sumador2:SUMADOR2\"" {  } { { "fase1.sv" "SUMADOR2" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc fase1:duv\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"fase1:duv\|pc:PC\"" {  } { { "fase1.sv" "PC" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PUERTA_AND fase1:duv\|PUERTA_AND:puerta_and " "Elaborating entity \"PUERTA_AND\" for hierarchy \"fase1:duv\|PUERTA_AND:puerta_and\"" {  } { { "fase1.sv" "puerta_and" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/fase1.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "micro.sv" "ram" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/micro.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100175 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/jaume/OneDrive/Documentos/3_TELECO/ISDIGIT/microprocesador/proyecto3_restored/RAM.txt RAM.sv(16) " "Verilog HDL File I/O error at RAM.sv(16): can't open Verilog Design File \"C:/Users/jaume/OneDrive/Documentos/3_TELECO/ISDIGIT/microprocesador/proyecto3_restored/RAM.txt\"" {  } { { "RAM.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/RAM.sv" 16 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100175 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RAM:ram " "Can't elaborate user hierarchy \"RAM:ram\"" {  } { { "micro.sv" "ram" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/micro.sv" 11 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703165100191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/output_files/proyecto3.map.smsg " "Generated suppressed messages file C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version3/18_DICIEMBRE_restored/output_files/proyecto3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165100246 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703165100354 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 21 14:25:00 2023 " "Processing ended: Thu Dec 21 14:25:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703165100354 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703165100354 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703165100354 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703165100354 ""}
