#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri May 27 22:31:29 2016
# Process ID: 2316
# Log file: C:/Users/pc/Desktop/lab3/lab5_2_2/vivado.log
# Journal file: C:/Users/pc/Desktop/lab3/lab5_2_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/lab3/lab5_2_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 500.914 ; gain = 72.125
add_files -norecurse C:/Users/pc/Desktop/lab3/lab5_1_3/lab5_1_3.srcs/sources_1/new/D_latch_dataflow.v
update_compile_order -fileset sources_1
remove_files C:/Users/pc/Desktop/lab3/lab5_1_3/lab5_1_3.srcs/sources_1/new/D_latch_dataflow.v
add_files -norecurse {C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_latch_dataflow.v C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_behavior.v}
update_compile_order -fileset sources_1
close [ open C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_behavior_neg.v w ]
add_files C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_behavior_neg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
remove_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2.v
file delete -force C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [current_fileset -simset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab5_2_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab5_2_2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_latch_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_behavior_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_behavior_neg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/lab5_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_2_2
WARNING: [VRFC 10-1315] redeclaration of ansi port Qa is not allowed [C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/lab5_2_2.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_2_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 555.145 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8983c80d17504ac6a91667327ad35a34 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_2_2_tb_behav xil_defaultlib.lab5_2_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_latch_dataflow
Compiling module xil_defaultlib.D_ff_behavior
Compiling module xil_defaultlib.D_ff_behavior_neg
Compiling module xil_defaultlib.lab5_2_2
Compiling module xil_defaultlib.lab5_2_2_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab5_2_2_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.sim/sim_1/behav/xsim.dir/lab5_2_2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 55.934 ; gain = 0.023

    while executing
"webtalk_transmit -clientid 3007577438 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.sim/sim_1/behav/xsim.dir/lab5_2_2_tb_behav/webtalk/usa..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.sim/sim_1/behav/xsim.dir/lab5_2_2_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 23:02:38 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 555.145 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_2_2_tb_behav -key {Behavioral:sim_1:Functional:lab5_2_2_tb} -tclbatch {lab5_2_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab5_2_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 578.758 ; gain = 16.758
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_2_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:32 . Memory (MB): peak = 578.758 ; gain = 23.613
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 578.758 ; gain = 0.000
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 55.918 ; gain = 0.039

    while executing
"webtalk_transmit -clientid 2907808786 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.hw/webtalk/usage_statistics_ext_labtool.xml -html C:/U..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.hw/webtalk/labtool_webtalk.tcl" line 26)
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 23:06:15 2016...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 578.758 ; gain = 0.000
create_project lab5_2_3 C:/Users/pc/Desktop/lab3/lab5_2_3 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 578.758 ; gain = 0.000
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sources_1/new/D_ff_with_synchronous_reset.v w ]
add_files C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sources_1/new/D_ff_with_synchronous_reset.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sim_1/new/D_ff_with_synch_reset_behavior_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sim_1/new/D_ff_with_synch_reset_behavior_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {100ns} -objects [current_fileset -simset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'D_ff_with_synch_reset_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj D_ff_with_synch_reset_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sources_1/new/D_ff_with_synchronous_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_with_synch_reset_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sim_1/new/D_ff_with_synch_reset_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_with_synch_reset_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3094ff53188941e78cc80a46662e78f3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_ff_with_synch_reset_behavior_tb_behav xil_defaultlib.D_ff_with_synch_reset_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_ff_with_synch_reset_behavior
Compiling module xil_defaultlib.D_ff_with_synch_reset_behavior_t...
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot D_ff_with_synch_reset_behavior_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.sim/sim_1/behav/xsim.dir/D_ff_with_synch_reset_behavior_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 55.934 ; gain = 0.051

    while executing
"webtalk_transmit -clientid 4198919704 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.sim/sim_1/behav/xsim.dir/D_ff_with_synch_reset_behavio..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.sim/sim_1/behav/xsim.dir/D_ff_with_synch_reset_behavior_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 23:25:22 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:39 . Memory (MB): peak = 583.621 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "D_ff_with_synch_reset_behavior_tb_behav -key {Behavioral:sim_1:Functional:D_ff_with_synch_reset_behavior_tb} -tclbatch {D_ff_with_synch_reset_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source D_ff_with_synch_reset_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 585.949 ; gain = 2.328
INFO: [USF-XSim-96] XSim completed. Design snapshot 'D_ff_with_synch_reset_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 585.949 ; gain = 2.328
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 598.875 ; gain = 1.344
close_project
create_project lab5_2_4 C:/Users/pc/Desktop/lab3/lab5_2_4 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 598.875 ; gain = 0.000
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_with_ce_and_synch_reset_behavior.v w ]
add_files C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_with_ce_and_synch_reset_behavior.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_with_ce_and_synch_reset_behavior.v" into library work [C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_with_ce_and_synch_reset_behavior.v:1]
[Fri May 27 23:31:02 2016] Launched synth_1...
Run output will be captured here: C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'D_ff_with_ce_and_synch_reset_behavior' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj D_ff_with_ce_and_synch_reset_behavior_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_with_ce_and_synch_reset_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_with_ce_and_synch_reset_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e1c9e6ba33b143e09a53c502e5033904 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_ff_with_ce_and_synch_reset_behavior_behav xil_defaultlib.D_ff_with_ce_and_synch_reset_behavior xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_ff_with_ce_and_synch_reset_beh...
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot D_ff_with_ce_and_synch_reset_behavior_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim.dir/D_ff_with_ce_and_synch_reset_behavior_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 55.902 ; gain = 0.043

    while executing
"webtalk_transmit -clientid 1182692158 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim.dir/D_ff_with_ce_and_synch_reset_..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim.dir/D_ff_with_ce_and_synch_reset_behavior_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 23:36:49 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 602.758 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "D_ff_with_ce_and_synch_reset_behavior_behav -key {Behavioral:sim_1:Functional:D_ff_with_ce_and_synch_reset_behavior} -tclbatch {D_ff_with_ce_and_synch_reset_behavior.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source D_ff_with_ce_and_synch_reset_behavior.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 604.199 ; gain = 1.441
INFO: [USF-XSim-96] XSim completed. Design snapshot 'D_ff_with_ce_and_synch_reset_behavior_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 604.199 ; gain = 1.441
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [current_fileset -simset]
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sim_1/new/D_ff_with_ce_and_synch_reset_behavior_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sim_1/new/D_ff_with_ce_and_synch_reset_behavior_tb.v
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 618.645 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'D_ff_with_ce_and_synch_reset_behavior' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj D_ff_with_ce_and_synch_reset_behavior_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_with_ce_and_synch_reset_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_with_ce_and_synch_reset_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e1c9e6ba33b143e09a53c502e5033904 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_ff_with_ce_and_synch_reset_behavior_behav xil_defaultlib.D_ff_with_ce_and_synch_reset_behavior xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_ff_with_ce_and_synch_reset_beh...
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot D_ff_with_ce_and_synch_reset_behavior_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim.dir/D_ff_with_ce_and_synch_reset_behavior_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 55.949 ; gain = 0.027

    while executing
"webtalk_transmit -clientid 1866052727 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim.dir/D_ff_with_ce_and_synch_reset_..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim.dir/D_ff_with_ce_and_synch_reset_behavior_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 23:47:47 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 618.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "D_ff_with_ce_and_synch_reset_behavior_behav -key {Behavioral:sim_1:Functional:D_ff_with_ce_and_synch_reset_behavior} -tclbatch {D_ff_with_ce_and_synch_reset_behavior.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source D_ff_with_ce_and_synch_reset_behavior.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'D_ff_with_ce_and_synch_reset_behavior_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 618.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 618.645 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'D_ff_with_ce_and_synch_reset_behavior' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj D_ff_with_ce_and_synch_reset_behavior_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_with_ce_and_synch_reset_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_with_ce_and_synch_reset_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e1c9e6ba33b143e09a53c502e5033904 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_ff_with_ce_and_synch_reset_behavior_behav xil_defaultlib.D_ff_with_ce_and_synch_reset_behavior xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_ff_with_ce_and_synch_reset_beh...
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot D_ff_with_ce_and_synch_reset_behavior_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim.dir/D_ff_with_ce_and_synch_reset_behavior_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 55.965 ; gain = 0.027

    while executing
"webtalk_transmit -clientid 1470209249 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim.dir/D_ff_with_ce_and_synch_reset_..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim.dir/D_ff_with_ce_and_synch_reset_behavior_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 23:50:51 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 618.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "D_ff_with_ce_and_synch_reset_behavior_behav -key {Behavioral:sim_1:Functional:D_ff_with_ce_and_synch_reset_behavior} -tclbatch {D_ff_with_ce_and_synch_reset_behavior.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source D_ff_with_ce_and_synch_reset_behavior.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'D_ff_with_ce_and_synch_reset_behavior_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 618.645 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/D_ff_with_ce_and_synch_reset_behavior_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'D_ff_with_ce_and_synch_reset_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj D_ff_with_ce_and_synch_reset_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_with_ce_and_synch_reset_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_with_ce_and_synch_reset_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sim_1/new/D_ff_with_ce_and_synch_reset_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_with_ce_and_synch_reset_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e1c9e6ba33b143e09a53c502e5033904 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_ff_with_ce_and_synch_reset_behavior_tb_behav xil_defaultlib.D_ff_with_ce_and_synch_reset_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_ff_with_ce_and_synch_reset_beh...
Compiling module xil_defaultlib.D_ff_with_ce_and_synch_reset_beh...
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot D_ff_with_ce_and_synch_reset_behavior_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim.dir/D_ff_with_ce_and_synch_reset_behavior_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 55.922 ; gain = 0.031

    while executing
"webtalk_transmit -clientid 2646534549 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim.dir/D_ff_with_ce_and_synch_reset_..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim.dir/D_ff_with_ce_and_synch_reset_behavior_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 00:02:10 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 618.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "D_ff_with_ce_and_synch_reset_behavior_tb_behav -key {Behavioral:sim_1:Functional:D_ff_with_ce_and_synch_reset_behavior_tb} -tclbatch {D_ff_with_ce_and_synch_reset_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source D_ff_with_ce_and_synch_reset_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'D_ff_with_ce_and_synch_reset_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 637.613 ; gain = 18.969
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 637.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 637.613 ; gain = 0.000
close_project
create_project lab5_2_5 C:/Users/pc/Desktop/lab3/lab5_2_5 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 637.613 ; gain = 0.000
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v w ]
add_files C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
ERROR: [VRFC 10-91] reset is not declared [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v:60]
ERROR: [VRFC 10-91] reset is not declared [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v:61]
ERROR: [VRFC 10-1040] module T_ff_enable_behavior_tb ignored due to previous errors [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
ERROR: [VRFC 10-91] reset is not declared [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v:60]
ERROR: [VRFC 10-91] reset is not declared [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v:61]
ERROR: [VRFC 10-1040] module T_ff_enable_behavior_tb ignored due to previous errors [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 155002fc394446178c9a8453fd6809b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot T_ff_enable_behavior_tb_behav xil_defaultlib.T_ff_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <D_ff_with_ce_and_synch_reset_behavior> not found while processing module instance <DUT> [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 155002fc394446178c9a8453fd6809b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot T_ff_enable_behavior_tb_behav xil_defaultlib.T_ff_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.T_ff_enable_behavior
Compiling module xil_defaultlib.T_ff_enable_behavior_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot T_ff_enable_behavior_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 56.813 ; gain = 0.051

    while executing
"webtalk_transmit -clientid 2022387424 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 00:22:59 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 637.613 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "T_ff_enable_behavior_tb_behav -key {Behavioral:sim_1:Functional:T_ff_enable_behavior_tb} -tclbatch {T_ff_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source T_ff_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T_ff_enable_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 637.613 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [current_fileset -simset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 645.230 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 155002fc394446178c9a8453fd6809b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot T_ff_enable_behavior_tb_behav xil_defaultlib.T_ff_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.T_ff_enable_behavior
Compiling module xil_defaultlib.T_ff_enable_behavior_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot T_ff_enable_behavior_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 55.941 ; gain = 0.051

    while executing
"webtalk_transmit -clientid 1030756328 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 00:25:46 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 645.230 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "T_ff_enable_behavior_tb_behav -key {Behavioral:sim_1:Functional:T_ff_enable_behavior_tb} -tclbatch {T_ff_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source T_ff_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T_ff_enable_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 645.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 653.621 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register Q is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Q is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v:32]
ERROR: [VRFC 10-1040] module T_ff_enable_behavior_tb ignored due to previous errors [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 155002fc394446178c9a8453fd6809b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot T_ff_enable_behavior_tb_behav xil_defaultlib.T_ff_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net Q is not permitted [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 155002fc394446178c9a8453fd6809b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot T_ff_enable_behavior_tb_behav xil_defaultlib.T_ff_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.T_ff_enable_behavior
Compiling module xil_defaultlib.T_ff_enable_behavior_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot T_ff_enable_behavior_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 55.918 ; gain = 0.047

    while executing
"webtalk_transmit -clientid 3391161762 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 00:30:33 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 653.621 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "T_ff_enable_behavior_tb_behav -key {Behavioral:sim_1:Functional:T_ff_enable_behavior_tb} -tclbatch {T_ff_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source T_ff_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T_ff_enable_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 653.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 653.621 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 155002fc394446178c9a8453fd6809b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot T_ff_enable_behavior_tb_behav xil_defaultlib.T_ff_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.T_ff_enable_behavior
Compiling module xil_defaultlib.T_ff_enable_behavior_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot T_ff_enable_behavior_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 55.988 ; gain = 0.031

    while executing
"webtalk_transmit -clientid 536282556 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 00:32:40 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 653.621 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "T_ff_enable_behavior_tb_behav -key {Behavioral:sim_1:Functional:T_ff_enable_behavior_tb} -tclbatch {T_ff_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source T_ff_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T_ff_enable_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 653.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 653.621 ; gain = 0.000
close_project
create_project lab6_1_1 C:/Users/pc/Desktop/lab3/lab6_1_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
file mkdir C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v w ]
add_files C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
remove_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior.v
file delete -force C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [current_fileset -simset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Register_with_synch_reset_load_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Register_with_synch_reset_load_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior_tb
ERROR: [VRFC 10-51] interger is an unknown type [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:32]
ERROR: [VRFC 10-91] Cclk is not declared [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:56]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:56]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:57]
ERROR: [VRFC 10-1040] module Register_with_synch_reset_load_behavior_tb ignored due to previous errors [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Register_with_synch_reset_load_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Register_with_synch_reset_load_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior_tb
ERROR: [VRFC 10-51] interger is an unknown type [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:28]
ERROR: [VRFC 10-91] Cclk is not declared [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:37]
ERROR: [VRFC 10-1040] module Register_with_synch_reset_load_behavior_tb ignored due to previous errors [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Register_with_synch_reset_load_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Register_with_synch_reset_load_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior_tb
ERROR: [VRFC 10-51] interger is an unknown type [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:28]
ERROR: [VRFC 10-1040] module Register_with_synch_reset_load_behavior_tb ignored due to previous errors [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Register_with_synch_reset_load_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Register_with_synch_reset_load_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a7a5f627b75b40db993ad342a3d6a9c1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Register_with_synch_reset_load_behavior_tb_behav xil_defaultlib.Register_with_synch_reset_load_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Q [C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_with_synch_reset_load_b...
Compiling module xil_defaultlib.Register_with_synch_reset_load_b...
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Register_with_synch_reset_load_behavior_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav/xsim.dir/Register_with_synch_reset_load_behavior_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 56.395 ; gain = 0.031

    while executing
"webtalk_transmit -clientid 1210631308 -regid "" -xml C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav/xsim.dir/Register_with_synch_reset_loa..."
    (file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav/xsim.dir/Register_with_synch_reset_load_behavior_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 00:54:58 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 653.621 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Register_with_synch_reset_load_behavior_tb_behav -key {Behavioral:sim_1:Functional:Register_with_synch_reset_load_behavior_tb} -tclbatch {Register_with_synch_reset_load_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Register_with_synch_reset_load_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Register_with_synch_reset_load_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 653.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 653.621 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Register_with_synch_reset_load_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Register_with_synch_reset_load_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a7a5f627b75b40db993ad342a3d6a9c1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Register_with_synch_reset_load_behavior_tb_behav xil_defaultlib.Register_with_synch_reset_load_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_with_synch_reset_load_b...
Compiling module xil_defaultlib.Register_with_synch_reset_load_b...
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot Register_with_synch_reset_load_behavior_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav/xsim.dir/Register_with_synch_reset_load_behavior_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 55.953 ; gain = 0.047

    while executing
"webtalk_transmit -clientid 3466653606 -regid "" -xml C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav/xsim.dir/Register_with_synch_reset_loa..."
    (file "C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav/xsim.dir/Register_with_synch_reset_load_behavior_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 00:59:11 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 653.621 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Register_with_synch_reset_load_behavior_tb_behav -key {Behavioral:sim_1:Functional:Register_with_synch_reset_load_behavior_tb} -tclbatch {Register_with_synch_reset_load_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Register_with_synch_reset_load_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Register_with_synch_reset_load_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 669.020 ; gain = 15.398
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 669.020 ; gain = 0.000
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 28 01:00:58 2016...
