
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 547.039 ; gain = 183.332
Command: read_checkpoint -auto_incremental -incremental {C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/utils_1/imports/synth_1/main.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33144
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.387 ; gain = 439.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/sources_1/new/main.vhd:26]
INFO: [Synth 8-3491] module 'final' declared at 'C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/sources_1/new/final.vhd:9' bound to instance 'filtro_variable' of component 'final' [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/sources_1/new/main.vhd:80]
INFO: [Synth 8-638] synthesizing module 'final' [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/sources_1/new/final.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'final' (0#1) [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/sources_1/new/final.vhd:17]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at 'C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.runs/synth_1/.Xil/Vivado-31220-Zephyrus/realtime/xadc_wiz_0_stub.vhdl:6' bound to instance 'your_adc' of component 'xadc_wiz_0' [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/sources_1/new/main.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.runs/synth_1/.Xil/Vivado-31220-Zephyrus/realtime/xadc_wiz_0_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/sources_1/new/main.vhd:26]
WARNING: [Synth 8-3917] design main has port CLEAR driven by constant 1
WARNING: [Synth 8-7129] Port JA[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[1] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.746 ; gain = 548.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.746 ; gain = 548.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.746 ; gain = 548.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1498.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'your_adc'
Finished Parsing XDC File [c:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'your_adc'
Parsing XDC File [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/constrs_1/imports/VHDL/Basys-3-Master.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'sys_clk_pin' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/constrs_1/imports/VHDL/Basys-3-Master.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'Pmod' is not supported in the xdc constraint file. [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/constrs_1/imports/VHDL/Basys-3-Master.xdc:81]
Finished Parsing XDC File [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/constrs_1/imports/VHDL/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/constrs_1/imports/VHDL/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1593.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1593.051 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for your_adc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'suma_int_reg' and it is trimmed from '18' to '12' bits. [C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.srcs/sources_1/new/final.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   5 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design main has port CLEAR driven by constant 1
WARNING: [Synth 8-7129] Port JA[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[1] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |xadc_wiz_0_bbox |     1|
|2     |BUFG            |     2|
|3     |CARRY4          |    83|
|4     |LUT1            |    10|
|5     |LUT2            |   140|
|6     |LUT3            |   103|
|7     |LUT4            |    44|
|8     |LUT5            |     9|
|9     |LUT6            |    30|
|10    |FDRE            |   195|
|11    |IBUF            |     6|
|12    |OBUF            |     4|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1593.051 ; gain = 642.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1593.051 ; gain = 548.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1593.051 ; gain = 642.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1593.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1593.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Synth Design complete | Checksum: 2a58959c
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 16 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1593.051 ; gain = 1033.570
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1593.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tymin/OneDrive/Universidad de Cuenca/Ciclo 6/VHDL/Practicas/final/final.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 18 23:27:53 2024...
