// Seed: 3018930647
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1++;
  reg id_2;
  initial begin : LABEL_0
    if (~1'h0 + id_2)
      if (id_2)
        if (1'b0) id_2 <= 1 / 1'd0;
        else id_2 <= 1'b0;
      else id_2 <= 1'b0;
    else $display(id_1, id_1, 1'b0, id_1);
  end
endmodule
module module_1 (
    input supply1 id_0
);
  reg id_2, id_3;
  wire id_4;
  assign id_2 = 1'b0;
  always @(posedge 1 <= 1 or posedge 1 + 1) @(id_2 or posedge 1) if (1'h0) id_2 <= id_0 - id_0;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  wire id_6;
  wire id_7;
endmodule
