// Seed: 449522889
module module_0 (
    output tri0 id_0
    , id_33,
    output uwire id_1,
    input tri1 id_2,
    input uwire id_3,
    output uwire id_4
    , id_34,
    input tri id_5,
    input wand id_6,
    output uwire id_7,
    output wire id_8
    , id_35,
    input wand id_9,
    input supply1 id_10,
    input supply1 id_11
    , id_36,
    input supply1 id_12
    , id_37,
    output wor id_13,
    output wand id_14,
    input tri0 id_15,
    input wire id_16,
    input uwire id_17,
    input uwire id_18,
    output wand id_19,
    input supply1 id_20,
    input supply1 id_21,
    input tri id_22,
    output uwire id_23,
    input tri0 id_24,
    input wire id_25,
    input tri1 id_26,
    input uwire id_27,
    input tri1 id_28,
    input supply0 id_29,
    input wire id_30,
    input wor id_31
);
  logic id_38;
  logic [1 : -1] id_39;
  ;
  assign module_1.id_9 = 0;
  assign id_35 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input wand id_2,
    input wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output tri id_7,
    output wire id_8,
    input uwire id_9,
    output wand id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_1,
      id_0,
      id_0,
      id_0,
      id_5,
      id_7,
      id_10,
      id_0,
      id_5,
      id_5,
      id_2,
      id_10,
      id_2,
      id_0,
      id_2,
      id_10,
      id_2,
      id_5,
      id_0,
      id_9,
      id_3,
      id_0,
      id_5,
      id_9
  );
endmodule
