

================================================================
== Vitis HLS Report for 'AES_Full_Pipeline_L_copy_o3'
================================================================
* Date:           Thu Apr 17 13:41:52 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_copy_o  |       16|       16|         2|          1|          1|    16|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|     61|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln233_fu_89_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln233_fu_83_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          11|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|    5|         10|
    |i_fu_44                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_6_cast_reg_115         |  5|   0|   64|         59|
    |i_fu_44                  |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   72|         59|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_copy_o3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_copy_o3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_copy_o3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_copy_o3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_copy_o3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_copy_o3|  return value|
|state_1_address0   |  out|    4|   ap_memory|                      state_1|         array|
|state_1_ce0        |  out|    1|   ap_memory|                      state_1|         array|
|state_1_q0         |   in|    8|   ap_memory|                      state_1|         array|
|data_out_address0  |  out|    4|   ap_memory|                     data_out|         array|
|data_out_ce0       |  out|    1|   ap_memory|                     data_out|         array|
|data_out_we0       |  out|    1|   ap_memory|                     data_out|         array|
|data_out_d0        |  out|    8|   ap_memory|                     data_out|         array|
+-------------------+-----+-----+------------+-----------------------------+--------------+

