0.6
2018.2
Jul 26 2018
19:36:16
W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/synth/func/xsim/audio_tb_func_synth.v,1543867918,verilog,,W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v,,alarm_driver;clk_wiz_0;clk_wiz_0__clk_wiz_0_clk_wiz;clock_counter;clock_counter_1;count_to__parameterized0;count_to__parameterized1;count_to__parameterized1_5;count_to__parameterized2;count_to__parameterized2_4;count_to__parameterized3;count_to__parameterized3_3;count_to__parameterized4;count_to__parameterized5;count_to__parameterized6;debounce;debounce_0;glbl;increment_driver;increment_driver_2;increment_driver_6;increment_driver_7;master_controller;seg_driver;top,,,../../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v,1543867041,verilog,,,,audio_tb,,,../../../../../alarm_clock.ip_user_files/ipstatic;../../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v,1543602506,verilog,,W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v,,count_to,,,../../../../../alarm_clock.ip_user_files/ipstatic;../../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v,1543866493,verilog,,W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v,,pwm_driver,,,../../../../../alarm_clock.ip_user_files/ipstatic;../../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v,1543866807,verilog,,W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v,,read_audio,,,../../../../../alarm_clock.ip_user_files/ipstatic;../../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
