---
layout: post
author: Hoang An
categories: [FPGA]
tag: FPGA
---
## Táº¡o IP block trong Vivado
![Hardware architecture ](/images/microblaze.JPG)
source: 

![vivado ip block](/images/vivado-ip-block.JPG)

[file IP block design](/docs/design_1.pdf)

### link:

[Arty Evaluation Board Tutorial LwIP Applications for theArty Evaluation Board](https://www.avnet.com/opasdata/d120001/medias/docus/178/UG-AES-A7MB-7A35T-G-Arty_lwIP_EthernetLite_VIV2015_v1.pdf)