Analysis & Synthesis report for ASIP
Wed Jul 08 19:53:14 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |Mod_Exp|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |Mod_Exp
 14. Parameter Settings for User Entity Instance: Mod:base_squared_mod
 15. Parameter Settings for User Entity Instance: Mod:result_mul_base_mod
 16. Port Connectivity Checks: "Mod:result_mul_base_mod"
 17. Port Connectivity Checks: "Mod:base_squared_mod"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jul 08 19:53:14 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ASIP                                        ;
; Top-level Entity Name           ; Mod_Exp                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 161                                         ;
; Total pins                      ; 130                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Mod_Exp            ; ASIP               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Iteration limit for constant Verilog loops                                      ; 262145             ; 5000               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------+---------+
; EXE/Mod.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod.sv     ;         ;
; EXE/Mod_Exp.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2263      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 4476      ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 12        ;
;     -- 5 input functions                    ; 14        ;
;     -- 4 input functions                    ; 1923      ;
;     -- <=3 input functions                  ; 2527      ;
;                                             ;           ;
; Dedicated logic registers                   ; 161       ;
;                                             ;           ;
; I/O pins                                    ; 130       ;
;                                             ;           ;
; Total DSP Blocks                            ; 4         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 161       ;
; Total fan-out                               ; 17935     ;
; Average fan-out                             ; 3.66      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                   ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------+-------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name              ; Entity Name ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------+-------------+--------------+
; |Mod_Exp                     ; 4476 (141)          ; 161 (161)                 ; 0                 ; 4          ; 130  ; 0            ; |Mod_Exp                         ; Mod_Exp     ; work         ;
;    |Mod:base_squared_mod|    ; 2168 (2168)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Mod_Exp|Mod:base_squared_mod    ; Mod         ; work         ;
;    |Mod:result_mul_base_mod| ; 2167 (2167)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Mod_Exp|Mod:result_mul_base_mod ; Mod         ; work         ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Sum of two 18x18                ; 2           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------+
; State Machine - |Mod_Exp|state ;
+----------+---------------------+
; Name     ; state.10            ;
+----------+---------------------+
; state.01 ; 0                   ;
; state.10 ; 1                   ;
+----------+---------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state~3                               ; Lost fanout        ;
; Total Number of Removed Registers = 1 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 161   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Mod_Exp|exponent_logic[6] ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Mod_Exp|result_logic[13]  ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |Mod_Exp|base_logic[30]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Mod_Exp ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; ARQ            ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mod:base_squared_mod ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; ARQ            ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mod:result_mul_base_mod ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; ARQ            ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mod:result_mul_base_mod"                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; div_result ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mod:base_squared_mod"                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; div_result ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 161                         ;
;     ENA               ; 35                          ;
;     ENA SCLR          ; 30                          ;
;     ENA SLD           ; 63                          ;
;     plain             ; 33                          ;
; arriav_lcell_comb     ; 4476                        ;
;     arith             ; 4091                        ;
;         0 data inputs ; 62                          ;
;         2 data inputs ; 2106                        ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 1922                        ;
;     normal            ; 321                         ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 289                         ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 14                          ;
;         6 data inputs ; 12                          ;
;     shared            ; 64                          ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 2                           ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 130                         ;
;                       ;                             ;
; Max LUT depth         ; 132.40                      ;
; Average LUT depth     ; 123.82                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jul 08 19:52:37 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tb/im_tb.sv
    Info (12023): Found entity 1: IM_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IM_TB.sv Line: 1
Warning (12019): Can't analyze file -- file TOP_MEMPipe.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file wb/wb.sv
    Info (12023): Found entity 1: WB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/WB/WB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/if_tb.sv
    Info (12023): Found entity 1: IF_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IF_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipes/ifid_pipe.sv
    Info (12023): Found entity 1: IFID_Pipe File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IFID_Pipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if/plus_1.sv
    Info (12023): Found entity 1: plus_1 File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/plus_1.sv Line: 1
Warning (10261): Verilog HDL Event Control warning at pc_register.sv(11): Event Control contains a complex event expression File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv Line: 11
Warning (10261): Verilog HDL Event Control warning at pc_register.sv(16): Event Control contains a complex event expression File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file if/pc_register.sv
    Info (12023): Found entity 1: pc_register File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if/mux2_pc.sv
    Info (12023): Found entity 1: Mux2_PC File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Mux2_PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if/if.sv
    Info (12023): Found entity 1: IF File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file im/tb_data_memory.sv
    Info (12023): Found entity 1: tb_data_memory File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/tb_data_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file im/mux2_im.sv
    Info (12023): Found entity 1: Mux2_IM File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/Mux2_IM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file im/im.sv
    Info (12023): Found entity 1: IM File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/IM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file im/datamem.sv
    Info (12023): Found entity 1: dataMem File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/dataMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/modexp_tb.sv
    Info (12023): Found entity 1: ModExp_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/ModExp_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/tb_instruction_mem.v
    Info (12023): Found entity 1: tb_instruction_mem File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/tb_instruction_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: Mux2 File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zero_extend.sv
    Info (12023): Found entity 1: Zero_Extend File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Zero_Extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: Adder File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_tb.sv
    Info (12023): Found entity 1: Adder_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Adder_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exe/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/ALU.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file exe/substraction.sv
    Info (12023): Found entity 1: Substraction File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Substraction.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/subs_tb.sv
    Info (12023): Found entity 1: Subs_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Subs_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exe/mux4.sv
    Info (12023): Found entity 1: Mux4 File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mux4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/mux4_tb.sv
    Info (12023): Found entity 1: Mux4_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Mux4_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exe/zero_flag.sv
    Info (12023): Found entity 1: Zero_Flag File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Zero_Flag.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/zero_tb.sv
    Info (12023): Found entity 1: Zero_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Zero_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/alu_tb.sv
    Info (12023): Found entity 1: ALU_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/ALU_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/mod_tb.sv
    Info (12023): Found entity 1: Mod_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Mod_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file exe/mod.sv
    Info (12023): Found entity 1: Mod File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file exe/mod_exp.sv
    Info (12023): Found entity 1: Mod_Exp File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file exe/branch_unit.sv
    Info (12023): Found entity 1: Branch_Unit File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Branch_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/branchunit_tb.sv
    Info (12023): Found entity 1: BranchUnit_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/BranchUnit_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id/instr_decoder.sv
    Info (12023): Found entity 1: Instr_Decoder File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Instr_Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if/instruction_mem.sv
    Info (12023): Found entity 1: Instruction_Mem File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id/register_bank.sv
    Info (12023): Found entity 1: Register_Bank File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Register_Bank.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/regbank_tb.sv
    Info (12023): Found entity 1: RegBank_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/RegBank_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id/id.sv
    Info (12023): Found entity 1: ID File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/ID.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/id_tb.sv
    Info (12023): Found entity 1: ID_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/ID_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/instrdec_tb.sv
    Info (12023): Found entity 1: InstrDec_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/InstrDec_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exe/exe.sv
    Info (12023): Found entity 1: EXE File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/EXE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/exe_tb.sv
    Info (12023): Found entity 1: EXE_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/EXE_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/ifid_tb.sv
    Info (12023): Found entity 1: IFID_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IFID_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pipes/idexe_pipe.sv
    Info (12023): Found entity 1: IDEXE_Pipe File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IDEXE_Pipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/idexe_tb.sv
    Info (12023): Found entity 1: IDEXE_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IDEXE_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pipes/exemem_pipe.sv
    Info (12023): Found entity 1: EXEMEM_Pipe File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/EXEMEM_Pipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/exemem_tb.sv
    Info (12023): Found entity 1: EXEMEM_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/EXEMEM_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pipes/memwb_pipe.sv
    Info (12023): Found entity 1: MEMWB_Pipe File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/MEMWB_Pipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/memwb_tb.sv
    Info (12023): Found entity 1: MEMWB_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/MEMWB_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file id/control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Control_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/cntrlunit_tb.sv
    Info (12023): Found entity 1: CntrlUnit_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/CntrlUnit_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if/pc_counter.sv
    Info (12023): Found entity 1: pc_counter File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/pc_cntr_tb.sv
    Info (12023): Found entity 1: pc_cntr_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/pc_cntr_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: Processor File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.sv
    Info (12023): Found entity 1: Processor_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Processor_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processorid_tb.sv
    Info (12023): Found entity 1: ProcessorID_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorID_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processorid.sv
    Info (12023): Found entity 1: ProcessorID File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorID.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processorexe.sv
    Info (12023): Found entity 1: ProcessorEXE File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorEXE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processorexe_tb.sv
    Info (12023): Found entity 1: ProcessorEXE_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorEXE_TB.sv Line: 4
Warning (10090): Verilog HDL syntax warning at ProcessorMEM.sv(73): extra block comment delimiter characters /* within block comment File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file processormem.sv
    Info (12023): Found entity 1: ProcessorMEM File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processormem_tb.sv
    Info (12023): Found entity 1: ProcessorMEM_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modex_processor.sv
    Info (12023): Found entity 1: MODEX_Processor File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modex_memory.sv
    Info (12023): Found entity 1: MODEX_Memory File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modex_processor_tb.sv
    Info (12023): Found entity 1: MODEX_Processor_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Processor_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file zero_ext_32.sv
    Info (12023): Found entity 1: Zero_Ext_32 File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Zero_Ext_32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb/zero_32_tb.sv
    Info (12023): Found entity 1: Zero_32_TB File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Zero_32_TB.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at MODEX_Processor_TB.sv(14): created implicit net for "rst" File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Processor_TB.sv Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at IF.sv(3): Parameter Declaration in module "IF" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv Line: 3
Warning (10222): Verilog HDL Parameter Declaration warning at Instruction_Mem.sv(2): Parameter Declaration in module "Instruction_Mem" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv Line: 2
Warning (10222): Verilog HDL Parameter Declaration warning at Processor.sv(3): Parameter Declaration in module "Processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Processor.sv Line: 3
Warning (10222): Verilog HDL Parameter Declaration warning at ProcessorID.sv(5): Parameter Declaration in module "ProcessorID" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorID.sv Line: 5
Warning (10222): Verilog HDL Parameter Declaration warning at ProcessorEXE.sv(5): Parameter Declaration in module "ProcessorEXE" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorEXE.sv Line: 5
Warning (10222): Verilog HDL Parameter Declaration warning at ProcessorMEM.sv(4): Parameter Declaration in module "ProcessorMEM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv Line: 4
Warning (10222): Verilog HDL Parameter Declaration warning at MODEX_Processor.sv(3): Parameter Declaration in module "MODEX_Processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Processor.sv Line: 3
Warning (10222): Verilog HDL Parameter Declaration warning at MODEX_Memory.sv(3): Parameter Declaration in module "MODEX_Memory" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Memory.sv Line: 3
Warning (10222): Verilog HDL Parameter Declaration warning at MODEX_Memory.sv(8): Parameter Declaration in module "MODEX_Memory" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Memory.sv Line: 8
Info (12127): Elaborating entity "Mod_Exp" for the top level hierarchy
Info (12128): Elaborating entity "Mod" for hierarchy "Mod:base_squared_mod" File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv Line: 28
Warning (10230): Verilog HDL assignment warning at Mod.sv(33): truncated value with size 33 to match size of target (32) File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod.sv Line: 33
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/output_files/ASIP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4674 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 97 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 4540 logic cells
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4832 megabytes
    Info: Processing ended: Wed Jul 08 19:53:14 2020
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/output_files/ASIP.map.smsg.


