# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/new/seg.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/new/Stall.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/new/regfile.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/new/pc.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/new/mem_wb.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/new/mem.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/new/if_id.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/new/id_ex.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/new/id.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/new/ex_mem.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sources_1/new/cpu_top.v"
verilog xil_defaultlib  "../../../PIPELINE.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
