0.6
2018.3
Dec  7 2018
00:33:28
F:/fpga/project/1_key_filter/1_key_filter.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/fpga/project/1_key_filter/1_key_filter.srcs/sim_1/new/key_filter_tb.v,1732950406,verilog,,,,key_filter_tb,,,,,,,,
F:/fpga/project/1_key_filter/1_key_filter.srcs/sources_1/new/key_filter.v,1732951283,verilog,,F:/fpga/project/1_key_filter/1_key_filter.srcs/sim_1/new/key_filter_tb.v,,key_filter,,,,,,,,
