-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gsnh_nms is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_value_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    data_value_ce0 : OUT STD_LOGIC;
    data_value_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    data_grad_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    data_grad_ce0 : OUT STD_LOGIC;
    data_grad_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    out_r_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    out_r_ce0 : OUT STD_LOGIC;
    out_r_we0 : OUT STD_LOGIC;
    out_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of gsnh_nms is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv8_87 : STD_LOGIC_VECTOR (7 downto 0) := "10000111";
    constant ap_const_lv8_5A : STD_LOGIC_VECTOR (7 downto 0) := "01011010";
    constant ap_const_lv8_2D : STD_LOGIC_VECTOR (7 downto 0) := "00101101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_lv9_6 : STD_LOGIC_VECTOR (8 downto 0) := "000000110";
    constant ap_const_lv9_7 : STD_LOGIC_VECTOR (8 downto 0) := "000000111";
    constant ap_const_lv9_8 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_const_lv9_9 : STD_LOGIC_VECTOR (8 downto 0) := "000001001";
    constant ap_const_lv9_A : STD_LOGIC_VECTOR (8 downto 0) := "000001010";
    constant ap_const_lv9_B : STD_LOGIC_VECTOR (8 downto 0) := "000001011";
    constant ap_const_lv9_C : STD_LOGIC_VECTOR (8 downto 0) := "000001100";
    constant ap_const_lv9_D : STD_LOGIC_VECTOR (8 downto 0) := "000001101";
    constant ap_const_lv9_E : STD_LOGIC_VECTOR (8 downto 0) := "000001110";
    constant ap_const_lv9_F : STD_LOGIC_VECTOR (8 downto 0) := "000001111";
    constant ap_const_lv9_10 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_const_lv9_11 : STD_LOGIC_VECTOR (8 downto 0) := "000010001";
    constant ap_const_lv9_12 : STD_LOGIC_VECTOR (8 downto 0) := "000010010";
    constant ap_const_lv9_13 : STD_LOGIC_VECTOR (8 downto 0) := "000010011";
    constant ap_const_lv9_14 : STD_LOGIC_VECTOR (8 downto 0) := "000010100";
    constant ap_const_lv9_15 : STD_LOGIC_VECTOR (8 downto 0) := "000010101";
    constant ap_const_lv9_16 : STD_LOGIC_VECTOR (8 downto 0) := "000010110";
    constant ap_const_lv9_17 : STD_LOGIC_VECTOR (8 downto 0) := "000010111";
    constant ap_const_lv9_18 : STD_LOGIC_VECTOR (8 downto 0) := "000011000";
    constant ap_const_lv9_19 : STD_LOGIC_VECTOR (8 downto 0) := "000011001";
    constant ap_const_lv9_1A : STD_LOGIC_VECTOR (8 downto 0) := "000011010";
    constant ap_const_lv9_1B : STD_LOGIC_VECTOR (8 downto 0) := "000011011";
    constant ap_const_lv9_1C : STD_LOGIC_VECTOR (8 downto 0) := "000011100";
    constant ap_const_lv9_1D : STD_LOGIC_VECTOR (8 downto 0) := "000011101";
    constant ap_const_lv9_1E : STD_LOGIC_VECTOR (8 downto 0) := "000011110";
    constant ap_const_lv9_1F : STD_LOGIC_VECTOR (8 downto 0) := "000011111";
    constant ap_const_lv10_1FD : STD_LOGIC_VECTOR (9 downto 0) := "0111111101";
    constant ap_const_lv19_40000 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_reg_633 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_reg_644 : STD_LOGIC_VECTOR (18 downto 0);
    signal yi_reg_655 : STD_LOGIC_VECTOR (9 downto 0);
    signal xi_reg_666 : STD_LOGIC_VECTOR (9 downto 0);
    signal window_buf_2_2_0_1_reg_677 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_1_0_1_reg_689 : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_nms_reg_701 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state20_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state21_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state22_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state23_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state24_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal value_nms_reg_713 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_1_1_0_1_reg_725 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_0_2_0_1_reg_737 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_0_1_0_1_reg_749 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond838_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond838_reg_1587 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal empty_107_fu_788_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_107_reg_1591 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal empty_108_fu_794_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_108_reg_1596 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_798_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_reg_1601 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_119_fu_884_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal empty_119_reg_1606 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_890_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_reg_1614 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal mask_fu_906_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mask_reg_1648 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln195_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_reg_1656 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal icmp_ln195_reg_1656_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_reg_1656_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_reg_1656_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln195_fu_1292_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal select_ln195_fu_1304_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln195_reg_1665 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln195_1_fu_1318_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln195_1_reg_1673 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln195_fu_1326_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln195_reg_1678 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln195_2_fu_1358_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln195_2_reg_1683 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln195_2_reg_1683_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln195_2_reg_1683_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln195_2_reg_1683_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln196_fu_1366_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buf_0_addr_32_reg_1693 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_0_addr_32_reg_1693_pp1_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_1_addr_32_reg_1699 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_1_addr_32_reg_1699_pp1_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln209_fu_1393_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln209_reg_1705 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln209_reg_1705_pp1_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln209_reg_1705_pp1_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln254_fu_1408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln254_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln254_reg_1720_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln254_reg_1720_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln254_1_fu_1414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln254_1_reg_1725 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln254_1_reg_1725_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln254_1_reg_1725_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1730 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal tmp_10_reg_1736 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_1742 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_value_load_reg_1747 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_grad_load_reg_1754 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_1759 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1764 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln247_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_reg_1769 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_grad_nms_phi_fu_705_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln241_fu_1475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln241_reg_1774 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln233_fu_1481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln233_reg_1779 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln226_fu_1487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln226_reg_1784 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln247_fu_1512_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln240_fu_1525_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln233_fu_1543_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln226_fu_1561_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state17_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_condition_pp1_exit_iter2_state22 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal line_buf_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_0_ce0 : STD_LOGIC;
    signal line_buf_0_we0 : STD_LOGIC_VECTOR (2 downto 0);
    signal line_buf_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buf_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_0_ce1 : STD_LOGIC;
    signal line_buf_0_we1 : STD_LOGIC_VECTOR (2 downto 0);
    signal line_buf_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buf_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_1_ce0 : STD_LOGIC;
    signal line_buf_1_we0 : STD_LOGIC_VECTOR (2 downto 0);
    signal line_buf_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buf_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_1_ce1 : STD_LOGIC;
    signal line_buf_1_we1 : STD_LOGIC_VECTOR (2 downto 0);
    signal line_buf_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_empty_phi_fu_637_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_yi_phi_fu_659_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_window_buf_2_2_0_1_phi_fu_681_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_window_buf_2_1_0_1_phi_fu_693_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_value_nms_phi_fu_717_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_window_buf_1_1_0_1_phi_fu_729_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_window_buf_0_1_0_1_phi_fu_753_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp1_iter0_value_nms_1_reg_761 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp1_iter1_value_nms_1_reg_761 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp1_iter2_value_nms_1_reg_761 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp1_iter3_value_nms_1_reg_761 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp1_iter4_value_nms_1_reg_761 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast4_fu_897_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal p_cast7_fu_922_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast8_fu_933_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal p_cast9_fu_944_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast10_fu_955_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal p_cast11_fu_966_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast12_fu_977_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal p_cast13_fu_988_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast14_fu_999_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal p_cast15_fu_1010_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast16_fu_1021_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal p_cast17_fu_1032_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast18_fu_1043_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal p_cast19_fu_1054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast20_fu_1065_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal p_cast21_fu_1076_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast22_fu_1087_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal p_cast23_fu_1098_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast24_fu_1109_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal p_cast25_fu_1120_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast26_fu_1131_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal p_cast27_fu_1142_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast28_fu_1153_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal p_cast29_fu_1164_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast30_fu_1175_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal p_cast31_fu_1186_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast32_fu_1197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal p_cast33_fu_1208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast34_fu_1219_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal p_cast35_fu_1230_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast36_fu_1241_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast37_fu_1252_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln196_fu_1379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_state8_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_state9_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_state10_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_block_state11_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_state12_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_block_state13_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_block_state14_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_block_state15_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_block_state16_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal tmp_13_fu_1493_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_fu_1500_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_8_fu_808_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_109_fu_816_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_110_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_113_fu_844_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_112_fu_836_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_113_fu_844_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_114_fu_850_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal empty_115_fu_854_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal empty_117_fu_866_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal empty_118_fu_872_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal empty_116_fu_858_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_demorgan_fu_878_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal empty_120_fu_903_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_121_fu_916_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_122_fu_928_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_123_fu_939_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_124_fu_950_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_125_fu_961_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_126_fu_972_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_127_fu_983_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_128_fu_994_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_129_fu_1005_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_130_fu_1016_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_131_fu_1027_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_132_fu_1038_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_133_fu_1049_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_134_fu_1060_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_135_fu_1071_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_136_fu_1082_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_137_fu_1093_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_138_fu_1104_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_139_fu_1115_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_140_fu_1126_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_141_fu_1137_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_142_fu_1148_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_143_fu_1159_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_144_fu_1170_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_145_fu_1181_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_146_fu_1192_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_147_fu_1203_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_148_fu_1214_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_149_fu_1225_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_150_fu_1236_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_151_fu_1247_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_1258_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_fu_1268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp100_fu_1274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln196_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln195_1_fu_1312_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_fu_1330_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp265_fu_1340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp100_mid1_fu_1346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln254_3_fu_1352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln254_1_fu_1280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln196_fu_1366_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln209_fu_1387_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln209_fu_1387_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln209_fu_1387_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_17_fu_1399_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln247_fu_1507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln240_fu_1520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln234_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln233_fu_1538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln227_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln226_fu_1556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln254_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln254_2_fu_1573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_387 : BOOLEAN;

    component gsnh_gsnh_add_6ns_6ns_6_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component gsnh_gsnh_sub_5s_5ns_5_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component gsnh_gsnh_add_19ns_19ns_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component gsnh_gsnh_add_10ns_10ns_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component gsnh_gsnh_add_18ns_18ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component gsnh_sobel_line_buf IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC_VECTOR (2 downto 0);
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC_VECTOR (2 downto 0);
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    line_buf_0_U : component gsnh_sobel_line_buf
    generic map (
        DataWidth => 24,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buf_0_address0,
        ce0 => line_buf_0_ce0,
        we0 => line_buf_0_we0,
        d0 => empty_119_reg_1606,
        q0 => line_buf_0_q0,
        address1 => line_buf_0_address1,
        ce1 => line_buf_0_ce1,
        we1 => line_buf_0_we1,
        d1 => line_buf_0_d1);

    line_buf_1_U : component gsnh_sobel_line_buf
    generic map (
        DataWidth => 24,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buf_1_address0,
        ce0 => line_buf_1_ce0,
        we0 => line_buf_1_we0,
        d0 => empty_119_reg_1606,
        q0 => line_buf_1_q0,
        address1 => line_buf_1_address1,
        ce1 => line_buf_1_ce1,
        we1 => line_buf_1_we1,
        d1 => line_buf_1_d1);

    gsnh_add_6ns_6ns_6_1_1_U49 : component gsnh_gsnh_add_6ns_6ns_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_empty_phi_fu_637_p4,
        din1 => ap_const_lv6_1,
        dout => empty_107_fu_788_p2);

    gsnh_sub_5s_5ns_5_1_1_U50 : component gsnh_gsnh_sub_5s_5ns_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => ap_const_lv5_17,
        din1 => empty_113_fu_844_p1,
        dout => empty_113_fu_844_p2);

    gsnh_add_19ns_19ns_19_1_1_U51 : component gsnh_gsnh_add_19ns_19ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 19)
    port map (
        din0 => indvar_flatten_reg_644,
        din1 => ap_const_lv19_1,
        dout => add_ln195_fu_1292_p2);

    gsnh_add_10ns_10ns_10_1_1_U52 : component gsnh_gsnh_add_10ns_10ns_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_1,
        din1 => ap_phi_mux_yi_phi_fu_659_p4,
        dout => add_ln195_1_fu_1312_p2);

    gsnh_add_10ns_10ns_10_1_1_U53 : component gsnh_gsnh_add_10ns_10ns_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        din0 => add_ln196_fu_1366_p0,
        din1 => ap_const_lv10_1,
        dout => add_ln196_fu_1366_p2);

    gsnh_add_18ns_18ns_18_1_1_U54 : component gsnh_gsnh_add_18ns_18ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => add_ln209_fu_1387_p0,
        din1 => add_ln209_fu_1387_p1,
        dout => add_ln209_fu_1387_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp1_flush_enable)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter2_state22)) then 
                        ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp1_iter3_value_nms_1_reg_761_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_387)) then 
                    ap_phi_reg_pp1_iter3_value_nms_1_reg_761 <= ap_phi_mux_value_nms_phi_fu_717_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter3_value_nms_1_reg_761 <= ap_phi_reg_pp1_iter2_value_nms_1_reg_761;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter4_value_nms_1_reg_761_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then
                if (((grad_nms_reg_701 = ap_const_lv8_87) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter4_value_nms_1_reg_761 <= select_ln247_fu_1512_p3;
                elsif (((grad_nms_reg_701 = ap_const_lv8_2D) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter4_value_nms_1_reg_761 <= select_ln233_fu_1543_p3;
                elsif (((grad_nms_reg_701 = ap_const_lv8_0) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter4_value_nms_1_reg_761 <= select_ln226_fu_1561_p3;
                elsif (((grad_nms_reg_701 = ap_const_lv8_5A) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter4_value_nms_1_reg_761 <= select_ln240_fu_1525_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter4_value_nms_1_reg_761 <= ap_phi_reg_pp1_iter3_value_nms_1_reg_761;
                end if;
            end if; 
        end if;
    end process;

    empty_reg_633_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                empty_reg_633 <= empty_107_reg_1591;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                empty_reg_633 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    grad_nms_reg_701_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                grad_nms_reg_701 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
                grad_nms_reg_701 <= tmp_11_reg_1742;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_644_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                indvar_flatten_reg_644 <= ap_const_lv19_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln195_fu_1286_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_644 <= add_ln195_fu_1292_p2;
            end if; 
        end if;
    end process;

    value_nms_reg_713_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                value_nms_reg_713 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
                value_nms_reg_713 <= tmp_10_reg_1736;
            end if; 
        end if;
    end process;

    window_buf_0_1_0_1_reg_749_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                window_buf_0_1_0_1_reg_749 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
                window_buf_0_1_0_1_reg_749 <= window_buf_0_2_0_1_reg_737;
            end if; 
        end if;
    end process;

    window_buf_0_2_0_1_reg_737_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                window_buf_0_2_0_1_reg_737 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
                window_buf_0_2_0_1_reg_737 <= tmp_9_reg_1730;
            end if; 
        end if;
    end process;

    window_buf_1_1_0_1_reg_725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                window_buf_1_1_0_1_reg_725 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
                window_buf_1_1_0_1_reg_725 <= value_nms_reg_713;
            end if; 
        end if;
    end process;

    window_buf_2_1_0_1_reg_689_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                window_buf_2_1_0_1_reg_689 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
                window_buf_2_1_0_1_reg_689 <= window_buf_2_2_0_1_reg_677;
            end if; 
        end if;
    end process;

    window_buf_2_2_0_1_reg_677_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                window_buf_2_2_0_1_reg_677 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
                window_buf_2_2_0_1_reg_677 <= data_value_load_reg_1747;
            end if; 
        end if;
    end process;

    xi_reg_666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                xi_reg_666 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln195_fu_1286_p2 = ap_const_lv1_0))) then 
                xi_reg_666 <= add_ln196_fu_1366_p2;
            end if; 
        end if;
    end process;

    yi_reg_655_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                yi_reg_655 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln195_reg_1656 = ap_const_lv1_0))) then 
                yi_reg_655 <= select_ln195_1_reg_1673;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                ap_phi_reg_pp1_iter1_value_nms_1_reg_761 <= ap_phi_reg_pp1_iter0_value_nms_1_reg_761;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                ap_phi_reg_pp1_iter2_value_nms_1_reg_761 <= ap_phi_reg_pp1_iter1_value_nms_1_reg_761;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln195_reg_1656_pp1_iter1_reg = ap_const_lv1_0))) then
                data_grad_load_reg_1754 <= data_grad_q0;
                tmp_12_reg_1759 <= line_buf_0_q0(23 downto 8);
                tmp_14_reg_1764 <= line_buf_1_q0(23 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter1_reg = ap_const_lv1_0))) then
                data_value_load_reg_1747 <= data_value_q0;
                tmp_10_reg_1736 <= line_buf_0_q0(23 downto 16);
                tmp_11_reg_1742 <= line_buf_1_q0(23 downto 16);
                tmp_9_reg_1730 <= line_buf_0_q0(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                empty_107_reg_1591 <= empty_107_fu_788_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond838_fu_782_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                empty_108_reg_1596 <= empty_108_fu_794_p1;
                tmp_7_reg_1601 <= ap_phi_mux_empty_phi_fu_637_p4(5 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond838_reg_1587 <= exitcond838_fu_782_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln195_reg_1656 <= icmp_ln195_fu_1286_p2;
                icmp_ln195_reg_1656_pp1_iter1_reg <= icmp_ln195_reg_1656;
                select_ln195_2_reg_1683_pp1_iter1_reg <= select_ln195_2_reg_1683;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                icmp_ln195_reg_1656_pp1_iter2_reg <= icmp_ln195_reg_1656_pp1_iter1_reg;
                icmp_ln195_reg_1656_pp1_iter3_reg <= icmp_ln195_reg_1656_pp1_iter2_reg;
                icmp_ln254_1_reg_1725_pp1_iter2_reg <= icmp_ln254_1_reg_1725;
                icmp_ln254_1_reg_1725_pp1_iter3_reg <= icmp_ln254_1_reg_1725_pp1_iter2_reg;
                icmp_ln254_reg_1720_pp1_iter2_reg <= icmp_ln254_reg_1720;
                icmp_ln254_reg_1720_pp1_iter3_reg <= icmp_ln254_reg_1720_pp1_iter2_reg;
                line_buf_0_addr_32_reg_1693_pp1_iter2_reg <= line_buf_0_addr_32_reg_1693;
                line_buf_1_addr_32_reg_1699_pp1_iter2_reg <= line_buf_1_addr_32_reg_1699;
                select_ln195_2_reg_1683_pp1_iter2_reg <= select_ln195_2_reg_1683_pp1_iter1_reg;
                select_ln195_2_reg_1683_pp1_iter3_reg <= select_ln195_2_reg_1683_pp1_iter2_reg;
                    zext_ln209_reg_1705_pp1_iter2_reg(17 downto 0) <= zext_ln209_reg_1705(17 downto 0);
                    zext_ln209_reg_1705_pp1_iter3_reg(17 downto 0) <= zext_ln209_reg_1705_pp1_iter2_reg(17 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_phi_mux_grad_nms_phi_fu_705_p4 = ap_const_lv8_0) and (icmp_ln195_reg_1656_pp1_iter1_reg = ap_const_lv1_0))) then
                icmp_ln226_reg_1784 <= icmp_ln226_fu_1487_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_phi_mux_grad_nms_phi_fu_705_p4 = ap_const_lv8_2D) and (icmp_ln195_reg_1656_pp1_iter1_reg = ap_const_lv1_0))) then
                icmp_ln233_reg_1779 <= icmp_ln233_fu_1481_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_phi_mux_grad_nms_phi_fu_705_p4 = ap_const_lv8_5A) and (icmp_ln195_reg_1656_pp1_iter1_reg = ap_const_lv1_0))) then
                icmp_ln241_reg_1774 <= icmp_ln241_fu_1475_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_phi_mux_grad_nms_phi_fu_705_p4 = ap_const_lv8_87) and (icmp_ln195_reg_1656_pp1_iter1_reg = ap_const_lv1_0))) then
                icmp_ln247_reg_1769 <= icmp_ln247_fu_1469_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln195_reg_1656 = ap_const_lv1_0))) then
                icmp_ln254_1_reg_1725 <= icmp_ln254_1_fu_1414_p2;
                icmp_ln254_reg_1720 <= icmp_ln254_fu_1408_p2;
                line_buf_0_addr_32_reg_1693 <= zext_ln196_fu_1379_p1(9 - 1 downto 0);
                line_buf_1_addr_32_reg_1699 <= zext_ln196_fu_1379_p1(9 - 1 downto 0);
                    zext_ln209_reg_1705(17 downto 0) <= zext_ln209_fu_1393_p1(17 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                mask_reg_1648 <= mask_fu_906_p2;
                    tmp_s_reg_1614(8 downto 5) <= tmp_s_fu_890_p3(8 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln195_fu_1286_p2 = ap_const_lv1_0))) then
                select_ln195_1_reg_1673 <= select_ln195_1_fu_1318_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln195_fu_1286_p2 = ap_const_lv1_0))) then
                select_ln195_2_reg_1683 <= select_ln195_2_fu_1358_p3;
                select_ln195_reg_1665 <= select_ln195_fu_1304_p3;
                trunc_ln195_reg_1678 <= trunc_ln195_fu_1326_p1;
            end if;
        end if;
    end process;
    empty_119_reg_1606(23 downto 0) <= "000000000000000000000000";
    tmp_s_reg_1614(4 downto 0) <= "00000";
    zext_ln209_reg_1705(63 downto 18) <= "0000000000000000000000000000000000000000000000";
    zext_ln209_reg_1705_pp1_iter2_reg(63 downto 18) <= "0000000000000000000000000000000000000000000000";
    zext_ln209_reg_1705_pp1_iter3_reg(63 downto 18) <= "0000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, exitcond838_fu_782_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage15_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond838_fu_782_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((exitcond838_fu_782_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln196_fu_1366_p0 <= 
        ap_const_lv10_0 when (icmp_ln196_fu_1298_p2(0) = '1') else 
        xi_reg_666;
    add_ln209_fu_1387_p0 <= (trunc_ln195_reg_1678 & ap_const_lv9_0);
    add_ln209_fu_1387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln195_reg_1665),18));
    and_ln254_1_fu_1280_p2 <= (icmp_fu_1268_p2 and cmp100_fu_1274_p2);
    and_ln254_2_fu_1573_p2 <= (select_ln195_2_reg_1683_pp1_iter3_reg and and_ln254_fu_1569_p2);
    and_ln254_3_fu_1352_p2 <= (icmp265_fu_1340_p2 and cmp100_mid1_fu_1346_p2);
    and_ln254_fu_1569_p2 <= (icmp_ln254_reg_1720_pp1_iter3_reg and icmp_ln254_1_reg_1725_pp1_iter3_reg);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(10);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(18);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state19 <= ap_CS_fsm(17);
    ap_CS_fsm_state25 <= ap_CS_fsm(19);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_387_assign_proc : process(icmp_ln195_reg_1656_pp1_iter1_reg, ap_phi_mux_grad_nms_phi_fu_705_p4)
    begin
                ap_condition_387 <= (not((ap_phi_mux_grad_nms_phi_fu_705_p4 = ap_const_lv8_0)) and not((ap_phi_mux_grad_nms_phi_fu_705_p4 = ap_const_lv8_2D)) and not((ap_phi_mux_grad_nms_phi_fu_705_p4 = ap_const_lv8_5A)) and not((ap_phi_mux_grad_nms_phi_fu_705_p4 = ap_const_lv8_87)) and (icmp_ln195_reg_1656_pp1_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond838_fu_782_p2)
    begin
        if ((exitcond838_fu_782_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter2_state22_assign_proc : process(ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            ap_condition_pp1_exit_iter2_state22 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter2_state22 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_flush_enable_assign_proc : process(icmp_ln195_fu_1286_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln195_fu_1286_p2 = ap_const_lv1_1))) then 
            ap_condition_pp1_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp1_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4)
    begin
        if (((ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_empty_phi_fu_637_p4_assign_proc : process(empty_reg_633, exitcond838_reg_1587, ap_CS_fsm_pp0_stage0, empty_107_reg_1591, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_empty_phi_fu_637_p4 <= empty_107_reg_1591;
        else 
            ap_phi_mux_empty_phi_fu_637_p4 <= empty_reg_633;
        end if; 
    end process;


    ap_phi_mux_grad_nms_phi_fu_705_p4_assign_proc : process(grad_nms_reg_701, icmp_ln195_reg_1656_pp1_iter2_reg, tmp_11_reg_1742, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_grad_nms_phi_fu_705_p4 <= tmp_11_reg_1742;
        else 
            ap_phi_mux_grad_nms_phi_fu_705_p4 <= grad_nms_reg_701;
        end if; 
    end process;


    ap_phi_mux_value_nms_phi_fu_717_p4_assign_proc : process(value_nms_reg_713, icmp_ln195_reg_1656_pp1_iter2_reg, tmp_10_reg_1736, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_value_nms_phi_fu_717_p4 <= tmp_10_reg_1736;
        else 
            ap_phi_mux_value_nms_phi_fu_717_p4 <= value_nms_reg_713;
        end if; 
    end process;


    ap_phi_mux_window_buf_0_1_0_1_phi_fu_753_p4_assign_proc : process(window_buf_0_2_0_1_reg_737, window_buf_0_1_0_1_reg_749, icmp_ln195_reg_1656_pp1_iter2_reg, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_window_buf_0_1_0_1_phi_fu_753_p4 <= window_buf_0_2_0_1_reg_737;
        else 
            ap_phi_mux_window_buf_0_1_0_1_phi_fu_753_p4 <= window_buf_0_1_0_1_reg_749;
        end if; 
    end process;


    ap_phi_mux_window_buf_1_1_0_1_phi_fu_729_p4_assign_proc : process(value_nms_reg_713, window_buf_1_1_0_1_reg_725, icmp_ln195_reg_1656_pp1_iter2_reg, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_window_buf_1_1_0_1_phi_fu_729_p4 <= value_nms_reg_713;
        else 
            ap_phi_mux_window_buf_1_1_0_1_phi_fu_729_p4 <= window_buf_1_1_0_1_reg_725;
        end if; 
    end process;


    ap_phi_mux_window_buf_2_1_0_1_phi_fu_693_p4_assign_proc : process(window_buf_2_2_0_1_reg_677, window_buf_2_1_0_1_reg_689, icmp_ln195_reg_1656_pp1_iter2_reg, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_window_buf_2_1_0_1_phi_fu_693_p4 <= window_buf_2_2_0_1_reg_677;
        else 
            ap_phi_mux_window_buf_2_1_0_1_phi_fu_693_p4 <= window_buf_2_1_0_1_reg_689;
        end if; 
    end process;


    ap_phi_mux_window_buf_2_2_0_1_phi_fu_681_p4_assign_proc : process(window_buf_2_2_0_1_reg_677, icmp_ln195_reg_1656_pp1_iter2_reg, data_value_load_reg_1747, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_window_buf_2_2_0_1_phi_fu_681_p4 <= data_value_load_reg_1747;
        else 
            ap_phi_mux_window_buf_2_2_0_1_phi_fu_681_p4 <= window_buf_2_2_0_1_reg_677;
        end if; 
    end process;


    ap_phi_mux_yi_phi_fu_659_p4_assign_proc : process(yi_reg_655, icmp_ln195_reg_1656, ap_CS_fsm_pp1_stage0, select_ln195_1_reg_1673, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln195_reg_1656 = ap_const_lv1_0))) then 
            ap_phi_mux_yi_phi_fu_659_p4 <= select_ln195_1_reg_1673;
        else 
            ap_phi_mux_yi_phi_fu_659_p4 <= yi_reg_655;
        end if; 
    end process;

    ap_phi_reg_pp1_iter0_value_nms_1_reg_761 <= "XXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp100_fu_1274_p2 <= "1" when (unsigned(ap_phi_mux_yi_phi_fu_659_p4) < unsigned(ap_const_lv10_1FD)) else "0";
    cmp100_mid1_fu_1346_p2 <= "1" when (unsigned(add_ln195_1_fu_1312_p2) < unsigned(ap_const_lv10_1FD)) else "0";
    data_grad_address0 <= zext_ln209_fu_1393_p1(18 - 1 downto 0);

    data_grad_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            data_grad_ce0 <= ap_const_logic_1;
        else 
            data_grad_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_value_address0 <= zext_ln209_fu_1393_p1(18 - 1 downto 0);

    data_value_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            data_value_ce0 <= ap_const_logic_1;
        else 
            data_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_108_fu_794_p1 <= ap_phi_mux_empty_phi_fu_637_p4(4 - 1 downto 0);
    empty_109_fu_816_p2 <= (tmp_8_fu_808_p3 or ap_const_lv5_7);
    empty_110_fu_822_p2 <= "1" when (unsigned(tmp_8_fu_808_p3) > unsigned(empty_109_fu_816_p2)) else "0";
    empty_112_fu_836_p3 <= 
        empty_109_fu_816_p2 when (empty_110_fu_822_p2(0) = '1') else 
        tmp_8_fu_808_p3;
    empty_113_fu_844_p1 <= 
        tmp_8_fu_808_p3 when (empty_110_fu_822_p2(0) = '1') else 
        empty_109_fu_816_p2;
    empty_114_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_112_fu_836_p3),24));
    empty_115_fu_854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_113_fu_844_p2),24));
    empty_116_fu_858_p3 <= 
        ap_const_lv24_0 when (empty_110_fu_822_p2(0) = '1') else 
        ap_const_lv24_0;
    empty_117_fu_866_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv24_FFFFFF),to_integer(unsigned('0' & empty_114_fu_850_p1(24-1 downto 0)))));
    empty_118_fu_872_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv24_FFFFFF),to_integer(unsigned('0' & empty_115_fu_854_p1(24-1 downto 0)))));
    empty_119_fu_884_p2 <= (p_demorgan_fu_878_p2 and empty_116_fu_858_p3);
    empty_120_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_reg_1601),3));
    empty_121_fu_916_p2 <= (tmp_s_fu_890_p3 or ap_const_lv9_1);
    empty_122_fu_928_p2 <= (tmp_s_reg_1614 or ap_const_lv9_2);
    empty_123_fu_939_p2 <= (tmp_s_reg_1614 or ap_const_lv9_3);
    empty_124_fu_950_p2 <= (tmp_s_reg_1614 or ap_const_lv9_4);
    empty_125_fu_961_p2 <= (tmp_s_reg_1614 or ap_const_lv9_5);
    empty_126_fu_972_p2 <= (tmp_s_reg_1614 or ap_const_lv9_6);
    empty_127_fu_983_p2 <= (tmp_s_reg_1614 or ap_const_lv9_7);
    empty_128_fu_994_p2 <= (tmp_s_reg_1614 or ap_const_lv9_8);
    empty_129_fu_1005_p2 <= (tmp_s_reg_1614 or ap_const_lv9_9);
    empty_130_fu_1016_p2 <= (tmp_s_reg_1614 or ap_const_lv9_A);
    empty_131_fu_1027_p2 <= (tmp_s_reg_1614 or ap_const_lv9_B);
    empty_132_fu_1038_p2 <= (tmp_s_reg_1614 or ap_const_lv9_C);
    empty_133_fu_1049_p2 <= (tmp_s_reg_1614 or ap_const_lv9_D);
    empty_134_fu_1060_p2 <= (tmp_s_reg_1614 or ap_const_lv9_E);
    empty_135_fu_1071_p2 <= (tmp_s_reg_1614 or ap_const_lv9_F);
    empty_136_fu_1082_p2 <= (tmp_s_reg_1614 or ap_const_lv9_10);
    empty_137_fu_1093_p2 <= (tmp_s_reg_1614 or ap_const_lv9_11);
    empty_138_fu_1104_p2 <= (tmp_s_reg_1614 or ap_const_lv9_12);
    empty_139_fu_1115_p2 <= (tmp_s_reg_1614 or ap_const_lv9_13);
    empty_140_fu_1126_p2 <= (tmp_s_reg_1614 or ap_const_lv9_14);
    empty_141_fu_1137_p2 <= (tmp_s_reg_1614 or ap_const_lv9_15);
    empty_142_fu_1148_p2 <= (tmp_s_reg_1614 or ap_const_lv9_16);
    empty_143_fu_1159_p2 <= (tmp_s_reg_1614 or ap_const_lv9_17);
    empty_144_fu_1170_p2 <= (tmp_s_reg_1614 or ap_const_lv9_18);
    empty_145_fu_1181_p2 <= (tmp_s_reg_1614 or ap_const_lv9_19);
    empty_146_fu_1192_p2 <= (tmp_s_reg_1614 or ap_const_lv9_1A);
    empty_147_fu_1203_p2 <= (tmp_s_reg_1614 or ap_const_lv9_1B);
    empty_148_fu_1214_p2 <= (tmp_s_reg_1614 or ap_const_lv9_1C);
    empty_149_fu_1225_p2 <= (tmp_s_reg_1614 or ap_const_lv9_1D);
    empty_150_fu_1236_p2 <= (tmp_s_reg_1614 or ap_const_lv9_1E);
    empty_151_fu_1247_p2 <= (tmp_s_reg_1614 or ap_const_lv9_1F);
    exitcond838_fu_782_p2 <= "1" when (ap_phi_mux_empty_phi_fu_637_p4 = ap_const_lv6_30) else "0";
    grp_fu_777_p2 <= "1" when (unsigned(value_nms_reg_713) < unsigned(tmp_9_reg_1730)) else "0";
    icmp265_fu_1340_p2 <= "0" when (tmp_15_fu_1330_p4 = ap_const_lv8_0) else "1";
    icmp_fu_1268_p2 <= "0" when (tmp_fu_1258_p4 = ap_const_lv8_0) else "1";
    icmp_ln195_fu_1286_p2 <= "1" when (indvar_flatten_reg_644 = ap_const_lv19_40000) else "0";
    icmp_ln196_fu_1298_p2 <= "1" when (xi_reg_666 = ap_const_lv10_200) else "0";
    icmp_ln226_fu_1487_p2 <= "1" when (unsigned(ap_phi_mux_value_nms_phi_fu_717_p4) < unsigned(ap_phi_mux_window_buf_1_1_0_1_phi_fu_729_p4)) else "0";
    icmp_ln227_fu_1551_p2 <= "1" when (unsigned(value_nms_reg_713) < unsigned(tmp_10_reg_1736)) else "0";
    icmp_ln233_fu_1481_p2 <= "1" when (unsigned(ap_phi_mux_value_nms_phi_fu_717_p4) < unsigned(ap_phi_mux_window_buf_0_1_0_1_phi_fu_753_p4)) else "0";
    icmp_ln234_fu_1533_p2 <= "1" when (unsigned(value_nms_reg_713) < unsigned(data_value_load_reg_1747)) else "0";
    icmp_ln241_fu_1475_p2 <= "1" when (unsigned(ap_phi_mux_value_nms_phi_fu_717_p4) < unsigned(ap_phi_mux_window_buf_2_2_0_1_phi_fu_681_p4)) else "0";
    icmp_ln247_fu_1469_p2 <= "1" when (unsigned(ap_phi_mux_value_nms_phi_fu_717_p4) < unsigned(ap_phi_mux_window_buf_2_1_0_1_phi_fu_693_p4)) else "0";
    icmp_ln254_1_fu_1414_p2 <= "1" when (unsigned(select_ln195_reg_1665) < unsigned(ap_const_lv10_1FD)) else "0";
    icmp_ln254_fu_1408_p2 <= "0" when (tmp_17_fu_1399_p4 = ap_const_lv8_0) else "1";

    line_buf_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, p_cast4_fu_897_p1, ap_block_pp0_stage1, p_cast8_fu_933_p1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, p_cast10_fu_955_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, p_cast12_fu_977_p1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, p_cast14_fu_999_p1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, p_cast16_fu_1021_p1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, p_cast18_fu_1043_p1, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, p_cast20_fu_1065_p1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, p_cast22_fu_1087_p1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, p_cast24_fu_1109_p1, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, p_cast26_fu_1131_p1, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, p_cast28_fu_1153_p1, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, p_cast30_fu_1175_p1, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, p_cast32_fu_1197_p1, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, p_cast34_fu_1219_p1, ap_block_pp0_stage15, p_cast36_fu_1241_p1, zext_ln196_fu_1379_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            line_buf_0_address0 <= zext_ln196_fu_1379_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast36_fu_1241_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast34_fu_1219_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast32_fu_1197_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast30_fu_1175_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast28_fu_1153_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast26_fu_1131_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast24_fu_1109_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast22_fu_1087_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast20_fu_1065_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast18_fu_1043_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast16_fu_1021_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast14_fu_999_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast12_fu_977_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast10_fu_955_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast8_fu_933_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address0 <= p_cast4_fu_897_p1(9 - 1 downto 0);
        else 
            line_buf_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    line_buf_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, line_buf_0_addr_32_reg_1693_pp1_iter2_reg, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp1_iter3, ap_block_pp0_stage0, ap_block_pp1_stage0, ap_block_pp0_stage1, p_cast7_fu_922_p1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, p_cast9_fu_944_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, p_cast11_fu_966_p1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, p_cast13_fu_988_p1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, p_cast15_fu_1010_p1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, p_cast17_fu_1032_p1, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, p_cast19_fu_1054_p1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, p_cast21_fu_1076_p1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, p_cast23_fu_1098_p1, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, p_cast25_fu_1120_p1, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, p_cast27_fu_1142_p1, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, p_cast29_fu_1164_p1, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, p_cast31_fu_1186_p1, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, p_cast33_fu_1208_p1, ap_block_pp0_stage15, p_cast35_fu_1230_p1, p_cast37_fu_1252_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            line_buf_0_address1 <= line_buf_0_addr_32_reg_1693_pp1_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast37_fu_1252_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast35_fu_1230_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast33_fu_1208_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast31_fu_1186_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast29_fu_1164_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast27_fu_1142_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast25_fu_1120_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast23_fu_1098_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast21_fu_1076_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast19_fu_1054_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast17_fu_1032_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast15_fu_1010_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast13_fu_988_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast11_fu_966_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast9_fu_944_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_0_address1 <= p_cast7_fu_922_p1(9 - 1 downto 0);
        else 
            line_buf_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    line_buf_0_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            line_buf_0_ce0 <= ap_const_logic_1;
        else 
            line_buf_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_0_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp1_iter3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            line_buf_0_ce1 <= ap_const_logic_1;
        else 
            line_buf_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_0_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, empty_119_reg_1606, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp1_iter3, ap_block_pp0_stage0, ap_block_pp1_stage0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, tmp_13_fu_1493_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            line_buf_0_d1 <= tmp_13_fu_1493_p3;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            line_buf_0_d1 <= empty_119_reg_1606;
        else 
            line_buf_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    line_buf_0_we0_assign_proc : process(exitcond838_reg_1587, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, mask_fu_906_p2, mask_reg_1648, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            line_buf_0_we0 <= mask_reg_1648;
        elsif (((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            line_buf_0_we0 <= mask_fu_906_p2;
        else 
            line_buf_0_we0 <= ap_const_lv3_0;
        end if; 
    end process;


    line_buf_0_we1_assign_proc : process(ap_block_pp1_stage0_11001, exitcond838_reg_1587, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, mask_fu_906_p2, mask_reg_1648, icmp_ln195_reg_1656_pp1_iter2_reg, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp1_iter3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
            line_buf_0_we1 <= ap_const_lv3_7;
        elsif ((((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            line_buf_0_we1 <= mask_reg_1648;
        elsif (((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            line_buf_0_we1 <= mask_fu_906_p2;
        else 
            line_buf_0_we1 <= ap_const_lv3_0;
        end if; 
    end process;


    line_buf_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, p_cast4_fu_897_p1, ap_block_pp0_stage1, p_cast8_fu_933_p1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, p_cast10_fu_955_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, p_cast12_fu_977_p1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, p_cast14_fu_999_p1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, p_cast16_fu_1021_p1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, p_cast18_fu_1043_p1, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, p_cast20_fu_1065_p1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, p_cast22_fu_1087_p1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, p_cast24_fu_1109_p1, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, p_cast26_fu_1131_p1, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, p_cast28_fu_1153_p1, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, p_cast30_fu_1175_p1, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, p_cast32_fu_1197_p1, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, p_cast34_fu_1219_p1, ap_block_pp0_stage15, p_cast36_fu_1241_p1, zext_ln196_fu_1379_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            line_buf_1_address0 <= zext_ln196_fu_1379_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast36_fu_1241_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast34_fu_1219_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast32_fu_1197_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast30_fu_1175_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast28_fu_1153_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast26_fu_1131_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast24_fu_1109_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast22_fu_1087_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast20_fu_1065_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast18_fu_1043_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast16_fu_1021_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast14_fu_999_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast12_fu_977_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast10_fu_955_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast8_fu_933_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address0 <= p_cast4_fu_897_p1(9 - 1 downto 0);
        else 
            line_buf_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    line_buf_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, line_buf_1_addr_32_reg_1699_pp1_iter2_reg, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp1_iter3, ap_block_pp0_stage0, ap_block_pp1_stage0, ap_block_pp0_stage1, p_cast7_fu_922_p1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, p_cast9_fu_944_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, p_cast11_fu_966_p1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, p_cast13_fu_988_p1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, p_cast15_fu_1010_p1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, p_cast17_fu_1032_p1, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, p_cast19_fu_1054_p1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, p_cast21_fu_1076_p1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, p_cast23_fu_1098_p1, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, p_cast25_fu_1120_p1, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, p_cast27_fu_1142_p1, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, p_cast29_fu_1164_p1, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, p_cast31_fu_1186_p1, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, p_cast33_fu_1208_p1, ap_block_pp0_stage15, p_cast35_fu_1230_p1, p_cast37_fu_1252_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            line_buf_1_address1 <= line_buf_1_addr_32_reg_1699_pp1_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast37_fu_1252_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast35_fu_1230_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast33_fu_1208_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast31_fu_1186_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast29_fu_1164_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast27_fu_1142_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast25_fu_1120_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast23_fu_1098_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast21_fu_1076_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast19_fu_1054_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast17_fu_1032_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast15_fu_1010_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast13_fu_988_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast11_fu_966_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast9_fu_944_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_1_address1 <= p_cast7_fu_922_p1(9 - 1 downto 0);
        else 
            line_buf_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    line_buf_1_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            line_buf_1_ce0 <= ap_const_logic_1;
        else 
            line_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_1_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp1_iter3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            line_buf_1_ce1 <= ap_const_logic_1;
        else 
            line_buf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_1_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, empty_119_reg_1606, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp1_iter3, ap_block_pp0_stage0, ap_block_pp1_stage0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, tmp_16_fu_1500_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            line_buf_1_d1 <= tmp_16_fu_1500_p3;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            line_buf_1_d1 <= empty_119_reg_1606;
        else 
            line_buf_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    line_buf_1_we0_assign_proc : process(exitcond838_reg_1587, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, mask_fu_906_p2, mask_reg_1648, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            line_buf_1_we0 <= mask_reg_1648;
        elsif (((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            line_buf_1_we0 <= mask_fu_906_p2;
        else 
            line_buf_1_we0 <= ap_const_lv3_0;
        end if; 
    end process;


    line_buf_1_we1_assign_proc : process(ap_block_pp1_stage0_11001, exitcond838_reg_1587, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, mask_fu_906_p2, mask_reg_1648, icmp_ln195_reg_1656_pp1_iter2_reg, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_enable_reg_pp1_iter3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter2_reg = ap_const_lv1_0))) then 
            line_buf_1_we1 <= ap_const_lv3_7;
        elsif ((((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            line_buf_1_we1 <= mask_reg_1648;
        elsif (((exitcond838_reg_1587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            line_buf_1_we1 <= mask_fu_906_p2;
        else 
            line_buf_1_we1 <= ap_const_lv3_0;
        end if; 
    end process;

    mask_fu_906_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv3_1),to_integer(unsigned('0' & empty_120_fu_903_p1(3-1 downto 0)))));
    or_ln226_fu_1556_p2 <= (icmp_ln227_fu_1551_p2 or icmp_ln226_reg_1784);
    or_ln233_fu_1538_p2 <= (icmp_ln234_fu_1533_p2 or icmp_ln233_reg_1779);
    or_ln240_fu_1520_p2 <= (icmp_ln241_reg_1774 or grp_fu_777_p2);
    or_ln247_fu_1507_p2 <= (icmp_ln247_reg_1769 or grp_fu_777_p2);
    out_r_address0 <= zext_ln209_reg_1705_pp1_iter3_reg(18 - 1 downto 0);

    out_r_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            out_r_ce0 <= ap_const_logic_1;
        else 
            out_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_r_d0 <= 
        ap_phi_reg_pp1_iter4_value_nms_1_reg_761 when (and_ln254_2_fu_1573_p2(0) = '1') else 
        ap_const_lv8_0;

    out_r_we0_assign_proc : process(ap_block_pp1_stage0_11001, icmp_ln195_reg_1656_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln195_reg_1656_pp1_iter3_reg = ap_const_lv1_0))) then 
            out_r_we0 <= ap_const_logic_1;
        else 
            out_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast10_fu_955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_124_fu_950_p2),64));
    p_cast11_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_125_fu_961_p2),64));
    p_cast12_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_126_fu_972_p2),64));
    p_cast13_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_127_fu_983_p2),64));
    p_cast14_fu_999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_128_fu_994_p2),64));
    p_cast15_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_129_fu_1005_p2),64));
    p_cast16_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_130_fu_1016_p2),64));
    p_cast17_fu_1032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_131_fu_1027_p2),64));
    p_cast18_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_132_fu_1038_p2),64));
    p_cast19_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_133_fu_1049_p2),64));
    p_cast20_fu_1065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_134_fu_1060_p2),64));
    p_cast21_fu_1076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_135_fu_1071_p2),64));
    p_cast22_fu_1087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_136_fu_1082_p2),64));
    p_cast23_fu_1098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_137_fu_1093_p2),64));
    p_cast24_fu_1109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_138_fu_1104_p2),64));
    p_cast25_fu_1120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_139_fu_1115_p2),64));
    p_cast26_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_140_fu_1126_p2),64));
    p_cast27_fu_1142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_141_fu_1137_p2),64));
    p_cast28_fu_1153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_142_fu_1148_p2),64));
    p_cast29_fu_1164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_143_fu_1159_p2),64));
    p_cast30_fu_1175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_144_fu_1170_p2),64));
    p_cast31_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_145_fu_1181_p2),64));
    p_cast32_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_146_fu_1192_p2),64));
    p_cast33_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_147_fu_1203_p2),64));
    p_cast34_fu_1219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_148_fu_1214_p2),64));
    p_cast35_fu_1230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_149_fu_1225_p2),64));
    p_cast36_fu_1241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_150_fu_1236_p2),64));
    p_cast37_fu_1252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_151_fu_1247_p2),64));
    p_cast4_fu_897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_890_p3),64));
    p_cast7_fu_922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_121_fu_916_p2),64));
    p_cast8_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_122_fu_928_p2),64));
    p_cast9_fu_944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_123_fu_939_p2),64));
    p_demorgan_fu_878_p2 <= (empty_118_fu_872_p2 and empty_117_fu_866_p2);
    select_ln195_1_fu_1318_p3 <= 
        add_ln195_1_fu_1312_p2 when (icmp_ln196_fu_1298_p2(0) = '1') else 
        ap_phi_mux_yi_phi_fu_659_p4;
    select_ln195_2_fu_1358_p3 <= 
        and_ln254_3_fu_1352_p2 when (icmp_ln196_fu_1298_p2(0) = '1') else 
        and_ln254_1_fu_1280_p2;
    select_ln195_fu_1304_p3 <= 
        ap_const_lv10_0 when (icmp_ln196_fu_1298_p2(0) = '1') else 
        xi_reg_666;
    select_ln226_fu_1561_p3 <= 
        ap_const_lv8_0 when (or_ln226_fu_1556_p2(0) = '1') else 
        value_nms_reg_713;
    select_ln233_fu_1543_p3 <= 
        ap_const_lv8_0 when (or_ln233_fu_1538_p2(0) = '1') else 
        value_nms_reg_713;
    select_ln240_fu_1525_p3 <= 
        ap_const_lv8_0 when (or_ln240_fu_1520_p2(0) = '1') else 
        value_nms_reg_713;
    select_ln247_fu_1512_p3 <= 
        ap_const_lv8_0 when (or_ln247_fu_1507_p2(0) = '1') else 
        value_nms_reg_713;
    tmp_13_fu_1493_p3 <= (data_value_load_reg_1747 & tmp_12_reg_1759);
    tmp_15_fu_1330_p4 <= add_ln195_1_fu_1312_p2(9 downto 2);
    tmp_16_fu_1500_p3 <= (data_grad_load_reg_1754 & tmp_14_reg_1764);
    tmp_17_fu_1399_p4 <= select_ln195_reg_1665(9 downto 2);
    tmp_7_fu_798_p4 <= ap_phi_mux_empty_phi_fu_637_p4(5 downto 4);
    tmp_8_fu_808_p3 <= (tmp_7_fu_798_p4 & ap_const_lv3_0);
    tmp_fu_1258_p4 <= ap_phi_mux_yi_phi_fu_659_p4(9 downto 2);
    tmp_s_fu_890_p3 <= (empty_108_reg_1596 & ap_const_lv5_0);
    trunc_ln195_fu_1326_p1 <= select_ln195_1_fu_1318_p3(9 - 1 downto 0);
    zext_ln196_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln195_reg_1665),64));
    zext_ln209_fu_1393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln209_fu_1387_p2),64));
end behav;
