<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab1B.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register_File.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Register_File.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_File_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Register_File_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1425128678" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1425128678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425480460" xil_pn:in_ck="4546128756236054026" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1425480460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="And_Unit.vhd"/>
      <outfile xil_pn:name="Compare_Module.vhd"/>
      <outfile xil_pn:name="Dec5to32.vhd"/>
      <outfile xil_pn:name="Mux2to1.vhd"/>
      <outfile xil_pn:name="Mux32to1.vhd"/>
      <outfile xil_pn:name="Register32bit.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="Register_File_Test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1425128970" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="108368916482897561" xil_pn:start_ts="1425128970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425128970" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5498654004668530907" xil_pn:start_ts="1425128970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425128678" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6141469288430694227" xil_pn:start_ts="1425128678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425480465" xil_pn:in_ck="4546128756236054026" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1425480465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="And_Unit.vhd"/>
      <outfile xil_pn:name="Compare_Module.vhd"/>
      <outfile xil_pn:name="Dec5to32.vhd"/>
      <outfile xil_pn:name="Mux2to1.vhd"/>
      <outfile xil_pn:name="Mux32to1.vhd"/>
      <outfile xil_pn:name="Register32bit.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="Register_File_Test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1425480472" xil_pn:in_ck="4546128756236054026" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7530785598167492468" xil_pn:start_ts="1425480465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Register_File_Test_beh.prj"/>
      <outfile xil_pn:name="Register_File_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1425480473" xil_pn:in_ck="-3070904356046258446" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5342349948951832415" xil_pn:start_ts="1425480472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Register_File_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
