/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [18:0] _00_;
  wire [2:0] _01_;
  wire [7:0] _02_;
  wire [21:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [21:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [20:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = celloutsig_1_0z[0] | celloutsig_1_12z;
  assign celloutsig_0_13z = celloutsig_0_12z[3] ^ celloutsig_0_8z[14];
  assign celloutsig_0_3z = in_data[16:14] + _01_;
  assign celloutsig_1_7z = { in_data[187:181], _00_[11:4], celloutsig_1_4z, celloutsig_1_1z } + { _00_[11:4], celloutsig_1_0z, _00_[11:4] };
  assign celloutsig_1_8z = celloutsig_1_0z + { celloutsig_1_1z[2], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_4z = { in_data[23:22], celloutsig_0_1z } + celloutsig_0_3z;
  assign celloutsig_0_12z = { _03_[21:14], _01_[2:1], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z } + { celloutsig_0_8z[2:1], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[42:37] + in_data[33:28];
  assign celloutsig_0_30z = celloutsig_0_8z[6:2] + { celloutsig_0_23z[6:4], celloutsig_0_27z, celloutsig_0_17z };
  reg [10:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _13_ <= 11'h000;
    else _13_ <= in_data[91:81];
  assign { _03_[21:14], _01_ } = _13_;
  reg [7:0] _14_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _14_ <= 8'h00;
    else _14_ <= in_data[163:156];
  assign _00_[11:4] = _14_;
  reg [5:0] _15_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _15_ <= 6'h00;
    else _15_ <= { celloutsig_1_6z[3:1], celloutsig_1_0z };
  assign _02_[5:0] = _15_;
  assign celloutsig_0_8z = { celloutsig_0_5z[1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z } & { in_data[67:54], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_7z = { _03_[20:14], _01_[2] } / { 1'h1, celloutsig_0_2z[3:0], celloutsig_0_3z };
  assign celloutsig_1_13z = celloutsig_1_0z == _00_[7:5];
  assign celloutsig_0_31z = in_data[53:47] === { in_data[80:78], celloutsig_0_4z, celloutsig_0_27z };
  assign celloutsig_0_6z = celloutsig_0_2z[5:2] >= { celloutsig_0_4z[2], celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_7z[7:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z } >= in_data[38:9];
  assign celloutsig_0_17z = { _03_[20:14], _01_[2:1] } >= celloutsig_0_12z[18:10];
  assign celloutsig_1_3z = celloutsig_1_1z <= _00_[11:9];
  assign celloutsig_1_4z = { celloutsig_1_1z[1:0], _00_[11:4] } <= { _00_[10], _00_[11:4], celloutsig_1_3z };
  assign celloutsig_1_5z = { _00_[11:4], celloutsig_1_4z } <= { in_data[191], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_8z[2:1], celloutsig_1_1z, celloutsig_1_4z, _00_[11:4], celloutsig_1_0z } <= { in_data[176:170], _02_[5:0], celloutsig_1_14z, celloutsig_1_8z };
  assign celloutsig_0_15z = { celloutsig_0_3z[1:0], celloutsig_0_10z } <= { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_1z = in_data[83:80] <= _03_[20:17];
  assign celloutsig_0_27z = { celloutsig_0_16z[5:4], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_23z } <= { celloutsig_0_12z[9:0], celloutsig_0_23z };
  assign celloutsig_1_10z = celloutsig_1_7z[10] & ~(celloutsig_1_5z);
  assign celloutsig_1_1z = in_data[116:114] % { 1'h1, in_data[118:117] };
  assign celloutsig_1_19z = celloutsig_1_6z[5:1] % { 1'h1, _00_[10], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_17z };
  assign celloutsig_0_10z = { celloutsig_0_7z[6:5], celloutsig_0_6z } != celloutsig_0_9z[3:1];
  assign celloutsig_0_23z = - celloutsig_0_12z[13:6];
  assign celloutsig_1_12z = ^ { celloutsig_1_8z[0], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = ^ { _02_[5:0], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z } >> { celloutsig_1_0z[1:0], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[146:144] <<< in_data[147:145];
  assign celloutsig_0_9z = celloutsig_0_5z[3:0] <<< celloutsig_0_5z[3:0];
  assign celloutsig_0_5z = { celloutsig_0_4z[2:1], celloutsig_0_4z } ^ _03_[20:16];
  assign celloutsig_0_16z = { in_data[26:24], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_15z } ^ celloutsig_0_8z[7:2];
  assign { _00_[18:12], _00_[3:0] } = { in_data[187:181], celloutsig_1_4z, celloutsig_1_1z };
  assign _02_[7:6] = celloutsig_1_8z[1:0];
  assign _03_[13:0] = { _01_[2:1], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z };
  assign { out_data[128], out_data[100:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
