--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,fbg484,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_txoutclk = PERIOD TIMEGRP "txoutclk" 16 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_txoutclk = PERIOD TIMEGRP "txoutclk" 16 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: eth/mcmm/CLKOUT2
  Logical resource: eth/mcmm/CLKOUT2
  Location pin: MMCME2_ADV_X0Y0.CLKOUT2
  Clock network: eth/clk125_ub
--------------------------------------------------------------------------------
Slack: 10.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.000ns
  Low pulse: 8.000ns
  Low pulse limit: 3.000ns (Tmmcmpw_CLKIN1_50_100)
  Physical resource: eth/mcmm/CLKIN1
  Logical resource: eth/mcmm/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: eth/txoutclk
--------------------------------------------------------------------------------
Slack: 10.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tmmcmpw_CLKIN1_50_100)
  Physical resource: eth/mcmm/CLKIN1
  Logical resource: eth/mcmm/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: eth/txoutclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt_clk = PERIOD TIMEGRP "gt_clk" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2059 paths analyzed, 561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.309ns.
--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET (SLICE_X89Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_eth (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (1.314 - 1.389)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_eth to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y116.AQ     Tcko                  0.269   clocks/rst_eth
                                                       clocks/rst_eth
    SLICE_X78Y160.D2     net (fanout=6)        2.558   clocks/rst_eth
    SLICE_X78Y160.D      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X89Y176.SR     net (fanout=5)        0.952   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X89Y176.CLK    Tsrck                 0.367   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (0.689ns logic, 3.510ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.702ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.699 - 0.727)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y170.AQ     Tcko                  0.308   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X78Y160.D1     net (fanout=10)       1.022   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X78Y160.D      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X89Y176.SR     net (fanout=5)        0.952   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X89Y176.CLK    Tsrck                 0.367   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (0.728ns logic, 1.974ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.699 - 0.727)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y170.BQ     Tcko                  0.308   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X78Y160.D4     net (fanout=11)       0.900   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X78Y160.D      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X89Y176.SR     net (fanout=5)        0.952   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X89Y176.CLK    Tsrck                 0.367   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
    -------------------------------------------------  ---------------------------
    Total                                      2.580ns (0.728ns logic, 1.852ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int (SLICE_X88Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_eth (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (1.314 - 1.389)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_eth to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y116.AQ     Tcko                  0.269   clocks/rst_eth
                                                       clocks/rst_eth
    SLICE_X78Y160.D2     net (fanout=6)        2.558   clocks/rst_eth
    SLICE_X78Y160.D      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X88Y176.SR     net (fanout=5)        0.952   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X88Y176.CLK    Tsrck                 0.344   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (0.666ns logic, 3.510ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.699 - 0.727)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y170.AQ     Tcko                  0.308   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X78Y160.D1     net (fanout=10)       1.022   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X78Y160.D      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X88Y176.SR     net (fanout=5)        0.952   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X88Y176.CLK    Tsrck                 0.344   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.705ns logic, 1.974ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.557ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.699 - 0.727)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y170.BQ     Tcko                  0.308   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X78Y160.D4     net (fanout=11)       0.900   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X78Y160.D      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X88Y176.SR     net (fanout=5)        0.952   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X88Y176.CLK    Tsrck                 0.344   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.705ns logic, 1.852ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY (SLICE_X88Y176.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_eth (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (1.314 - 1.389)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_eth to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y116.AQ     Tcko                  0.269   clocks/rst_eth
                                                       clocks/rst_eth
    SLICE_X78Y160.D2     net (fanout=6)        2.558   clocks/rst_eth
    SLICE_X78Y160.D      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X88Y176.SR     net (fanout=5)        0.952   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X88Y176.CLK    Tsrck                 0.344   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (0.666ns logic, 3.510ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.699 - 0.727)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y170.AQ     Tcko                  0.308   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X78Y160.D1     net (fanout=10)       1.022   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X78Y160.D      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X88Y176.SR     net (fanout=5)        0.952   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X88Y176.CLK    Tsrck                 0.344   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.705ns logic, 1.974ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.557ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.699 - 0.727)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y170.BQ     Tcko                  0.308   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X78Y160.D4     net (fanout=11)       0.900   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X78Y160.D      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X88Y176.SR     net (fanout=5)        0.952   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X88Y176.CLK    Tsrck                 0.344   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.705ns logic, 1.852ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt_clk = PERIOD TIMEGRP "gt_clk" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (SLICE_X88Y170.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk125_fr rising at 8.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y170.CQ     Tcko                  0.100   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
    SLICE_X88Y170.A6     net (fanout=7)        0.090   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
    SLICE_X88Y170.CLK    Tah         (-Th)     0.059   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1-In1
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.041ns logic, 0.090ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point clocks/rst (SLICE_X47Y117.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/nuke_d2 (FF)
  Destination:          clocks/rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk125_fr rising at 8.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/nuke_d2 to clocks/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y117.AQ     Tcko                  0.118   clocks/nuke_d2
                                                       clocks/nuke_d2
    SLICE_X47Y117.A5     net (fanout=1)        0.077   clocks/nuke_d2
    SLICE_X47Y117.CLK    Tah         (-Th)     0.040   clocks/rst
                                                       clocks/nuke_d2_dcm_locked_OR_1_o1
                                                       clocks/rst
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.078ns logic, 0.077ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync (SLICE_X74Y164.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/transceiver_inst/sync_block_data_valid/data_sync_reg (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         clk125_fr rising at 8.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/phy/transceiver_inst/sync_block_data_valid/data_sync_reg to eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y163.AQ     Tcko                  0.118   eth/phy/transceiver_inst/data_valid_reg2
                                                       eth/phy/transceiver_inst/sync_block_data_valid/data_sync_reg
    SLICE_X74Y164.AX     net (fanout=1)        0.101   eth/phy/transceiver_inst/data_valid_reg2
    SLICE_X74Y164.CLK    Tckdi       (-Th)     0.037   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/data_valid_sync
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (0.081ns logic, 0.101ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt_clk = PERIOD TIMEGRP "gt_clk" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clocks/mmcm/CLKIN1
  Logical resource: clocks/mmcm/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk125_fr
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clocks/mmcm/CLKIN1
  Logical resource: clocks/mmcm/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk125_fr
--------------------------------------------------------------------------------
Slack: 6.400ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: eth/bufg_fr/I0
  Logical resource: eth/bufg_fr/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: eth/clkin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_main_clk = PERIOD TIMEGRP "main_clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_main_clk = PERIOD TIMEGRP "main_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: slaves/slave6/mmcm_inst/mmcm_adv_inst/CLKIN1
  Logical resource: slaves/slave6/mmcm_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: slaves/slave6/mmcm_inst/clkin1
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: slaves/slave6/mmcm_inst/mmcm_adv_inst/CLKIN1
  Logical resource: slaves/slave6/mmcm_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: slaves/slave6/mmcm_inst/clkin1
--------------------------------------------------------------------------------
Slack: 3.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: slaves/slave6/mmcm_inst/mmcm_adv_inst/CLKIN1
  Logical resource: slaves/slave6/mmcm_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: slaves/slave6/mmcm_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_clk62_5_ub = PERIOD TIMEGRP "eth_clk62_5_ub" 
TS_txoutclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1113 paths analyzed, 284 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.306ns.
--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/txdata_int_3 (SLICE_X92Y188.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/txdata_double_3 (FF)
  Destination:          eth/phy/transceiver_inst/txdata_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.751ns (Levels of Logic = 0)
  Clock Path Skew:      -0.225ns (3.708 - 3.933)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/txdata_double_3 to eth/phy/transceiver_inst/txdata_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y182.DQ     Tcko                  0.269   eth/phy/transceiver_inst/txdata_double<3>
                                                       eth/phy/transceiver_inst/txdata_double_3
    SLICE_X92Y188.DX     net (fanout=1)        2.475   eth/phy/transceiver_inst/txdata_double<3>
    SLICE_X92Y188.CLK    Tdick                 0.007   eth/phy/transceiver_inst/txdata_int<3>
                                                       eth/phy/transceiver_inst/txdata_int_3
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.276ns logic, 2.475ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/txcharisk_int_1 (SLICE_X91Y186.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/txcharisk_double_1 (FF)
  Destination:          eth/phy/transceiver_inst/txcharisk_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Skew:      -0.223ns (3.705 - 3.928)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/txcharisk_double_1 to eth/phy/transceiver_inst/txcharisk_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y179.BMUX   Tshcko                0.346   eth/phy/transceiver_inst/txdata_double<15>
                                                       eth/phy/transceiver_inst/txcharisk_double_1
    SLICE_X91Y186.DX     net (fanout=1)        2.306   eth/phy/transceiver_inst/txcharisk_double<1>
    SLICE_X91Y186.CLK    Tdick                 0.032   eth/phy/transceiver_inst/txcharisk_int<1>
                                                       eth/phy/transceiver_inst/txcharisk_int_1
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (0.378ns logic, 2.306ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/txdata_int_10 (SLICE_X90Y186.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/txdata_double_10 (FF)
  Destination:          eth/phy/transceiver_inst/txdata_int_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.678ns (Levels of Logic = 1)
  Clock Path Skew:      -0.223ns (3.705 - 3.928)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/txdata_double_10 to eth/phy/transceiver_inst/txdata_int_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y179.CQ     Tcko                  0.308   eth/phy/transceiver_inst/txdata_double<11>
                                                       eth/phy/transceiver_inst/txdata_double_10
    SLICE_X90Y186.C5     net (fanout=1)        2.407   eth/phy/transceiver_inst/txdata_double<10>
    SLICE_X90Y186.CLK    Tas                  -0.037   eth/phy/transceiver_inst/txdata_int<15>
                                                       eth/phy/transceiver_inst/txdata_double<10>_rt
                                                       eth/phy/transceiver_inst/txdata_int_10
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.271ns logic, 2.407ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_eth_clk62_5_ub = PERIOD TIMEGRP "eth_clk62_5_ub" TS_txoutclk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/txdata_int_9 (SLICE_X90Y186.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/transceiver_inst/txdata_double_9 (FF)
  Destination:          eth/phy/transceiver_inst/txdata_int_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.281ns (1.795 - 1.514)
  Source Clock:         clk125 rising at 16.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: eth/phy/transceiver_inst/txdata_double_9 to eth/phy/transceiver_inst/txdata_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y179.BQ     Tcko                  0.118   eth/phy/transceiver_inst/txdata_double<11>
                                                       eth/phy/transceiver_inst/txdata_double_9
    SLICE_X90Y186.B2     net (fanout=1)        0.406   eth/phy/transceiver_inst/txdata_double<9>
    SLICE_X90Y186.CLK    Tah         (-Th)     0.066   eth/phy/transceiver_inst/txdata_int<15>
                                                       eth/phy/transceiver_inst/txdata_double<9>_rt
                                                       eth/phy/transceiver_inst/txdata_int_9
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.052ns logic, 0.406ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/txdata_int_11 (SLICE_X90Y186.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/transceiver_inst/txdata_double_11 (FF)
  Destination:          eth/phy/transceiver_inst/txdata_int_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.281ns (1.795 - 1.514)
  Source Clock:         clk125 rising at 16.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: eth/phy/transceiver_inst/txdata_double_11 to eth/phy/transceiver_inst/txdata_int_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y179.DQ     Tcko                  0.118   eth/phy/transceiver_inst/txdata_double<11>
                                                       eth/phy/transceiver_inst/txdata_double_11
    SLICE_X90Y186.D1     net (fanout=1)        0.415   eth/phy/transceiver_inst/txdata_double<11>
    SLICE_X90Y186.CLK    Tah         (-Th)     0.069   eth/phy/transceiver_inst/txdata_int<15>
                                                       eth/phy/transceiver_inst/txdata_double<11>_rt
                                                       eth/phy/transceiver_inst/txdata_int_11
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.049ns logic, 0.415ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/txdata_int_8 (SLICE_X90Y186.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/transceiver_inst/txdata_double_8 (FF)
  Destination:          eth/phy/transceiver_inst/txdata_int_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.281ns (1.795 - 1.514)
  Source Clock:         clk125 rising at 16.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: eth/phy/transceiver_inst/txdata_double_8 to eth/phy/transceiver_inst/txdata_int_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y179.AQ     Tcko                  0.118   eth/phy/transceiver_inst/txdata_double<11>
                                                       eth/phy/transceiver_inst/txdata_double_8
    SLICE_X90Y186.A1     net (fanout=1)        0.420   eth/phy/transceiver_inst/txdata_double<8>
    SLICE_X90Y186.CLK    Tah         (-Th)     0.070   eth/phy/transceiver_inst/txdata_int<15>
                                                       eth/phy/transceiver_inst/txdata_double<8>_rt
                                                       eth/phy/transceiver_inst/txdata_int_8
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.048ns logic, 0.420ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_clk62_5_ub = PERIOD TIMEGRP "eth_clk62_5_ub" TS_txoutclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK
  Logical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: eth/clk62_5
--------------------------------------------------------------------------------
Slack: 12.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK2
  Logical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: eth/clk62_5
--------------------------------------------------------------------------------
Slack: 12.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK
  Logical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK
  Clock network: eth/clk62_5
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_clk125_ub = PERIOD TIMEGRP "eth_clk125_ub" 
TS_txoutclk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 46877 paths analyzed, 16715 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.400ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_74 (SLICE_X14Y39.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 3)
  Clock Path Skew:      0.350ns (1.614 - 1.264)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y116.DQ     Tcko                  0.269   clocks/rst_125
                                                       clocks/rst_125
    SLICE_X19Y58.A2      net (fanout=461)      2.764   clocks/rst_125
    SLICE_X19Y58.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X18Y59.D2      net (fanout=2)        0.687   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_82_o_MUX_1150_o
    SLICE_X18Y59.D       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X20Y51.A1      net (fanout=9)        0.871   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X20Y51.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history<9>
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X14Y39.SR      net (fanout=24)       1.137   ipbus/udp_if/status_buffer/_n0211
    SLICE_X14Y39.CLK     Tsrck                 0.344   ipbus/udp_if/status_buffer/history<82>
                                                       ipbus/udp_if/status_buffer/history_74
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (0.772ns logic, 5.459ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          ipbus/udp_if/status_buffer/history_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.119ns (Levels of Logic = 3)
  Clock Path Skew:      0.111ns (1.420 - 1.309)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to ipbus/udp_if/status_buffer/history_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.AQ       Tcko                  0.308   mac_rx_valid
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X27Y60.A5      net (fanout=514)      1.710   mac_rx_valid
    SLICE_X27Y60.A       Tilo                  0.053   ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X18Y59.D6      net (fanout=95)       0.590   ipbus/udp_if/rx_reset
    SLICE_X18Y59.D       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X20Y51.A1      net (fanout=9)        0.871   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X20Y51.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history<9>
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X14Y39.SR      net (fanout=24)       1.137   ipbus/udp_if/status_buffer/_n0211
    SLICE_X14Y39.CLK     Tsrck                 0.344   ipbus/udp_if/status_buffer/history<82>
                                                       ipbus/udp_if/status_buffer/history_74
    -------------------------------------------------  ---------------------------
    Total                                      5.119ns (0.811ns logic, 4.308ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          ipbus/udp_if/status_buffer/history_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 3)
  Clock Path Skew:      0.110ns (1.420 - 1.310)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast to ipbus/udp_if/status_buffer/history_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y76.AQ      Tcko                  0.308   mac_rx_last
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast
    SLICE_X19Y58.A6      net (fanout=20)       1.191   mac_rx_last
    SLICE_X19Y58.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X18Y59.D2      net (fanout=2)        0.687   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_82_o_MUX_1150_o
    SLICE_X18Y59.D       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X20Y51.A1      net (fanout=9)        0.871   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X20Y51.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history<9>
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X14Y39.SR      net (fanout=24)       1.137   ipbus/udp_if/status_buffer/_n0211
    SLICE_X14Y39.CLK     Tsrck                 0.344   ipbus/udp_if/status_buffer/history<82>
                                                       ipbus/udp_if/status_buffer/history_74
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (0.811ns logic, 3.886ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_79 (SLICE_X14Y39.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_79 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 3)
  Clock Path Skew:      0.350ns (1.614 - 1.264)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y116.DQ     Tcko                  0.269   clocks/rst_125
                                                       clocks/rst_125
    SLICE_X19Y58.A2      net (fanout=461)      2.764   clocks/rst_125
    SLICE_X19Y58.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X18Y59.D2      net (fanout=2)        0.687   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_82_o_MUX_1150_o
    SLICE_X18Y59.D       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X20Y51.A1      net (fanout=9)        0.871   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X20Y51.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history<9>
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X14Y39.SR      net (fanout=24)       1.137   ipbus/udp_if/status_buffer/_n0211
    SLICE_X14Y39.CLK     Tsrck                 0.344   ipbus/udp_if/status_buffer/history<82>
                                                       ipbus/udp_if/status_buffer/history_79
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (0.772ns logic, 5.459ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          ipbus/udp_if/status_buffer/history_79 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.119ns (Levels of Logic = 3)
  Clock Path Skew:      0.111ns (1.420 - 1.309)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to ipbus/udp_if/status_buffer/history_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.AQ       Tcko                  0.308   mac_rx_valid
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X27Y60.A5      net (fanout=514)      1.710   mac_rx_valid
    SLICE_X27Y60.A       Tilo                  0.053   ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X18Y59.D6      net (fanout=95)       0.590   ipbus/udp_if/rx_reset
    SLICE_X18Y59.D       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X20Y51.A1      net (fanout=9)        0.871   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X20Y51.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history<9>
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X14Y39.SR      net (fanout=24)       1.137   ipbus/udp_if/status_buffer/_n0211
    SLICE_X14Y39.CLK     Tsrck                 0.344   ipbus/udp_if/status_buffer/history<82>
                                                       ipbus/udp_if/status_buffer/history_79
    -------------------------------------------------  ---------------------------
    Total                                      5.119ns (0.811ns logic, 4.308ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          ipbus/udp_if/status_buffer/history_79 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 3)
  Clock Path Skew:      0.110ns (1.420 - 1.310)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast to ipbus/udp_if/status_buffer/history_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y76.AQ      Tcko                  0.308   mac_rx_last
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast
    SLICE_X19Y58.A6      net (fanout=20)       1.191   mac_rx_last
    SLICE_X19Y58.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X18Y59.D2      net (fanout=2)        0.687   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_82_o_MUX_1150_o
    SLICE_X18Y59.D       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X20Y51.A1      net (fanout=9)        0.871   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X20Y51.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history<9>
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X14Y39.SR      net (fanout=24)       1.137   ipbus/udp_if/status_buffer/_n0211
    SLICE_X14Y39.CLK     Tsrck                 0.344   ipbus/udp_if/status_buffer/history<82>
                                                       ipbus/udp_if/status_buffer/history_79
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (0.811ns logic, 3.886ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_75 (SLICE_X14Y39.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 3)
  Clock Path Skew:      0.350ns (1.614 - 1.264)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y116.DQ     Tcko                  0.269   clocks/rst_125
                                                       clocks/rst_125
    SLICE_X19Y58.A2      net (fanout=461)      2.764   clocks/rst_125
    SLICE_X19Y58.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X18Y59.D2      net (fanout=2)        0.687   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_82_o_MUX_1150_o
    SLICE_X18Y59.D       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X20Y51.A1      net (fanout=9)        0.871   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X20Y51.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history<9>
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X14Y39.SR      net (fanout=24)       1.137   ipbus/udp_if/status_buffer/_n0211
    SLICE_X14Y39.CLK     Tsrck                 0.344   ipbus/udp_if/status_buffer/history<82>
                                                       ipbus/udp_if/status_buffer/history_75
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (0.772ns logic, 5.459ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          ipbus/udp_if/status_buffer/history_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.119ns (Levels of Logic = 3)
  Clock Path Skew:      0.111ns (1.420 - 1.309)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to ipbus/udp_if/status_buffer/history_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.AQ       Tcko                  0.308   mac_rx_valid
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X27Y60.A5      net (fanout=514)      1.710   mac_rx_valid
    SLICE_X27Y60.A       Tilo                  0.053   ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X18Y59.D6      net (fanout=95)       0.590   ipbus/udp_if/rx_reset
    SLICE_X18Y59.D       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X20Y51.A1      net (fanout=9)        0.871   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X20Y51.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history<9>
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X14Y39.SR      net (fanout=24)       1.137   ipbus/udp_if/status_buffer/_n0211
    SLICE_X14Y39.CLK     Tsrck                 0.344   ipbus/udp_if/status_buffer/history<82>
                                                       ipbus/udp_if/status_buffer/history_75
    -------------------------------------------------  ---------------------------
    Total                                      5.119ns (0.811ns logic, 4.308ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          ipbus/udp_if/status_buffer/history_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 3)
  Clock Path Skew:      0.110ns (1.420 - 1.310)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast to ipbus/udp_if/status_buffer/history_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y76.AQ      Tcko                  0.308   mac_rx_last
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast
    SLICE_X19Y58.A6      net (fanout=20)       1.191   mac_rx_last
    SLICE_X19Y58.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X18Y59.D2      net (fanout=2)        0.687   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_82_o_MUX_1150_o
    SLICE_X18Y59.D       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X20Y51.A1      net (fanout=9)        0.871   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X20Y51.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history<9>
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X14Y39.SR      net (fanout=24)       1.137   ipbus/udp_if/status_buffer/_n0211
    SLICE_X14Y39.CLK     Tsrck                 0.344   ipbus/udp_if/status_buffer/history<82>
                                                       ipbus/udp_if/status_buffer/history_75
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (0.811ns logic, 3.886ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_eth_clk125_ub = PERIOD TIMEGRP "eth_clk125_ub" TS_txoutclk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int_13 (SLICE_X23Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int_5 (FF)
  Destination:          ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.784 - 0.520)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int_5 to ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y55.BQ      Tcko                  0.118   ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int<7>
                                                       ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int_5
    SLICE_X23Y48.BX      net (fanout=2)        0.184   ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int<5>
    SLICE_X23Y48.CLK     Tckdi       (-Th)     0.038   ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int<15>
                                                       ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int_13
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.080ns logic, 0.184ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/ipbus_in_4 (SLICE_X22Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int_4 (FF)
  Destination:          ipbus/udp_if/status_buffer/ipbus_in_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.784 - 0.520)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int_4 to ipbus/udp_if/status_buffer/ipbus_in_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y55.AQ      Tcko                  0.118   ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int<7>
                                                       ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int_4
    SLICE_X22Y48.AX      net (fanout=2)        0.185   ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int<4>
    SLICE_X22Y48.CLK     Tckdi       (-Th)     0.037   ipbus/udp_if/status_buffer/ipbus_in<7>
                                                       ipbus/udp_if/status_buffer/ipbus_in_4
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.081ns logic, 0.185ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/rxchariscomma_double_1 (SLICE_X83Y186.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/transceiver_inst/rxchariscomma_reg_1 (FF)
  Destination:          eth/phy/transceiver_inst/rxchariscomma_double_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (1.791 - 1.526)
  Source Clock:         eth/clk62_5 rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: eth/phy/transceiver_inst/rxchariscomma_reg_1 to eth/phy/transceiver_inst/rxchariscomma_double_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y190.DQ     Tcko                  0.100   eth/phy/transceiver_inst/rxchariscomma_reg<1>
                                                       eth/phy/transceiver_inst/rxchariscomma_reg_1
    SLICE_X83Y186.B1     net (fanout=1)        0.387   eth/phy/transceiver_inst/rxchariscomma_reg<1>
    SLICE_X83Y186.CLK    Tah         (-Th)     0.042   eth/phy/transceiver_inst/rxnotintable_double<1>
                                                       eth/phy/transceiver_inst/rxchariscomma_reg<1>_rt
                                                       eth/phy/transceiver_inst/rxchariscomma_double_1
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.058ns logic, 0.387ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_clk125_ub = PERIOD TIMEGRP "eth_clk125_ub" TS_txoutclk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.600ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.400ns (156.250MHz) (Tgtxper_DRPCLK)
  Physical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/DRPCLK
  Logical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y3.DRPCLK
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 5.817ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKL
  Logical resource: ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKL
  Location pin: RAMB36_X0Y14.CLKARDCLKL
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 5.817ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKU
  Logical resource: ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKU
  Location pin: RAMB36_X0Y14.CLKARDCLKU
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_gt_clk / 0.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 344553 paths analyzed, 11140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.826ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave6/mux_out_reg_0 (SLICE_X73Y96.B1), 1972 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/mmcm_inst/mmcm_adv_inst (OTHER)
  Destination:          slaves/slave6/mux_out_reg_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.595ns (Levels of Logic = 7)
  Clock Path Skew:      -0.146ns (0.657 - 0.803)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/mmcm_inst/mmcm_adv_inst to slaves/slave6/mux_out_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCME2_ADV_X1Y1.DO0  Tmmcmcko_DO           0.734   slaves/slave6/mmcm_inst/mmcm_adv_inst
                                                       slaves/slave6/mmcm_inst/mmcm_adv_inst
    SLICE_X85Y85.B3      net (fanout=1)        1.918   slaves/slave6/mmcm_dout<0>
    SLICE_X85Y85.B       Tilo                  0.053   N4954
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5140_o1_SW6
    SLICE_X62Y109.A6     net (fanout=1)        1.338   N4954
    SLICE_X62Y109.A      Tilo                  0.053   N1185
                                                       slaves/slave6/Mmux_mux_out4024_SW0
    SLICE_X37Y135.D1     net (fanout=1)        1.682   N1185
    SLICE_X37Y135.CMUX   Topdc                 0.294   slaves/slave6/GND_610_o_INV_5633_o
                                                       slaves/slave6/Mmux_mux_out4025_SW2_F
                                                       slaves/slave6/Mmux_mux_out4025_SW2
    SLICE_X22Y145.A1     net (fanout=1)        0.973   N5074
    SLICE_X22Y145.A      Tilo                  0.053   slaves/slave6/Mmux_mux_out4030
                                                       slaves/slave6/Mmux_mux_out4027
    SLICE_X22Y145.B1     net (fanout=1)        0.679   slaves/slave6/Mmux_mux_out4026
    SLICE_X22Y145.B      Tilo                  0.053   slaves/slave6/Mmux_mux_out4030
                                                       slaves/slave6/Mmux_mux_out4031
    SLICE_X46Y133.A3     net (fanout=1)        1.209   slaves/slave6/Mmux_mux_out4030
    SLICE_X46Y133.A      Tilo                  0.053   N6156
                                                       slaves/slave6/Mmux_mux_out4043
    SLICE_X73Y96.B1      net (fanout=1)        2.484   slaves/slave6/Mmux_mux_out4042
    SLICE_X73Y96.CLK     Tas                   0.019   slaves/slave6/mux_out_reg<1>
                                                       slaves/slave6/Mmux_mux_out4071
                                                       slaves/slave6/mux_out_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.595ns (1.312ns logic, 10.283ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_13 (FF)
  Destination:          slaves/slave6/mux_out_reg_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.357ns (Levels of Logic = 7)
  Clock Path Skew:      0.094ns (1.362 - 1.268)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_13 to slaves/slave6/mux_out_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y106.DMUX   Tshcko                0.349   slaves/slave2/ack
                                                       slaves/slave6/addr2_reg_13
    SLICE_X85Y85.B2      net (fanout=1270)     2.065   slaves/slave6/addr2_reg<13>
    SLICE_X85Y85.B       Tilo                  0.053   N4954
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5140_o1_SW6
    SLICE_X62Y109.A6     net (fanout=1)        1.338   N4954
    SLICE_X62Y109.A      Tilo                  0.053   N1185
                                                       slaves/slave6/Mmux_mux_out4024_SW0
    SLICE_X37Y135.D1     net (fanout=1)        1.682   N1185
    SLICE_X37Y135.CMUX   Topdc                 0.294   slaves/slave6/GND_610_o_INV_5633_o
                                                       slaves/slave6/Mmux_mux_out4025_SW2_F
                                                       slaves/slave6/Mmux_mux_out4025_SW2
    SLICE_X22Y145.A1     net (fanout=1)        0.973   N5074
    SLICE_X22Y145.A      Tilo                  0.053   slaves/slave6/Mmux_mux_out4030
                                                       slaves/slave6/Mmux_mux_out4027
    SLICE_X22Y145.B1     net (fanout=1)        0.679   slaves/slave6/Mmux_mux_out4026
    SLICE_X22Y145.B      Tilo                  0.053   slaves/slave6/Mmux_mux_out4030
                                                       slaves/slave6/Mmux_mux_out4031
    SLICE_X46Y133.A3     net (fanout=1)        1.209   slaves/slave6/Mmux_mux_out4030
    SLICE_X46Y133.A      Tilo                  0.053   N6156
                                                       slaves/slave6/Mmux_mux_out4043
    SLICE_X73Y96.B1      net (fanout=1)        2.484   slaves/slave6/Mmux_mux_out4042
    SLICE_X73Y96.CLK     Tas                   0.019   slaves/slave6/mux_out_reg<1>
                                                       slaves/slave6/Mmux_mux_out4071
                                                       slaves/slave6/mux_out_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.357ns (0.927ns logic, 10.430ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_10 (FF)
  Destination:          slaves/slave6/mux_out_reg_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.311ns (Levels of Logic = 7)
  Clock Path Skew:      0.096ns (1.362 - 1.266)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_10 to slaves/slave6/mux_out_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y103.AMUX   Tshcko                0.351   slaves/slave1/ipbus_out_ipb_rdata<19>
                                                       slaves/slave6/addr2_reg_10
    SLICE_X85Y85.B4      net (fanout=1331)     2.017   slaves/slave6/addr2_reg<10>
    SLICE_X85Y85.B       Tilo                  0.053   N4954
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5140_o1_SW6
    SLICE_X62Y109.A6     net (fanout=1)        1.338   N4954
    SLICE_X62Y109.A      Tilo                  0.053   N1185
                                                       slaves/slave6/Mmux_mux_out4024_SW0
    SLICE_X37Y135.D1     net (fanout=1)        1.682   N1185
    SLICE_X37Y135.CMUX   Topdc                 0.294   slaves/slave6/GND_610_o_INV_5633_o
                                                       slaves/slave6/Mmux_mux_out4025_SW2_F
                                                       slaves/slave6/Mmux_mux_out4025_SW2
    SLICE_X22Y145.A1     net (fanout=1)        0.973   N5074
    SLICE_X22Y145.A      Tilo                  0.053   slaves/slave6/Mmux_mux_out4030
                                                       slaves/slave6/Mmux_mux_out4027
    SLICE_X22Y145.B1     net (fanout=1)        0.679   slaves/slave6/Mmux_mux_out4026
    SLICE_X22Y145.B      Tilo                  0.053   slaves/slave6/Mmux_mux_out4030
                                                       slaves/slave6/Mmux_mux_out4031
    SLICE_X46Y133.A3     net (fanout=1)        1.209   slaves/slave6/Mmux_mux_out4030
    SLICE_X46Y133.A      Tilo                  0.053   N6156
                                                       slaves/slave6/Mmux_mux_out4043
    SLICE_X73Y96.B1      net (fanout=1)        2.484   slaves/slave6/Mmux_mux_out4042
    SLICE_X73Y96.CLK     Tas                   0.019   slaves/slave6/mux_out_reg<1>
                                                       slaves/slave6/Mmux_mux_out4071
                                                       slaves/slave6/mux_out_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.311ns (0.929ns logic, 10.382ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/mux_out_reg_9 (SLICE_X67Y105.D1), 4593 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_12 (FF)
  Destination:          slaves/slave6/mux_out_reg_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.279ns (Levels of Logic = 7)
  Clock Path Skew:      -0.099ns (1.166 - 1.265)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_12 to slaves/slave6/mux_out_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y102.AQ     Tcko                  0.308   slaves/slave6/addr2_reg<12>
                                                       slaves/slave6/addr2_reg_12
    SLICE_X7Y163.C1      net (fanout=1319)     3.963   slaves/slave6/addr2_reg<12>
    SLICE_X7Y163.C       Tilo                  0.053   N4321
                                                       slaves/slave6/Mmux_mux_out128027_SW0_SW0
    SLICE_X7Y156.D1      net (fanout=1)        0.954   N4321
    SLICE_X7Y156.D       Tilo                  0.053   N2833
                                                       slaves/slave6/Mmux_mux_out128027_SW0
    SLICE_X10Y148.D2     net (fanout=2)        0.899   N2833
    SLICE_X10Y148.CMUX   Topdc                 0.286   slaves/slave6/GND_610_o_INV_5465_o
                                                       slaves/slave6/Mmux_mux_out128028_SW0_F
                                                       slaves/slave6/Mmux_mux_out128028_SW0
    SLICE_X17Y142.A1     net (fanout=1)        0.940   N4524
    SLICE_X17Y142.A      Tilo                  0.053   slaves/slave6/Mmux_mux_out128019
                                                       slaves/slave6/Mmux_mux_out128030_SW0
    SLICE_X37Y136.A1     net (fanout=1)        1.029   N5636
    SLICE_X37Y136.A      Tilo                  0.053   slaves/slave6/Mmux_mux_out48025
                                                       slaves/slave6/Mmux_mux_out128034
    SLICE_X67Y105.C2     net (fanout=1)        2.041   slaves/slave6/Mmux_mux_out128033
    SLICE_X67Y105.C      Tilo                  0.053   slaves/slave6/mux_out_reg<9>
                                                       slaves/slave6/Mmux_mux_out128051
    SLICE_X67Y105.D1     net (fanout=1)        0.576   slaves/slave6/Mmux_mux_out128050
    SLICE_X67Y105.CLK    Tas                   0.018   slaves/slave6/mux_out_reg<9>
                                                       slaves/slave6/Mmux_mux_out128071
                                                       slaves/slave6/mux_out_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     11.279ns (0.877ns logic, 10.402ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_10 (FF)
  Destination:          slaves/slave6/mux_out_reg_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.067ns (Levels of Logic = 7)
  Clock Path Skew:      -0.100ns (1.166 - 1.266)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_10 to slaves/slave6/mux_out_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y103.AMUX   Tshcko                0.351   slaves/slave1/ipbus_out_ipb_rdata<19>
                                                       slaves/slave6/addr2_reg_10
    SLICE_X7Y163.C4      net (fanout=1331)     3.708   slaves/slave6/addr2_reg<10>
    SLICE_X7Y163.C       Tilo                  0.053   N4321
                                                       slaves/slave6/Mmux_mux_out128027_SW0_SW0
    SLICE_X7Y156.D1      net (fanout=1)        0.954   N4321
    SLICE_X7Y156.D       Tilo                  0.053   N2833
                                                       slaves/slave6/Mmux_mux_out128027_SW0
    SLICE_X10Y148.D2     net (fanout=2)        0.899   N2833
    SLICE_X10Y148.CMUX   Topdc                 0.286   slaves/slave6/GND_610_o_INV_5465_o
                                                       slaves/slave6/Mmux_mux_out128028_SW0_F
                                                       slaves/slave6/Mmux_mux_out128028_SW0
    SLICE_X17Y142.A1     net (fanout=1)        0.940   N4524
    SLICE_X17Y142.A      Tilo                  0.053   slaves/slave6/Mmux_mux_out128019
                                                       slaves/slave6/Mmux_mux_out128030_SW0
    SLICE_X37Y136.A1     net (fanout=1)        1.029   N5636
    SLICE_X37Y136.A      Tilo                  0.053   slaves/slave6/Mmux_mux_out48025
                                                       slaves/slave6/Mmux_mux_out128034
    SLICE_X67Y105.C2     net (fanout=1)        2.041   slaves/slave6/Mmux_mux_out128033
    SLICE_X67Y105.C      Tilo                  0.053   slaves/slave6/mux_out_reg<9>
                                                       slaves/slave6/Mmux_mux_out128051
    SLICE_X67Y105.D1     net (fanout=1)        0.576   slaves/slave6/Mmux_mux_out128050
    SLICE_X67Y105.CLK    Tas                   0.018   slaves/slave6/mux_out_reg<9>
                                                       slaves/slave6/Mmux_mux_out128071
                                                       slaves/slave6/mux_out_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     11.067ns (0.920ns logic, 10.147ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_13 (FF)
  Destination:          slaves/slave6/mux_out_reg_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.992ns (Levels of Logic = 7)
  Clock Path Skew:      -0.102ns (1.166 - 1.268)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_13 to slaves/slave6/mux_out_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y106.DMUX   Tshcko                0.349   slaves/slave2/ack
                                                       slaves/slave6/addr2_reg_13
    SLICE_X7Y163.C2      net (fanout=1270)     3.635   slaves/slave6/addr2_reg<13>
    SLICE_X7Y163.C       Tilo                  0.053   N4321
                                                       slaves/slave6/Mmux_mux_out128027_SW0_SW0
    SLICE_X7Y156.D1      net (fanout=1)        0.954   N4321
    SLICE_X7Y156.D       Tilo                  0.053   N2833
                                                       slaves/slave6/Mmux_mux_out128027_SW0
    SLICE_X10Y148.D2     net (fanout=2)        0.899   N2833
    SLICE_X10Y148.CMUX   Topdc                 0.286   slaves/slave6/GND_610_o_INV_5465_o
                                                       slaves/slave6/Mmux_mux_out128028_SW0_F
                                                       slaves/slave6/Mmux_mux_out128028_SW0
    SLICE_X17Y142.A1     net (fanout=1)        0.940   N4524
    SLICE_X17Y142.A      Tilo                  0.053   slaves/slave6/Mmux_mux_out128019
                                                       slaves/slave6/Mmux_mux_out128030_SW0
    SLICE_X37Y136.A1     net (fanout=1)        1.029   N5636
    SLICE_X37Y136.A      Tilo                  0.053   slaves/slave6/Mmux_mux_out48025
                                                       slaves/slave6/Mmux_mux_out128034
    SLICE_X67Y105.C2     net (fanout=1)        2.041   slaves/slave6/Mmux_mux_out128033
    SLICE_X67Y105.C      Tilo                  0.053   slaves/slave6/mux_out_reg<9>
                                                       slaves/slave6/Mmux_mux_out128051
    SLICE_X67Y105.D1     net (fanout=1)        0.576   slaves/slave6/Mmux_mux_out128050
    SLICE_X67Y105.CLK    Tas                   0.018   slaves/slave6/mux_out_reg<9>
                                                       slaves/slave6/Mmux_mux_out128071
                                                       slaves/slave6/mux_out_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     10.992ns (0.918ns logic, 10.074ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/mux_out_reg_11 (SLICE_X72Y96.C4), 2079 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_16 (FF)
  Destination:          slaves/slave6/mux_out_reg_11 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.245ns (Levels of Logic = 7)
  Clock Path Skew:      0.108ns (1.362 - 1.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_16 to slaves/slave6/mux_out_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y119.BQ     Tcko                  0.269   slaves/slave6/addr2_reg<18>
                                                       slaves/slave6/addr2_reg_16
    SLICE_X62Y111.B1     net (fanout=22)       1.334   slaves/slave6/addr2_reg<16>
    SLICE_X62Y111.B      Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_5135_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5135_o1
    SLICE_X36Y119.B4     net (fanout=120)      1.545   slaves/slave6/GND_610_o_GND_610_o_OR_5135_o
    SLICE_X36Y119.B      Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_5128_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5128_o
    SLICE_X65Y108.D1     net (fanout=31)       1.819   slaves/slave6/GND_610_o_GND_610_o_OR_5128_o
    SLICE_X65Y108.D      Tilo                  0.053   slaves/slave6/Mmux_mux_out12023
                                                       slaves/slave6/Mmux_mux_out12024
    SLICE_X23Y140.B3     net (fanout=1)        2.391   slaves/slave6/Mmux_mux_out12023
    SLICE_X23Y140.B      Tilo                  0.053   N5218
                                                       slaves/slave6/Mmux_mux_out12026
    SLICE_X23Y140.A4     net (fanout=1)        0.302   slaves/slave6/Mmux_mux_out12025
    SLICE_X23Y140.A      Tilo                  0.053   N5218
                                                       slaves/slave6/Mmux_mux_out12030
    SLICE_X57Y137.A2     net (fanout=1)        1.374   slaves/slave6/Mmux_mux_out12029
    SLICE_X57Y137.A      Tilo                  0.053   N6533
                                                       slaves/slave6/Mmux_mux_out12071_SW0
    SLICE_X72Y96.C4      net (fanout=1)        1.913   N6025
    SLICE_X72Y96.CLK     Tas                  -0.020   slaves/slave6/mux_out_reg<11>
                                                       slaves/slave6/Mmux_mux_out12071
                                                       slaves/slave6/mux_out_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     11.245ns (0.567ns logic, 10.678ns route)
                                                       (5.0% logic, 95.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_18 (FF)
  Destination:          slaves/slave6/mux_out_reg_11 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.059ns (Levels of Logic = 7)
  Clock Path Skew:      0.108ns (1.362 - 1.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_18 to slaves/slave6/mux_out_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y119.DQ     Tcko                  0.269   slaves/slave6/addr2_reg<18>
                                                       slaves/slave6/addr2_reg_18
    SLICE_X62Y111.B2     net (fanout=22)       1.148   slaves/slave6/addr2_reg<18>
    SLICE_X62Y111.B      Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_5135_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5135_o1
    SLICE_X36Y119.B4     net (fanout=120)      1.545   slaves/slave6/GND_610_o_GND_610_o_OR_5135_o
    SLICE_X36Y119.B      Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_5128_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5128_o
    SLICE_X65Y108.D1     net (fanout=31)       1.819   slaves/slave6/GND_610_o_GND_610_o_OR_5128_o
    SLICE_X65Y108.D      Tilo                  0.053   slaves/slave6/Mmux_mux_out12023
                                                       slaves/slave6/Mmux_mux_out12024
    SLICE_X23Y140.B3     net (fanout=1)        2.391   slaves/slave6/Mmux_mux_out12023
    SLICE_X23Y140.B      Tilo                  0.053   N5218
                                                       slaves/slave6/Mmux_mux_out12026
    SLICE_X23Y140.A4     net (fanout=1)        0.302   slaves/slave6/Mmux_mux_out12025
    SLICE_X23Y140.A      Tilo                  0.053   N5218
                                                       slaves/slave6/Mmux_mux_out12030
    SLICE_X57Y137.A2     net (fanout=1)        1.374   slaves/slave6/Mmux_mux_out12029
    SLICE_X57Y137.A      Tilo                  0.053   N6533
                                                       slaves/slave6/Mmux_mux_out12071_SW0
    SLICE_X72Y96.C4      net (fanout=1)        1.913   N6025
    SLICE_X72Y96.CLK     Tas                  -0.020   slaves/slave6/mux_out_reg<11>
                                                       slaves/slave6/Mmux_mux_out12071
                                                       slaves/slave6/mux_out_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     11.059ns (0.567ns logic, 10.492ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_10 (FF)
  Destination:          slaves/slave6/mux_out_reg_11 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.926ns (Levels of Logic = 7)
  Clock Path Skew:      0.096ns (1.362 - 1.266)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_10 to slaves/slave6/mux_out_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y103.AMUX   Tshcko                0.351   slaves/slave1/ipbus_out_ipb_rdata<19>
                                                       slaves/slave6/addr2_reg_10
    SLICE_X45Y126.B2     net (fanout=1331)     1.554   slaves/slave6/addr2_reg<10>
    SLICE_X45Y126.B      Tilo                  0.053   slaves/slave6/addr2_reg_8_1
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5140_o1_SW0
    SLICE_X36Y119.B1     net (fanout=18)       0.924   N1199
    SLICE_X36Y119.B      Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_5128_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5128_o
    SLICE_X65Y108.D1     net (fanout=31)       1.819   slaves/slave6/GND_610_o_GND_610_o_OR_5128_o
    SLICE_X65Y108.D      Tilo                  0.053   slaves/slave6/Mmux_mux_out12023
                                                       slaves/slave6/Mmux_mux_out12024
    SLICE_X23Y140.B3     net (fanout=1)        2.391   slaves/slave6/Mmux_mux_out12023
    SLICE_X23Y140.B      Tilo                  0.053   N5218
                                                       slaves/slave6/Mmux_mux_out12026
    SLICE_X23Y140.A4     net (fanout=1)        0.302   slaves/slave6/Mmux_mux_out12025
    SLICE_X23Y140.A      Tilo                  0.053   N5218
                                                       slaves/slave6/Mmux_mux_out12030
    SLICE_X57Y137.A2     net (fanout=1)        1.374   slaves/slave6/Mmux_mux_out12029
    SLICE_X57Y137.A      Tilo                  0.053   N6533
                                                       slaves/slave6/Mmux_mux_out12071_SW0
    SLICE_X72Y96.C4      net (fanout=1)        1.913   N6025
    SLICE_X72Y96.CLK     Tas                  -0.020   slaves/slave6/mux_out_reg<11>
                                                       slaves/slave6/Mmux_mux_out12071
                                                       slaves/slave6/mux_out_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     10.926ns (0.649ns logic, 10.277ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_gt_clk / 0.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point slaves/slave6/sendgen[7].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y22.DIADI29), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/din_reg_29 (FF)
  Destination:          slaves/slave6/sendgen[7].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.225ns (0.705 - 0.480)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/din_reg_29 to slaves/slave6/sendgen[7].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y109.BQ        Tcko                  0.100   slaves/slave6/din_reg<31>
                                                          slaves/slave6/din_reg_29
    RAMB36_X2Y22.DIADI29    net (fanout=118)      0.421   slaves/slave6/din_reg<29>
    RAMB36_X2Y22.CLKARDCLKU Trckd_DIA   (-Th)     0.296   slaves/slave6/sendgen[7].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          slaves/slave6/sendgen[7].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.225ns (-0.196ns logic, 0.421ns route)
                                                          (-87.1% logic, 187.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/sendgen[8].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y19.ADDRARDADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/addr_reg_5 (FF)
  Destination:          slaves/slave6/sendgen[8].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.783 - 0.484)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/addr_reg_5 to slaves/slave6/sendgen[8].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X53Y100.AQ            Tcko                  0.100   slaves/slave6/addr_reg<8>
                                                              slaves/slave6/addr_reg_5
    RAMB36_X2Y19.ADDRARDADDRL10 net (fanout=236)      0.382   slaves/slave6/addr_reg<5>
    RAMB36_X2Y19.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   slaves/slave6/sendgen[8].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              slaves/slave6/sendgen[8].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             0.299ns (-0.083ns logic, 0.382ns route)
                                                              (-27.8% logic, 127.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/sendgen[8].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y19.ADDRARDADDRU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/addr_reg_5 (FF)
  Destination:          slaves/slave6/sendgen[8].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.783 - 0.484)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/addr_reg_5 to slaves/slave6/sendgen[8].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X53Y100.AQ            Tcko                  0.100   slaves/slave6/addr_reg<8>
                                                              slaves/slave6/addr_reg_5
    RAMB36_X2Y19.ADDRARDADDRU10 net (fanout=236)      0.382   slaves/slave6/addr_reg<5>
    RAMB36_X2Y19.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   slaves/slave6/sendgen[8].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              slaves/slave6/sendgen[8].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             0.299ns (-0.083ns logic, 0.382ns route)
                                                              (-27.8% logic, 127.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_gt_clk / 0.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 29.817ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X0Y24.CLKARDCLKL
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 29.817ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X0Y24.CLKARDCLKU
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 29.817ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKBWRCLKL
  Logical resource: ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKBWRCLKL
  Location pin: RAMB36_X0Y14.CLKBWRCLKL
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_slave6_mmcm_inst_clkout3 = PERIOD TIMEGRP         
"slaves_slave6_mmcm_inst_clkout3" TS_main_clk / 0.05 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7809 paths analyzed, 1008 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.628ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave6/power_inst/scl_reg_1 (SLICE_X100Y117.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/scl_reg_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.546ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.710 - 0.697)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/scl_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO5  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X62Y118.A2     net (fanout=7)        1.142   slaves/slave6/power_inst/instruction<5>
    SLICE_X62Y118.AMUX   Tilo                  0.181   slaves/slave6/power_inst/processor/KCPSM6_REG0
                                                       slaves/slave6/power_inst/processor/lower_reg_banks_RAMA
    SLICE_X58Y119.D1     net (fanout=2)        0.881   slaves/slave6/power_inst/processor/sy<0>
    SLICE_X58Y119.DMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X79Y117.D6     net (fanout=11)       0.979   slaves/slave6/power_inst/port_id<0>
    SLICE_X79Y117.D      Tilo                  0.053   slaves/slave6/power_inst/_n0087_inv
                                                       slaves/slave6/power_inst/_n0087_inv1
    SLICE_X100Y117.CE    net (fanout=1)        0.806   slaves/slave6/power_inst/_n0087_inv
    SLICE_X100Y117.CLK   Tceck                 0.244   slaves/slave6/power_inst/scl_reg<2>
                                                       slaves/slave6/power_inst/scl_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.546ns (2.738ns logic, 3.808ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/scl_reg_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.710 - 0.697)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/scl_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO7  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X62Y118.A4     net (fanout=8)        0.944   slaves/slave6/power_inst/instruction<7>
    SLICE_X62Y118.AMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_REG0
                                                       slaves/slave6/power_inst/processor/lower_reg_banks_RAMA
    SLICE_X58Y119.D1     net (fanout=2)        0.881   slaves/slave6/power_inst/processor/sy<0>
    SLICE_X58Y119.DMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X79Y117.D6     net (fanout=11)       0.979   slaves/slave6/power_inst/port_id<0>
    SLICE_X79Y117.D      Tilo                  0.053   slaves/slave6/power_inst/_n0087_inv
                                                       slaves/slave6/power_inst/_n0087_inv1
    SLICE_X100Y117.CE    net (fanout=1)        0.806   slaves/slave6/power_inst/_n0087_inv
    SLICE_X100Y117.CLK   Tceck                 0.244   slaves/slave6/power_inst/scl_reg<2>
                                                       slaves/slave6/power_inst/scl_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (2.737ns logic, 3.610ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/scl_reg_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.314ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.710 - 0.697)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/scl_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO6  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X62Y118.A3     net (fanout=6)        0.911   slaves/slave6/power_inst/instruction<6>
    SLICE_X62Y118.AMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_REG0
                                                       slaves/slave6/power_inst/processor/lower_reg_banks_RAMA
    SLICE_X58Y119.D1     net (fanout=2)        0.881   slaves/slave6/power_inst/processor/sy<0>
    SLICE_X58Y119.DMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X79Y117.D6     net (fanout=11)       0.979   slaves/slave6/power_inst/port_id<0>
    SLICE_X79Y117.D      Tilo                  0.053   slaves/slave6/power_inst/_n0087_inv
                                                       slaves/slave6/power_inst/_n0087_inv1
    SLICE_X100Y117.CE    net (fanout=1)        0.806   slaves/slave6/power_inst/_n0087_inv
    SLICE_X100Y117.CLK   Tceck                 0.244   slaves/slave6/power_inst/scl_reg<2>
                                                       slaves/slave6/power_inst/scl_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.314ns (2.737ns logic, 3.577ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/power_inst/scl_reg_0 (SLICE_X100Y117.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/scl_reg_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.546ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.710 - 0.697)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/scl_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO5  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X62Y118.A2     net (fanout=7)        1.142   slaves/slave6/power_inst/instruction<5>
    SLICE_X62Y118.AMUX   Tilo                  0.181   slaves/slave6/power_inst/processor/KCPSM6_REG0
                                                       slaves/slave6/power_inst/processor/lower_reg_banks_RAMA
    SLICE_X58Y119.D1     net (fanout=2)        0.881   slaves/slave6/power_inst/processor/sy<0>
    SLICE_X58Y119.DMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X79Y117.D6     net (fanout=11)       0.979   slaves/slave6/power_inst/port_id<0>
    SLICE_X79Y117.D      Tilo                  0.053   slaves/slave6/power_inst/_n0087_inv
                                                       slaves/slave6/power_inst/_n0087_inv1
    SLICE_X100Y117.CE    net (fanout=1)        0.806   slaves/slave6/power_inst/_n0087_inv
    SLICE_X100Y117.CLK   Tceck                 0.244   slaves/slave6/power_inst/scl_reg<2>
                                                       slaves/slave6/power_inst/scl_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.546ns (2.738ns logic, 3.808ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/scl_reg_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.710 - 0.697)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/scl_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO7  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X62Y118.A4     net (fanout=8)        0.944   slaves/slave6/power_inst/instruction<7>
    SLICE_X62Y118.AMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_REG0
                                                       slaves/slave6/power_inst/processor/lower_reg_banks_RAMA
    SLICE_X58Y119.D1     net (fanout=2)        0.881   slaves/slave6/power_inst/processor/sy<0>
    SLICE_X58Y119.DMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X79Y117.D6     net (fanout=11)       0.979   slaves/slave6/power_inst/port_id<0>
    SLICE_X79Y117.D      Tilo                  0.053   slaves/slave6/power_inst/_n0087_inv
                                                       slaves/slave6/power_inst/_n0087_inv1
    SLICE_X100Y117.CE    net (fanout=1)        0.806   slaves/slave6/power_inst/_n0087_inv
    SLICE_X100Y117.CLK   Tceck                 0.244   slaves/slave6/power_inst/scl_reg<2>
                                                       slaves/slave6/power_inst/scl_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (2.737ns logic, 3.610ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/scl_reg_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.314ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.710 - 0.697)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/scl_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO6  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X62Y118.A3     net (fanout=6)        0.911   slaves/slave6/power_inst/instruction<6>
    SLICE_X62Y118.AMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_REG0
                                                       slaves/slave6/power_inst/processor/lower_reg_banks_RAMA
    SLICE_X58Y119.D1     net (fanout=2)        0.881   slaves/slave6/power_inst/processor/sy<0>
    SLICE_X58Y119.DMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X79Y117.D6     net (fanout=11)       0.979   slaves/slave6/power_inst/port_id<0>
    SLICE_X79Y117.D      Tilo                  0.053   slaves/slave6/power_inst/_n0087_inv
                                                       slaves/slave6/power_inst/_n0087_inv1
    SLICE_X100Y117.CE    net (fanout=1)        0.806   slaves/slave6/power_inst/_n0087_inv
    SLICE_X100Y117.CLK   Tceck                 0.244   slaves/slave6/power_inst/scl_reg<2>
                                                       slaves/slave6/power_inst/scl_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.314ns (2.737ns logic, 3.577ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/power_inst/scl_reg_2 (SLICE_X100Y117.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/scl_reg_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.546ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.710 - 0.697)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/scl_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO5  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X62Y118.A2     net (fanout=7)        1.142   slaves/slave6/power_inst/instruction<5>
    SLICE_X62Y118.AMUX   Tilo                  0.181   slaves/slave6/power_inst/processor/KCPSM6_REG0
                                                       slaves/slave6/power_inst/processor/lower_reg_banks_RAMA
    SLICE_X58Y119.D1     net (fanout=2)        0.881   slaves/slave6/power_inst/processor/sy<0>
    SLICE_X58Y119.DMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X79Y117.D6     net (fanout=11)       0.979   slaves/slave6/power_inst/port_id<0>
    SLICE_X79Y117.D      Tilo                  0.053   slaves/slave6/power_inst/_n0087_inv
                                                       slaves/slave6/power_inst/_n0087_inv1
    SLICE_X100Y117.CE    net (fanout=1)        0.806   slaves/slave6/power_inst/_n0087_inv
    SLICE_X100Y117.CLK   Tceck                 0.244   slaves/slave6/power_inst/scl_reg<2>
                                                       slaves/slave6/power_inst/scl_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.546ns (2.738ns logic, 3.808ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/scl_reg_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.710 - 0.697)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/scl_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO7  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X62Y118.A4     net (fanout=8)        0.944   slaves/slave6/power_inst/instruction<7>
    SLICE_X62Y118.AMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_REG0
                                                       slaves/slave6/power_inst/processor/lower_reg_banks_RAMA
    SLICE_X58Y119.D1     net (fanout=2)        0.881   slaves/slave6/power_inst/processor/sy<0>
    SLICE_X58Y119.DMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X79Y117.D6     net (fanout=11)       0.979   slaves/slave6/power_inst/port_id<0>
    SLICE_X79Y117.D      Tilo                  0.053   slaves/slave6/power_inst/_n0087_inv
                                                       slaves/slave6/power_inst/_n0087_inv1
    SLICE_X100Y117.CE    net (fanout=1)        0.806   slaves/slave6/power_inst/_n0087_inv
    SLICE_X100Y117.CLK   Tceck                 0.244   slaves/slave6/power_inst/scl_reg<2>
                                                       slaves/slave6/power_inst/scl_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (2.737ns logic, 3.610ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/scl_reg_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.314ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.710 - 0.697)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/scl_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO6  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X62Y118.A3     net (fanout=6)        0.911   slaves/slave6/power_inst/instruction<6>
    SLICE_X62Y118.AMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_REG0
                                                       slaves/slave6/power_inst/processor/lower_reg_banks_RAMA
    SLICE_X58Y119.D1     net (fanout=2)        0.881   slaves/slave6/power_inst/processor/sy<0>
    SLICE_X58Y119.DMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X79Y117.D6     net (fanout=11)       0.979   slaves/slave6/power_inst/port_id<0>
    SLICE_X79Y117.D      Tilo                  0.053   slaves/slave6/power_inst/_n0087_inv
                                                       slaves/slave6/power_inst/_n0087_inv1
    SLICE_X100Y117.CE    net (fanout=1)        0.806   slaves/slave6/power_inst/_n0087_inv
    SLICE_X100Y117.CLK   Tceck                 0.244   slaves/slave6/power_inst/scl_reg<2>
                                                       slaves/slave6/power_inst/scl_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.314ns (2.737ns logic, 3.577ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_slave6_mmcm_inst_clkout3 = PERIOD TIMEGRP
        "slaves_slave6_mmcm_inst_clkout3" TS_main_clk / 0.05 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/slave6/power_inst/processor/stack_ram_low_RAMD (SLICE_X54Y119.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/power_inst/processor/address_loop[2].pc_flop (FF)
  Destination:          slaves/slave6/power_inst/processor/stack_ram_low_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.662 - 0.473)
  Source Clock:         slaves/slave6/slow_clk rising at 100.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/power_inst/processor/address_loop[2].pc_flop to slaves/slave6/power_inst/processor/stack_ram_low_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y119.CQ     Tcko                  0.100   slaves/slave6/power_inst/processor/KCPSM6_PC0
                                                       slaves/slave6/power_inst/processor/address_loop[2].pc_flop
    SLICE_X54Y119.DI     net (fanout=4)        0.218   slaves/slave6/power_inst/address<2>
    SLICE_X54Y119.CLK    Tdh         (-Th)     0.129   slaves/slave6/power_inst/processor/KCPSM6_STACK_RAM0
                                                       slaves/slave6/power_inst/processor/stack_ram_low_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.189ns (-0.029ns logic, 0.218ns route)
                                                       (-15.3% logic, 115.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/power_inst/processor/stack_ram_high_RAMA (SLICE_X58Y120.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/power_inst/processor/stack_loop[3].upper_stack.pointer_flop (FF)
  Destination:          slaves/slave6/power_inst/processor/stack_ram_high_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.661 - 0.476)
  Source Clock:         slaves/slave6/slow_clk rising at 100.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/power_inst/processor/stack_loop[3].upper_stack.pointer_flop to slaves/slave6/power_inst/processor/stack_ram_high_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y118.DQ     Tcko                  0.100   slaves/slave6/power_inst/processor/KCPSM6_STACK0
                                                       slaves/slave6/power_inst/processor/stack_loop[3].upper_stack.pointer_flop
    SLICE_X58Y120.D4     net (fanout=9)        0.319   slaves/slave6/power_inst/processor/stack_pointer<3>
    SLICE_X58Y120.CLK    Tah         (-Th)     0.225   slaves/slave6/power_inst/processor/KCPSM6_STACK_RAM1
                                                       slaves/slave6/power_inst/processor/stack_ram_high_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.194ns (-0.125ns logic, 0.319ns route)
                                                       (-64.4% logic, 164.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/power_inst/processor/stack_ram_high_RAMA_D1 (SLICE_X58Y120.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/power_inst/processor/stack_loop[3].upper_stack.pointer_flop (FF)
  Destination:          slaves/slave6/power_inst/processor/stack_ram_high_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.661 - 0.476)
  Source Clock:         slaves/slave6/slow_clk rising at 100.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/power_inst/processor/stack_loop[3].upper_stack.pointer_flop to slaves/slave6/power_inst/processor/stack_ram_high_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y118.DQ     Tcko                  0.100   slaves/slave6/power_inst/processor/KCPSM6_STACK0
                                                       slaves/slave6/power_inst/processor/stack_loop[3].upper_stack.pointer_flop
    SLICE_X58Y120.D4     net (fanout=9)        0.319   slaves/slave6/power_inst/processor/stack_pointer<3>
    SLICE_X58Y120.CLK    Tah         (-Th)     0.225   slaves/slave6/power_inst/processor/KCPSM6_STACK_RAM1
                                                       slaves/slave6/power_inst/processor/stack_ram_high_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.194ns (-0.125ns logic, 0.319ns route)
                                                       (-64.4% logic, 164.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_slave6_mmcm_inst_clkout3 = PERIOD TIMEGRP
        "slaves_slave6_mmcm_inst_clkout3" TS_main_clk / 0.05 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.817ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLKL
  Logical resource: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLKL
  Location pin: RAMB36_X3Y24.CLKARDCLKL
  Clock network: slaves/slave6/slow_clk
--------------------------------------------------------------------------------
Slack: 97.817ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLKU
  Logical resource: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLKU
  Location pin: RAMB36_X3Y24.CLKARDCLKU
  Clock network: slaves/slave6/slow_clk
--------------------------------------------------------------------------------
Slack: 98.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: slaves/slave6/power_inst/processor/KCPSM6_STACK_RAM0/CLK
  Logical resource: slaves/slave6/power_inst/processor/stack_ram_low_RAMA/CLK
  Location pin: SLICE_X54Y119.CLK
  Clock network: slaves/slave6/slow_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_slave6_mmcm_inst_clkout1 = PERIOD TIMEGRP         
"slaves_slave6_mmcm_inst_clkout1" TS_main_clk / 0.454545455 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.600ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_slave6_mmcm_inst_clkout1 = PERIOD TIMEGRP
        "slaves_slave6_mmcm_inst_clkout1" TS_main_clk / 0.454545455 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.400ns (period - min period limit)
  Period: 11.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: slaves/slave6/mmcm_inst/clkout2_buf/I0
  Logical resource: slaves/slave6/mmcm_inst/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: slaves/slave6/mmcm_inst/clkout1
--------------------------------------------------------------------------------
Slack: 9.751ns (period - min period limit)
  Period: 11.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: mc_a_OBUF/CLK
  Logical resource: slaves/slave6/MC_A_inst/CK
  Location pin: OLOGIC_X0Y223.CLK
  Clock network: slaves/slave6/clk_a
--------------------------------------------------------------------------------
Slack: 10.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.000ns
  Low pulse: 5.500ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131/CLK
  Logical resource: slaves/slave6/ILA_inst/U0/I_TQ0.G_TW[117].U_TQ/CK
  Location pin: SLICE_X47Y195.CLK
  Clock network: slaves/slave6/clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_slave6_mmcm_inst_clkout0 = PERIOD TIMEGRP         
"slaves_slave6_mmcm_inst_clkout0" TS_main_clk / 0.454545455 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34322 paths analyzed, 16180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.495ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36 (RAMB36_X2Y41.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF (FF)
  Destination:          slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36 (RAM)
  Requirement:          11.000ns
  Data Path Delay:      7.482ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (1.320 - 1.266)
  Source Clock:         slaves/slave6/clk rising at 0.000ns
  Destination Clock:    slaves/slave6/clk rising at 11.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF to slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X46Y193.DQ        Tcko                  0.308   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/iDATA<109>
                                                          slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF
    RAMB36_X2Y41.DIBDI0     net (fanout=1)        6.550   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/iDATA<109>
    RAMB36_X2Y41.CLKBWRCLKL Trdck_DIB             0.624   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
                                                          slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.482ns (0.932ns logic, 6.550ns route)
                                                          (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAMB36_X3Y33.ADDRBWRADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR (FF)
  Destination:          slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAM)
  Requirement:          11.000ns
  Data Path Delay:      5.690ns (Levels of Logic = 0)
  Clock Path Skew:      -0.254ns (1.177 - 1.431)
  Source Clock:         slaves/slave6/clk rising at 0.000ns
  Destination Clock:    slaves/slave6/clk rising at 11.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR to slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X42Y224.AMUX         Tshcko                0.382   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                             slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR
    RAMB36_X3Y33.ADDRBWRADDRL9 net (fanout=120)      4.829   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<8>
    RAMB36_X3Y33.CLKBWRCLKL    Trcck_ADDRB           0.479   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
                                                             slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    -------------------------------------------------------  ---------------------------
    Total                                            5.690ns (0.861ns logic, 4.829ns route)
                                                             (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAMB36_X3Y33.ADDRBWRADDRU9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR (FF)
  Destination:          slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAM)
  Requirement:          11.000ns
  Data Path Delay:      5.690ns (Levels of Logic = 0)
  Clock Path Skew:      -0.254ns (1.177 - 1.431)
  Source Clock:         slaves/slave6/clk rising at 0.000ns
  Destination Clock:    slaves/slave6/clk rising at 11.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR to slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X42Y224.AMUX         Tshcko                0.382   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                             slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR
    RAMB36_X3Y33.ADDRBWRADDRU9 net (fanout=120)      4.829   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<8>
    RAMB36_X3Y33.CLKBWRCLKU    Trcck_ADDRB           0.479   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
                                                             slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    -------------------------------------------------------  ---------------------------
    Total                                            5.690ns (0.861ns logic, 4.829ns route)
                                                             (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_slave6_mmcm_inst_clkout0 = PERIOD TIMEGRP
        "slaves_slave6_mmcm_inst_clkout0" TS_main_clk / 0.454545455 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/slave6/recgen[15].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X0Y23.DIBDI19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/recgen[15].ivec_inst/din_reg_19 (FF)
  Destination:          slaves/slave6/recgen[15].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.054ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.184 - 0.130)
  Source Clock:         slaves/slave6/clk rising at 11.000ns
  Destination Clock:    slaves/slave6/clk rising at 11.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: slaves/slave6/recgen[15].ivec_inst/din_reg_19 to slaves/slave6/recgen[15].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y117.DQ         Tcko                  0.248   slaves/slave6/recgen[15].ivec_inst/din_reg<19>
                                                          slaves/slave6/recgen[15].ivec_inst/din_reg_19
    RAMB36_X0Y23.DIBDI19    net (fanout=2)        0.370   slaves/slave6/recgen[15].ivec_inst/din_reg<19>
    RAMB36_X0Y23.CLKBWRCLKU Trckd_DIB   (-Th)     0.564   slaves/slave6/recgen[15].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          slaves/slave6/recgen[15].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.054ns (-0.316ns logic, 0.370ns route)
                                                          (-585.2% logic, 685.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/recgen[5].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X4Y30.DIBDI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/recgen[5].ivec_inst/din_reg_6 (FF)
  Destination:          slaves/slave6/recgen[5].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.387 - 0.297)
  Source Clock:         slaves/slave6/clk rising at 11.000ns
  Destination Clock:    slaves/slave6/clk rising at 11.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/recgen[5].ivec_inst/din_reg_6 to slaves/slave6/recgen[5].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y152.CQ        Tcko                  0.100   slaves/slave6/recgen[5].ivec_inst/din_reg<7>
                                                          slaves/slave6/recgen[5].ivec_inst/din_reg_6
    RAMB36_X4Y30.DIBDI6     net (fanout=2)        0.286   slaves/slave6/recgen[5].ivec_inst/din_reg<6>
    RAMB36_X4Y30.CLKBWRCLKL Trckd_DIB   (-Th)     0.296   slaves/slave6/recgen[5].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          slaves/slave6/recgen[5].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.090ns (-0.196ns logic, 0.286ns route)
                                                          (-217.8% logic, 317.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/recgen[4].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X3Y32.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/recgen[4].ivec_inst/din_reg_2 (FF)
  Destination:          slaves/slave6/recgen[4].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.066ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.352 - 0.286)
  Source Clock:         slaves/slave6/clk rising at 11.000ns
  Destination Clock:    slaves/slave6/clk rising at 11.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/recgen[4].ivec_inst/din_reg_2 to slaves/slave6/recgen[4].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y161.CQ        Tcko                  0.100   slaves/slave6/recgen[4].ivec_inst/din_reg<3>
                                                          slaves/slave6/recgen[4].ivec_inst/din_reg_2
    RAMB36_X3Y32.DIBDI2     net (fanout=2)        0.262   slaves/slave6/recgen[4].ivec_inst/din_reg<2>
    RAMB36_X3Y32.CLKBWRCLKL Trckd_DIB   (-Th)     0.296   slaves/slave6/recgen[4].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          slaves/slave6/recgen[4].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.066ns (-0.196ns logic, 0.262ns route)
                                                          (-297.0% logic, 397.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_slave6_mmcm_inst_clkout0 = PERIOD TIMEGRP
        "slaves_slave6_mmcm_inst_clkout0" TS_main_clk / 0.454545455 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.817ns (period - min period limit)
  Period: 11.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X0Y24.CLKBWRCLKL
  Clock network: slaves/slave6/clk
--------------------------------------------------------------------------------
Slack: 8.817ns (period - min period limit)
  Period: 11.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Logical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Location pin: RAMB36_X0Y24.CLKBWRCLKU
  Clock network: slaves/slave6/clk
--------------------------------------------------------------------------------
Slack: 8.817ns (period - min period limit)
  Period: 11.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: slaves/slave6/recgen[12].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: slaves/slave6/recgen[12].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y24.CLKBWRCLKL
  Clock network: slaves/slave6/clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_slave6_mmcm_inst_clkout2 = PERIOD TIMEGRP         
"slaves_slave6_mmcm_inst_clkout2" TS_main_clk / 0.454545455 PHASE         1.375 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.600ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_slave6_mmcm_inst_clkout2 = PERIOD TIMEGRP
        "slaves_slave6_mmcm_inst_clkout2" TS_main_clk / 0.454545455 PHASE
        1.375 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.400ns (period - min period limit)
  Period: 11.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: slaves/slave6/mmcm_inst/clkout3_buf/I0
  Logical resource: slaves/slave6/mmcm_inst/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: slaves/slave6/mmcm_inst/clkout2
--------------------------------------------------------------------------------
Slack: 9.751ns (period - min period limit)
  Period: 11.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: mc_b_OBUF/CLK
  Logical resource: slaves/slave6/MC_B_inst/CK
  Location pin: OLOGIC_X0Y216.CLK
  Clock network: slaves/slave6/clk_b
--------------------------------------------------------------------------------
Slack: 10.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.000ns
  Low pulse: 5.500ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131/CLK
  Logical resource: slaves/slave6/ILA_inst/U0/I_TQ0.G_TW[116].U_TQ/CK
  Location pin: SLICE_X47Y195.CLK
  Clock network: slaves/slave6/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_txoutclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_txoutclk                    |     16.000ns|      6.000ns|     12.800ns|            0|            0|            0|        47990|
| TS_eth_clk62_5_ub             |     16.000ns|      6.306ns|          N/A|            0|            0|         1113|            0|
| TS_eth_clk125_ub              |      8.000ns|      6.400ns|          N/A|            0|            0|        46877|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_gt_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gt_clk                      |      8.000ns|      4.309ns|      2.957ns|            0|            0|         2059|       344553|
| TS_clocks_clk_ipb_i           |     32.000ns|     11.826ns|          N/A|            0|            0|       344553|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_main_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_main_clk                    |      5.000ns|      2.800ns|      3.407ns|            0|            0|            0|        42131|
| TS_slaves_slave6_mmcm_inst_clk|    100.000ns|      6.628ns|          N/A|            0|            0|         7809|            0|
| out3                          |             |             |             |             |             |             |             |
| TS_slaves_slave6_mmcm_inst_clk|     11.000ns|      1.600ns|          N/A|            0|            0|            0|            0|
| out1                          |             |             |             |             |             |             |             |
| TS_slaves_slave6_mmcm_inst_clk|     11.000ns|      7.495ns|          N/A|            0|            0|        34322|            0|
| out0                          |             |             |             |             |             |             |             |
| TS_slaves_slave6_mmcm_inst_clk|     11.000ns|      1.600ns|          N/A|            0|            0|            0|            0|
| out2                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gt_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gt_clkn        |   11.826|         |         |         |
gt_clkp        |   11.826|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gt_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gt_clkn        |   11.826|         |         |         |
gt_clkp        |   11.826|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk_n       |    7.495|         |         |         |
sysclk_p       |    7.495|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk_n       |    7.495|         |         |         |
sysclk_p       |    7.495|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 436733 paths, 0 nets, and 77040 connections

Design statistics:
   Minimum period:  11.826ns{1}   (Maximum frequency:  84.559MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 19 08:41:11 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1135 MB



