--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml controller.twx controller.ncd -o controller.twr controller.pcf
-ucf controller.ucf

Design file:              controller.ncd
Physical constraint file: controller.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    6.844(R)|   -0.977(R)|CLK_IBUF          |   0.000|
Ram1Data<0> |    3.272(R)|    0.426(R)|CLK_IBUF          |   0.000|
Ram1Data<1> |    3.168(R)|    0.714(R)|CLK_IBUF          |   0.000|
Ram1Data<2> |    4.231(R)|    0.045(R)|CLK_IBUF          |   0.000|
Ram1Data<3> |    4.920(R)|   -0.211(R)|CLK_IBUF          |   0.000|
Ram1Data<4> |    1.984(R)|    0.642(R)|CLK_IBUF          |   0.000|
Ram1Data<5> |    3.040(R)|    0.582(R)|CLK_IBUF          |   0.000|
Ram1Data<6> |    3.328(R)|    0.313(R)|CLK_IBUF          |   0.000|
Ram1Data<7> |    3.257(R)|    0.354(R)|CLK_IBUF          |   0.000|
SW<0>       |    1.984(R)|   -0.356(R)|CLK_IBUF          |   0.000|
SW<1>       |    2.515(R)|   -0.781(R)|CLK_IBUF          |   0.000|
SW<2>       |    2.015(R)|   -0.381(R)|CLK_IBUF          |   0.000|
SW<3>       |    3.018(R)|   -1.183(R)|CLK_IBUF          |   0.000|
SW<4>       |    2.916(R)|   -1.100(R)|CLK_IBUF          |   0.000|
SW<5>       |    2.985(R)|   -1.156(R)|CLK_IBUF          |   0.000|
SW<6>       |    3.071(R)|   -1.226(R)|CLK_IBUF          |   0.000|
SW<7>       |    1.879(R)|   -0.272(R)|CLK_IBUF          |   0.000|
SW<8>       |    2.386(R)|   -0.678(R)|CLK_IBUF          |   0.000|
SW<9>       |    1.828(R)|   -0.232(R)|CLK_IBUF          |   0.000|
SW<10>      |    1.924(R)|   -0.307(R)|CLK_IBUF          |   0.000|
SW<11>      |    1.733(R)|   -0.155(R)|CLK_IBUF          |   0.000|
SW<12>      |    1.829(R)|   -0.230(R)|CLK_IBUF          |   0.000|
SW<13>      |    1.404(R)|    0.110(R)|CLK_IBUF          |   0.000|
SW<14>      |    1.081(R)|    0.352(R)|CLK_IBUF          |   0.000|
SW<15>      |    0.779(R)|    0.595(R)|CLK_IBUF          |   0.000|
data_ready  |    4.113(R)|    0.193(R)|CLK_IBUF          |   0.000|
tbre        |    4.088(R)|   -0.958(R)|CLK_IBUF          |   0.000|
tsre        |    5.085(R)|   -1.163(R)|CLK_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L<0>        |    9.760(R)|CLK_IBUF          |   0.000|
L<1>        |   10.116(R)|CLK_IBUF          |   0.000|
L<2>        |    9.765(R)|CLK_IBUF          |   0.000|
L<3>        |   10.162(R)|CLK_IBUF          |   0.000|
L<4>        |    9.707(R)|CLK_IBUF          |   0.000|
L<5>        |    9.452(R)|CLK_IBUF          |   0.000|
L<6>        |    9.559(R)|CLK_IBUF          |   0.000|
L<7>        |    9.755(R)|CLK_IBUF          |   0.000|
Ram1Data<0> |    9.650(R)|CLK_IBUF          |   0.000|
Ram1Data<1> |    9.896(R)|CLK_IBUF          |   0.000|
Ram1Data<2> |    9.846(R)|CLK_IBUF          |   0.000|
Ram1Data<3> |   10.197(R)|CLK_IBUF          |   0.000|
Ram1Data<4> |    9.938(R)|CLK_IBUF          |   0.000|
Ram1Data<5> |    9.704(R)|CLK_IBUF          |   0.000|
Ram1Data<6> |   10.240(R)|CLK_IBUF          |   0.000|
Ram1Data<7> |   10.214(R)|CLK_IBUF          |   0.000|
Ram1Data<8> |    9.600(R)|CLK_IBUF          |   0.000|
Ram1Data<9> |    9.607(R)|CLK_IBUF          |   0.000|
Ram1Data<10>|   10.382(R)|CLK_IBUF          |   0.000|
Ram1Data<11>|   10.391(R)|CLK_IBUF          |   0.000|
Ram1Data<12>|   10.117(R)|CLK_IBUF          |   0.000|
Ram1Data<13>|   10.133(R)|CLK_IBUF          |   0.000|
Ram1Data<14>|   11.408(R)|CLK_IBUF          |   0.000|
Ram1Data<15>|   11.974(R)|CLK_IBUF          |   0.000|
Ram1EN      |    9.682(R)|CLK_IBUF          |   0.000|
Ram1OE      |    9.684(R)|CLK_IBUF          |   0.000|
Ram1WE      |    9.424(R)|CLK_IBUF          |   0.000|
test<0>     |   12.691(R)|CLK_IBUF          |   0.000|
test<1>     |   12.548(R)|CLK_IBUF          |   0.000|
test<2>     |   12.436(R)|CLK_IBUF          |   0.000|
test<3>     |   11.993(R)|CLK_IBUF          |   0.000|
wrn         |   11.057(R)|CLK_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock clk1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Ram1Addr<0> |   10.116(R)|clk1_BUFGP        |   0.000|
Ram1Addr<1> |    9.879(R)|clk1_BUFGP        |   0.000|
Ram1Addr<2> |    9.776(R)|clk1_BUFGP        |   0.000|
Ram1Addr<3> |    9.704(R)|clk1_BUFGP        |   0.000|
Ram1Addr<4> |    9.734(R)|clk1_BUFGP        |   0.000|
Ram1Addr<5> |   10.119(R)|clk1_BUFGP        |   0.000|
Ram1Addr<6> |    9.508(R)|clk1_BUFGP        |   0.000|
Ram1Addr<7> |    9.629(R)|clk1_BUFGP        |   0.000|
Ram1Addr<8> |    9.165(R)|clk1_BUFGP        |   0.000|
Ram1Addr<9> |    8.936(R)|clk1_BUFGP        |   0.000|
Ram1Addr<10>|    9.581(R)|clk1_BUFGP        |   0.000|
Ram1Addr<11>|    9.692(R)|clk1_BUFGP        |   0.000|
Ram1Addr<12>|    9.087(R)|clk1_BUFGP        |   0.000|
Ram1Addr<13>|    9.102(R)|clk1_BUFGP        |   0.000|
Ram1Addr<14>|    8.907(R)|clk1_BUFGP        |   0.000|
Ram1Addr<15>|    8.916(R)|clk1_BUFGP        |   0.000|
Ram1Data<0> |    9.693(R)|clk1_BUFGP        |   0.000|
Ram1Data<1> |    8.995(R)|clk1_BUFGP        |   0.000|
Ram1Data<2> |    9.670(R)|clk1_BUFGP        |   0.000|
Ram1Data<3> |    9.478(R)|clk1_BUFGP        |   0.000|
Ram1Data<4> |   10.262(R)|clk1_BUFGP        |   0.000|
Ram1Data<5> |   10.039(R)|clk1_BUFGP        |   0.000|
Ram1Data<6> |   10.216(R)|clk1_BUFGP        |   0.000|
Ram1Data<7> |   10.028(R)|clk1_BUFGP        |   0.000|
Ram1Data<8> |    9.543(R)|clk1_BUFGP        |   0.000|
Ram1Data<9> |    9.550(R)|clk1_BUFGP        |   0.000|
Ram1Data<10>|   10.325(R)|clk1_BUFGP        |   0.000|
Ram1Data<11>|   10.334(R)|clk1_BUFGP        |   0.000|
Ram1Data<12>|   10.060(R)|clk1_BUFGP        |   0.000|
Ram1Data<13>|   10.076(R)|clk1_BUFGP        |   0.000|
Ram1Data<14>|   11.351(R)|clk1_BUFGP        |   0.000|
Ram1Data<15>|   11.917(R)|clk1_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.948|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.958|         |         |         |
clk1           |    3.860|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 02 20:59:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4531 MB



