# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Template.srcs/sources_1/new/full_adder_1b.vhd" \
"../../../../Template.srcs/sources_1/new/temp.vhd" \
"../../../../Template.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
