#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Feb 26 21:09:40 2023
# Process ID: 13280
# Current directory: C:/Users/austi/CPE 233
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6512 C:\Users\austi\CPE 233\CU_FSM.xpr
# Log file: C:/Users/austi/CPE 233/vivado.log
# Journal file: C:/Users/austi/CPE 233\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/austi/CPE 233/CU_FSM.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.906 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}
source OTTER_MCU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.906 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_MCU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.906 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/austi/CPE 233/CU_FSM.runs/synth_1

launch_runs synth_1 -jobs 10
[Sun Feb 26 21:21:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/austi/CPE 233/CU_FSM.runs/synth_1/runme.log
add_files -norecurse C:/Users/austi/Downloads/Test_All.mem
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_MCU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_MCU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
"xelab -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6a4f7bba2a9e4c7294c131673559678c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'intr' is not connected on this instance [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:28]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/CPE 233/CU_FSM.srcs/sim_1/new/OTTER_MCU_TB.sv:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/CU_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_MCU_TB_behav -key {Behavioral:sim_1:Functional:OTTER_MCU_TB} -tclbatch {OTTER_MCU_TB.tcl} -view {{C:/Users/austi/CPE 233/OTTER_MCU_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivaclose_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTER_Wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OTTER_Wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Cclose_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 21:55:21 2023...
module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/OTTERMCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERMCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/reg_file/reg_file.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/CU_FSM.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/CPE 233/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
"xelab -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_Wrapper_behav xil_defaultlib.OTTER_Wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce0414f547914c71a44f142b22122515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_Wrapper_behav xil_defaultlib.OTTER_Wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTERMCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_Wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTER_Wrapper_behav -key {Behavioral:sim_1:Functional:OTTER_Wrapper} -tclbatch {OTTER_Wrapper.tcl} -view {{C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
source OTTER_Wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTER_Wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.965 ; gain = 0.000
save_wave_config {C:/Users/austi/CPE 233/OTTER_Wrapper_behav.wcfg}
file mkdir C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new
file mkdir C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new
file mkdir C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new
file mkdir C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new
file mkdir C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new
file mkdir {C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new}
close [ open {C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv} w ]
add_files -fileset sim_1 {{C:/Users/austi/CPE 233/OTTERWRAPPER.srcs/sim_1/new/OTTER_WRAPPER_TB.sv}}
update_compile_order -fileset sim_1
set_property top OTTER_WRAPPER_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/austi/CPE 233/OTTERWRAPPER.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 21:55:12 2023...
