/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.2.1
Hash     : e3cf152
Date     : Sep 18 2024
Type     : Engineering
Log Time   : Thu Sep 26 09:51:42 2024 GMT
#Timing report of worst 2 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: temp.Q[0] (dffre clocked by clk)
Endpoint  : out:dout.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                    0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                    0.000     0.000
temp.C[0] (dffre)                                                0.890     0.890
temp.Q[0] (dffre) [clock-to-output]                              0.154     1.044
dout.in[0] (.names)                                         0.890     1.935
dout.out[0] (.names)                                        0.218     2.153
out:dout.outpad[0] (.output)                                0.890     3.044
data arrival time                                                          3.044

clock clk (rise edge)                                    0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.044


#Path 2
Startpoint: din.inpad[0] (.input clocked by clk)
Endpoint  : temp.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                    0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din.inpad[0] (.input)                                       0.000     0.000
temp.D[0] (dffre)                                                0.890     0.890
data arrival time                                                          0.890

clock clk (rise edge)                                    0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                    0.000     0.000
temp.C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -0.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.032


#End of timing report
