Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: MultiplicadorCompleto.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MultiplicadorCompleto.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MultiplicadorCompleto"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : MultiplicadorCompleto
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Multiplicador.vhd" in Library work.
Architecture multiplicadorarch of Entity multiplicador is up to date.
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Soma4Alg.vhd" in Library work.
Architecture soma4algarch of Entity soma4alg is up to date.
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/MultiplicadorCompleto.vhd" in Library work.
Entity <multiplicadorcompleto> compiled.
Entity <multiplicadorcompleto> (Architecture <multiplicadorcompletoarch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MultiplicadorCompleto> in library <work> (architecture <multiplicadorcompletoarch>).

Analyzing hierarchy for entity <Multiplicador> in library <work> (architecture <multiplicadorarch>).

Analyzing hierarchy for entity <Soma4Alg> in library <work> (architecture <soma4algarch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MultiplicadorCompleto> in library <work> (Architecture <multiplicadorcompletoarch>).
Entity <MultiplicadorCompleto> analyzed. Unit <MultiplicadorCompleto> generated.

Analyzing Entity <Multiplicador> in library <work> (Architecture <multiplicadorarch>).
WARNING:Xst:819 - "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Multiplicador.vhd" line 54: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <seis>
Entity <Multiplicador> analyzed. Unit <Multiplicador> generated.

Analyzing Entity <Soma4Alg> in library <work> (Architecture <soma4algarch>).
WARNING:Xst:819 - "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Soma4Alg.vhd" line 61: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <seis>
Entity <Soma4Alg> analyzed. Unit <Soma4Alg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Multiplicador>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Multiplicador.vhd".
WARNING:Xst:653 - Signal <seis> is used but never assigned. This sourceless signal will be automatically connected to value 0110.
WARNING:Xst:737 - Found 8-bit latch for signal <resultParcial2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit adder for signal <mux0000$addsub0000>.
    Found 8-bit comparator lessequal for signal <mux0000$cmp_le0000> created at line 57.
    Found 4x4-bit multiplier for signal <mux0000$share0001>.
    Found 4x4-bit multiplier for signal <resultParcial>.
    Found 8-bit adder for signal <resultParcial2$addsub0000> created at line 91.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0000> created at line 87.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0001> created at line 59.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0002> created at line 63.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0003> created at line 67.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0004> created at line 71.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0005> created at line 75.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0006> created at line 79.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0007> created at line 83.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0000> created at line 87.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0001> created at line 59.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0002> created at line 63.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0003> created at line 67.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0004> created at line 71.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0005> created at line 75.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0006> created at line 79.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0007> created at line 83.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  17 Comparator(s).
Unit <Multiplicador> synthesized.


Synthesizing Unit <Soma4Alg>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Soma4Alg.vhd".
WARNING:Xst:653 - Signal <seis> is used but never assigned. This sourceless signal will be automatically connected to value 00110.
    Found 5-bit adder carry in for signal <resultParcial>.
    Found 5-bit adder for signal <resultParcial2$addsub0000> created at line 66.
    Found 5-bit comparator greatequal for signal <resultParcial2$cmp_ge0000> created at line 65.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Soma4Alg> synthesized.


Synthesizing Unit <MultiplicadorCompleto>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/MultiplicadorCompleto.vhd".
WARNING:Xst:1306 - Output <result<31:24>> is never assigned.
WARNING:Xst:647 - Input <numA<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <resultParcial1Linha4<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resultParcial1Linha3<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resultParcial1Linha2<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parcela4Soma> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parcela3Soma> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parcela2Soma<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parcela2Soma<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parcela1Soma<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parcela1Soma<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <linha4<31:20>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <linha3<31:24>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <linha3<23:20>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <linha2<31:28>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <linha2<27:20>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <linha1<31:20>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:646 - Signal <carryOut3Linha4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut3Linha3<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut3Linha2<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut3Linha1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut1Alg5<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <carryIn<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <auxResultLinha4<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <auxResultLinha3<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <auxResultLinha2<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <auxResultLinha1<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <MultiplicadorCompleto> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 32
 4x4-bit multiplier                                    : 32
# Adders/Subtractors                                   : 66
 5-bit adder                                           : 17
 5-bit adder carry in                                  : 17
 8-bit adder                                           : 32
# Latches                                              : 16
 8-bit latch                                           : 16
# Comparators                                          : 289
 5-bit comparator greatequal                           : 17
 8-bit comparator greatequal                           : 128
 8-bit comparator lessequal                            : 144

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <mult9> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult10> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult11> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult12> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais7> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais8> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais9> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult13> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult14> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult15> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult16> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais10> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais11> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais12> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 32
 4x4-bit multiplier                                    : 32
# Adders/Subtractors                                   : 66
 5-bit adder                                           : 17
 5-bit adder carry in                                  : 17
 8-bit adder                                           : 32
# Latches                                              : 16
 8-bit latch                                           : 16
# Comparators                                          : 289
 5-bit comparator greatequal                           : 17
 8-bit comparator greatequal                           : 128
 8-bit comparator lessequal                            : 144

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <MultiplicadorCompleto>: instances <mult9>, <mult13> of unit <Multiplicador> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <MultiplicadorCompleto>: instances <mult10>, <mult14> of unit <Multiplicador> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <MultiplicadorCompleto>: instances <mult11>, <mult15> of unit <Multiplicador> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <MultiplicadorCompleto>: instances <mult12>, <mult16> of unit <Multiplicador> are equivalent, second instance is removed

Optimizing unit <MultiplicadorCompleto> ...

Optimizing unit <Multiplicador> ...
WARNING:Xst:2677 - Node <mult12/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult11/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult11/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult11/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult11/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult11/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult11/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult11/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult11/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult11/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult10/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult10/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult10/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult10/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult10/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult10/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult10/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult10/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult10/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MultiplicadorCompleto, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MultiplicadorCompleto.ngr
Top Level Output File Name         : MultiplicadorCompleto
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 64

Cell Usage :
# BELS                             : 920
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 126
#      LUT3                        : 86
#      LUT4                        : 480
#      MUXCY                       : 83
#      MUXF5                       : 33
#      XORCY                       : 88
# FlipFlops/Latches                : 60
#      LDCPE                       : 60
# IO Buffers                       : 48
#      IBUF                        : 24
#      OBUF                        : 24
# MULTs                            : 8
#      MULT18X18SIO                : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                      400  out of   5888     6%  
 Number of Slice Flip Flops:             56  out of  11776     0%  
 Number of 4 input LUTs:                715  out of  11776     6%  
 Number of IOs:                          64
 Number of bonded IOBs:                  48  out of    372    12%  
    IOB Flip Flops:                       4
 Number of MULT18X18SIOs:                 8  out of     20    40%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)          | Load  |
-------------------------------------------------------------------+--------------------------------+-------+
mult8/resultParcial2_cmp_ge0000(mult8/resultParcial2_cmp_ge00001:O)| NONE(*)(mult8/resultParcial2_7)| 8     |
mult7/resultParcial2_cmp_ge0000(mult7/resultParcial2_cmp_ge00001:O)| NONE(*)(mult7/resultParcial2_7)| 8     |
mult6/resultParcial2_cmp_ge0000(mult6/resultParcial2_cmp_ge00001:O)| NONE(*)(mult6/resultParcial2_7)| 8     |
mult5/resultParcial2_cmp_ge0000(mult5/resultParcial2_cmp_ge00001:O)| NONE(*)(mult5/resultParcial2_7)| 4     |
mult4/resultParcial2_cmp_ge0000(mult4/resultParcial2_cmp_ge00001:O)| NONE(*)(mult4/resultParcial2_7)| 8     |
mult3/resultParcial2_cmp_ge0000(mult3/resultParcial2_cmp_ge00001:O)| NONE(*)(mult3/resultParcial2_7)| 8     |
mult2/resultParcial2_cmp_ge0000(mult2/resultParcial2_cmp_ge00001:O)| NONE(*)(mult2/resultParcial2_7)| 8     |
mult1/resultParcial2_cmp_ge0000(mult1/resultParcial2_cmp_ge00001:O)| NONE(*)(mult1/resultParcial2_7)| 8     |
-------------------------------------------------------------------+--------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------+-----------------------------+-------+
Control Signal                                                        | Buffer(FF name)             | Load  |
----------------------------------------------------------------------+-----------------------------+-------+
mult1/resultParcial2_0__and0000(mult1/resultParcial2_0__and00001:O)   | NONE(mult1/resultParcial2_0)| 1     |
mult1/resultParcial2_0__and0001(mult1/resultParcial2_0__and00011:O)   | NONE(mult1/resultParcial2_0)| 1     |
mult1/resultParcial2_1__and0000(mult1/resultParcial2_1__and00001:O)   | NONE(mult1/resultParcial2_1)| 1     |
mult1/resultParcial2_1__and0001(mult1/resultParcial2_1__and00011:O)   | NONE(mult1/resultParcial2_1)| 1     |
mult1/resultParcial2_2__and0000(mult1/resultParcial2_2__and00001:O)   | NONE(mult1/resultParcial2_2)| 1     |
mult1/resultParcial2_2__and0001(mult1/resultParcial2_2__and00011:O)   | NONE(mult1/resultParcial2_2)| 1     |
mult1/resultParcial2_3__and0000(mult1/resultParcial2_3__and00001:O)   | NONE(mult1/resultParcial2_3)| 1     |
mult1/resultParcial2_3__and0001(mult1/resultParcial2_3__and00011:O)   | NONE(mult1/resultParcial2_3)| 1     |
mult1/resultParcial2_4__and0000(mult1/resultParcial2_4__and00001:O)   | NONE(mult1/resultParcial2_4)| 1     |
mult1/resultParcial2_4__and0001(mult1/resultParcial2_4__and00011:O)   | NONE(mult1/resultParcial2_4)| 1     |
mult1/resultParcial2_5__and0000(mult1/resultParcial2_5__and00002_f5:O)| NONE(mult1/resultParcial2_5)| 1     |
mult1/resultParcial2_5__and0001(mult1/resultParcial2_5__and00011:O)   | NONE(mult1/resultParcial2_5)| 1     |
mult1/resultParcial2_6__and0000(mult1/resultParcial2_6__and00001:O)   | NONE(mult1/resultParcial2_6)| 1     |
mult1/resultParcial2_6__and0001(mult1/resultParcial2_6__and0001_f5:O) | NONE(mult1/resultParcial2_6)| 1     |
mult1/resultParcial2_7__and0000(mult1/resultParcial2_7__and00002:O)   | NONE(mult1/resultParcial2_7)| 1     |
mult1/resultParcial2_7__and0001(mult1/resultParcial2_7__and00011:O)   | NONE(mult1/resultParcial2_7)| 1     |
mult2/resultParcial2_0__and0000(mult2/resultParcial2_0__and00001:O)   | NONE(mult2/resultParcial2_0)| 1     |
mult2/resultParcial2_0__and0001(mult2/resultParcial2_0__and00011:O)   | NONE(mult2/resultParcial2_0)| 1     |
mult2/resultParcial2_1__and0000(mult2/resultParcial2_1__and00001:O)   | NONE(mult2/resultParcial2_1)| 1     |
mult2/resultParcial2_1__and0001(mult2/resultParcial2_1__and00011:O)   | NONE(mult2/resultParcial2_1)| 1     |
mult2/resultParcial2_2__and0000(mult2/resultParcial2_2__and00001:O)   | NONE(mult2/resultParcial2_2)| 1     |
mult2/resultParcial2_2__and0001(mult2/resultParcial2_2__and00011:O)   | NONE(mult2/resultParcial2_2)| 1     |
mult2/resultParcial2_3__and0000(mult2/resultParcial2_3__and00001:O)   | NONE(mult2/resultParcial2_3)| 1     |
mult2/resultParcial2_3__and0001(mult2/resultParcial2_3__and00011:O)   | NONE(mult2/resultParcial2_3)| 1     |
mult2/resultParcial2_4__and0000(mult2/resultParcial2_4__and00001:O)   | NONE(mult2/resultParcial2_4)| 1     |
mult2/resultParcial2_4__and0001(mult2/resultParcial2_4__and00011:O)   | NONE(mult2/resultParcial2_4)| 1     |
mult2/resultParcial2_5__and0000(mult2/resultParcial2_5__and00002_f5:O)| NONE(mult2/resultParcial2_5)| 1     |
mult2/resultParcial2_5__and0001(mult2/resultParcial2_5__and00011:O)   | NONE(mult2/resultParcial2_5)| 1     |
mult2/resultParcial2_6__and0000(mult2/resultParcial2_6__and00001:O)   | NONE(mult2/resultParcial2_6)| 1     |
mult2/resultParcial2_6__and0001(mult2/resultParcial2_6__and0001_f5:O) | NONE(mult2/resultParcial2_6)| 1     |
mult2/resultParcial2_7__and0000(mult2/resultParcial2_7__and00002:O)   | NONE(mult2/resultParcial2_7)| 1     |
mult2/resultParcial2_7__and0001(mult2/resultParcial2_7__and00011:O)   | NONE(mult2/resultParcial2_7)| 1     |
mult3/resultParcial2_0__and0000(mult3/resultParcial2_0__and00001:O)   | NONE(mult3/resultParcial2_0)| 1     |
mult3/resultParcial2_0__and0001(mult3/resultParcial2_0__and00011:O)   | NONE(mult3/resultParcial2_0)| 1     |
mult3/resultParcial2_1__and0000(mult3/resultParcial2_1__and00001:O)   | NONE(mult3/resultParcial2_1)| 1     |
mult3/resultParcial2_1__and0001(mult3/resultParcial2_1__and00011:O)   | NONE(mult3/resultParcial2_1)| 1     |
mult3/resultParcial2_2__and0000(mult3/resultParcial2_2__and00001:O)   | NONE(mult3/resultParcial2_2)| 1     |
mult3/resultParcial2_2__and0001(mult3/resultParcial2_2__and00011:O)   | NONE(mult3/resultParcial2_2)| 1     |
mult3/resultParcial2_3__and0000(mult3/resultParcial2_3__and00001:O)   | NONE(mult3/resultParcial2_3)| 1     |
mult3/resultParcial2_3__and0001(mult3/resultParcial2_3__and00011:O)   | NONE(mult3/resultParcial2_3)| 1     |
mult3/resultParcial2_4__and0000(mult3/resultParcial2_4__and00001:O)   | NONE(mult3/resultParcial2_4)| 1     |
mult3/resultParcial2_4__and0001(mult3/resultParcial2_4__and00011:O)   | NONE(mult3/resultParcial2_4)| 1     |
mult3/resultParcial2_5__and0000(mult3/resultParcial2_5__and00002_f5:O)| NONE(mult3/resultParcial2_5)| 1     |
mult3/resultParcial2_5__and0001(mult3/resultParcial2_5__and00011:O)   | NONE(mult3/resultParcial2_5)| 1     |
mult3/resultParcial2_6__and0000(mult3/resultParcial2_6__and00001:O)   | NONE(mult3/resultParcial2_6)| 1     |
mult3/resultParcial2_6__and0001(mult3/resultParcial2_6__and0001_f5:O) | NONE(mult3/resultParcial2_6)| 1     |
mult3/resultParcial2_7__and0000(mult3/resultParcial2_7__and00002:O)   | NONE(mult3/resultParcial2_7)| 1     |
mult3/resultParcial2_7__and0001(mult3/resultParcial2_7__and00011:O)   | NONE(mult3/resultParcial2_7)| 1     |
mult4/resultParcial2_0__and0000(mult4/resultParcial2_0__and00001:O)   | NONE(mult4/resultParcial2_0)| 1     |
mult4/resultParcial2_0__and0001(mult4/resultParcial2_0__and00011:O)   | NONE(mult4/resultParcial2_0)| 1     |
mult4/resultParcial2_1__and0000(mult4/resultParcial2_1__and00001:O)   | NONE(mult4/resultParcial2_1)| 1     |
mult4/resultParcial2_1__and0001(mult4/resultParcial2_1__and00011:O)   | NONE(mult4/resultParcial2_1)| 1     |
mult4/resultParcial2_2__and0000(mult4/resultParcial2_2__and00001:O)   | NONE(mult4/resultParcial2_2)| 1     |
mult4/resultParcial2_2__and0001(mult4/resultParcial2_2__and00011:O)   | NONE(mult4/resultParcial2_2)| 1     |
mult4/resultParcial2_3__and0000(mult4/resultParcial2_3__and00001:O)   | NONE(mult4/resultParcial2_3)| 1     |
mult4/resultParcial2_3__and0001(mult4/resultParcial2_3__and00011:O)   | NONE(mult4/resultParcial2_3)| 1     |
mult4/resultParcial2_4__and0000(mult4/resultParcial2_4__and00001:O)   | NONE(mult4/resultParcial2_4)| 1     |
mult4/resultParcial2_4__and0001(mult4/resultParcial2_4__and00011:O)   | NONE(mult4/resultParcial2_4)| 1     |
mult4/resultParcial2_5__and0000(mult4/resultParcial2_5__and00002_f5:O)| NONE(mult4/resultParcial2_5)| 1     |
mult4/resultParcial2_5__and0001(mult4/resultParcial2_5__and00011:O)   | NONE(mult4/resultParcial2_5)| 1     |
mult4/resultParcial2_6__and0000(mult4/resultParcial2_6__and00001:O)   | NONE(mult4/resultParcial2_6)| 1     |
mult4/resultParcial2_6__and0001(mult4/resultParcial2_6__and0001_f5:O) | NONE(mult4/resultParcial2_6)| 1     |
mult4/resultParcial2_7__and0000(mult4/resultParcial2_7__and00002:O)   | NONE(mult4/resultParcial2_7)| 1     |
mult4/resultParcial2_7__and0001(mult4/resultParcial2_7__and00011:O)   | NONE(mult4/resultParcial2_7)| 1     |
mult5/resultParcial2_4__and0000(mult5/resultParcial2_4__and00001:O)   | NONE(mult5/resultParcial2_4)| 1     |
mult5/resultParcial2_4__and0001(mult5/resultParcial2_4__and00011:O)   | NONE(mult5/resultParcial2_4)| 1     |
mult5/resultParcial2_5__and0000(mult5/resultParcial2_5__and00002_f5:O)| NONE(mult5/resultParcial2_5)| 1     |
mult5/resultParcial2_5__and0001(mult5/resultParcial2_5__and00011:O)   | NONE(mult5/resultParcial2_5)| 1     |
mult5/resultParcial2_6__and0000(mult5/resultParcial2_6__and00001:O)   | NONE(mult5/resultParcial2_6)| 1     |
mult5/resultParcial2_6__and0001(mult5/resultParcial2_6__and0001_f5:O) | NONE(mult5/resultParcial2_6)| 1     |
mult5/resultParcial2_7__and0000(mult5/resultParcial2_7__and00002:O)   | NONE(mult5/resultParcial2_7)| 1     |
mult5/resultParcial2_7__and0001(mult5/resultParcial2_7__and00011:O)   | NONE(mult5/resultParcial2_7)| 1     |
mult6/resultParcial2_0__and0000(mult6/resultParcial2_0__and00001:O)   | NONE(mult6/resultParcial2_0)| 1     |
mult6/resultParcial2_0__and0001(mult6/resultParcial2_0__and00011:O)   | NONE(mult6/resultParcial2_0)| 1     |
mult6/resultParcial2_1__and0000(mult6/resultParcial2_1__and00001:O)   | NONE(mult6/resultParcial2_1)| 1     |
mult6/resultParcial2_1__and0001(mult6/resultParcial2_1__and00011:O)   | NONE(mult6/resultParcial2_1)| 1     |
mult6/resultParcial2_2__and0000(mult6/resultParcial2_2__and00001:O)   | NONE(mult6/resultParcial2_2)| 1     |
mult6/resultParcial2_2__and0001(mult6/resultParcial2_2__and00011:O)   | NONE(mult6/resultParcial2_2)| 1     |
mult6/resultParcial2_3__and0000(mult6/resultParcial2_3__and00001:O)   | NONE(mult6/resultParcial2_3)| 1     |
mult6/resultParcial2_3__and0001(mult6/resultParcial2_3__and00011:O)   | NONE(mult6/resultParcial2_3)| 1     |
mult6/resultParcial2_4__and0000(mult6/resultParcial2_4__and00001:O)   | NONE(mult6/resultParcial2_4)| 1     |
mult6/resultParcial2_4__and0001(mult6/resultParcial2_4__and00011:O)   | NONE(mult6/resultParcial2_4)| 1     |
mult6/resultParcial2_5__and0000(mult6/resultParcial2_5__and00002_f5:O)| NONE(mult6/resultParcial2_5)| 1     |
mult6/resultParcial2_5__and0001(mult6/resultParcial2_5__and00011:O)   | NONE(mult6/resultParcial2_5)| 1     |
mult6/resultParcial2_6__and0000(mult6/resultParcial2_6__and00001:O)   | NONE(mult6/resultParcial2_6)| 1     |
mult6/resultParcial2_6__and0001(mult6/resultParcial2_6__and0001_f5:O) | NONE(mult6/resultParcial2_6)| 1     |
mult6/resultParcial2_7__and0000(mult6/resultParcial2_7__and00002:O)   | NONE(mult6/resultParcial2_7)| 1     |
mult6/resultParcial2_7__and0001(mult6/resultParcial2_7__and00011:O)   | NONE(mult6/resultParcial2_7)| 1     |
mult7/resultParcial2_0__and0000(mult7/resultParcial2_0__and00001:O)   | NONE(mult7/resultParcial2_0)| 1     |
mult7/resultParcial2_0__and0001(mult7/resultParcial2_0__and00011:O)   | NONE(mult7/resultParcial2_0)| 1     |
mult7/resultParcial2_1__and0000(mult7/resultParcial2_1__and00001:O)   | NONE(mult7/resultParcial2_1)| 1     |
mult7/resultParcial2_1__and0001(mult7/resultParcial2_1__and00011:O)   | NONE(mult7/resultParcial2_1)| 1     |
mult7/resultParcial2_2__and0000(mult7/resultParcial2_2__and00001:O)   | NONE(mult7/resultParcial2_2)| 1     |
mult7/resultParcial2_2__and0001(mult7/resultParcial2_2__and00011:O)   | NONE(mult7/resultParcial2_2)| 1     |
mult7/resultParcial2_3__and0000(mult7/resultParcial2_3__and00001:O)   | NONE(mult7/resultParcial2_3)| 1     |
mult7/resultParcial2_3__and0001(mult7/resultParcial2_3__and00011:O)   | NONE(mult7/resultParcial2_3)| 1     |
mult7/resultParcial2_4__and0000(mult7/resultParcial2_4__and00001:O)   | NONE(mult7/resultParcial2_4)| 1     |
mult7/resultParcial2_4__and0001(mult7/resultParcial2_4__and00011:O)   | NONE(mult7/resultParcial2_4)| 1     |
mult7/resultParcial2_5__and0000(mult7/resultParcial2_5__and00002_f5:O)| NONE(mult7/resultParcial2_5)| 1     |
mult7/resultParcial2_5__and0001(mult7/resultParcial2_5__and00011:O)   | NONE(mult7/resultParcial2_5)| 1     |
mult7/resultParcial2_6__and0000(mult7/resultParcial2_6__and00001:O)   | NONE(mult7/resultParcial2_6)| 1     |
mult7/resultParcial2_6__and0001(mult7/resultParcial2_6__and0001_f5:O) | NONE(mult7/resultParcial2_6)| 1     |
mult7/resultParcial2_7__and0000(mult7/resultParcial2_7__and00002:O)   | NONE(mult7/resultParcial2_7)| 1     |
mult7/resultParcial2_7__and0001(mult7/resultParcial2_7__and00011:O)   | NONE(mult7/resultParcial2_7)| 1     |
mult8/resultParcial2_0__and0000(mult8/resultParcial2_0__and00001:O)   | NONE(mult8/resultParcial2_0)| 1     |
mult8/resultParcial2_0__and0001(mult8/resultParcial2_0__and00011:O)   | NONE(mult8/resultParcial2_0)| 1     |
mult8/resultParcial2_1__and0000(mult8/resultParcial2_1__and00001:O)   | NONE(mult8/resultParcial2_1)| 1     |
mult8/resultParcial2_1__and0001(mult8/resultParcial2_1__and00011:O)   | NONE(mult8/resultParcial2_1)| 1     |
mult8/resultParcial2_2__and0000(mult8/resultParcial2_2__and00001:O)   | NONE(mult8/resultParcial2_2)| 1     |
mult8/resultParcial2_2__and0001(mult8/resultParcial2_2__and00011:O)   | NONE(mult8/resultParcial2_2)| 1     |
mult8/resultParcial2_3__and0000(mult8/resultParcial2_3__and00001:O)   | NONE(mult8/resultParcial2_3)| 1     |
mult8/resultParcial2_3__and0001(mult8/resultParcial2_3__and00011:O)   | NONE(mult8/resultParcial2_3)| 1     |
mult8/resultParcial2_4__and0000(mult8/resultParcial2_4__and00001:O)   | NONE(mult8/resultParcial2_4)| 1     |
mult8/resultParcial2_4__and0001(mult8/resultParcial2_4__and00011:O)   | NONE(mult8/resultParcial2_4)| 1     |
mult8/resultParcial2_5__and0000(mult8/resultParcial2_5__and00002_f5:O)| NONE(mult8/resultParcial2_5)| 1     |
mult8/resultParcial2_5__and0001(mult8/resultParcial2_5__and00011:O)   | NONE(mult8/resultParcial2_5)| 1     |
mult8/resultParcial2_6__and0000(mult8/resultParcial2_6__and00001:O)   | NONE(mult8/resultParcial2_6)| 1     |
mult8/resultParcial2_6__and0001(mult8/resultParcial2_6__and0001_f5:O) | NONE(mult8/resultParcial2_6)| 1     |
mult8/resultParcial2_7__and0000(mult8/resultParcial2_7__and00002:O)   | NONE(mult8/resultParcial2_7)| 1     |
mult8/resultParcial2_7__and0001(mult8/resultParcial2_7__and00011:O)   | NONE(mult8/resultParcial2_7)| 1     |
----------------------------------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 18.179ns
   Maximum output required time after clock: 25.070ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mult8/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 13108 / 16
-------------------------------------------------------------------------
Offset:              18.179ns (Levels of Logic = 15)
  Source:            numA<11> (PAD)
  Destination:       mult8/resultParcial2_5 (LATCH)
  Destination Clock: mult8/resultParcial2_cmp_ge0000 falling

  Data Path: numA<11> to mult8/resultParcial2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  numA_11_IBUF (numA_11_IBUF)
     MULT18X18SIO:A3->P7   25   4.344   1.292  mult8/Mmult_resultParcial (mult8/Madd_resultParcial2_addsub0000_lut<7>)
     LUT3:I2->O            2   0.648   0.590  mult8/resultParcial2_and000211 (mult8/N36)
     LUT4:I0->O            5   0.648   0.636  mult8/resultParcial2_and00031 (mult8/resultParcial2_and0003)
     LUT4:I3->O            1   0.648   0.452  mult8/mux0000_mux0000<1>_SW1 (N322)
     LUT4:I2->O            1   0.648   0.500  mult8/mux0000_mux0000<1> (mult8/mux0000_mux0000<1>)
     LUT2:I1->O            1   0.643   0.000  mult8/Madd_mux0000_addsub0000_lut<1> (mult8/Madd_mux0000_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  mult8/Madd_mux0000_addsub0000_cy<1> (mult8/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mult8/Madd_mux0000_addsub0000_cy<2> (mult8/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mult8/Madd_mux0000_addsub0000_cy<3> (mult8/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mult8/Madd_mux0000_addsub0000_cy<4> (mult8/Madd_mux0000_addsub0000_cy<4>)
     XORCY:CI->O           4   0.844   0.730  mult8/Madd_mux0000_addsub0000_xor<5> (mult8/mux0000_addsub0000<5>)
     LUT2:I0->O            3   0.648   0.674  mult8/resultParcial2_5__and000011 (mult8/N23)
     LUT4:I0->O            1   0.648   0.423  mult8/resultParcial2_mux0008<5>14 (mult8/resultParcial2_mux0008<5>14)
     LUT4:I3->O            1   0.648   0.000  mult8/resultParcial2_mux0008<5>35 (mult8/resultParcial2_mux0008<5>)
     LDCPE:D                   0.252          mult8/resultParcial2_5
    ----------------------------------------
    Total                     18.179ns (12.295ns logic, 5.884ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mult7/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 13108 / 16
-------------------------------------------------------------------------
Offset:              18.179ns (Levels of Logic = 15)
  Source:            numA<11> (PAD)
  Destination:       mult7/resultParcial2_5 (LATCH)
  Destination Clock: mult7/resultParcial2_cmp_ge0000 falling

  Data Path: numA<11> to mult7/resultParcial2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  numA_11_IBUF (numA_11_IBUF)
     MULT18X18SIO:A3->P7   25   4.344   1.292  mult7/Mmult_resultParcial (mult7/Madd_resultParcial2_addsub0000_lut<7>)
     LUT3:I2->O            2   0.648   0.590  mult7/resultParcial2_and000211 (mult7/N36)
     LUT4:I0->O            5   0.648   0.636  mult7/resultParcial2_and00031 (mult7/resultParcial2_and0003)
     LUT4:I3->O            1   0.648   0.452  mult7/mux0000_mux0000<1>_SW1 (N324)
     LUT4:I2->O            1   0.648   0.500  mult7/mux0000_mux0000<1> (mult7/mux0000_mux0000<1>)
     LUT2:I1->O            1   0.643   0.000  mult7/Madd_mux0000_addsub0000_lut<1> (mult7/Madd_mux0000_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  mult7/Madd_mux0000_addsub0000_cy<1> (mult7/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mult7/Madd_mux0000_addsub0000_cy<2> (mult7/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mult7/Madd_mux0000_addsub0000_cy<3> (mult7/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mult7/Madd_mux0000_addsub0000_cy<4> (mult7/Madd_mux0000_addsub0000_cy<4>)
     XORCY:CI->O           4   0.844   0.730  mult7/Madd_mux0000_addsub0000_xor<5> (mult7/mux0000_addsub0000<5>)
     LUT2:I0->O            3   0.648   0.674  mult7/resultParcial2_5__and000011 (mult7/N23)
     LUT4:I0->O            1   0.648   0.423  mult7/resultParcial2_mux0008<5>14 (mult7/resultParcial2_mux0008<5>14)
     LUT4:I3->O            1   0.648   0.000  mult7/resultParcial2_mux0008<5>35 (mult7/resultParcial2_mux0008<5>)
     LDCPE:D                   0.252          mult7/resultParcial2_5
    ----------------------------------------
    Total                     18.179ns (12.295ns logic, 5.884ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mult6/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 13108 / 16
-------------------------------------------------------------------------
Offset:              18.179ns (Levels of Logic = 15)
  Source:            numA<11> (PAD)
  Destination:       mult6/resultParcial2_5 (LATCH)
  Destination Clock: mult6/resultParcial2_cmp_ge0000 falling

  Data Path: numA<11> to mult6/resultParcial2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  numA_11_IBUF (numA_11_IBUF)
     MULT18X18SIO:A3->P7   25   4.344   1.292  mult6/Mmult_resultParcial (mult6/Madd_resultParcial2_addsub0000_lut<7>)
     LUT3:I2->O            2   0.648   0.590  mult6/resultParcial2_and000211 (mult6/N36)
     LUT4:I0->O            5   0.648   0.636  mult6/resultParcial2_and00031 (mult6/resultParcial2_and0003)
     LUT4:I3->O            1   0.648   0.452  mult6/mux0000_mux0000<1>_SW1 (N326)
     LUT4:I2->O            1   0.648   0.500  mult6/mux0000_mux0000<1> (mult6/mux0000_mux0000<1>)
     LUT2:I1->O            1   0.643   0.000  mult6/Madd_mux0000_addsub0000_lut<1> (mult6/Madd_mux0000_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  mult6/Madd_mux0000_addsub0000_cy<1> (mult6/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mult6/Madd_mux0000_addsub0000_cy<2> (mult6/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mult6/Madd_mux0000_addsub0000_cy<3> (mult6/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mult6/Madd_mux0000_addsub0000_cy<4> (mult6/Madd_mux0000_addsub0000_cy<4>)
     XORCY:CI->O           4   0.844   0.730  mult6/Madd_mux0000_addsub0000_xor<5> (mult6/mux0000_addsub0000<5>)
     LUT2:I0->O            3   0.648   0.674  mult6/resultParcial2_5__and000011 (mult6/N23)
     LUT4:I0->O            1   0.648   0.423  mult6/resultParcial2_mux0008<5>14 (mult6/resultParcial2_mux0008<5>14)
     LUT4:I3->O            1   0.648   0.000  mult6/resultParcial2_mux0008<5>35 (mult6/resultParcial2_mux0008<5>)
     LDCPE:D                   0.252          mult6/resultParcial2_5
    ----------------------------------------
    Total                     18.179ns (12.295ns logic, 5.884ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mult5/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 9768 / 8
-------------------------------------------------------------------------
Offset:              18.121ns (Levels of Logic = 15)
  Source:            numA<9> (PAD)
  Destination:       mult5/resultParcial2_5 (LATCH)
  Destination Clock: mult5/resultParcial2_cmp_ge0000 falling

  Data Path: numA<9> to mult5/resultParcial2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  numA_9_IBUF (numA_9_IBUF)
     MULT18X18SIO:A1->P7   23   4.344   1.234  mult5/Mmult_resultParcial (mult5/Madd_resultParcial2_addsub0000_lut<7>)
     LUT3:I2->O            2   0.648   0.590  mult5/resultParcial2_and000211 (mult5/N36)
     LUT4:I0->O            5   0.648   0.636  mult5/resultParcial2_and00031 (mult5/resultParcial2_and0003)
     LUT4:I3->O            1   0.648   0.452  mult5/mux0000_mux0000<1>_SW1 (N328)
     LUT4:I2->O            1   0.648   0.500  mult5/mux0000_mux0000<1> (mult5/mux0000_mux0000<1>)
     LUT2:I1->O            1   0.643   0.000  mult5/Madd_mux0000_addsub0000_lut<1> (mult5/Madd_mux0000_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  mult5/Madd_mux0000_addsub0000_cy<1> (mult5/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mult5/Madd_mux0000_addsub0000_cy<2> (mult5/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mult5/Madd_mux0000_addsub0000_cy<3> (mult5/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mult5/Madd_mux0000_addsub0000_cy<4> (mult5/Madd_mux0000_addsub0000_cy<4>)
     XORCY:CI->O           4   0.844   0.730  mult5/Madd_mux0000_addsub0000_xor<5> (mult5/mux0000_addsub0000<5>)
     LUT2:I0->O            3   0.648   0.674  mult5/resultParcial2_5__and000011 (mult5/N23)
     LUT4:I0->O            1   0.648   0.423  mult5/resultParcial2_mux0008<5>14 (mult5/resultParcial2_mux0008<5>14)
     LUT4:I3->O            1   0.648   0.000  mult5/resultParcial2_mux0008<5>35 (mult5/resultParcial2_mux0008<5>)
     LDCPE:D                   0.252          mult5/resultParcial2_5
    ----------------------------------------
    Total                     18.121ns (12.295ns logic, 5.826ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mult4/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 13108 / 16
-------------------------------------------------------------------------
Offset:              18.179ns (Levels of Logic = 15)
  Source:            numA<2> (PAD)
  Destination:       mult4/resultParcial2_5 (LATCH)
  Destination Clock: mult4/resultParcial2_cmp_ge0000 falling

  Data Path: numA<2> to mult4/resultParcial2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  numA_2_IBUF (numA_2_IBUF)
     MULT18X18SIO:A2->P7   25   4.344   1.292  mult4/Mmult_resultParcial (mult4/Madd_resultParcial2_addsub0000_lut<7>)
     LUT3:I2->O            2   0.648   0.590  mult4/resultParcial2_and000211 (mult4/N36)
     LUT4:I0->O            5   0.648   0.636  mult4/resultParcial2_and00031 (mult4/resultParcial2_and0003)
     LUT4:I3->O            1   0.648   0.452  mult4/mux0000_mux0000<1>_SW1 (N330)
     LUT4:I2->O            1   0.648   0.500  mult4/mux0000_mux0000<1> (mult4/mux0000_mux0000<1>)
     LUT2:I1->O            1   0.643   0.000  mult4/Madd_mux0000_addsub0000_lut<1> (mult4/Madd_mux0000_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  mult4/Madd_mux0000_addsub0000_cy<1> (mult4/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mult4/Madd_mux0000_addsub0000_cy<2> (mult4/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mult4/Madd_mux0000_addsub0000_cy<3> (mult4/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mult4/Madd_mux0000_addsub0000_cy<4> (mult4/Madd_mux0000_addsub0000_cy<4>)
     XORCY:CI->O           4   0.844   0.730  mult4/Madd_mux0000_addsub0000_xor<5> (mult4/mux0000_addsub0000<5>)
     LUT2:I0->O            3   0.648   0.674  mult4/resultParcial2_5__and000011 (mult4/N23)
     LUT4:I0->O            1   0.648   0.423  mult4/resultParcial2_mux0008<5>14 (mult4/resultParcial2_mux0008<5>14)
     LUT4:I3->O            1   0.648   0.000  mult4/resultParcial2_mux0008<5>35 (mult4/resultParcial2_mux0008<5>)
     LDCPE:D                   0.252          mult4/resultParcial2_5
    ----------------------------------------
    Total                     18.179ns (12.295ns logic, 5.884ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mult3/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 13108 / 16
-------------------------------------------------------------------------
Offset:              18.179ns (Levels of Logic = 15)
  Source:            numA<3> (PAD)
  Destination:       mult3/resultParcial2_5 (LATCH)
  Destination Clock: mult3/resultParcial2_cmp_ge0000 falling

  Data Path: numA<3> to mult3/resultParcial2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  numA_3_IBUF (numA_3_IBUF)
     MULT18X18SIO:A3->P7   25   4.344   1.292  mult3/Mmult_resultParcial (mult3/Madd_resultParcial2_addsub0000_lut<7>)
     LUT3:I2->O            2   0.648   0.590  mult3/resultParcial2_and000211 (mult3/N36)
     LUT4:I0->O            5   0.648   0.636  mult3/resultParcial2_and00031 (mult3/resultParcial2_and0003)
     LUT4:I3->O            1   0.648   0.452  mult3/mux0000_mux0000<1>_SW1 (N332)
     LUT4:I2->O            1   0.648   0.500  mult3/mux0000_mux0000<1> (mult3/mux0000_mux0000<1>)
     LUT2:I1->O            1   0.643   0.000  mult3/Madd_mux0000_addsub0000_lut<1> (mult3/Madd_mux0000_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  mult3/Madd_mux0000_addsub0000_cy<1> (mult3/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mult3/Madd_mux0000_addsub0000_cy<2> (mult3/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mult3/Madd_mux0000_addsub0000_cy<3> (mult3/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mult3/Madd_mux0000_addsub0000_cy<4> (mult3/Madd_mux0000_addsub0000_cy<4>)
     XORCY:CI->O           4   0.844   0.730  mult3/Madd_mux0000_addsub0000_xor<5> (mult3/mux0000_addsub0000<5>)
     LUT2:I0->O            3   0.648   0.674  mult3/resultParcial2_5__and000011 (mult3/N23)
     LUT4:I0->O            1   0.648   0.423  mult3/resultParcial2_mux0008<5>14 (mult3/resultParcial2_mux0008<5>14)
     LUT4:I3->O            1   0.648   0.000  mult3/resultParcial2_mux0008<5>35 (mult3/resultParcial2_mux0008<5>)
     LDCPE:D                   0.252          mult3/resultParcial2_5
    ----------------------------------------
    Total                     18.179ns (12.295ns logic, 5.884ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mult2/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 13108 / 16
-------------------------------------------------------------------------
Offset:              18.179ns (Levels of Logic = 15)
  Source:            numA<3> (PAD)
  Destination:       mult2/resultParcial2_5 (LATCH)
  Destination Clock: mult2/resultParcial2_cmp_ge0000 falling

  Data Path: numA<3> to mult2/resultParcial2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  numA_3_IBUF (numA_3_IBUF)
     MULT18X18SIO:A3->P7   25   4.344   1.292  mult2/Mmult_resultParcial (mult2/Madd_resultParcial2_addsub0000_lut<7>)
     LUT3:I2->O            2   0.648   0.590  mult2/resultParcial2_and000211 (mult2/N36)
     LUT4:I0->O            5   0.648   0.636  mult2/resultParcial2_and00031 (mult2/resultParcial2_and0003)
     LUT4:I3->O            1   0.648   0.452  mult2/mux0000_mux0000<1>_SW1 (N334)
     LUT4:I2->O            1   0.648   0.500  mult2/mux0000_mux0000<1> (mult2/mux0000_mux0000<1>)
     LUT2:I1->O            1   0.643   0.000  mult2/Madd_mux0000_addsub0000_lut<1> (mult2/Madd_mux0000_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  mult2/Madd_mux0000_addsub0000_cy<1> (mult2/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mult2/Madd_mux0000_addsub0000_cy<2> (mult2/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mult2/Madd_mux0000_addsub0000_cy<3> (mult2/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mult2/Madd_mux0000_addsub0000_cy<4> (mult2/Madd_mux0000_addsub0000_cy<4>)
     XORCY:CI->O           4   0.844   0.730  mult2/Madd_mux0000_addsub0000_xor<5> (mult2/mux0000_addsub0000<5>)
     LUT2:I0->O            3   0.648   0.674  mult2/resultParcial2_5__and000011 (mult2/N23)
     LUT4:I0->O            1   0.648   0.423  mult2/resultParcial2_mux0008<5>14 (mult2/resultParcial2_mux0008<5>14)
     LUT4:I3->O            1   0.648   0.000  mult2/resultParcial2_mux0008<5>35 (mult2/resultParcial2_mux0008<5>)
     LDCPE:D                   0.252          mult2/resultParcial2_5
    ----------------------------------------
    Total                     18.179ns (12.295ns logic, 5.884ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mult1/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 13108 / 16
-------------------------------------------------------------------------
Offset:              18.179ns (Levels of Logic = 15)
  Source:            numA<0> (PAD)
  Destination:       mult1/resultParcial2_5 (LATCH)
  Destination Clock: mult1/resultParcial2_cmp_ge0000 falling

  Data Path: numA<0> to mult1/resultParcial2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  numA_0_IBUF (numA_0_IBUF)
     MULT18X18SIO:A0->P7   25   4.344   1.292  mult1/Mmult_resultParcial (mult1/Madd_resultParcial2_addsub0000_lut<7>)
     LUT3:I2->O            2   0.648   0.590  mult1/resultParcial2_and000211 (mult1/N36)
     LUT4:I0->O            5   0.648   0.636  mult1/resultParcial2_and00031 (mult1/resultParcial2_and0003)
     LUT4:I3->O            1   0.648   0.452  mult1/mux0000_mux0000<1>_SW1 (N336)
     LUT4:I2->O            1   0.648   0.500  mult1/mux0000_mux0000<1> (mult1/mux0000_mux0000<1>)
     LUT2:I1->O            1   0.643   0.000  mult1/Madd_mux0000_addsub0000_lut<1> (mult1/Madd_mux0000_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  mult1/Madd_mux0000_addsub0000_cy<1> (mult1/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mult1/Madd_mux0000_addsub0000_cy<2> (mult1/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mult1/Madd_mux0000_addsub0000_cy<3> (mult1/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mult1/Madd_mux0000_addsub0000_cy<4> (mult1/Madd_mux0000_addsub0000_cy<4>)
     XORCY:CI->O           4   0.844   0.730  mult1/Madd_mux0000_addsub0000_xor<5> (mult1/mux0000_addsub0000<5>)
     LUT2:I0->O            3   0.648   0.674  mult1/resultParcial2_5__and000011 (mult1/N23)
     LUT4:I0->O            1   0.648   0.423  mult1/resultParcial2_mux0008<5>14 (mult1/resultParcial2_mux0008<5>14)
     LUT4:I3->O            1   0.648   0.000  mult1/resultParcial2_mux0008<5>35 (mult1/resultParcial2_mux0008<5>)
     LDCPE:D                   0.252          mult1/resultParcial2_5
    ----------------------------------------
    Total                     18.179ns (12.295ns logic, 5.884ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mult8/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 861 / 8
-------------------------------------------------------------------------
Offset:              15.981ns (Levels of Logic = 13)
  Source:            mult8/resultParcial2_0 (LATCH)
  Destination:       result<23> (PAD)
  Source Clock:      mult8/resultParcial2_cmp_ge0000 falling

  Data Path: mult8/resultParcial2_0 to result<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.728   0.500  mult8/resultParcial2_0 (mult8/resultParcial2_0)
     LUT2:I1->O            1   0.643   0.000  SomaResultsParciais6/Madd_resultParcial_lut<0> (SomaResultsParciais6/Madd_resultParcial_lut<0>)
     MUXCY:S->O            1   0.632   0.000  SomaResultsParciais6/Madd_resultParcial_cy<0> (SomaResultsParciais6/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais6/Madd_resultParcial_cy<1> (SomaResultsParciais6/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais6/Madd_resultParcial_cy<2> (SomaResultsParciais6/Madd_resultParcial_cy<2>)
     XORCY:CI->O           3   0.844   0.563  SomaResultsParciais6/Madd_resultParcial_xor<3> (SomaResultsParciais6/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I2->O            1   0.648   0.500  SomaResultsParciais6/resultParcial2<1>1 (auxResultLinha2<9>)
     LUT2:I1->O            1   0.643   0.000  SomaResultsParciais16/Madd_resultParcial_lut<1> (SomaResultsParciais16/Madd_resultParcial_lut<1>)
     MUXCY:S->O            1   0.632   0.000  SomaResultsParciais16/Madd_resultParcial_cy<1> (SomaResultsParciais16/Madd_resultParcial_cy<1>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais16/Madd_resultParcial_xor<2> (SomaResultsParciais16/resultParcial<2>)
     LUT2:I1->O            2   0.643   0.527  SomaResultsParciais16/resultParcial2<4>11 (N6)
     LUT4:I1->O            3   0.643   0.611  SomaResultsParciais17/Madd_resultParcial_cy<0>11 (SomaResultsParciais17/Madd_resultParcial_cy<0>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais17/resultParcial2<3>1 (result_23_OBUF)
     OBUF:I->O                 4.520          result_23_OBUF (result<23>)
    ----------------------------------------
    Total                     15.981ns (12.193ns logic, 3.788ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mult6/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 58831 / 20
-------------------------------------------------------------------------
Offset:              22.638ns (Levels of Logic = 19)
  Source:            mult6/resultParcial2_0 (LATCH)
  Destination:       result<23> (PAD)
  Source Clock:      mult6/resultParcial2_cmp_ge0000 falling

  Data Path: mult6/resultParcial2_0 to result<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            6   0.728   0.701  mult6/resultParcial2_0 (mult6/resultParcial2_0)
     LUT4:I2->O            4   0.648   0.619  SomaResultsParciais4/Madd_resultParcial_cy<1>11 (SomaResultsParciais4/Madd_resultParcial_cy<1>)
     LUT3:I2->O            3   0.648   0.674  SomaResultsParciais4/Madd_resultParcial_cy<2>11 (SomaResultsParciais4/Madd_resultParcial_cy<2>)
     LUT4:I0->O            2   0.648   0.447  SomaResultsParciais4/resultParcial2_cmp_ge00001 (SomaResultsParciais4/resultParcial2_cmp_ge0000)
     MUXF5:S->O            1   0.756   0.500  SomaResultsParciais4/resultParcial2<2>1_f5 (auxResultLinha2<2>)
     LUT2:I1->O            1   0.643   0.000  SomaResultsParciais14/Madd_resultParcial_lut<2> (SomaResultsParciais14/Madd_resultParcial_lut<2>)
     MUXCY:S->O            1   0.632   0.000  SomaResultsParciais14/Madd_resultParcial_cy<2> (SomaResultsParciais14/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais14/Madd_resultParcial_xor<3> (SomaResultsParciais14/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais14/resultParcial2<4>1 (carryOut1Alg2)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<0> (SomaResultsParciais15/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<1> (SomaResultsParciais15/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<2> (SomaResultsParciais15/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais15/Madd_resultParcial_xor<3> (SomaResultsParciais15/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais15/resultParcial2<4>1 (carryOut1Alg3)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais16/Madd_resultParcial_cy<0> (SomaResultsParciais16/Madd_resultParcial_cy<0>)
     XORCY:CI->O           4   0.844   0.730  SomaResultsParciais16/Madd_resultParcial_xor<1> (SomaResultsParciais16/Madd_resultParcial2_addsub0000_cy<1>)
     LUT2:I0->O            2   0.648   0.527  SomaResultsParciais16/resultParcial2<4>11 (N6)
     LUT4:I1->O            3   0.643   0.611  SomaResultsParciais17/Madd_resultParcial_cy<0>11 (SomaResultsParciais17/Madd_resultParcial_cy<0>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais17/resultParcial2<3>1 (result_23_OBUF)
     OBUF:I->O                 4.520          result_23_OBUF (result<23>)
    ----------------------------------------
    Total                     22.638ns (15.235ns logic, 7.403ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mult1/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 157362 / 24
-------------------------------------------------------------------------
Offset:              25.070ns (Levels of Logic = 23)
  Source:            mult1/resultParcial2_4 (LATCH)
  Destination:       result<23> (PAD)
  Source Clock:      mult1/resultParcial2_cmp_ge0000 falling

  Data Path: mult1/resultParcial2_4 to result<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            4   0.728   0.730  mult1/resultParcial2_4 (mult1/resultParcial2_4)
     LUT2:I0->O            4   0.648   0.619  SomaResultsParciais1/Madd_resultParcial_cy<0>11 (SomaResultsParciais1/Madd_resultParcial_cy<0>)
     LUT4:I2->O            3   0.648   0.534  SomaResultsParciais1/resultParcial2<3>11 (N3)
     LUT4:I3->O            2   0.648   0.447  SomaResultsParciais1/resultParcial2_cmp_ge00001 (SomaResultsParciais1/resultParcial2_cmp_ge0000)
     MUXF5:S->O            2   0.756   0.590  SomaResultsParciais13/Madd_resultParcial_lut<1>1_f5 (SomaResultsParciais13/Madd_resultParcial_lut<1>)
     LUT4:I0->O            3   0.648   0.611  SomaResultsParciais13/Madd_resultParcial_cy<1>11 (SomaResultsParciais13/Madd_resultParcial_cy<1>)
     LUT4:I1->O            3   0.643   0.563  SomaResultsParciais13/Madd_resultParcial_cy<2>11 (SomaResultsParciais13/Madd_resultParcial_cy<2>)
     LUT4:I2->O            1   0.648   0.420  SomaResultsParciais13/resultParcial2<4>1 (carryOut1Alg1)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais14/Madd_resultParcial_cy<0> (SomaResultsParciais14/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais14/Madd_resultParcial_cy<1> (SomaResultsParciais14/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais14/Madd_resultParcial_cy<2> (SomaResultsParciais14/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais14/Madd_resultParcial_xor<3> (SomaResultsParciais14/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais14/resultParcial2<4>1 (carryOut1Alg2)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<0> (SomaResultsParciais15/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<1> (SomaResultsParciais15/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<2> (SomaResultsParciais15/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais15/Madd_resultParcial_xor<3> (SomaResultsParciais15/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais15/resultParcial2<4>1 (carryOut1Alg3)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais16/Madd_resultParcial_cy<0> (SomaResultsParciais16/Madd_resultParcial_cy<0>)
     XORCY:CI->O           4   0.844   0.730  SomaResultsParciais16/Madd_resultParcial_xor<1> (SomaResultsParciais16/Madd_resultParcial2_addsub0000_cy<1>)
     LUT2:I0->O            2   0.648   0.527  SomaResultsParciais16/resultParcial2<4>11 (N6)
     LUT4:I1->O            3   0.643   0.611  SomaResultsParciais17/Madd_resultParcial_cy<0>11 (SomaResultsParciais17/Madd_resultParcial_cy<0>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais17/resultParcial2<3>1 (result_23_OBUF)
     OBUF:I->O                 4.520          result_23_OBUF (result<23>)
    ----------------------------------------
    Total                     25.070ns (16.094ns logic, 8.976ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mult2/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 254026 / 20
-------------------------------------------------------------------------
Offset:              25.002ns (Levels of Logic = 23)
  Source:            mult2/resultParcial2_0 (LATCH)
  Destination:       result<23> (PAD)
  Source Clock:      mult2/resultParcial2_cmp_ge0000 falling

  Data Path: mult2/resultParcial2_0 to result<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            4   0.728   0.667  mult2/resultParcial2_0 (mult2/resultParcial2_0)
     LUT2:I1->O            4   0.643   0.619  SomaResultsParciais1/Madd_resultParcial_cy<0>11 (SomaResultsParciais1/Madd_resultParcial_cy<0>)
     LUT4:I2->O            3   0.648   0.534  SomaResultsParciais1/resultParcial2<3>11 (N3)
     LUT4:I3->O            2   0.648   0.447  SomaResultsParciais1/resultParcial2_cmp_ge00001 (SomaResultsParciais1/resultParcial2_cmp_ge0000)
     MUXF5:S->O            2   0.756   0.590  SomaResultsParciais13/Madd_resultParcial_lut<1>1_f5 (SomaResultsParciais13/Madd_resultParcial_lut<1>)
     LUT4:I0->O            3   0.648   0.611  SomaResultsParciais13/Madd_resultParcial_cy<1>11 (SomaResultsParciais13/Madd_resultParcial_cy<1>)
     LUT4:I1->O            3   0.643   0.563  SomaResultsParciais13/Madd_resultParcial_cy<2>11 (SomaResultsParciais13/Madd_resultParcial_cy<2>)
     LUT4:I2->O            1   0.648   0.420  SomaResultsParciais13/resultParcial2<4>1 (carryOut1Alg1)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais14/Madd_resultParcial_cy<0> (SomaResultsParciais14/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais14/Madd_resultParcial_cy<1> (SomaResultsParciais14/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais14/Madd_resultParcial_cy<2> (SomaResultsParciais14/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais14/Madd_resultParcial_xor<3> (SomaResultsParciais14/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais14/resultParcial2<4>1 (carryOut1Alg2)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<0> (SomaResultsParciais15/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<1> (SomaResultsParciais15/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<2> (SomaResultsParciais15/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais15/Madd_resultParcial_xor<3> (SomaResultsParciais15/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais15/resultParcial2<4>1 (carryOut1Alg3)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais16/Madd_resultParcial_cy<0> (SomaResultsParciais16/Madd_resultParcial_cy<0>)
     XORCY:CI->O           4   0.844   0.730  SomaResultsParciais16/Madd_resultParcial_xor<1> (SomaResultsParciais16/Madd_resultParcial2_addsub0000_cy<1>)
     LUT2:I0->O            2   0.648   0.527  SomaResultsParciais16/resultParcial2<4>11 (N6)
     LUT4:I1->O            3   0.643   0.611  SomaResultsParciais17/Madd_resultParcial_cy<0>11 (SomaResultsParciais17/Madd_resultParcial_cy<0>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais17/resultParcial2<3>1 (result_23_OBUF)
     OBUF:I->O                 4.520          result_23_OBUF (result<23>)
    ----------------------------------------
    Total                     25.002ns (16.089ns logic, 8.913ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mult3/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 66395 / 16
-------------------------------------------------------------------------
Offset:              21.646ns (Levels of Logic = 22)
  Source:            mult3/resultParcial2_0 (LATCH)
  Destination:       result<23> (PAD)
  Source Clock:      mult3/resultParcial2_cmp_ge0000 falling

  Data Path: mult3/resultParcial2_0 to result<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.728   0.500  mult3/resultParcial2_0 (mult3/resultParcial2_0)
     LUT2:I1->O            1   0.643   0.000  SomaResultsParciais2/Madd_resultParcial_lut<0> (SomaResultsParciais2/Madd_resultParcial_lut<0>)
     MUXCY:S->O            1   0.632   0.000  SomaResultsParciais2/Madd_resultParcial_cy<0> (SomaResultsParciais2/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais2/Madd_resultParcial_cy<1> (SomaResultsParciais2/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais2/Madd_resultParcial_cy<2> (SomaResultsParciais2/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.619  SomaResultsParciais2/Madd_resultParcial_xor<3> (SomaResultsParciais2/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I2->O            1   0.648   0.563  SomaResultsParciais2/resultParcial2<1>1 (auxResultLinha1<5>)
     LUT3:I0->O            1   0.648   0.000  SomaResultsParciais14/Madd_resultParcial_lut<1> (SomaResultsParciais14/Madd_resultParcial_lut<1>)
     MUXCY:S->O            1   0.632   0.000  SomaResultsParciais14/Madd_resultParcial_cy<1> (SomaResultsParciais14/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais14/Madd_resultParcial_cy<2> (SomaResultsParciais14/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais14/Madd_resultParcial_xor<3> (SomaResultsParciais14/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais14/resultParcial2<4>1 (carryOut1Alg2)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<0> (SomaResultsParciais15/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<1> (SomaResultsParciais15/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<2> (SomaResultsParciais15/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais15/Madd_resultParcial_xor<3> (SomaResultsParciais15/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais15/resultParcial2<4>1 (carryOut1Alg3)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais16/Madd_resultParcial_cy<0> (SomaResultsParciais16/Madd_resultParcial_cy<0>)
     XORCY:CI->O           4   0.844   0.730  SomaResultsParciais16/Madd_resultParcial_xor<1> (SomaResultsParciais16/Madd_resultParcial2_addsub0000_cy<1>)
     LUT2:I0->O            2   0.648   0.527  SomaResultsParciais16/resultParcial2<4>11 (N6)
     LUT4:I1->O            3   0.643   0.611  SomaResultsParciais17/Madd_resultParcial_cy<0>11 (SomaResultsParciais17/Madd_resultParcial_cy<0>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais17/resultParcial2<3>1 (result_23_OBUF)
     OBUF:I->O                 4.520          result_23_OBUF (result<23>)
    ----------------------------------------
    Total                     21.646ns (15.502ns logic, 6.144ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mult5/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 37090 / 16
-------------------------------------------------------------------------
Offset:              22.543ns (Levels of Logic = 19)
  Source:            mult5/resultParcial2_4 (LATCH)
  Destination:       result<23> (PAD)
  Source Clock:      mult5/resultParcial2_cmp_ge0000 falling

  Data Path: mult5/resultParcial2_4 to result<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            3   0.728   0.611  mult5/resultParcial2_4 (mult5/resultParcial2_4)
     LUT4:I1->O            4   0.643   0.619  SomaResultsParciais4/Madd_resultParcial_cy<1>11 (SomaResultsParciais4/Madd_resultParcial_cy<1>)
     LUT3:I2->O            3   0.648   0.674  SomaResultsParciais4/Madd_resultParcial_cy<2>11 (SomaResultsParciais4/Madd_resultParcial_cy<2>)
     LUT4:I0->O            2   0.648   0.447  SomaResultsParciais4/resultParcial2_cmp_ge00001 (SomaResultsParciais4/resultParcial2_cmp_ge0000)
     MUXF5:S->O            1   0.756   0.500  SomaResultsParciais4/resultParcial2<2>1_f5 (auxResultLinha2<2>)
     LUT2:I1->O            1   0.643   0.000  SomaResultsParciais14/Madd_resultParcial_lut<2> (SomaResultsParciais14/Madd_resultParcial_lut<2>)
     MUXCY:S->O            1   0.632   0.000  SomaResultsParciais14/Madd_resultParcial_cy<2> (SomaResultsParciais14/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais14/Madd_resultParcial_xor<3> (SomaResultsParciais14/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais14/resultParcial2<4>1 (carryOut1Alg2)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<0> (SomaResultsParciais15/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<1> (SomaResultsParciais15/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<2> (SomaResultsParciais15/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais15/Madd_resultParcial_xor<3> (SomaResultsParciais15/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais15/resultParcial2<4>1 (carryOut1Alg3)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais16/Madd_resultParcial_cy<0> (SomaResultsParciais16/Madd_resultParcial_cy<0>)
     XORCY:CI->O           4   0.844   0.730  SomaResultsParciais16/Madd_resultParcial_xor<1> (SomaResultsParciais16/Madd_resultParcial2_addsub0000_cy<1>)
     LUT2:I0->O            2   0.648   0.527  SomaResultsParciais16/resultParcial2<4>11 (N6)
     LUT4:I1->O            3   0.643   0.611  SomaResultsParciais17/Madd_resultParcial_cy<0>11 (SomaResultsParciais17/Madd_resultParcial_cy<0>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais17/resultParcial2<3>1 (result_23_OBUF)
     OBUF:I->O                 4.520          result_23_OBUF (result<23>)
    ----------------------------------------
    Total                     22.543ns (15.230ns logic, 7.313ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mult4/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 6659 / 12
-------------------------------------------------------------------------
Offset:              18.821ns (Levels of Logic = 17)
  Source:            mult4/resultParcial2_0 (LATCH)
  Destination:       result<23> (PAD)
  Source Clock:      mult4/resultParcial2_cmp_ge0000 falling

  Data Path: mult4/resultParcial2_0 to result<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.728   0.500  mult4/resultParcial2_0 (mult4/resultParcial2_0)
     LUT2:I1->O            1   0.643   0.000  SomaResultsParciais3/Madd_resultParcial_lut<0> (SomaResultsParciais3/Madd_resultParcial_lut<0>)
     MUXCY:S->O            1   0.632   0.000  SomaResultsParciais3/Madd_resultParcial_cy<0> (SomaResultsParciais3/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais3/Madd_resultParcial_cy<1> (SomaResultsParciais3/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais3/Madd_resultParcial_cy<2> (SomaResultsParciais3/Madd_resultParcial_cy<2>)
     XORCY:CI->O           3   0.844   0.563  SomaResultsParciais3/Madd_resultParcial_xor<3> (SomaResultsParciais3/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I2->O            1   0.648   0.563  SomaResultsParciais3/resultParcial2<1>1 (auxResultLinha1<9>)
     LUT2:I0->O            1   0.648   0.000  SomaResultsParciais15/Madd_resultParcial_lut<1> (SomaResultsParciais15/Madd_resultParcial_lut<1>)
     MUXCY:S->O            1   0.632   0.000  SomaResultsParciais15/Madd_resultParcial_cy<1> (SomaResultsParciais15/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<2> (SomaResultsParciais15/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais15/Madd_resultParcial_xor<3> (SomaResultsParciais15/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais15/resultParcial2<4>1 (carryOut1Alg3)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais16/Madd_resultParcial_cy<0> (SomaResultsParciais16/Madd_resultParcial_cy<0>)
     XORCY:CI->O           4   0.844   0.730  SomaResultsParciais16/Madd_resultParcial_xor<1> (SomaResultsParciais16/Madd_resultParcial2_addsub0000_cy<1>)
     LUT2:I0->O            2   0.648   0.527  SomaResultsParciais16/resultParcial2<4>11 (N6)
     LUT4:I1->O            3   0.643   0.611  SomaResultsParciais17/Madd_resultParcial_cy<0>11 (SomaResultsParciais17/Madd_resultParcial_cy<0>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais17/resultParcial2<3>1 (result_23_OBUF)
     OBUF:I->O                 4.520          result_23_OBUF (result<23>)
    ----------------------------------------
    Total                     18.821ns (13.820ns logic, 5.001ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mult7/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 9004 / 12
-------------------------------------------------------------------------
Offset:              18.809ns (Levels of Logic = 17)
  Source:            mult7/resultParcial2_0 (LATCH)
  Destination:       result<23> (PAD)
  Source Clock:      mult7/resultParcial2_cmp_ge0000 falling

  Data Path: mult7/resultParcial2_0 to result<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.728   0.500  mult7/resultParcial2_0 (mult7/resultParcial2_0)
     LUT2:I1->O            1   0.643   0.000  SomaResultsParciais5/Madd_resultParcial_lut<0> (SomaResultsParciais5/Madd_resultParcial_lut<0>)
     MUXCY:S->O            1   0.632   0.000  SomaResultsParciais5/Madd_resultParcial_cy<0> (SomaResultsParciais5/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais5/Madd_resultParcial_cy<1> (SomaResultsParciais5/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais5/Madd_resultParcial_cy<2> (SomaResultsParciais5/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.619  SomaResultsParciais5/Madd_resultParcial_xor<3> (SomaResultsParciais5/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I2->O            1   0.648   0.500  SomaResultsParciais5/resultParcial2<1>1 (auxResultLinha2<5>)
     LUT2:I1->O            1   0.643   0.000  SomaResultsParciais15/Madd_resultParcial_lut<1> (SomaResultsParciais15/Madd_resultParcial_lut<1>)
     MUXCY:S->O            1   0.632   0.000  SomaResultsParciais15/Madd_resultParcial_cy<1> (SomaResultsParciais15/Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais15/Madd_resultParcial_cy<2> (SomaResultsParciais15/Madd_resultParcial_cy<2>)
     XORCY:CI->O           4   0.844   0.667  SomaResultsParciais15/Madd_resultParcial_xor<3> (SomaResultsParciais15/Madd_resultParcial2_addsub0000_lut<3>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais15/resultParcial2<4>1 (carryOut1Alg3)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais16/Madd_resultParcial_cy<0> (SomaResultsParciais16/Madd_resultParcial_cy<0>)
     XORCY:CI->O           4   0.844   0.730  SomaResultsParciais16/Madd_resultParcial_xor<1> (SomaResultsParciais16/Madd_resultParcial2_addsub0000_cy<1>)
     LUT2:I0->O            2   0.648   0.527  SomaResultsParciais16/resultParcial2<4>11 (N6)
     LUT4:I1->O            3   0.643   0.611  SomaResultsParciais17/Madd_resultParcial_cy<0>11 (SomaResultsParciais17/Madd_resultParcial_cy<0>)
     LUT4:I1->O            1   0.643   0.420  SomaResultsParciais17/resultParcial2<3>1 (result_23_OBUF)
     OBUF:I->O                 4.520          result_23_OBUF (result<23>)
    ----------------------------------------
    Total                     18.809ns (13.815ns logic, 4.994ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.33 secs
 
--> 


Total memory usage is 521760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   90 (   0 filtered)
Number of infos    :    2 (   0 filtered)

