# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../sstu_deney_2.srcs/sources_1/new/MSI_Library.v" \
"../../../../sstu_deney_2.srcs/sources_1/imports/new/SSI_Library.v" \
"../../../../sstu_deney_2.srcs/sources_1/new/top_module.v" \
"../../../../sstu_deney_2.srcs/sim_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
